<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SyterKit: include/drivers/sun55iw3/reg/reg-cpu.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../SyterKit LOGO_SMALL.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SyterKit
   &#160;<span id="projectnumber">0.2.4</span>
   </div>
   <div id="projectbrief">SyterKit is a bare-metal framework designed for Allwinner platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_483b9c68cd8e8285c3e876c7f40daafa.html">sun55iw3</a></li><li class="navelem"><a class="el" href="../../dir_cb84f26b1cd7a3cc1c87ff570d0fecc0.html">reg</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">reg-cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d38/reg-cpu_8h__dep__incl.png" border="0" usemap="#ainclude_2drivers_2sun55iw3_2reg_2reg-cpu_8hdep" alt=""/></div>
<map name="ainclude_2drivers_2sun55iw3_2reg_2reg-cpu_8hdep" id="ainclude_2drivers_2sun55iw3_2reg_2reg-cpu_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,189,47"/>
<area shape="rect" href="../../d5/dc9/sun55iw3_2reg_2reg-ccu_8h.html" title=" " alt="" coords="5,95,189,136"/>
<area shape="rect" href="../../d8/d08/sun55iw3_2sys-clk_8h.html" title=" " alt="" coords="5,184,189,225"/>
</map>
</div>
</div>
<p><a href="../../d4/de7/reg-cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a142318cef814d4b39ab2ee6e7d5a8e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a142318cef814d4b39ab2ee6e7d5a8e0d">PLL_CPU0_CTRL_REG</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a142318cef814d4b39ab2ee6e7d5a8e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac45982d81f60bf8f54c9c06ac09ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebac45982d81f60bf8f54c9c06ac09ee">PLL_CPU0_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aebac45982d81f60bf8f54c9c06ac09ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47547b103e410206fc2babfae0f40ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa47547b103e410206fc2babfae0f40ed">PLL_CPU0_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aa47547b103e410206fc2babfae0f40ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cb7f9f7289d1660a535c9e9ecfb148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0cb7f9f7289d1660a535c9e9ecfb148">PLL_CPU0_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac0cb7f9f7289d1660a535c9e9ecfb148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2d6a968b8c09e6a003152fb4bf3152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a2d6a968b8c09e6a003152fb4bf3152">PLL_CPU0_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6a2d6a968b8c09e6a003152fb4bf3152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3feb2eaf6e965017a50b81a66157eaa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3feb2eaf6e965017a50b81a66157eaa6">PLL_CPU0_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a3feb2eaf6e965017a50b81a66157eaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f88bf107d1a2f9a5099cf489786cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a35f88bf107d1a2f9a5099cf489786cbd">PLL_CPU0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a35f88bf107d1a2f9a5099cf489786cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5986edf1f478988e171c0745083a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b5986edf1f478988e171c0745083a91">PLL_CPU0_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5b5986edf1f478988e171c0745083a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87802784c3539bb37b5baa61e32ad761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a87802784c3539bb37b5baa61e32ad761">PLL_CPU0_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a87802784c3539bb37b5baa61e32ad761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa746eafa63298d23588d730cbed1ae28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa746eafa63298d23588d730cbed1ae28">PLL_CPU0_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:aa746eafa63298d23588d730cbed1ae28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6690db34966aa27e8d06b459d4e2acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6690db34966aa27e8d06b459d4e2acb">PLL_CPU0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ad6690db34966aa27e8d06b459d4e2acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6c0413844aac75dba92ee17c985369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f6c0413844aac75dba92ee17c985369">PLL_CPU0_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2f6c0413844aac75dba92ee17c985369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5757ee1180fd31706a2dbb5f820164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5757ee1180fd31706a2dbb5f820164d">PLL_CPU0_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa5757ee1180fd31706a2dbb5f820164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ea2f8244eca92b5b9b27a655975863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a87ea2f8244eca92b5b9b27a655975863">PLL_CPU0_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a87ea2f8244eca92b5b9b27a655975863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b380ba2d55ce8a369fbfacff7ec9e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b380ba2d55ce8a369fbfacff7ec9e7a">PLL_CPU0_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a4b380ba2d55ce8a369fbfacff7ec9e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7664ed6676d36158ba6c5e7018ec7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b7664ed6676d36158ba6c5e7018ec7b">PLL_CPU0_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3b7664ed6676d36158ba6c5e7018ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9901532adeee089536398e346ca0f0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9901532adeee089536398e346ca0f0e2">PLL_CPU0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9901532adeee089536398e346ca0f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670b9cc5f5d598c7f8d97dc4b6d1d149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a670b9cc5f5d598c7f8d97dc4b6d1d149">PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a670b9cc5f5d598c7f8d97dc4b6d1d149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ec210a01e6b05a6edbdb4f2607a7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92ec210a01e6b05a6edbdb4f2607a7c5">PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a92ec210a01e6b05a6edbdb4f2607a7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66db8959dd830b5bb5afec1ba4aa2649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66db8959dd830b5bb5afec1ba4aa2649">PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a66db8959dd830b5bb5afec1ba4aa2649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2116852ff4aa84c1f8ba653f0e2d149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2116852ff4aa84c1f8ba653f0e2d149">PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af2116852ff4aa84c1f8ba653f0e2d149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f1b8ebd1ea6e1a7b1bf81ab22e3871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01f1b8ebd1ea6e1a7b1bf81ab22e3871">PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a01f1b8ebd1ea6e1a7b1bf81ab22e3871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ed63cfe53acf96feb3ca6be935300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a742ed63cfe53acf96feb3ca6be935300">PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a742ed63cfe53acf96feb3ca6be935300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caa4ff97e0eb7052ff22585b330e23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4caa4ff97e0eb7052ff22585b330e23d">PLL_CPU0_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4caa4ff97e0eb7052ff22585b330e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f170146f2e226b8f0efb63a01be295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa0f170146f2e226b8f0efb63a01be295">PLL_CPU0_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:aa0f170146f2e226b8f0efb63a01be295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadaf103a4bebe3fa6c05b6d14fbe047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadaf103a4bebe3fa6c05b6d14fbe047e">PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aadaf103a4bebe3fa6c05b6d14fbe047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4144da3d6430e35fce5e52142864c71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4144da3d6430e35fce5e52142864c71b">PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a4144da3d6430e35fce5e52142864c71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f">PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7a3c7720088dfe240526dc700827bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca7a3c7720088dfe240526dc700827bc">PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aca7a3c7720088dfe240526dc700827bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f1a64900c1160f2f3056d1133e70ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a53f1a64900c1160f2f3056d1133e70ca">PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a53f1a64900c1160f2f3056d1133e70ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba15b506443234feaca6891b26431ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ba15b506443234feaca6891b26431ff">PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a8ba15b506443234feaca6891b26431ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac943bdfd1f1b6f79c35168f57171fb5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac943bdfd1f1b6f79c35168f57171fb5b">PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ac943bdfd1f1b6f79c35168f57171fb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108e30a875ca23b0886856744e397ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a108e30a875ca23b0886856744e397ffc">PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a108e30a875ca23b0886856744e397ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d4eff87acae8871ead8a3e66fd4077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20d4eff87acae8871ead8a3e66fd4077">PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a20d4eff87acae8871ead8a3e66fd4077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41ea759350ee9d9f803936a912fb21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae41ea759350ee9d9f803936a912fb21e">PLL_CPU0_CTRL_REG_PLL_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae41ea759350ee9d9f803936a912fb21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761f67bb37682fbf422a5457202e5926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a761f67bb37682fbf422a5457202e5926">PLL_CPU0_CTRL_REG_PLL_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:a761f67bb37682fbf422a5457202e5926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc2a6a6c92ccd4d4a4e9392cfc6b110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebc2a6a6c92ccd4d4a4e9392cfc6b110">PLL_CPU1_CTRL_REG</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aebc2a6a6c92ccd4d4a4e9392cfc6b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b5cf0f327eafae1b056a17dc2a9843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5b5cf0f327eafae1b056a17dc2a9843">PLL_CPU1_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad5b5cf0f327eafae1b056a17dc2a9843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56dcab21c0a590c07865b15c4e516d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd56dcab21c0a590c07865b15c4e516d">PLL_CPU1_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:afd56dcab21c0a590c07865b15c4e516d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9595090fe7d0c2f7a37b41f1d9caf0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae9595090fe7d0c2f7a37b41f1d9caf0c">PLL_CPU1_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae9595090fe7d0c2f7a37b41f1d9caf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d5b419612df425a65a154ac3213b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17d5b419612df425a65a154ac3213b4d">PLL_CPU1_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a17d5b419612df425a65a154ac3213b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24642bd6613ffde5fefd01c503b0216a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24642bd6613ffde5fefd01c503b0216a">PLL_CPU1_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a24642bd6613ffde5fefd01c503b0216a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e76135c6427533fd41b67258b7f259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66e76135c6427533fd41b67258b7f259">PLL_CPU1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a66e76135c6427533fd41b67258b7f259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa237efbee2147d34e829b85d22453ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa237efbee2147d34e829b85d22453ca">PLL_CPU1_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afa237efbee2147d34e829b85d22453ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fcd0643cce5abb488490d5500aa693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29fcd0643cce5abb488490d5500aa693">PLL_CPU1_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a29fcd0643cce5abb488490d5500aa693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266f30da4f3698a702d213c4d3190c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a266f30da4f3698a702d213c4d3190c68">PLL_CPU1_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a266f30da4f3698a702d213c4d3190c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ec54f19963fcc31f7d50536db8ae34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32ec54f19963fcc31f7d50536db8ae34">PLL_CPU1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a32ec54f19963fcc31f7d50536db8ae34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b99d6ef9f0014b6e163800334b4b0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b99d6ef9f0014b6e163800334b4b0ad">PLL_CPU1_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3b99d6ef9f0014b6e163800334b4b0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770588738e4a6532ab949d9c558574c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a770588738e4a6532ab949d9c558574c2">PLL_CPU1_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a770588738e4a6532ab949d9c558574c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf9874d91bf0fb84f8486fc5978923d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1cf9874d91bf0fb84f8486fc5978923d">PLL_CPU1_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a1cf9874d91bf0fb84f8486fc5978923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90eacd37c2958803113282304f5a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa90eacd37c2958803113282304f5a26b">PLL_CPU1_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:aa90eacd37c2958803113282304f5a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af5313902939d6539ab83355da2896e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9af5313902939d6539ab83355da2896e">PLL_CPU1_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9af5313902939d6539ab83355da2896e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17be6773226c2bd0ab98a71eabb1b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af17be6773226c2bd0ab98a71eabb1b1c">PLL_CPU1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af17be6773226c2bd0ab98a71eabb1b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a7dcfe31f33efb59aeef2e0a83db9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17a7dcfe31f33efb59aeef2e0a83db9a">PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a17a7dcfe31f33efb59aeef2e0a83db9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93f8cd6fdcae7e5941982ac0dcdbb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa93f8cd6fdcae7e5941982ac0dcdbb13">PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aa93f8cd6fdcae7e5941982ac0dcdbb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ab4aa9ea69d0e5df396141e12cbe87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49ab4aa9ea69d0e5df396141e12cbe87">PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a49ab4aa9ea69d0e5df396141e12cbe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18ca9dbb36a85cad1c71bdc8caa5cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab18ca9dbb36a85cad1c71bdc8caa5cf3">PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab18ca9dbb36a85cad1c71bdc8caa5cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a63831721bbfbf0aa3d25aba53d9552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9a63831721bbfbf0aa3d25aba53d9552">PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a9a63831721bbfbf0aa3d25aba53d9552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dad75cd0a5b6c3db467406c213df2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19dad75cd0a5b6c3db467406c213df2d">PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a19dad75cd0a5b6c3db467406c213df2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c08939d44cb221e73cfedbe072f440d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c08939d44cb221e73cfedbe072f440d">PLL_CPU1_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3c08939d44cb221e73cfedbe072f440d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0be9264fa1473df4147af906707ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc0be9264fa1473df4147af906707ba4">PLL_CPU1_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:adc0be9264fa1473df4147af906707ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d7ee140b91c92e010bc35cbb56dec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a27d7ee140b91c92e010bc35cbb56dec5">PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a27d7ee140b91c92e010bc35cbb56dec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32b181578c4fb340f3cb84a6c44b5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac32b181578c4fb340f3cb84a6c44b5c2">PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ac32b181578c4fb340f3cb84a6c44b5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb800468de328a20108f1eb5f05e3f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb800468de328a20108f1eb5f05e3f6b">PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:afb800468de328a20108f1eb5f05e3f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d89bb5c3416d5d7ec5b073ee02d0da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d89bb5c3416d5d7ec5b073ee02d0da9">PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a0d89bb5c3416d5d7ec5b073ee02d0da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7710c6f7f1b2c681ba39357d40aa59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae7710c6f7f1b2c681ba39357d40aa59">PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:aae7710c6f7f1b2c681ba39357d40aa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97df276eb10fdd5a26b511de7358d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab97df276eb10fdd5a26b511de7358d3c">PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ab97df276eb10fdd5a26b511de7358d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcd662091f02d00d5aa3558ee7defea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9bcd662091f02d00d5aa3558ee7defea">PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a9bcd662091f02d00d5aa3558ee7defea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86a6a0618e559bc930f8de9c74fae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a86a6a0618e559bc930f8de9c74fae4">PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8a86a6a0618e559bc930f8de9c74fae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49d05d715a02bb5cb06a6a4b66e02ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae49d05d715a02bb5cb06a6a4b66e02ec">PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae49d05d715a02bb5cb06a6a4b66e02ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507ccc65975ed49eae6f4d06f838791d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a507ccc65975ed49eae6f4d06f838791d">PLL_CPU1_CTRL_REG_PLL_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a507ccc65975ed49eae6f4d06f838791d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b483d8811a1ab37ba6d85cd2033335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b483d8811a1ab37ba6d85cd2033335e">PLL_CPU1_CTRL_REG_PLL_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:a8b483d8811a1ab37ba6d85cd2033335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8dca66242eadd26312b75a00236760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf8dca66242eadd26312b75a00236760">PLL_CPU2_CTRL_REG</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:aaf8dca66242eadd26312b75a00236760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6683ed489def95fcf059c18c84a0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d6683ed489def95fcf059c18c84a0bc">PLL_CPU2_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a2d6683ed489def95fcf059c18c84a0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af012b9e9dc8406266804001c6f88810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af012b9e9dc8406266804001c6f88810d">PLL_CPU2_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:af012b9e9dc8406266804001c6f88810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1b542c2d91763c763795c267e06610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef1b542c2d91763c763795c267e06610">PLL_CPU2_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aef1b542c2d91763c763795c267e06610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a6f0fea7dcdd259222799bd59ce4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19a6f0fea7dcdd259222799bd59ce4c9">PLL_CPU2_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a19a6f0fea7dcdd259222799bd59ce4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b99fac1960b5a22e694181a36b6ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6b99fac1960b5a22e694181a36b6ac5">PLL_CPU2_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:aa6b99fac1960b5a22e694181a36b6ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd94292b263e577c10718b91173a3db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#affd94292b263e577c10718b91173a3db">PLL_CPU2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:affd94292b263e577c10718b91173a3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bd623819e2b4ecd79a1c2e85b2cce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4bd623819e2b4ecd79a1c2e85b2cce9">PLL_CPU2_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad4bd623819e2b4ecd79a1c2e85b2cce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9920907f6832d68403aeb747c72ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a9920907f6832d68403aeb747c72ba0">PLL_CPU2_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3a9920907f6832d68403aeb747c72ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2426e1f7edd460ab13198b5dfcca3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5f2426e1f7edd460ab13198b5dfcca3a">PLL_CPU2_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a5f2426e1f7edd460ab13198b5dfcca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ef62f321c5849edb4ca0937cbe8880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7ef62f321c5849edb4ca0937cbe8880">PLL_CPU2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:aa7ef62f321c5849edb4ca0937cbe8880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381f2746b945d76d51e9ffa80299d281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a381f2746b945d76d51e9ffa80299d281">PLL_CPU2_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a381f2746b945d76d51e9ffa80299d281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841897f0b455414c1d976dcfe67ba209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a841897f0b455414c1d976dcfe67ba209">PLL_CPU2_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a841897f0b455414c1d976dcfe67ba209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c09aab345a6fe9d21568da0e143eab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c09aab345a6fe9d21568da0e143eab5">PLL_CPU2_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a2c09aab345a6fe9d21568da0e143eab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a4621c5cf578a4b4be5db80a72eebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a60a4621c5cf578a4b4be5db80a72eebc">PLL_CPU2_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a60a4621c5cf578a4b4be5db80a72eebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ca5b7c4cfd0de1edb82ad00b3d199d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae6ca5b7c4cfd0de1edb82ad00b3d199d">PLL_CPU2_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae6ca5b7c4cfd0de1edb82ad00b3d199d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3421b7ff780275b8f642970d47d07733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3421b7ff780275b8f642970d47d07733">PLL_CPU2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3421b7ff780275b8f642970d47d07733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5cd3ed3219916f7d0938f572af8c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8d5cd3ed3219916f7d0938f572af8c83">PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a8d5cd3ed3219916f7d0938f572af8c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1243cc875ab19c8577aee28275fbbf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1243cc875ab19c8577aee28275fbbf3a">PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a1243cc875ab19c8577aee28275fbbf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e319f8845823953f1306d4e84a0ea31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e319f8845823953f1306d4e84a0ea31">PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1e319f8845823953f1306d4e84a0ea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582864873fc5ececd7b1e6260384fc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a582864873fc5ececd7b1e6260384fc68">PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a582864873fc5ececd7b1e6260384fc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054dea18cf0037734d8e962c21cf4f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a054dea18cf0037734d8e962c21cf4f9a">PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a054dea18cf0037734d8e962c21cf4f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad0237003e701dd776f9ef5003462b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaad0237003e701dd776f9ef5003462b8">PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aaad0237003e701dd776f9ef5003462b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69162007958c7f366a2735b536a1ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a69162007958c7f366a2735b536a1ba0a">PLL_CPU2_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a69162007958c7f366a2735b536a1ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c2bc069539ed6dcb264f17b24657b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95c2bc069539ed6dcb264f17b24657b2">PLL_CPU2_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a95c2bc069539ed6dcb264f17b24657b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1400fd42b4bd79c0c106e8d959e01457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1400fd42b4bd79c0c106e8d959e01457">PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a1400fd42b4bd79c0c106e8d959e01457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee09ff1099a5ec34c03733989c976934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee09ff1099a5ec34c03733989c976934">PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:aee09ff1099a5ec34c03733989c976934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93193081e46f9c77e01849ddf3f45043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a93193081e46f9c77e01849ddf3f45043">PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a93193081e46f9c77e01849ddf3f45043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ede08bfc3e95819426d99398e79c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a69ede08bfc3e95819426d99398e79c46">PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a69ede08bfc3e95819426d99398e79c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a64472c530cd381a52608b881ff1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a67a64472c530cd381a52608b881ff1cb">PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a67a64472c530cd381a52608b881ff1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2ae4fd3869da5346e27906d24a8f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d2ae4fd3869da5346e27906d24a8f3c">PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2d2ae4fd3869da5346e27906d24a8f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1302e7d06a6b13f761784deaa381a201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1302e7d06a6b13f761784deaa381a201">PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a1302e7d06a6b13f761784deaa381a201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe8626da966ed59409c3de1c065988f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3fe8626da966ed59409c3de1c065988f">PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3fe8626da966ed59409c3de1c065988f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bbdcc37c3f1b401afbf0ce860d72f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9bbdcc37c3f1b401afbf0ce860d72f8">PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa9bbdcc37c3f1b401afbf0ce860d72f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d53662e00be1ee143c60d5db8a02f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4d53662e00be1ee143c60d5db8a02f97">PLL_CPU2_CTRL_REG_PLL_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4d53662e00be1ee143c60d5db8a02f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8568f17880df82ec93517ffb5f7a0a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8568f17880df82ec93517ffb5f7a0a3c">PLL_CPU2_CTRL_REG_PLL_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:a8568f17880df82ec93517ffb5f7a0a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4730cab60319b886f7fe9edc58b1a66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4730cab60319b886f7fe9edc58b1a66a">PLL_CPU3_CTRL_REG</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a4730cab60319b886f7fe9edc58b1a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d02d72fbe4962e16cd824d9ddfd750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4d02d72fbe4962e16cd824d9ddfd750b">PLL_CPU3_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a4d02d72fbe4962e16cd824d9ddfd750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8feab4439fbfcae81cc659285a9752ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8feab4439fbfcae81cc659285a9752ce">PLL_CPU3_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a8feab4439fbfcae81cc659285a9752ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae227ac86d43235efb308f8635abf3b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae227ac86d43235efb308f8635abf3b9a">PLL_CPU3_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae227ac86d43235efb308f8635abf3b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abafcad80a55ae35c9096284dfffc8ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abafcad80a55ae35c9096284dfffc8ef4">PLL_CPU3_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abafcad80a55ae35c9096284dfffc8ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421df237d5af583a88e127b66ca0d290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a421df237d5af583a88e127b66ca0d290">PLL_CPU3_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a421df237d5af583a88e127b66ca0d290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454efd14f9421897e16fcc5f2de50e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a454efd14f9421897e16fcc5f2de50e36">PLL_CPU3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a454efd14f9421897e16fcc5f2de50e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de160d29db8ae061887d60e86fd735b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4de160d29db8ae061887d60e86fd735b">PLL_CPU3_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4de160d29db8ae061887d60e86fd735b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa069efd8c40920bcdd8ab7b61766e43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa069efd8c40920bcdd8ab7b61766e43d">PLL_CPU3_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa069efd8c40920bcdd8ab7b61766e43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7795432c04b917e37f6d080b18059615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7795432c04b917e37f6d080b18059615">PLL_CPU3_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a7795432c04b917e37f6d080b18059615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a5989d4cb030bb02c2627c54d48952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a39a5989d4cb030bb02c2627c54d48952">PLL_CPU3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a39a5989d4cb030bb02c2627c54d48952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9a798ba3dabfdfbac5b4f28a177056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a9a798ba3dabfdfbac5b4f28a177056">PLL_CPU3_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1a9a798ba3dabfdfbac5b4f28a177056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c074e3c071f8cb9756a7a9a85edbf49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c074e3c071f8cb9756a7a9a85edbf49">PLL_CPU3_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7c074e3c071f8cb9756a7a9a85edbf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe221fdf42c6abcc84abc0c20bb6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbe221fdf42c6abcc84abc0c20bb6859">PLL_CPU3_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:afbe221fdf42c6abcc84abc0c20bb6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2540a2ddf1b15aa1c10ee71c07c4a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2540a2ddf1b15aa1c10ee71c07c4a696">PLL_CPU3_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a2540a2ddf1b15aa1c10ee71c07c4a696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59db5721b6916e0f9ae1a9c97be80992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59db5721b6916e0f9ae1a9c97be80992">PLL_CPU3_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a59db5721b6916e0f9ae1a9c97be80992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c06d37734f2aaa64a88a9a95c531778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c06d37734f2aaa64a88a9a95c531778">PLL_CPU3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3c06d37734f2aaa64a88a9a95c531778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfafc1c73d88652a452b8cd028371821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acfafc1c73d88652a452b8cd028371821">PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:acfafc1c73d88652a452b8cd028371821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6802b26f850411df2424f22159c252ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6802b26f850411df2424f22159c252ef">PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a6802b26f850411df2424f22159c252ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d8c9f7eb24a6aaec30788e38e420af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9d8c9f7eb24a6aaec30788e38e420af">PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa9d8c9f7eb24a6aaec30788e38e420af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e0a37d91225130a31446beb1527c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7e0a37d91225130a31446beb1527c9e">PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac7e0a37d91225130a31446beb1527c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e754c049511a20d352a56a3a7dddb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0e754c049511a20d352a56a3a7dddb90">PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a0e754c049511a20d352a56a3a7dddb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd19f9a5c7ff93830c523f3e56af16cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acd19f9a5c7ff93830c523f3e56af16cd">PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:acd19f9a5c7ff93830c523f3e56af16cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e668b78b5458db425decd1034952ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78e668b78b5458db425decd1034952ce">PLL_CPU3_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a78e668b78b5458db425decd1034952ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16b98b6a50c9f433a95d1a4ad199642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab16b98b6a50c9f433a95d1a4ad199642">PLL_CPU3_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ab16b98b6a50c9f433a95d1a4ad199642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796d572b9c7e21dba8af2df0c559e310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a796d572b9c7e21dba8af2df0c559e310">PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a796d572b9c7e21dba8af2df0c559e310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8765b396420648d63f16e30bd0e4769e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8765b396420648d63f16e30bd0e4769e">PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a8765b396420648d63f16e30bd0e4769e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c8d82daa5c5e9faf1188c3c503c873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29c8d82daa5c5e9faf1188c3c503c873">PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a29c8d82daa5c5e9faf1188c3c503c873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5382ad0a9bf233295f6451771053ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e5382ad0a9bf233295f6451771053ba">PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a2e5382ad0a9bf233295f6451771053ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84eaea5d80e2ade5a66a79c9f0efc92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84eaea5d80e2ade5a66a79c9f0efc92f">PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a84eaea5d80e2ade5a66a79c9f0efc92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20f29b08cbef20e44967badd94cab90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae20f29b08cbef20e44967badd94cab90">PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ae20f29b08cbef20e44967badd94cab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ee16e7660dc1bc1a44712199739db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0ee16e7660dc1bc1a44712199739db8">PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ad0ee16e7660dc1bc1a44712199739db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92400465cc7377e452720eab96800973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92400465cc7377e452720eab96800973">PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a92400465cc7377e452720eab96800973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6179995dc27bb74668b20c45f279d3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6179995dc27bb74668b20c45f279d3d3">PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6179995dc27bb74668b20c45f279d3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adbfe6e0e94024bd9f6a6fd6cc00822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1adbfe6e0e94024bd9f6a6fd6cc00822">PLL_CPU3_CTRL_REG_PLL_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1adbfe6e0e94024bd9f6a6fd6cc00822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdab93522157d2807f8ef433ff2dda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#affdab93522157d2807f8ef433ff2dda8">PLL_DDR_CTRL_REG</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:affdab93522157d2807f8ef433ff2dda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63831c275d067fd290a65833c77187f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a63831c275d067fd290a65833c77187f7">PLL_DDR_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a63831c275d067fd290a65833c77187f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dba7a940fe8084d987ebfbf8d1c1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9dba7a940fe8084d987ebfbf8d1c1f7e">PLL_DDR_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a9dba7a940fe8084d987ebfbf8d1c1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac727f8d2ae2fd40345e8fb6da17de124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac727f8d2ae2fd40345e8fb6da17de124">PLL_DDR_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac727f8d2ae2fd40345e8fb6da17de124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0379506ae1b6271238897b949741f653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0379506ae1b6271238897b949741f653">PLL_DDR_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0379506ae1b6271238897b949741f653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ca911602ee3cb44dd358cb3b01371a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6ca911602ee3cb44dd358cb3b01371a">PLL_DDR_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ac6ca911602ee3cb44dd358cb3b01371a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749f2bd37b3ce0bfbc1af88159585ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a749f2bd37b3ce0bfbc1af88159585ab4">PLL_DDR_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a749f2bd37b3ce0bfbc1af88159585ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48630780d799379c7f8c8ea183fee0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad48630780d799379c7f8c8ea183fee0c">PLL_DDR_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad48630780d799379c7f8c8ea183fee0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed71a8142ca8b5a79b501f0a1ffb09d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6ed71a8142ca8b5a79b501f0a1ffb09d">PLL_DDR_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6ed71a8142ca8b5a79b501f0a1ffb09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d88112cc817e993e2cf09e0b5d60c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21d88112cc817e993e2cf09e0b5d60c7">PLL_DDR_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a21d88112cc817e993e2cf09e0b5d60c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883e1f4b1ef1b08c46cdda970af16e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a883e1f4b1ef1b08c46cdda970af16e28">PLL_DDR_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a883e1f4b1ef1b08c46cdda970af16e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2361e17abc6b3ae8ac810a021ebd730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2361e17abc6b3ae8ac810a021ebd730">PLL_DDR_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad2361e17abc6b3ae8ac810a021ebd730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8139a1e0ca8d814a8032b73d0d6ce33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8139a1e0ca8d814a8032b73d0d6ce33d">PLL_DDR_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8139a1e0ca8d814a8032b73d0d6ce33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178103e36cd7d5667f679382bee49948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a178103e36cd7d5667f679382bee49948">PLL_DDR_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a178103e36cd7d5667f679382bee49948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d36f9e2ca4f23459ccc3ee7b10c0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52d36f9e2ca4f23459ccc3ee7b10c0b1">PLL_DDR_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a52d36f9e2ca4f23459ccc3ee7b10c0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d57c42512946a2a10a5ff90d41ae920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d57c42512946a2a10a5ff90d41ae920">PLL_DDR_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3d57c42512946a2a10a5ff90d41ae920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37aef289c74bb9dd4b6d48c7a93b9f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a37aef289c74bb9dd4b6d48c7a93b9f44">PLL_DDR_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a37aef289c74bb9dd4b6d48c7a93b9f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a679ab7d1f201979bef643048861032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a679ab7d1f201979bef643048861032">PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a1a679ab7d1f201979bef643048861032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd59005ba51c675baab2e3dad89a4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0cd59005ba51c675baab2e3dad89a4a3">PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a0cd59005ba51c675baab2e3dad89a4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b73a806fca1bc2fe35af542770e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30b73a806fca1bc2fe35af542770e0af">PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a30b73a806fca1bc2fe35af542770e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902e0ec5f03dbae7d89d90b2a709c25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a902e0ec5f03dbae7d89d90b2a709c25f">PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a902e0ec5f03dbae7d89d90b2a709c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1613d5c5d6b1bd6e5ed21a6f4d552c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1613d5c5d6b1bd6e5ed21a6f4d552c4">PLL_DDR_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ad1613d5c5d6b1bd6e5ed21a6f4d552c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f73f30caca0f5307c3867617f89527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2f73f30caca0f5307c3867617f89527">PLL_DDR_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aa2f73f30caca0f5307c3867617f89527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823ebd7afbc1674e0a64b396bacdca5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a823ebd7afbc1674e0a64b396bacdca5d">PLL_DDR_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a823ebd7afbc1674e0a64b396bacdca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b14e14afbd40ee83b8961191b41d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2b14e14afbd40ee83b8961191b41d55">PLL_DDR_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad2b14e14afbd40ee83b8961191b41d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc2036e249741c43f8926e3660811e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1fc2036e249741c43f8926e3660811e6">PLL_DDR_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1fc2036e249741c43f8926e3660811e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfcdbd80466fd6953920e1713b2defa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0cfcdbd80466fd6953920e1713b2defa">PLL_DDR_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a0cfcdbd80466fd6953920e1713b2defa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94d285086c24a19c97a5ea043597bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad94d285086c24a19c97a5ea043597bab">PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ad94d285086c24a19c97a5ea043597bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b683d76a087eab7d9af0c1cc7f8b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b683d76a087eab7d9af0c1cc7f8b0ce">PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a5b683d76a087eab7d9af0c1cc7f8b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21fb4759458495818c74726828f7949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa21fb4759458495818c74726828f7949">PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aa21fb4759458495818c74726828f7949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9747d91ba71d268b2708e5ac0a4ceae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9747d91ba71d268b2708e5ac0a4ceae0">PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a9747d91ba71d268b2708e5ac0a4ceae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace41387af59098a79d938e4f981277ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace41387af59098a79d938e4f981277ee">PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ace41387af59098a79d938e4f981277ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec3c2cc3232591dd444f1d4c4e3c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acec3c2cc3232591dd444f1d4c4e3c20c">PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:acec3c2cc3232591dd444f1d4c4e3c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a22b494b41a7f1d5c6abc9efc2f4ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a22b494b41a7f1d5c6abc9efc2f4ee2">PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a4a22b494b41a7f1d5c6abc9efc2f4ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8ad42a9faba6f13f78f565c337ef89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c8ad42a9faba6f13f78f565c337ef89">PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6c8ad42a9faba6f13f78f565c337ef89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7654ae4997bc4034eee2950198f7485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7654ae4997bc4034eee2950198f7485">PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad7654ae4997bc4034eee2950198f7485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22de9007a16a6ddd7ef605a3ea2fa29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab22de9007a16a6ddd7ef605a3ea2fa29">PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab22de9007a16a6ddd7ef605a3ea2fa29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983e26ec8ac0c1ada22f1da4b63c1a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a983e26ec8ac0c1ada22f1da4b63c1a87">PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a983e26ec8ac0c1ada22f1da4b63c1a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892f56d5a760bdda3efa6b2cf0fe617d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a892f56d5a760bdda3efa6b2cf0fe617d">PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a892f56d5a760bdda3efa6b2cf0fe617d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4239f2dc5e9accb7dc7b24bdc5c98afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4239f2dc5e9accb7dc7b24bdc5c98afa">PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a4239f2dc5e9accb7dc7b24bdc5c98afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d963282a0065e62d15b42f76d386bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52d963282a0065e62d15b42f76d386bb">PLL_PERI0_CTRL_REG</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a52d963282a0065e62d15b42f76d386bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c0cd5abb3a7d8f430a477a47ad902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a669c0cd5abb3a7d8f430a477a47ad902">PLL_PERI0_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a669c0cd5abb3a7d8f430a477a47ad902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50843ed33053c7b20558fe0c6a401e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a50843ed33053c7b20558fe0c6a401e83">PLL_PERI0_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a50843ed33053c7b20558fe0c6a401e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9b2e45f00c87bd622b14c404e5aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c9b2e45f00c87bd622b14c404e5aa1b">PLL_PERI0_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0c9b2e45f00c87bd622b14c404e5aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e82e575b9a34315fe65b3db1ca87ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55e82e575b9a34315fe65b3db1ca87ec">PLL_PERI0_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a55e82e575b9a34315fe65b3db1ca87ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fa0892c77efeb0affe944be8be5991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a75fa0892c77efeb0affe944be8be5991">PLL_PERI0_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a75fa0892c77efeb0affe944be8be5991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5527a8142a364b16347626fcba2ef4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5527a8142a364b16347626fcba2ef4fa">PLL_PERI0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a5527a8142a364b16347626fcba2ef4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dd3eb181b528579e17a395bf96c6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40dd3eb181b528579e17a395bf96c6df">PLL_PERI0_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a40dd3eb181b528579e17a395bf96c6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90c02483791cee82f9067712910130e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac90c02483791cee82f9067712910130e">PLL_PERI0_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac90c02483791cee82f9067712910130e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbf3d7215e3181659b070140d2f8e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aefbf3d7215e3181659b070140d2f8e05">PLL_PERI0_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:aefbf3d7215e3181659b070140d2f8e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a096156fe56be9acf5880cd099226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01a096156fe56be9acf5880cd099226b">PLL_PERI0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a01a096156fe56be9acf5880cd099226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8360273284a76c2f87cccc3166cb4327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8360273284a76c2f87cccc3166cb4327">PLL_PERI0_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8360273284a76c2f87cccc3166cb4327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3430a71e57892c28d4ed7676e498872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af3430a71e57892c28d4ed7676e498872">PLL_PERI0_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af3430a71e57892c28d4ed7676e498872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e9ff1f75405f05d1d1650a20c8675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a96e9ff1f75405f05d1d1650a20c8675f">PLL_PERI0_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a96e9ff1f75405f05d1d1650a20c8675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad6f20c127ceff8b03af2f5eb49205c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abad6f20c127ceff8b03af2f5eb49205c">PLL_PERI0_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:abad6f20c127ceff8b03af2f5eb49205c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742d60d68fe170852e44269b19ed5394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a742d60d68fe170852e44269b19ed5394">PLL_PERI0_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a742d60d68fe170852e44269b19ed5394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac52f042a044a94231475e76aacb0878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac52f042a044a94231475e76aacb0878">PLL_PERI0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aac52f042a044a94231475e76aacb0878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce12974bb7dd3c7a71a0e8bb03f44c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1ce12974bb7dd3c7a71a0e8bb03f44c3">PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a1ce12974bb7dd3c7a71a0e8bb03f44c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0f7da722e9da464ee9ccba1977eb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc0f7da722e9da464ee9ccba1977eb1d">PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:abc0f7da722e9da464ee9ccba1977eb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2ff4ff5556351701cbfef6a11f731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e2ff4ff5556351701cbfef6a11f731c">PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8e2ff4ff5556351701cbfef6a11f731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056ae4a43aec10cf9a6af1697a4c29d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a056ae4a43aec10cf9a6af1697a4c29d2">PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a056ae4a43aec10cf9a6af1697a4c29d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61211b0086b768472c3917a7e41a00f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a61211b0086b768472c3917a7e41a00f3">PLL_PERI0_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a61211b0086b768472c3917a7e41a00f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28123fbba60a4d50ab13e5f795f8710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa28123fbba60a4d50ab13e5f795f8710">PLL_PERI0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aa28123fbba60a4d50ab13e5f795f8710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80081892e8860f8f7312cd465c892118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80081892e8860f8f7312cd465c892118">PLL_PERI0_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a80081892e8860f8f7312cd465c892118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c8be4e5268f6376fd6359e32a6edca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8c8be4e5268f6376fd6359e32a6edca">PLL_PERI0_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af8c8be4e5268f6376fd6359e32a6edca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa225cde3edf97193b52630dc7c250004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa225cde3edf97193b52630dc7c250004">PLL_PERI0_CTRL_REG_PLL_P1_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aa225cde3edf97193b52630dc7c250004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c92a15e3a5d6020b11e28eced5f928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1c92a15e3a5d6020b11e28eced5f928">PLL_PERI0_CTRL_REG_PLL_P1_CLEAR_MASK</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:ab1c92a15e3a5d6020b11e28eced5f928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b8551f2672917da1edc19a0b075348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0b8551f2672917da1edc19a0b075348">PLL_PERI0_CTRL_REG_PLL_P0_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ad0b8551f2672917da1edc19a0b075348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57d87b1ab6ceb1275fd4381c0b603fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae57d87b1ab6ceb1275fd4381c0b603fb">PLL_PERI0_CTRL_REG_PLL_P0_CLEAR_MASK</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr class="separator:ae57d87b1ab6ceb1275fd4381c0b603fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a924a65b61f9d653c6ec3b32b3c507c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a924a65b61f9d653c6ec3b32b3c507c">PLL_PERI0_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1a924a65b61f9d653c6ec3b32b3c507c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd888621ac377e94874a3d24cc88f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adbd888621ac377e94874a3d24cc88f75">PLL_PERI0_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:adbd888621ac377e94874a3d24cc88f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbda74c36a58a39474484e9b266d793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7fbda74c36a58a39474484e9b266d793">PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a7fbda74c36a58a39474484e9b266d793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b740fdfda845a56bca5b773b1e0380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9b740fdfda845a56bca5b773b1e0380">PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ab9b740fdfda845a56bca5b773b1e0380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9afa5e01a4d6396e42f3874a21e5e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9afa5e01a4d6396e42f3874a21e5e0e">PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:af9afa5e01a4d6396e42f3874a21e5e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d33261bb7df75689c734235f1af212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af1d33261bb7df75689c734235f1af212">PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:af1d33261bb7df75689c734235f1af212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86f4ca234e55bada45aac3327dee6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad86f4ca234e55bada45aac3327dee6c3">PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ad86f4ca234e55bada45aac3327dee6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5aa8050b9cb4ddb6ad0527ebd99860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa5aa8050b9cb4ddb6ad0527ebd99860">PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:afa5aa8050b9cb4ddb6ad0527ebd99860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c5eb881b0b5efc2d16431d4fe2b7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5c5eb881b0b5efc2d16431d4fe2b7dc">PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:aa5c5eb881b0b5efc2d16431d4fe2b7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8d23f311f27860054821e69264a97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f8d23f311f27860054821e69264a97c">PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6f8d23f311f27860054821e69264a97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a98355456066b5a30063e3965ccde46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a98355456066b5a30063e3965ccde46">PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7a98355456066b5a30063e3965ccde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600e7ab73b9d6bbe82bba2cb2056cfd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a600e7ab73b9d6bbe82bba2cb2056cfd7">PLL_PERI0_CTRL_REG_PLL_P2_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a600e7ab73b9d6bbe82bba2cb2056cfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0d8740bc5555902d02cd2eec314193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c0d8740bc5555902d02cd2eec314193">PLL_PERI0_CTRL_REG_PLL_P2_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001c</td></tr>
<tr class="separator:a0c0d8740bc5555902d02cd2eec314193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03899597f3f8ce3b72bf00505a2217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c03899597f3f8ce3b72bf00505a2217">PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0c03899597f3f8ce3b72bf00505a2217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8262781df05548c78f26253cf049314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8262781df05548c78f26253cf049314">PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aa8262781df05548c78f26253cf049314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4020436edd18d79707dd45989279b060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4020436edd18d79707dd45989279b060">PLL_PERI1_CTRL_REG</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="separator:a4020436edd18d79707dd45989279b060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869f89aa55aefebdb55861694b6f4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab869f89aa55aefebdb55861694b6f4f9">PLL_PERI1_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab869f89aa55aefebdb55861694b6f4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0631abb4cce476d6d61aac114c894f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f0631abb4cce476d6d61aac114c894f">PLL_PERI1_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a2f0631abb4cce476d6d61aac114c894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b4e76e09a93174e71b0eeb2ae4edf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a90b4e76e09a93174e71b0eeb2ae4edf3">PLL_PERI1_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a90b4e76e09a93174e71b0eeb2ae4edf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061bcd98b3d5efd07556177410e7a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a061bcd98b3d5efd07556177410e7a86e">PLL_PERI1_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a061bcd98b3d5efd07556177410e7a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8cd4eda349e6ca5993c0415d1e5629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb8cd4eda349e6ca5993c0415d1e5629">PLL_PERI1_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:afb8cd4eda349e6ca5993c0415d1e5629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49879bbc8d42200881726f392c0ae0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49879bbc8d42200881726f392c0ae0c4">PLL_PERI1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a49879bbc8d42200881726f392c0ae0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecd7be01628c690e58ef2fd24843c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9ecd7be01628c690e58ef2fd24843c69">PLL_PERI1_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9ecd7be01628c690e58ef2fd24843c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2316b5bf2914142e1feeaed205227ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2316b5bf2914142e1feeaed205227ecc">PLL_PERI1_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2316b5bf2914142e1feeaed205227ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dfd55f710b67bcffbbd6560de93076f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5dfd55f710b67bcffbbd6560de93076f">PLL_PERI1_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a5dfd55f710b67bcffbbd6560de93076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789470524b1971efafbb04ac02654d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a789470524b1971efafbb04ac02654d0e">PLL_PERI1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a789470524b1971efafbb04ac02654d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95886a14de78ddf409b0053519d61d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95886a14de78ddf409b0053519d61d20">PLL_PERI1_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a95886a14de78ddf409b0053519d61d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd0b541dcdf1138b4845981ca207be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2fd0b541dcdf1138b4845981ca207be9">PLL_PERI1_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2fd0b541dcdf1138b4845981ca207be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3455064880fd950227ed1c04474b01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa3455064880fd950227ed1c04474b01f">PLL_PERI1_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:aa3455064880fd950227ed1c04474b01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062740d57c8138070e13500eee87a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a062740d57c8138070e13500eee87a7f9">PLL_PERI1_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a062740d57c8138070e13500eee87a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39eeaa3197abefc7d705eec92f123d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a39eeaa3197abefc7d705eec92f123d0e">PLL_PERI1_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a39eeaa3197abefc7d705eec92f123d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6003cc49d5793e548f89fc1d40a05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef6003cc49d5793e548f89fc1d40a05b">PLL_PERI1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aef6003cc49d5793e548f89fc1d40a05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19f917fc9473b872b96895965d05b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab19f917fc9473b872b96895965d05b3f">PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ab19f917fc9473b872b96895965d05b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640bf795a6ef74975b1e847935717f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a640bf795a6ef74975b1e847935717f27">PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a640bf795a6ef74975b1e847935717f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546d50b05ee5986986e4fc2fd28cf99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a546d50b05ee5986986e4fc2fd28cf99e">PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a546d50b05ee5986986e4fc2fd28cf99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b491cf95bbd7d5b5b7d92fbe1301184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b491cf95bbd7d5b5b7d92fbe1301184">PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7b491cf95bbd7d5b5b7d92fbe1301184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda3763bcdd0f77c5fa67590d21d9f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abda3763bcdd0f77c5fa67590d21d9f0a">PLL_PERI1_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:abda3763bcdd0f77c5fa67590d21d9f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4f739f76e1717ab14a2d92f39c3445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b4f739f76e1717ab14a2d92f39c3445">PLL_PERI1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a4b4f739f76e1717ab14a2d92f39c3445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175e5d56631efeeb0bf05c4d4a3e76e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a175e5d56631efeeb0bf05c4d4a3e76e3">PLL_PERI1_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a175e5d56631efeeb0bf05c4d4a3e76e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8452e501f48257644d08b590e8f134e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8452e501f48257644d08b590e8f134e5">PLL_PERI1_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8452e501f48257644d08b590e8f134e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34a7596a5ec070a054e187be1f7113e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae34a7596a5ec070a054e187be1f7113e">PLL_PERI1_CTRL_REG_PLL_P1_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ae34a7596a5ec070a054e187be1f7113e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5430f53e2cceb09a43dba169f7eddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b5430f53e2cceb09a43dba169f7eddb">PLL_PERI1_CTRL_REG_PLL_P1_CLEAR_MASK</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:a9b5430f53e2cceb09a43dba169f7eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe1ea6c6795036da314a9a8c7a05bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebe1ea6c6795036da314a9a8c7a05bfd">PLL_PERI1_CTRL_REG_PLL_P0_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aebe1ea6c6795036da314a9a8c7a05bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4400e4bc6a30501b300869a902100b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4400e4bc6a30501b300869a902100b9a">PLL_PERI1_CTRL_REG_PLL_P0_CLEAR_MASK</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr class="separator:a4400e4bc6a30501b300869a902100b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2f0e1d8115c291ad8433aad579b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acb2f0e1d8115c291ad8433aad579b891">PLL_PERI1_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acb2f0e1d8115c291ad8433aad579b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46820a2d0a11b315c0683b0cdf8a296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad46820a2d0a11b315c0683b0cdf8a296">PLL_PERI1_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ad46820a2d0a11b315c0683b0cdf8a296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6293494ab1f07507726e7e45cbae92ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6293494ab1f07507726e7e45cbae92ff">PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6293494ab1f07507726e7e45cbae92ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428a2835306b4b42df24be4d017f954c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a428a2835306b4b42df24be4d017f954c">PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a428a2835306b4b42df24be4d017f954c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b899422124d81f9c821ea8f5de5f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80b899422124d81f9c821ea8f5de5f0a">PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a80b899422124d81f9c821ea8f5de5f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84c55fba9743623b49a70480fb3fca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae84c55fba9743623b49a70480fb3fca3">PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ae84c55fba9743623b49a70480fb3fca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dcabd33f65e85606968807be43735b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0dcabd33f65e85606968807be43735b5">PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a0dcabd33f65e85606968807be43735b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32646b1c97c68789ba6152a0795eaf31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32646b1c97c68789ba6152a0795eaf31">PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a32646b1c97c68789ba6152a0795eaf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1ea4173168ee7b091beac5031b69ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb1ea4173168ee7b091beac5031b69ff">PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:adb1ea4173168ee7b091beac5031b69ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd74195f8f69e70364142f36ddc134e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acd74195f8f69e70364142f36ddc134e9">PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acd74195f8f69e70364142f36ddc134e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a918f3fc35a017776a3a33df50c62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2a918f3fc35a017776a3a33df50c62d">PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af2a918f3fc35a017776a3a33df50c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d3c955d7c734ed27b14c2aa19c3228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6d3c955d7c734ed27b14c2aa19c3228">PLL_PERI1_CTRL_REG_PLL_P2_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af6d3c955d7c734ed27b14c2aa19c3228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3119508e46917e379051adb6a03430b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3119508e46917e379051adb6a03430b4">PLL_PERI1_CTRL_REG_PLL_P2_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001c</td></tr>
<tr class="separator:a3119508e46917e379051adb6a03430b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1d193cc19c1d20df22ece313a1aac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f1d193cc19c1d20df22ece313a1aac2">PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6f1d193cc19c1d20df22ece313a1aac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741e5efad94a4473c85a299104f33d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a741e5efad94a4473c85a299104f33d25">PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a741e5efad94a4473c85a299104f33d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ddc741f1c51e5692dc5e39c7c162f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a13ddc741f1c51e5692dc5e39c7c162f0">PLL_GPU_CTRL_REG</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:a13ddc741f1c51e5692dc5e39c7c162f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927893b63ed6f1547c8f0ecff60d6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a927893b63ed6f1547c8f0ecff60d6a85">PLL_GPU_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a927893b63ed6f1547c8f0ecff60d6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb501c48e0eebccbf9a0cf6c8a0eb5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acb501c48e0eebccbf9a0cf6c8a0eb5a0">PLL_GPU_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:acb501c48e0eebccbf9a0cf6c8a0eb5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac845f837d4c7f78f20041c396e504a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac845f837d4c7f78f20041c396e504a04">PLL_GPU_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac845f837d4c7f78f20041c396e504a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad716f29d18196dd98ca734f848d0fa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad716f29d18196dd98ca734f848d0fa0a">PLL_GPU_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad716f29d18196dd98ca734f848d0fa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21e5c2f913945d0d4f4eba61cc1a347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae21e5c2f913945d0d4f4eba61cc1a347">PLL_GPU_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ae21e5c2f913945d0d4f4eba61cc1a347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7f1d923b21e0fed117f67076121d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a7f1d923b21e0fed117f67076121d91">PLL_GPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a3a7f1d923b21e0fed117f67076121d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8bfe72f6d6af6e3bd328ca19440e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf8bfe72f6d6af6e3bd328ca19440e67">PLL_GPU_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aaf8bfe72f6d6af6e3bd328ca19440e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2bd091f7b61f6795e906bc1b02d1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b2bd091f7b61f6795e906bc1b02d1a4">PLL_GPU_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4b2bd091f7b61f6795e906bc1b02d1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281e55463dddb6ddeb146d095ec05625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a281e55463dddb6ddeb146d095ec05625">PLL_GPU_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a281e55463dddb6ddeb146d095ec05625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa647a4c14d462b045f803e50f653dd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa647a4c14d462b045f803e50f653dd3e">PLL_GPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:aa647a4c14d462b045f803e50f653dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6ab9ea36ec352fae464fc4fe5ad2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab6ab9ea36ec352fae464fc4fe5ad2a1">PLL_GPU_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aab6ab9ea36ec352fae464fc4fe5ad2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b5e294def13ddb106807ed3b6c6822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20b5e294def13ddb106807ed3b6c6822">PLL_GPU_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a20b5e294def13ddb106807ed3b6c6822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc60c06cd46f9ae5ceaf10575106855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9cc60c06cd46f9ae5ceaf10575106855">PLL_GPU_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a9cc60c06cd46f9ae5ceaf10575106855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc9b4d7a2812c1bc9438462d87eb70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aabc9b4d7a2812c1bc9438462d87eb70c">PLL_GPU_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:aabc9b4d7a2812c1bc9438462d87eb70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808df15059718e5f0559550f65db16a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a808df15059718e5f0559550f65db16a7">PLL_GPU_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a808df15059718e5f0559550f65db16a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa60c89037a5a339a3f9fbf548b335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7fa60c89037a5a339a3f9fbf548b335e">PLL_GPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7fa60c89037a5a339a3f9fbf548b335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d89c3213d8eb67437a139822d8a309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a09d89c3213d8eb67437a139822d8a309">PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a09d89c3213d8eb67437a139822d8a309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063ced5f9ecd5a171668a34280e337da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a063ced5f9ecd5a171668a34280e337da">PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a063ced5f9ecd5a171668a34280e337da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0012cb7300b5bb6ff1b2e88bb1b6bec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0012cb7300b5bb6ff1b2e88bb1b6bec5">PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0012cb7300b5bb6ff1b2e88bb1b6bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59162064c26b54fb2819043a654c8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af59162064c26b54fb2819043a654c8dc">PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af59162064c26b54fb2819043a654c8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b73351a8bd3a5bbb14eab4be12dd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29b73351a8bd3a5bbb14eab4be12dd45">PLL_GPU_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a29b73351a8bd3a5bbb14eab4be12dd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0518771003024cf6e5866567df117b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0518771003024cf6e5866567df117b5d">PLL_GPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a0518771003024cf6e5866567df117b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6f22603d2118b645ba0057255c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92a6f22603d2118b645ba0057255c8df">PLL_GPU_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a92a6f22603d2118b645ba0057255c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa439dcfe43a9b45a3620f6e3a4b063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aefa439dcfe43a9b45a3620f6e3a4b063">PLL_GPU_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aefa439dcfe43a9b45a3620f6e3a4b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d7163238efb7f7eca9f4619552fb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9d7163238efb7f7eca9f4619552fb05">PLL_GPU_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa9d7163238efb7f7eca9f4619552fb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d175af0ee0354e4f184c18e6526010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36d175af0ee0354e4f184c18e6526010">PLL_GPU_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a36d175af0ee0354e4f184c18e6526010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93119bde5c0064ce6686f805ea660e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa93119bde5c0064ce6686f805ea660e0">PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa93119bde5c0064ce6686f805ea660e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0298df62d4696235a387b3cdc40d4e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0298df62d4696235a387b3cdc40d4e8b">PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a0298df62d4696235a387b3cdc40d4e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a7e42e294cfb2266c3840b1f623bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19a7e42e294cfb2266c3840b1f623bb4">PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a19a7e42e294cfb2266c3840b1f623bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b93b6a4b0a1771868b6709999aa3a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2b93b6a4b0a1771868b6709999aa3a39">PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a2b93b6a4b0a1771868b6709999aa3a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f0da309349f5614ab0a4634390d5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a03f0da309349f5614ab0a4634390d5b4">PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a03f0da309349f5614ab0a4634390d5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad3cf55fe7408a736b9db06d89e91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84ad3cf55fe7408a736b9db06d89e91d">PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a84ad3cf55fe7408a736b9db06d89e91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f83f55270b46f9de3c358127fe865d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f83f55270b46f9de3c358127fe865d7">PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a3f83f55270b46f9de3c358127fe865d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef45edc6fba3d6704fc93de973dd4797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef45edc6fba3d6704fc93de973dd4797">PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aef45edc6fba3d6704fc93de973dd4797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6347bb8c988f2eb4837e155f04c82d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6347bb8c988f2eb4837e155f04c82d77">PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6347bb8c988f2eb4837e155f04c82d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04680864c61524bd0183f633a80514d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04680864c61524bd0183f633a80514d8">PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a04680864c61524bd0183f633a80514d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd774f3d5e0c6be22be2af3918894a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3dd774f3d5e0c6be22be2af3918894a7">PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a3dd774f3d5e0c6be22be2af3918894a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c2960689afa1d4179aa60670b98eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a79c2960689afa1d4179aa60670b98eac">PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a79c2960689afa1d4179aa60670b98eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5028ab81fe5d9c6091a27eea95c4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb5028ab81fe5d9c6091a27eea95c4e3">PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:afb5028ab81fe5d9c6091a27eea95c4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f7bfea145f48a1af3f159cfdb49298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9f7bfea145f48a1af3f159cfdb49298">PLL_VIDEO0_CTRL_REG</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ac9f7bfea145f48a1af3f159cfdb49298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bfe60a2ee321dee001c4434f0f275c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a25bfe60a2ee321dee001c4434f0f275c">PLL_VIDEO0_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a25bfe60a2ee321dee001c4434f0f275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc3f340b9344fddac70e0c769d9b577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3fc3f340b9344fddac70e0c769d9b577">PLL_VIDEO0_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a3fc3f340b9344fddac70e0c769d9b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0479dd3eb78dd8bb9f32307bd7c2b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0479dd3eb78dd8bb9f32307bd7c2b6bd">PLL_VIDEO0_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0479dd3eb78dd8bb9f32307bd7c2b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820f519235890d1267f0d37599a5d909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a820f519235890d1267f0d37599a5d909">PLL_VIDEO0_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a820f519235890d1267f0d37599a5d909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd086cf76d869f7d6e98022fbd4ae4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abd086cf76d869f7d6e98022fbd4ae4b2">PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:abd086cf76d869f7d6e98022fbd4ae4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b8d53cfb75c5f4a9f2b9b66b29e3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29b8d53cfb75c5f4a9f2b9b66b29e3d9">PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a29b8d53cfb75c5f4a9f2b9b66b29e3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bc9f8dc5306250f6915949f8827b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af1bc9f8dc5306250f6915949f8827b35">PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af1bc9f8dc5306250f6915949f8827b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128e6bedf03763d561b059d400f6dac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a128e6bedf03763d561b059d400f6dac4">PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a128e6bedf03763d561b059d400f6dac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25dd99b1c660b09807c1a7a8d2b9a0a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a25dd99b1c660b09807c1a7a8d2b9a0a0">PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a25dd99b1c660b09807c1a7a8d2b9a0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265a1304f8279080890974e93dff4d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a265a1304f8279080890974e93dff4d2a">PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a265a1304f8279080890974e93dff4d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dbaf1f8c7d4d85da99fc2ff6ffa70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a06dbaf1f8c7d4d85da99fc2ff6ffa70f">PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a06dbaf1f8c7d4d85da99fc2ff6ffa70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295e372c5d0d5f5b1a37e5d6c3fdfb01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a295e372c5d0d5f5b1a37e5d6c3fdfb01">PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a295e372c5d0d5f5b1a37e5d6c3fdfb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294949f98af4266093edcdf9213b80cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a294949f98af4266093edcdf9213b80cc">PLL_VIDEO0_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a294949f98af4266093edcdf9213b80cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e61d962aa49f2bcb1b9d7c63358ef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e61d962aa49f2bcb1b9d7c63358ef86">PLL_VIDEO0_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a4e61d962aa49f2bcb1b9d7c63358ef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106243506f98b92c5d233123aa17a7ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a106243506f98b92c5d233123aa17a7ec">PLL_VIDEO0_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a106243506f98b92c5d233123aa17a7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4483e1d899ddc14b012d7419192a045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac4483e1d899ddc14b012d7419192a045">PLL_VIDEO0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac4483e1d899ddc14b012d7419192a045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4aa29f5040e5ec8c17e67feaa96fa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4aa29f5040e5ec8c17e67feaa96fa4c">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ae4aa29f5040e5ec8c17e67feaa96fa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e35102c1969b0411c54469cc430268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5e35102c1969b0411c54469cc430268">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aa5e35102c1969b0411c54469cc430268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2409e6195eae2edcdbed4bb83b92f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2409e6195eae2edcdbed4bb83b92f3a">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae2409e6195eae2edcdbed4bb83b92f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5f4b5271249ea439813a7785bfcdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e5f4b5271249ea439813a7785bfcdba">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4e5f4b5271249ea439813a7785bfcdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38935d7a7a9fe6b5397e5d512fff8b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38935d7a7a9fe6b5397e5d512fff8b13">PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a38935d7a7a9fe6b5397e5d512fff8b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07607d654251d77adabeeaf33d1f19db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a07607d654251d77adabeeaf33d1f19db">PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a07607d654251d77adabeeaf33d1f19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c9d6221e87ef38594479075f9df706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01c9d6221e87ef38594479075f9df706">PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a01c9d6221e87ef38594479075f9df706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ff3573cd95e8e3d07047fedbfae949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af7ff3573cd95e8e3d07047fedbfae949">PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af7ff3573cd95e8e3d07047fedbfae949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3187c0af1a7341251e54242bbe17d817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3187c0af1a7341251e54242bbe17d817">PLL_VIDEO0_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3187c0af1a7341251e54242bbe17d817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7098f80ee691d74f4af8211e5442c46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7098f80ee691d74f4af8211e5442c46e">PLL_VIDEO0_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a7098f80ee691d74f4af8211e5442c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c361e85b8bbeaa42988e268f2a170f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1c361e85b8bbeaa42988e268f2a170f2">PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a1c361e85b8bbeaa42988e268f2a170f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a70a9404ea84629dcb12b5c70272d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a70a9404ea84629dcb12b5c70272d70">PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a7a70a9404ea84629dcb12b5c70272d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4464f6b3dc423959bbd43a44f5fca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f4464f6b3dc423959bbd43a44f5fca4">PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a6f4464f6b3dc423959bbd43a44f5fca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725e58f30279fb8bc36f801b6b4d8c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a725e58f30279fb8bc36f801b6b4d8c12">PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a725e58f30279fb8bc36f801b6b4d8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8443bfa31b1c93b631ee7c751d488ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8443bfa31b1c93b631ee7c751d488ee2">PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a8443bfa31b1c93b631ee7c751d488ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55925ccc84338599539dd043284a7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55925ccc84338599539dd043284a7d83">PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a55925ccc84338599539dd043284a7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe307c34c89edb29d762f8e1e61d0cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe307c34c89edb29d762f8e1e61d0cb8">PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:afe307c34c89edb29d762f8e1e61d0cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75f4e44a173ae5683817afa99e226fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab75f4e44a173ae5683817afa99e226fa">PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab75f4e44a173ae5683817afa99e226fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bcc39d45d78c2c54f5a49016a78930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a74bcc39d45d78c2c54f5a49016a78930">PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a74bcc39d45d78c2c54f5a49016a78930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8438d3d20e3daffc18a39b17cf538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5f8438d3d20e3daffc18a39b17cf538a">PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5f8438d3d20e3daffc18a39b17cf538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b329249fcb669f2d17549e5c0aded2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a90b329249fcb669f2d17549e5c0aded2">PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a90b329249fcb669f2d17549e5c0aded2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff8f91b230a24570406e814a2014e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adff8f91b230a24570406e814a2014e8b">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adff8f91b230a24570406e814a2014e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa410bb1e08b708bcb4fc2aaf8e8a2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa410bb1e08b708bcb4fc2aaf8e8a2a7">PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aaa410bb1e08b708bcb4fc2aaf8e8a2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c0e264b339cfa0a36e2ccd27feee00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41c0e264b339cfa0a36e2ccd27feee00">PLL_VIDEO1_CTRL_REG</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr class="separator:a41c0e264b339cfa0a36e2ccd27feee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9a0f719ef86777804a5ed34151d6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b9a0f719ef86777804a5ed34151d6f2">PLL_VIDEO1_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a7b9a0f719ef86777804a5ed34151d6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea698a54002877124ad48b88fbce6179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea698a54002877124ad48b88fbce6179">PLL_VIDEO1_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aea698a54002877124ad48b88fbce6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2312da4b468724ac7a99da875457af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2312da4b468724ac7a99da875457af3d">PLL_VIDEO1_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2312da4b468724ac7a99da875457af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3f411e19ed530958b8aebdb07e9b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b3f411e19ed530958b8aebdb07e9b7f">PLL_VIDEO1_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9b3f411e19ed530958b8aebdb07e9b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01139cbda8f300935c709096a066e468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01139cbda8f300935c709096a066e468">PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a01139cbda8f300935c709096a066e468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fac28ad65b3268c8df5d0a3f51be73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17fac28ad65b3268c8df5d0a3f51be73">PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a17fac28ad65b3268c8df5d0a3f51be73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c15531b10836b5f30e3e6250de02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a127c15531b10836b5f30e3e6250de02f">PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a127c15531b10836b5f30e3e6250de02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c2fadbeac26aac62f3172e289a2083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a34c2fadbeac26aac62f3172e289a2083">PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a34c2fadbeac26aac62f3172e289a2083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2239e659ece039f9fe77cdac0eb9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb2239e659ece039f9fe77cdac0eb9ab">PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:abb2239e659ece039f9fe77cdac0eb9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace89cf1f8d7bbd6f871e3ad1e8c01856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace89cf1f8d7bbd6f871e3ad1e8c01856">PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ace89cf1f8d7bbd6f871e3ad1e8c01856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84520be0a669243212f9169fd7dccbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84520be0a669243212f9169fd7dccbf7">PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a84520be0a669243212f9169fd7dccbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842b616e14453e1db68c9885cb97d989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a842b616e14453e1db68c9885cb97d989">PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a842b616e14453e1db68c9885cb97d989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c1541319b9741a063e8380865613a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a39c1541319b9741a063e8380865613a4">PLL_VIDEO1_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a39c1541319b9741a063e8380865613a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcfa95a691e9dc194f9cfc4d9e2b467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9bcfa95a691e9dc194f9cfc4d9e2b467">PLL_VIDEO1_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a9bcfa95a691e9dc194f9cfc4d9e2b467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c9eec0d7d76a9ff83b803dc5aba2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5c9eec0d7d76a9ff83b803dc5aba2e6">PLL_VIDEO1_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab5c9eec0d7d76a9ff83b803dc5aba2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14edd3b6a4dc08f004d1efa3d4ccc017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a14edd3b6a4dc08f004d1efa3d4ccc017">PLL_VIDEO1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a14edd3b6a4dc08f004d1efa3d4ccc017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7434dfa700f74d9b24c96dea31c2cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7434dfa700f74d9b24c96dea31c2cef">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:aa7434dfa700f74d9b24c96dea31c2cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5eac6f10ecfd13e56b61e9a6859faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed5eac6f10ecfd13e56b61e9a6859faf">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aed5eac6f10ecfd13e56b61e9a6859faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c465012127c2c101c0aa1cd6988d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a06c465012127c2c101c0aa1cd6988d55">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a06c465012127c2c101c0aa1cd6988d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3205100489854744affdd8a4d5c3fe3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3205100489854744affdd8a4d5c3fe3c">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3205100489854744affdd8a4d5c3fe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5660dd5107ba1d7075417ee7312fc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5660dd5107ba1d7075417ee7312fc48">PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab5660dd5107ba1d7075417ee7312fc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad411122a34b9043fbd04b98f829e8b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad411122a34b9043fbd04b98f829e8b6a">PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ad411122a34b9043fbd04b98f829e8b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fe1fde61afdfe88f5280786b5981bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a75fe1fde61afdfe88f5280786b5981bd">PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a75fe1fde61afdfe88f5280786b5981bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6c15793388e57a24eef4b06ab59abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f6c15793388e57a24eef4b06ab59abd">PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3f6c15793388e57a24eef4b06ab59abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b30de7659597fabffa736421cbe96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a69b30de7659597fabffa736421cbe96d">PLL_VIDEO1_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a69b30de7659597fabffa736421cbe96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94ce40da229a3331ccaa1b9059d28a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af94ce40da229a3331ccaa1b9059d28a9">PLL_VIDEO1_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:af94ce40da229a3331ccaa1b9059d28a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ace98c0ec66dfed3426b8e3f077c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1ace98c0ec66dfed3426b8e3f077c6c">PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ad1ace98c0ec66dfed3426b8e3f077c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef389d95802c5ac33b714ae0eff34af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ef389d95802c5ac33b714ae0eff34af">PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a8ef389d95802c5ac33b714ae0eff34af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde9ce36ca4fd6b74c977a0dbff1290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abde9ce36ca4fd6b74c977a0dbff1290d">PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:abde9ce36ca4fd6b74c977a0dbff1290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9549338e156f7e41bcbd69b5abf96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae9549338e156f7e41bcbd69b5abf96d">PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aae9549338e156f7e41bcbd69b5abf96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b67617b0e9b75249a03d042d47ed2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70b67617b0e9b75249a03d042d47ed2f">PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a70b67617b0e9b75249a03d042d47ed2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451bce02bdb152772f20698155a094a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a451bce02bdb152772f20698155a094a6">PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a451bce02bdb152772f20698155a094a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43efb4d1849ee08983e172d9ba1ac63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43efb4d1849ee08983e172d9ba1ac63b">PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a43efb4d1849ee08983e172d9ba1ac63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb3ca8516f8303deab3cd3911e58f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4cb3ca8516f8303deab3cd3911e58f8b">PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4cb3ca8516f8303deab3cd3911e58f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8567af039907ff3497b98a8a36fa064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab8567af039907ff3497b98a8a36fa064">PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab8567af039907ff3497b98a8a36fa064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef472ea2d74746f1d09a44579b08749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ef472ea2d74746f1d09a44579b08749">PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5ef472ea2d74746f1d09a44579b08749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c25a0f6db42a1d8de885337375273e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a09c25a0f6db42a1d8de885337375273e">PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a09c25a0f6db42a1d8de885337375273e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702c4a8719c60945114b2395a0e9b6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a702c4a8719c60945114b2395a0e9b6f2">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a702c4a8719c60945114b2395a0e9b6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39a2ec60f429cb9d730d9eca2ff4a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae39a2ec60f429cb9d730d9eca2ff4a1c">PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae39a2ec60f429cb9d730d9eca2ff4a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e47132baaa9ad08c72f374c6a5176b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9e47132baaa9ad08c72f374c6a5176b">PLL_VIDEO2_CTRL_REG</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="separator:ab9e47132baaa9ad08c72f374c6a5176b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a31bebec4581f142828e74c937fd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80a31bebec4581f142828e74c937fd2d">PLL_VIDEO2_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a80a31bebec4581f142828e74c937fd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95978d0f6c000ac2bc50586afe9427d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95978d0f6c000ac2bc50586afe9427d3">PLL_VIDEO2_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a95978d0f6c000ac2bc50586afe9427d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4bc9f8f667dd8d9aba680a5630db36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d4bc9f8f667dd8d9aba680a5630db36">PLL_VIDEO2_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3d4bc9f8f667dd8d9aba680a5630db36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3204ee3ca2ed4f5e51afa1406385a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed3204ee3ca2ed4f5e51afa1406385a4">PLL_VIDEO2_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aed3204ee3ca2ed4f5e51afa1406385a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31af2df199913a081e99e40ceaf0208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac31af2df199913a081e99e40ceaf0208">PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ac31af2df199913a081e99e40ceaf0208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964039a6f12b667eee65dbbcda3efd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a964039a6f12b667eee65dbbcda3efd9b">PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a964039a6f12b667eee65dbbcda3efd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b378d5f7e3e25576a1c5076b3552e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b378d5f7e3e25576a1c5076b3552e0e">PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7b378d5f7e3e25576a1c5076b3552e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55e97fe76fca34e213ae6e998339f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad55e97fe76fca34e213ae6e998339f6a">PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad55e97fe76fca34e213ae6e998339f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05352402e008b3c041dfbd0545c535e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a05352402e008b3c041dfbd0545c535e1">PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a05352402e008b3c041dfbd0545c535e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3770105c83374f27121e3d67f929977f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3770105c83374f27121e3d67f929977f">PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a3770105c83374f27121e3d67f929977f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387c75d51a990c53ad58491843edfa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a387c75d51a990c53ad58491843edfa9e">PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a387c75d51a990c53ad58491843edfa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f95ce5b889cdcd2e3639575bc775bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5f95ce5b889cdcd2e3639575bc775bf5">PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5f95ce5b889cdcd2e3639575bc775bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fd1bbf38dd6cae2a912bb3b0195456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2fd1bbf38dd6cae2a912bb3b0195456">PLL_VIDEO2_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ae2fd1bbf38dd6cae2a912bb3b0195456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12755e0188c8458826120c16be65074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab12755e0188c8458826120c16be65074">PLL_VIDEO2_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:ab12755e0188c8458826120c16be65074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af481e35f321bc23ea96665c10b3640b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af481e35f321bc23ea96665c10b3640b1">PLL_VIDEO2_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af481e35f321bc23ea96665c10b3640b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03e4211e74708d6f8381ac97c1c8681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae03e4211e74708d6f8381ac97c1c8681">PLL_VIDEO2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae03e4211e74708d6f8381ac97c1c8681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0115f89255789fa0c3483ab128f3b703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0115f89255789fa0c3483ab128f3b703">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a0115f89255789fa0c3483ab128f3b703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f11b81f52564b426704e2f3f5ff6be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f11b81f52564b426704e2f3f5ff6be7">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a1f11b81f52564b426704e2f3f5ff6be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ee532541022482a248b825191a9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4ee532541022482a248b825191a9e3c">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad4ee532541022482a248b825191a9e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b0d8290d2d817d4dbc2d7330c9a339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a31b0d8290d2d817d4dbc2d7330c9a339">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a31b0d8290d2d817d4dbc2d7330c9a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e35694f5a0b3de4523c983af0b50d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89e35694f5a0b3de4523c983af0b50d8">PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a89e35694f5a0b3de4523c983af0b50d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477960798b643adb2aa3ca52bb200b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3477960798b643adb2aa3ca52bb200b2">PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a3477960798b643adb2aa3ca52bb200b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374cd893d8578dd743363f132d7b664a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a374cd893d8578dd743363f132d7b664a">PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a374cd893d8578dd743363f132d7b664a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b72dc941036efc05b4e6a118b8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58b72dc941036efc05b4e6a118b8aba7">PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a58b72dc941036efc05b4e6a118b8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a40c5c040987a06e1535c968adb1a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2a40c5c040987a06e1535c968adb1a6f">PLL_VIDEO2_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a2a40c5c040987a06e1535c968adb1a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3720c50e608b325ef3e6f023df4b2a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3720c50e608b325ef3e6f023df4b2a04">PLL_VIDEO2_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a3720c50e608b325ef3e6f023df4b2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386c51511e78c9235e00f8a2c2f7e908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a386c51511e78c9235e00f8a2c2f7e908">PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a386c51511e78c9235e00f8a2c2f7e908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19d6e9f42457ee8896d8d419a949be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab19d6e9f42457ee8896d8d419a949be2">PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ab19d6e9f42457ee8896d8d419a949be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc7522ed2848ef624e94e3c0b1e3855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5bc7522ed2848ef624e94e3c0b1e3855">PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a5bc7522ed2848ef624e94e3c0b1e3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d30d4620fc3268837dea6cb11bd74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab0d30d4620fc3268837dea6cb11bd74c">PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ab0d30d4620fc3268837dea6cb11bd74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d111c13cf9576b788798766f84f81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a79d111c13cf9576b788798766f84f81e">PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a79d111c13cf9576b788798766f84f81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174a0016115b5b25958295eeeb67e27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a174a0016115b5b25958295eeeb67e27a">PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a174a0016115b5b25958295eeeb67e27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c864045c3caf5a9505764b0cc58507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58c864045c3caf5a9505764b0cc58507">PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a58c864045c3caf5a9505764b0cc58507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfd90381daf1b1119d164983b7c422b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbfd90381daf1b1119d164983b7c422b">PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afbfd90381daf1b1119d164983b7c422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717a745db030991b33827ccef60627a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a717a745db030991b33827ccef60627a8">PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a717a745db030991b33827ccef60627a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8416e1d38fb38545b5cb6b75bbf84fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8416e1d38fb38545b5cb6b75bbf84fef">PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8416e1d38fb38545b5cb6b75bbf84fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126876a4ea42a000cc01aecf771444ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a126876a4ea42a000cc01aecf771444ae">PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a126876a4ea42a000cc01aecf771444ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af864e98966fe07065fd57d294a10446e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af864e98966fe07065fd57d294a10446e">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af864e98966fe07065fd57d294a10446e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477494dfb81127b8e83a03924145df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3477494dfb81127b8e83a03924145df4">PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a3477494dfb81127b8e83a03924145df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e232ac057ba8a63dadc92b8682ac46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a45e232ac057ba8a63dadc92b8682ac46">PLL_VE_CTRL_REG</a>&#160;&#160;&#160;0x00000058</td></tr>
<tr class="separator:a45e232ac057ba8a63dadc92b8682ac46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7dca098cfe7a98d527bda74b74b47c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7dca098cfe7a98d527bda74b74b47c9">PLL_VE_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab7dca098cfe7a98d527bda74b74b47c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5746e60574bf15c84968a219936fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff5746e60574bf15c84968a219936fcc">PLL_VE_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aff5746e60574bf15c84968a219936fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332eeb4a26c577d4bf211099292eabe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a332eeb4a26c577d4bf211099292eabe7">PLL_VE_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a332eeb4a26c577d4bf211099292eabe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26af11a115ea9e9506f4ca10d113bf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26af11a115ea9e9506f4ca10d113bf09">PLL_VE_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a26af11a115ea9e9506f4ca10d113bf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec090817c2731b2884037090c73ad60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adec090817c2731b2884037090c73ad60">PLL_VE_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:adec090817c2731b2884037090c73ad60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe154a32d57467b85896192c5d32d65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abe154a32d57467b85896192c5d32d65d">PLL_VE_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:abe154a32d57467b85896192c5d32d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e9a3a6a1d8e9fb48eab7bfe29bc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab88e9a3a6a1d8e9fb48eab7bfe29bc0d">PLL_VE_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab88e9a3a6a1d8e9fb48eab7bfe29bc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8574c251ee187a11210d6bdd4d2a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf8574c251ee187a11210d6bdd4d2a52">PLL_VE_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aaf8574c251ee187a11210d6bdd4d2a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d3f9610df06cba465e22f294f5beae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a73d3f9610df06cba465e22f294f5beae">PLL_VE_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a73d3f9610df06cba465e22f294f5beae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb91f5ab180a0eb97d78b8b0b866103a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb91f5ab180a0eb97d78b8b0b866103a">PLL_VE_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:abb91f5ab180a0eb97d78b8b0b866103a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4987085501c7c2b5062ca64a16799fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4987085501c7c2b5062ca64a16799fcf">PLL_VE_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4987085501c7c2b5062ca64a16799fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38986b09f7d6597e3ecba7a050245f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38986b09f7d6597e3ecba7a050245f37">PLL_VE_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a38986b09f7d6597e3ecba7a050245f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2b434867e81a5ccc4e1ffb6604953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aece2b434867e81a5ccc4e1ffb6604953">PLL_VE_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:aece2b434867e81a5ccc4e1ffb6604953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd3aa3f7c56ab7bca08049f723264fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7fd3aa3f7c56ab7bca08049f723264fe">PLL_VE_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a7fd3aa3f7c56ab7bca08049f723264fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7003bb856429c8e68120eb2700c0a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7003bb856429c8e68120eb2700c0a03c">PLL_VE_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7003bb856429c8e68120eb2700c0a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d35596186bc38c1420df48540defdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29d35596186bc38c1420df48540defdd">PLL_VE_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a29d35596186bc38c1420df48540defdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981f1b8a45a79906db6f767e6438c397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a981f1b8a45a79906db6f767e6438c397">PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a981f1b8a45a79906db6f767e6438c397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98026c1c912085f9e10e0d252e8dc776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a98026c1c912085f9e10e0d252e8dc776">PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a98026c1c912085f9e10e0d252e8dc776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3f0642205ee2a865b04c81e58ae380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb3f0642205ee2a865b04c81e58ae380">PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afb3f0642205ee2a865b04c81e58ae380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1435375caddbf5af194f8cbf2cd33389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1435375caddbf5af194f8cbf2cd33389">PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1435375caddbf5af194f8cbf2cd33389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61589847dcf22e79c4e62780ed55122d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a61589847dcf22e79c4e62780ed55122d">PLL_VE_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a61589847dcf22e79c4e62780ed55122d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153528c06e7d4c9d8e330d363bcbe7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a153528c06e7d4c9d8e330d363bcbe7a1">PLL_VE_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a153528c06e7d4c9d8e330d363bcbe7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130bf81041d461933e7a4c886b5c82de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a130bf81041d461933e7a4c886b5c82de">PLL_VE_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a130bf81041d461933e7a4c886b5c82de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647be045fa037236aadd0fd170edd812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a647be045fa037236aadd0fd170edd812">PLL_VE_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a647be045fa037236aadd0fd170edd812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843468f2fa50a2e094beb9a552c1f9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a843468f2fa50a2e094beb9a552c1f9ec">PLL_VE_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a843468f2fa50a2e094beb9a552c1f9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7289dc8b75cb4d5d4bafbb485e2ff5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7289dc8b75cb4d5d4bafbb485e2ff5e3">PLL_VE_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a7289dc8b75cb4d5d4bafbb485e2ff5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13741186c5801b4712e200ba4665dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac13741186c5801b4712e200ba4665dec">PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac13741186c5801b4712e200ba4665dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4f30eb22f44718a9b1533439efb32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ada4f30eb22f44718a9b1533439efb32d">PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ada4f30eb22f44718a9b1533439efb32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df696cb007f60104599bb4ff18cc7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6df696cb007f60104599bb4ff18cc7d7">PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a6df696cb007f60104599bb4ff18cc7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e99e5d4c0a3a750c67cda4189a5ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab0e99e5d4c0a3a750c67cda4189a5ec4">PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ab0e99e5d4c0a3a750c67cda4189a5ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50944329f41bbcb0204c84c3a82e5a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a50944329f41bbcb0204c84c3a82e5a4c">PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a50944329f41bbcb0204c84c3a82e5a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792817065daafcf3dca73e9fab5eb020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a792817065daafcf3dca73e9fab5eb020">PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a792817065daafcf3dca73e9fab5eb020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c1cb848b2fcbe849dbadc04bc6f08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18c1cb848b2fcbe849dbadc04bc6f08d">PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a18c1cb848b2fcbe849dbadc04bc6f08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7b2c7180a1e64398a4c02afddeb5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c7b2c7180a1e64398a4c02afddeb5ec">PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4c7b2c7180a1e64398a4c02afddeb5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4e2ce17eb0f869cbf8dc5de20a696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a4e2ce17eb0f869cbf8dc5de20a696d">PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7a4e2ce17eb0f869cbf8dc5de20a696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6bfe95a608673ffc531e4e257a4cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e6bfe95a608673ffc531e4e257a4cc8">PLL_VE_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2e6bfe95a608673ffc531e4e257a4cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0106ddc516d4a6de30088cf2bd402ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0106ddc516d4a6de30088cf2bd402ea3">PLL_VE_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a0106ddc516d4a6de30088cf2bd402ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0daf9abfb2d99ce2e0c4256a3a7874bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0daf9abfb2d99ce2e0c4256a3a7874bc">PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0daf9abfb2d99ce2e0c4256a3a7874bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6890a066eecacace9975729ecb27acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6890a066eecacace9975729ecb27acd2">PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a6890a066eecacace9975729ecb27acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3b476f649f3cc5bb13aee8440cf268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4d3b476f649f3cc5bb13aee8440cf268">PLL_VIDEO3_CTRL_REG</a>&#160;&#160;&#160;0x00000068</td></tr>
<tr class="separator:a4d3b476f649f3cc5bb13aee8440cf268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e52118ee43a6db3cc54f677868d829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97e52118ee43a6db3cc54f677868d829">PLL_VIDEO3_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a97e52118ee43a6db3cc54f677868d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b7238a38df694302de84dceabe0c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a12b7238a38df694302de84dceabe0c4b">PLL_VIDEO3_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a12b7238a38df694302de84dceabe0c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fbc0294d2495f14c8948a7ec298c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89fbc0294d2495f14c8948a7ec298c33">PLL_VIDEO3_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a89fbc0294d2495f14c8948a7ec298c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbce85572267963d2b760f25bfea42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8fbce85572267963d2b760f25bfea42b">PLL_VIDEO3_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8fbce85572267963d2b760f25bfea42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10baecf5030e2c6e2ac92b1934664c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10baecf5030e2c6e2ac92b1934664c4f">PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a10baecf5030e2c6e2ac92b1934664c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb57590539781d1037dce8cbcd67dc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb57590539781d1037dce8cbcd67dc97">PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:adb57590539781d1037dce8cbcd67dc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa4ef9f58a204906ed663429281a404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5fa4ef9f58a204906ed663429281a404">PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5fa4ef9f58a204906ed663429281a404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f6c4cbf87a0926b0e842078b6d55f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4f6c4cbf87a0926b0e842078b6d55f9">PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad4f6c4cbf87a0926b0e842078b6d55f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af895b92ef5cdea8967e9724c397d1fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af895b92ef5cdea8967e9724c397d1fef">PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:af895b92ef5cdea8967e9724c397d1fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031ef7cbcee096a2ccf0fb8274d35980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a031ef7cbcee096a2ccf0fb8274d35980">PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a031ef7cbcee096a2ccf0fb8274d35980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fea4101e2d6858c01a2956d4f9b4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18fea4101e2d6858c01a2956d4f9b4f2">PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a18fea4101e2d6858c01a2956d4f9b4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0d50f688ab476cfd9f77fe2d4a5c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d0d50f688ab476cfd9f77fe2d4a5c43">PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0d0d50f688ab476cfd9f77fe2d4a5c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64aedfeabd4173c88eb32fdc72b738d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a64aedfeabd4173c88eb32fdc72b738d8">PLL_VIDEO3_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a64aedfeabd4173c88eb32fdc72b738d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0cbe9bae7dedf01fd6a3d3544fc951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5a0cbe9bae7dedf01fd6a3d3544fc951">PLL_VIDEO3_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a5a0cbe9bae7dedf01fd6a3d3544fc951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59a1cf911a4cf44f7b266453e28fb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab59a1cf911a4cf44f7b266453e28fb9f">PLL_VIDEO3_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab59a1cf911a4cf44f7b266453e28fb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60220851378f7fa2254ee5f55a67b89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a60220851378f7fa2254ee5f55a67b89a">PLL_VIDEO3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a60220851378f7fa2254ee5f55a67b89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e73da5417f5ad8838a352ba2b562ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0e73da5417f5ad8838a352ba2b562ec">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ac0e73da5417f5ad8838a352ba2b562ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9084183914a8ef3b028113f337f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afcc9084183914a8ef3b028113f337f59">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:afcc9084183914a8ef3b028113f337f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e9d4ac5944993ac2203ecdbca85c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a63e9d4ac5944993ac2203ecdbca85c61">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a63e9d4ac5944993ac2203ecdbca85c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a0d2bc8d9d8ac03abdea9f154bd202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6a0d2bc8d9d8ac03abdea9f154bd202">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab6a0d2bc8d9d8ac03abdea9f154bd202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7e5e23b91d14b27b17b282c612dece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e7e5e23b91d14b27b17b282c612dece">PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a6e7e5e23b91d14b27b17b282c612dece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb84a03189639eddce37f5b86e84349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0eb84a03189639eddce37f5b86e84349">PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a0eb84a03189639eddce37f5b86e84349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8326a2813dbec5d4663a1342fe478801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8326a2813dbec5d4663a1342fe478801">PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8326a2813dbec5d4663a1342fe478801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d462624a693b52213c1265f9ccebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18d462624a693b52213c1265f9ccebb1">PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a18d462624a693b52213c1265f9ccebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2e11094a544f9deb38c07ec6259cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd2e11094a544f9deb38c07ec6259cb6">PLL_VIDEO3_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:afd2e11094a544f9deb38c07ec6259cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293404d6a6dfec8e5258d04d05d55eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a293404d6a6dfec8e5258d04d05d55eee">PLL_VIDEO3_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:a293404d6a6dfec8e5258d04d05d55eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01aa75f88a50cb9b49c5c87500d03b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad01aa75f88a50cb9b49c5c87500d03b0">PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ad01aa75f88a50cb9b49c5c87500d03b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fef9cace54719a141a319b99be73020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3fef9cace54719a141a319b99be73020">PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a3fef9cace54719a141a319b99be73020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108957b411e42063a8786891cf79170a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a108957b411e42063a8786891cf79170a">PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a108957b411e42063a8786891cf79170a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc7739a2dc6e6660d2c1dac1d8ee8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9dc7739a2dc6e6660d2c1dac1d8ee8c5">PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a9dc7739a2dc6e6660d2c1dac1d8ee8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887f52b59486169e2b15058143bd2add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a887f52b59486169e2b15058143bd2add">PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a887f52b59486169e2b15058143bd2add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a90acccb93dd6138e0ed4337084f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36a90acccb93dd6138e0ed4337084f70">PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a36a90acccb93dd6138e0ed4337084f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bff13b0ef94b9656744618455b45f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0bff13b0ef94b9656744618455b45f30">PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a0bff13b0ef94b9656744618455b45f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed559ce04d35b7d537a375073ab4b151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed559ce04d35b7d537a375073ab4b151">PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aed559ce04d35b7d537a375073ab4b151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac680b03ecf8b8535a37465ea7ba7b507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac680b03ecf8b8535a37465ea7ba7b507">PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac680b03ecf8b8535a37465ea7ba7b507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb9c0f5cdc73a390ae671f472bf9d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afdb9c0f5cdc73a390ae671f472bf9d13">PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afdb9c0f5cdc73a390ae671f472bf9d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ad81759b01b50b1879124c67743a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae5ad81759b01b50b1879124c67743a30">PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae5ad81759b01b50b1879124c67743a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d2b27cebb8b7720422c83064117f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a73d2b27cebb8b7720422c83064117f22">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a73d2b27cebb8b7720422c83064117f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd89dec49d4f91316879ece2e1980e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd89dec49d4f91316879ece2e1980e5f">PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:afd89dec49d4f91316879ece2e1980e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55950c7182127bb179300e89b929dbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55950c7182127bb179300e89b929dbca">PLL_AUDIO_CTRL_REG</a>&#160;&#160;&#160;0x00000078</td></tr>
<tr class="separator:a55950c7182127bb179300e89b929dbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935a4218dba36e0aedf966bacd5ee049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a935a4218dba36e0aedf966bacd5ee049">PLL_AUDIO_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a935a4218dba36e0aedf966bacd5ee049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1b8f777c4a01cfbf130f4dce096c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa1b8f777c4a01cfbf130f4dce096c37">PLL_AUDIO_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aaa1b8f777c4a01cfbf130f4dce096c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab281270b07b4f7653015601355b61d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab281270b07b4f7653015601355b61d20">PLL_AUDIO_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab281270b07b4f7653015601355b61d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf53ebab1ec8d5bb5240ffd41141b40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf53ebab1ec8d5bb5240ffd41141b40e">PLL_AUDIO_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abf53ebab1ec8d5bb5240ffd41141b40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc8b05e3aeeb07cf0f2798ff32bb6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aacc8b05e3aeeb07cf0f2798ff32bb6c3">PLL_AUDIO_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:aacc8b05e3aeeb07cf0f2798ff32bb6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f76b7035b46833d9a4b523a5b55779e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f76b7035b46833d9a4b523a5b55779e">PLL_AUDIO_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a2f76b7035b46833d9a4b523a5b55779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d679de9193371c655289b6e7e8f8515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d679de9193371c655289b6e7e8f8515">PLL_AUDIO_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1d679de9193371c655289b6e7e8f8515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26df02bb726809af9429b3bc488b7124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26df02bb726809af9429b3bc488b7124">PLL_AUDIO_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a26df02bb726809af9429b3bc488b7124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d70fb9c3c09a77e43451775e8f6b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52d70fb9c3c09a77e43451775e8f6b2d">PLL_AUDIO_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a52d70fb9c3c09a77e43451775e8f6b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84389763f722a9116181615641724cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84389763f722a9116181615641724cad">PLL_AUDIO_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a84389763f722a9116181615641724cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4852bb4b8ed277efda64a97d97d53af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4852bb4b8ed277efda64a97d97d53af5">PLL_AUDIO_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4852bb4b8ed277efda64a97d97d53af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4d0485d5e3050808c53be79c06de73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf4d0485d5e3050808c53be79c06de73">PLL_AUDIO_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:adf4d0485d5e3050808c53be79c06de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4717a22eb8a26a9a4f93138358f9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e4717a22eb8a26a9a4f93138358f9fc">PLL_AUDIO_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a1e4717a22eb8a26a9a4f93138358f9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0749d37e461f9e39daa8260442577c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa0749d37e461f9e39daa8260442577c2">PLL_AUDIO_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:aa0749d37e461f9e39daa8260442577c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbac16e878309cfdd1673c6eb01bbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5fbac16e878309cfdd1673c6eb01bbda">PLL_AUDIO_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5fbac16e878309cfdd1673c6eb01bbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d459a8d840906da6ea760072a02c0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d459a8d840906da6ea760072a02c0e8">PLL_AUDIO_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2d459a8d840906da6ea760072a02c0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b929de907a53701b290bdb3e2335881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b929de907a53701b290bdb3e2335881">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a8b929de907a53701b290bdb3e2335881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c229b5df19eb31df1c37566454f2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85c229b5df19eb31df1c37566454f2ba">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a85c229b5df19eb31df1c37566454f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3ff497ba8c2a23931374498e7ac1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9c3ff497ba8c2a23931374498e7ac1d9">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9c3ff497ba8c2a23931374498e7ac1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70db2657c5af18573553696385c5ba37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70db2657c5af18573553696385c5ba37">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a70db2657c5af18573553696385c5ba37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2f7c3dd55e85723730d5d2e232469a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd2f7c3dd55e85723730d5d2e232469a">PLL_AUDIO_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:afd2f7c3dd55e85723730d5d2e232469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6a2e3565292bb531ee2336dcc34450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b6a2e3565292bb531ee2336dcc34450">PLL_AUDIO_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a7b6a2e3565292bb531ee2336dcc34450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ffb63f5b3297f780944d8ad68b2283f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ffb63f5b3297f780944d8ad68b2283f">PLL_AUDIO_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4ffb63f5b3297f780944d8ad68b2283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10727fb9893646122f5e64e14c9f8c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10727fb9893646122f5e64e14c9f8c5f">PLL_AUDIO_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a10727fb9893646122f5e64e14c9f8c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fcd77d99cd7379af7e1bde0a2c11f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58fcd77d99cd7379af7e1bde0a2c11f9">PLL_AUDIO_CTRL_REG_PLL_P_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a58fcd77d99cd7379af7e1bde0a2c11f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ed86118ee578ffc3e6d7c5098253b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a91ed86118ee578ffc3e6d7c5098253b0">PLL_AUDIO_CTRL_REG_PLL_P_CLEAR_MASK</a>&#160;&#160;&#160;0x003f0000</td></tr>
<tr class="separator:a91ed86118ee578ffc3e6d7c5098253b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95f1557cd47a1f90530461b3a788abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa95f1557cd47a1f90530461b3a788abc">PLL_AUDIO_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa95f1557cd47a1f90530461b3a788abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf76743d4daf0a3d72dac0a855509264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf76743d4daf0a3d72dac0a855509264">PLL_AUDIO_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:adf76743d4daf0a3d72dac0a855509264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93e020c2644c1a4eae764cb4d912c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae93e020c2644c1a4eae764cb4d912c45">PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae93e020c2644c1a4eae764cb4d912c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdfccacffe51fe9076c1c4778a9c9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aacdfccacffe51fe9076c1c4778a9c9fe">PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:aacdfccacffe51fe9076c1c4778a9c9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2677d6b727356ffd45849625b18b1d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2677d6b727356ffd45849625b18b1d2e">PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a2677d6b727356ffd45849625b18b1d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff19becc67e816dd760f6b95c6bc4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ff19becc67e816dd760f6b95c6bc4f8">PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a4ff19becc67e816dd760f6b95c6bc4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fdd4cfb6ad605bcc5a0b0ce325daee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac4fdd4cfb6ad605bcc5a0b0ce325daee">PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ac4fdd4cfb6ad605bcc5a0b0ce325daee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d5238124e64e38e9c96f4225d65331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5d5238124e64e38e9c96f4225d65331">PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ad5d5238124e64e38e9c96f4225d65331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8793f65692d204f822b4ab5ef6ea6139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8793f65692d204f822b4ab5ef6ea6139">PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a8793f65692d204f822b4ab5ef6ea6139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc7e37c4a6790210157bf213d432fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#accc7e37c4a6790210157bf213d432fff">PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:accc7e37c4a6790210157bf213d432fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678dfcef02992e6460f35d97f0ac1637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a678dfcef02992e6460f35d97f0ac1637">PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a678dfcef02992e6460f35d97f0ac1637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd2f48f81135a8618f1c79e0796a8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6bd2f48f81135a8618f1c79e0796a8bc">PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6bd2f48f81135a8618f1c79e0796a8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcebf919ad53275724fb8660b6a9eef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afcebf919ad53275724fb8660b6a9eef3">PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:afcebf919ad53275724fb8660b6a9eef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf913079a57fae1a37bafcecbda608b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf913079a57fae1a37bafcecbda608b9">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abf913079a57fae1a37bafcecbda608b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ab168e9634a543aad2d1e7b6ab5c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58ab168e9634a543aad2d1e7b6ab5c16">PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a58ab168e9634a543aad2d1e7b6ab5c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f29e9b09d4c625d7d8ac94bc9b2be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10f29e9b09d4c625d7d8ac94bc9b2be2">PLL_NPU_CTRL_REG</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a10f29e9b09d4c625d7d8ac94bc9b2be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949f8e7ca2a1f5b807111ac70cb8d8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a949f8e7ca2a1f5b807111ac70cb8d8af">PLL_NPU_CTRL_REG_PLL_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a949f8e7ca2a1f5b807111ac70cb8d8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106c40c65d44534e794c5144da3b17f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a106c40c65d44534e794c5144da3b17f8">PLL_NPU_CTRL_REG_PLL_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a106c40c65d44534e794c5144da3b17f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1150b5e4176691c12a2bdb85669fafee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1150b5e4176691c12a2bdb85669fafee">PLL_NPU_CTRL_REG_PLL_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1150b5e4176691c12a2bdb85669fafee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9f146c53152a208b6cb919d3a5206a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b9f146c53152a208b6cb919d3a5206a">PLL_NPU_CTRL_REG_PLL_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1b9f146c53152a208b6cb919d3a5206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9103813c792c2a0ef3b0a11be359af8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9103813c792c2a0ef3b0a11be359af8d">PLL_NPU_CTRL_REG_PLL_LDO_EN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a9103813c792c2a0ef3b0a11be359af8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f3d7a9f1755fb95faf7a88244462e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19f3d7a9f1755fb95faf7a88244462e6">PLL_NPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a19f3d7a9f1755fb95faf7a88244462e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4622a34023726f155e504012e3f50daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4622a34023726f155e504012e3f50daa">PLL_NPU_CTRL_REG_PLL_LDO_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4622a34023726f155e504012e3f50daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ff26fd4715c778fad7fd823a2b7750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a99ff26fd4715c778fad7fd823a2b7750">PLL_NPU_CTRL_REG_PLL_LDO_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a99ff26fd4715c778fad7fd823a2b7750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298da2aa53021cbe656f00c40499da42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a298da2aa53021cbe656f00c40499da42">PLL_NPU_CTRL_REG_LOCK_ENABLE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a298da2aa53021cbe656f00c40499da42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139fbc9d7cdf0218b655ad182c4fcb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a139fbc9d7cdf0218b655ad182c4fcb91">PLL_NPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a139fbc9d7cdf0218b655ad182c4fcb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494cd4f80ba295145c030ae9ec46873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a494cd4f80ba295145c030ae9ec46873f">PLL_NPU_CTRL_REG_LOCK_ENABLE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a494cd4f80ba295145c030ae9ec46873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8dcfa2ecba3043aeb9df786088782f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e8dcfa2ecba3043aeb9df786088782f">PLL_NPU_CTRL_REG_LOCK_ENABLE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2e8dcfa2ecba3043aeb9df786088782f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6820684d368b2d6bde392e0e604443b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6820684d368b2d6bde392e0e604443b9">PLL_NPU_CTRL_REG_LOCK_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a6820684d368b2d6bde392e0e604443b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85577047d32bb86a792821de6da61588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85577047d32bb86a792821de6da61588">PLL_NPU_CTRL_REG_LOCK_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a85577047d32bb86a792821de6da61588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac815cf3aa47879937323bff1df4a4b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac815cf3aa47879937323bff1df4a4b84">PLL_NPU_CTRL_REG_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac815cf3aa47879937323bff1df4a4b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8023c8ed09119a7dc0e1b299622302b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8023c8ed09119a7dc0e1b299622302b3">PLL_NPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8023c8ed09119a7dc0e1b299622302b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54aa21938de37756c85cdf00050e4597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54aa21938de37756c85cdf00050e4597">PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a54aa21938de37756c85cdf00050e4597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05fbe94415c62f695f271e0711cbb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab05fbe94415c62f695f271e0711cbb14">PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ab05fbe94415c62f695f271e0711cbb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465b048fdf7d77abb6b30c860955276f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a465b048fdf7d77abb6b30c860955276f">PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a465b048fdf7d77abb6b30c860955276f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae455cb094ddc5e19d168dc8a59e21bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae455cb094ddc5e19d168dc8a59e21bc9">PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae455cb094ddc5e19d168dc8a59e21bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e47b0f2f0bad1884c0c24bfdaf659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae08e47b0f2f0bad1884c0c24bfdaf659">PLL_NPU_CTRL_REG_PLL_SDM_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae08e47b0f2f0bad1884c0c24bfdaf659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7be9ad2682c8e431dc75d01303273cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7be9ad2682c8e431dc75d01303273cd">PLL_NPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ab7be9ad2682c8e431dc75d01303273cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e82afa1b000f0fe6647df699bf46f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e82afa1b000f0fe6647df699bf46f90">PLL_NPU_CTRL_REG_PLL_SDM_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6e82afa1b000f0fe6647df699bf46f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa419c597622c0ae7d612b101d226cdb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa419c597622c0ae7d612b101d226cdb8">PLL_NPU_CTRL_REG_PLL_SDM_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa419c597622c0ae7d612b101d226cdb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4961e3ad4d9c8aa981451697c17b6d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4961e3ad4d9c8aa981451697c17b6d04">PLL_NPU_CTRL_REG_PLL_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4961e3ad4d9c8aa981451697c17b6d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f04a4dff26030b3e6e9923f9317019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2f04a4dff26030b3e6e9923f9317019">PLL_NPU_CTRL_REG_PLL_N_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ad2f04a4dff26030b3e6e9923f9317019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5472133af6efa36e51dc109beb53c357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5472133af6efa36e51dc109beb53c357">PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a5472133af6efa36e51dc109beb53c357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8614f8f0401494f3ea033a46c51177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b8614f8f0401494f3ea033a46c51177">PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:a6b8614f8f0401494f3ea033a46c51177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d29c06e0ab9744a0d19108574256ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d29c06e0ab9744a0d19108574256ea8">PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a1d29c06e0ab9744a0d19108574256ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e4942d94115449d3b166ce29aaed0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38e4942d94115449d3b166ce29aaed0e">PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a38e4942d94115449d3b166ce29aaed0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77150c35e01e5595c1b2853feb2d27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af77150c35e01e5595c1b2853feb2d27a">PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:af77150c35e01e5595c1b2853feb2d27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91e542c060d9bb611ec3b46f736b0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af91e542c060d9bb611ec3b46f736b0a9">PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:af91e542c060d9bb611ec3b46f736b0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb4f4a383c42d55567b417aa49ecc30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6bb4f4a383c42d55567b417aa49ecc30">PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a6bb4f4a383c42d55567b417aa49ecc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26421904a31d5e616744b3ef6a2bebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac26421904a31d5e616744b3ef6a2bebe">PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac26421904a31d5e616744b3ef6a2bebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9aab1c56f6cc33368e7dba0a4b0985e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9aab1c56f6cc33368e7dba0a4b0985e">PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af9aab1c56f6cc33368e7dba0a4b0985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0758d4af73719c69c2c589e829aefa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0758d4af73719c69c2c589e829aefa92">PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0758d4af73719c69c2c589e829aefa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0bb98229b281b5c0056d5dcfd76843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d0bb98229b281b5c0056d5dcfd76843">PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a6d0bb98229b281b5c0056d5dcfd76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506703caf386e926fb7ce67033ddae0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a506703caf386e926fb7ce67033ddae0f">PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a506703caf386e926fb7ce67033ddae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabd98b56ba39cba965abb645a2614c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeabd98b56ba39cba965abb645a2614c7">PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aeabd98b56ba39cba965abb645a2614c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f97c72c3f9640a218f98ee6fa17ca24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7f97c72c3f9640a218f98ee6fa17ca24">PLL_DDR_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000110</td></tr>
<tr class="separator:a7f97c72c3f9640a218f98ee6fa17ca24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56795c9731f00b67992fd56471dd2092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a56795c9731f00b67992fd56471dd2092">PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a56795c9731f00b67992fd56471dd2092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7c2d9dc151e1cc99e27d47e98efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c7c2d9dc151e1cc99e27d47e98efcdb">PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a8c7c2d9dc151e1cc99e27d47e98efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae883e761581a363d7e148b41a8a07f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae883e761581a363d7e148b41a8a07f5">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:aae883e761581a363d7e148b41a8a07f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d8c26e516c1201f1ef83fc7a0dddd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a11d8c26e516c1201f1ef83fc7a0dddd9">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a11d8c26e516c1201f1ef83fc7a0dddd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26aecff187c2db66cc05e9c4bad8ae1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26aecff187c2db66cc05e9c4bad8ae1c">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a26aecff187c2db66cc05e9c4bad8ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699159380ac6a64b03954eccae9a1f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a699159380ac6a64b03954eccae9a1f64">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a699159380ac6a64b03954eccae9a1f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715a72ca4cc3adf9ad4a041726c250c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a715a72ca4cc3adf9ad4a041726c250c6">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a715a72ca4cc3adf9ad4a041726c250c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f723e09b3cf632e3d0ee0e433d5951b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f723e09b3cf632e3d0ee0e433d5951b">PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a4f723e09b3cf632e3d0ee0e433d5951b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d878343837af445ed4da27213b625d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4d878343837af445ed4da27213b625d">PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ab4d878343837af445ed4da27213b625d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927715b91d63970c28e443b1f31d8543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a927715b91d63970c28e443b1f31d8543">PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a927715b91d63970c28e443b1f31d8543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8059e9922b427cbe240b04f6988d0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8059e9922b427cbe240b04f6988d0447">PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a8059e9922b427cbe240b04f6988d0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a715924f857d93d1181c9e0ea55f8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0a715924f857d93d1181c9e0ea55f8b2">PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a0a715924f857d93d1181c9e0ea55f8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd475c330d473118e978e50f4db5130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7dd475c330d473118e978e50f4db5130">PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7dd475c330d473118e978e50f4db5130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade11ffe26361a08977e2891e8622293f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ade11ffe26361a08977e2891e8622293f">PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ade11ffe26361a08977e2891e8622293f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff39db46628a6510b0d5844b1497afaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff39db46628a6510b0d5844b1497afaa">PLL_DDR_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:aff39db46628a6510b0d5844b1497afaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28576cb453865bf75202556aa2877e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a28576cb453865bf75202556aa2877e40">PLL_DDR_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a28576cb453865bf75202556aa2877e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ad32511e08a7d13a7ba2e79fccc67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21ad32511e08a7d13a7ba2e79fccc67d">PLL_DDR_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a21ad32511e08a7d13a7ba2e79fccc67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7d507b9eefc31cbbdf0f1fc81ffb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c7d507b9eefc31cbbdf0f1fc81ffb40">PLL_DDR_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a0c7d507b9eefc31cbbdf0f1fc81ffb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5f8ea7b41d28e8697bf0cfd681107b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac5f8ea7b41d28e8697bf0cfd681107b">PLL_DDR_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:aac5f8ea7b41d28e8697bf0cfd681107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ff24ed31f0abc7c431329ab38e5a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33ff24ed31f0abc7c431329ab38e5a4d">PLL_DDR_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a33ff24ed31f0abc7c431329ab38e5a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11459f3de745638fd49f70832fbc0f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a11459f3de745638fd49f70832fbc0f83">PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a11459f3de745638fd49f70832fbc0f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8180d813048a61c657b82a3031e7b45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8180d813048a61c657b82a3031e7b45a">PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a8180d813048a61c657b82a3031e7b45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198f4a358b7eb1cf591aa1c2a99c7d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a198f4a358b7eb1cf591aa1c2a99c7d4d">PLL_DDR_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000114</td></tr>
<tr class="separator:a198f4a358b7eb1cf591aa1c2a99c7d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad610b71019b9a6bb970ade4e999b6d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad610b71019b9a6bb970ade4e999b6d77">PLL_DDR_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ad610b71019b9a6bb970ade4e999b6d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4aa6925d7ba9fe2756d67aadbb0f842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4aa6925d7ba9fe2756d67aadbb0f842">PLL_DDR_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ab4aa6925d7ba9fe2756d67aadbb0f842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d55d26d8104b9cba8305e30b7260ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38d55d26d8104b9cba8305e30b7260ef">PLL_DDR_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a38d55d26d8104b9cba8305e30b7260ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa732e94b630a3eb23234a49e9cc29714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa732e94b630a3eb23234a49e9cc29714">PLL_DDR_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:aa732e94b630a3eb23234a49e9cc29714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b8ddbd5edd1c264e41ad94d97fd78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a45b8ddbd5edd1c264e41ad94d97fd78b">PLL_DDR_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a45b8ddbd5edd1c264e41ad94d97fd78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2a010bac1fad954ce30ef0668a8cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acb2a010bac1fad954ce30ef0668a8cd3">PLL_DDR_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:acb2a010bac1fad954ce30ef0668a8cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5e8630b240dee2f9de371aebbad18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee5e8630b240dee2f9de371aebbad18f">PLL_PERI0_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000120</td></tr>
<tr class="separator:aee5e8630b240dee2f9de371aebbad18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f31fcda8ab2431d16c150c27be72d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f31fcda8ab2431d16c150c27be72d9c">PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a0f31fcda8ab2431d16c150c27be72d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004585fd0a5a2d5400b67306c9fdf4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a004585fd0a5a2d5400b67306c9fdf4c0">PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a004585fd0a5a2d5400b67306c9fdf4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c38dbb4df19e31d2f0ee787f4f8e728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c38dbb4df19e31d2f0ee787f4f8e728">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a8c38dbb4df19e31d2f0ee787f4f8e728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0b4ffa5c506321c5516e4b8cca1ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abd0b4ffa5c506321c5516e4b8cca1ad9">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:abd0b4ffa5c506321c5516e4b8cca1ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe0135aa729f8d2d24a178c13045ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9fe0135aa729f8d2d24a178c13045ab2">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a9fe0135aa729f8d2d24a178c13045ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0930faff2640621b96921d44c11875d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0930faff2640621b96921d44c11875d6">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a0930faff2640621b96921d44c11875d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16150bf6de6c5235cf5c99c4ab51a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad16150bf6de6c5235cf5c99c4ab51a9a">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ad16150bf6de6c5235cf5c99c4ab51a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41167d4aca3b85e568bf6a65d4b7b526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41167d4aca3b85e568bf6a65d4b7b526">PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a41167d4aca3b85e568bf6a65d4b7b526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c559365460a778b3b8ed8c69103aa31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1c559365460a778b3b8ed8c69103aa31">PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a1c559365460a778b3b8ed8c69103aa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077ee7bb89897137498a4f67800db258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a077ee7bb89897137498a4f67800db258">PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a077ee7bb89897137498a4f67800db258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d00f932b55b67ed6ad7beed59e6fb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d00f932b55b67ed6ad7beed59e6fb38">PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a3d00f932b55b67ed6ad7beed59e6fb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007aeec0c3bdbef20967490d9904c754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a007aeec0c3bdbef20967490d9904c754">PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a007aeec0c3bdbef20967490d9904c754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd5223c649a12aca62978f481629649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0cd5223c649a12aca62978f481629649">PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0cd5223c649a12aca62978f481629649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608e481b3739b85fd8d351d16fcc1fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a608e481b3739b85fd8d351d16fcc1fd1">PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a608e481b3739b85fd8d351d16fcc1fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c7fde3960eb82e5da7adb723696b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32c7fde3960eb82e5da7adb723696b95">PLL_PERI0_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a32c7fde3960eb82e5da7adb723696b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312e4803b4073c22fffcc74916169fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a312e4803b4073c22fffcc74916169fb8">PLL_PERI0_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a312e4803b4073c22fffcc74916169fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7b29a0c0d81eab71d8e729ee6aef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea7b29a0c0d81eab71d8e729ee6aef86">PLL_PERI0_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aea7b29a0c0d81eab71d8e729ee6aef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fef15667f16470695e6b9ca1a9f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6fef15667f16470695e6b9ca1a9f8a3">PLL_PERI0_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ab6fef15667f16470695e6b9ca1a9f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bfb511bc791d6288125eddfdc5475a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54bfb511bc791d6288125eddfdc5475a">PLL_PERI0_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a54bfb511bc791d6288125eddfdc5475a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d643dbaac3f34580f33c6515445e9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d643dbaac3f34580f33c6515445e9a6">PLL_PERI0_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a6d643dbaac3f34580f33c6515445e9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc797280bf63ef117958c30283e3b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abdc797280bf63ef117958c30283e3b81">PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abdc797280bf63ef117958c30283e3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c7c3aa95af8acebe9f98af7d22693c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10c7c3aa95af8acebe9f98af7d22693c">PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a10c7c3aa95af8acebe9f98af7d22693c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8ca747d4ea70b057645b2ab858ff7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d8ca747d4ea70b057645b2ab858ff7e">PLL_PERI0_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000124</td></tr>
<tr class="separator:a6d8ca747d4ea70b057645b2ab858ff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c72f4f78d6b1e3f918321e4128011f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c72f4f78d6b1e3f918321e4128011f7">PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a6c72f4f78d6b1e3f918321e4128011f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb9a1b9550bab5fe607943cbecf5605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaeb9a1b9550bab5fe607943cbecf5605">PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aaeb9a1b9550bab5fe607943cbecf5605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e9833383eafe9a29e91a2156114918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65e9833383eafe9a29e91a2156114918">PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a65e9833383eafe9a29e91a2156114918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1bf31dd96acffd0f0708246bdb701f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c1bf31dd96acffd0f0708246bdb701f">PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a0c1bf31dd96acffd0f0708246bdb701f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6e402b01fb083678212d48769df8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d6e402b01fb083678212d48769df8cf">PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0d6e402b01fb083678212d48769df8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f844eb2f92a8d8c4a67e933643b170a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f844eb2f92a8d8c4a67e933643b170a">PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a6f844eb2f92a8d8c4a67e933643b170a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd0bcefb7e0673342e0a562900443b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9bd0bcefb7e0673342e0a562900443b3">PLL_PERI1_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000128</td></tr>
<tr class="separator:a9bd0bcefb7e0673342e0a562900443b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f811079311248bc281dabccf1877f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae3f811079311248bc281dabccf1877f9">PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae3f811079311248bc281dabccf1877f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6368668aabd1786cd44d0d4d25277a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6368668aabd1786cd44d0d4d25277a96">PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a6368668aabd1786cd44d0d4d25277a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f0f40ded78ffa0578a7d9326e0a612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a82f0f40ded78ffa0578a7d9326e0a612">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a82f0f40ded78ffa0578a7d9326e0a612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb25f07eb50d3ea0586d0c6c67a1f8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb25f07eb50d3ea0586d0c6c67a1f8f7">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:abb25f07eb50d3ea0586d0c6c67a1f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafa04aedf76e877ea391cdb15fe1bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afafa04aedf76e877ea391cdb15fe1bad">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:afafa04aedf76e877ea391cdb15fe1bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82da14dc922592233c6bde0ee4b5e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab82da14dc922592233c6bde0ee4b5e6d">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ab82da14dc922592233c6bde0ee4b5e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941622aa03e8c739bb192790664c7559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a941622aa03e8c739bb192790664c7559">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a941622aa03e8c739bb192790664c7559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648e6a2613651d8f01a028f9b04bd587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a648e6a2613651d8f01a028f9b04bd587">PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a648e6a2613651d8f01a028f9b04bd587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3a35c28495ef3428f532bb521c7740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b3a35c28495ef3428f532bb521c7740">PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a9b3a35c28495ef3428f532bb521c7740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a18caf05239fc44910f41b912704f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a18caf05239fc44910f41b912704f38">PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a4a18caf05239fc44910f41b912704f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b739aedc3c5b307d4d811651ceb6ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b739aedc3c5b307d4d811651ceb6ff5">PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a4b739aedc3c5b307d4d811651ceb6ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb64fa001782a91ba21057ed951308b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb64fa001782a91ba21057ed951308b1">PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aeb64fa001782a91ba21057ed951308b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d605a3bc755cd150945686340fe756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d605a3bc755cd150945686340fe756b">PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6d605a3bc755cd150945686340fe756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c9470de14b12aa1b45eb27dcdbe444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8c9470de14b12aa1b45eb27dcdbe444">PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa8c9470de14b12aa1b45eb27dcdbe444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a9ec90473c4a081ff3acb97a10f300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7a9ec90473c4a081ff3acb97a10f300">PLL_PERI1_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ac7a9ec90473c4a081ff3acb97a10f300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a235664372f7a377663e82b21f7040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78a235664372f7a377663e82b21f7040">PLL_PERI1_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a78a235664372f7a377663e82b21f7040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6364e445053d4f7deaa76ed6773dc57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6364e445053d4f7deaa76ed6773dc57c">PLL_PERI1_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a6364e445053d4f7deaa76ed6773dc57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1755ffbcaeb444cc4e95f72416975fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1755ffbcaeb444cc4e95f72416975fee">PLL_PERI1_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a1755ffbcaeb444cc4e95f72416975fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8b49ffc497c5c09ace2a29317dcc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf8b49ffc497c5c09ace2a29317dcc71">PLL_PERI1_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:abf8b49ffc497c5c09ace2a29317dcc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23caf20936335f2978c4c690f36f8557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a23caf20936335f2978c4c690f36f8557">PLL_PERI1_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a23caf20936335f2978c4c690f36f8557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac568144912eedb433c3c04125ecf6738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac568144912eedb433c3c04125ecf6738">PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac568144912eedb433c3c04125ecf6738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411d78ee93baffd306780f759c2cd89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a411d78ee93baffd306780f759c2cd89f">PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a411d78ee93baffd306780f759c2cd89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d5d172d5ea085df1b25c77e607833d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a96d5d172d5ea085df1b25c77e607833d">PLL_PERI1_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0000012c</td></tr>
<tr class="separator:a96d5d172d5ea085df1b25c77e607833d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab82dfcb1e54693c8aa203b744ffbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adab82dfcb1e54693c8aa203b744ffbf2">PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:adab82dfcb1e54693c8aa203b744ffbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300b4418940aa7248dd00a3a3cb88499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a300b4418940aa7248dd00a3a3cb88499">PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a300b4418940aa7248dd00a3a3cb88499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c337d401c68c6d4a6671856ffa2e7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c337d401c68c6d4a6671856ffa2e7e7">PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a7c337d401c68c6d4a6671856ffa2e7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67ac0f2c6f37fbf6834c7a6e2b8b762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab67ac0f2c6f37fbf6834c7a6e2b8b762">PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ab67ac0f2c6f37fbf6834c7a6e2b8b762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acd24aceb5ffd5b8858f0f02cf991a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9acd24aceb5ffd5b8858f0f02cf991a8">PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9acd24aceb5ffd5b8858f0f02cf991a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21ed5fcc9dd54823111b07c0383f4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae21ed5fcc9dd54823111b07c0383f4a8">PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:ae21ed5fcc9dd54823111b07c0383f4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a3b3d335595343320e83e14ae4b796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0a3b3d335595343320e83e14ae4b796">PLL_GPU_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000130</td></tr>
<tr class="separator:ad0a3b3d335595343320e83e14ae4b796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26eabb0d47eca9cda772f41083105d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab26eabb0d47eca9cda772f41083105d0">PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab26eabb0d47eca9cda772f41083105d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afddcb1daabee2b8b8cf8a6295eff6cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afddcb1daabee2b8b8cf8a6295eff6cd2">PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:afddcb1daabee2b8b8cf8a6295eff6cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab381fc5c5d321b08fe3a9e1ec57b3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab381fc5c5d321b08fe3a9e1ec57b3091">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ab381fc5c5d321b08fe3a9e1ec57b3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6972a9524346f444021ff9f8622cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9c6972a9524346f444021ff9f8622cb8">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a9c6972a9524346f444021ff9f8622cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2dbd1b73abe782b28ed449c7b7cea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff2dbd1b73abe782b28ed449c7b7cea1">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aff2dbd1b73abe782b28ed449c7b7cea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744a9ed4de1e49142ea0628f86aec29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a744a9ed4de1e49142ea0628f86aec29b">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a744a9ed4de1e49142ea0628f86aec29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ebc7f06ec2d711490b0390b7ebf25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a09ebc7f06ec2d711490b0390b7ebf25b">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a09ebc7f06ec2d711490b0390b7ebf25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb594f5df78dece88ea896d3ba23618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5cb594f5df78dece88ea896d3ba23618">PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a5cb594f5df78dece88ea896d3ba23618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadc038e8e0c99619a7563f76899b94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acadc038e8e0c99619a7563f76899b94c">PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:acadc038e8e0c99619a7563f76899b94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26579e05c1e0ffca013cd63f069d3cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26579e05c1e0ffca013cd63f069d3cdc">PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a26579e05c1e0ffca013cd63f069d3cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1412c88b364235d7b6480a566f655d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b1412c88b364235d7b6480a566f655d">PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a8b1412c88b364235d7b6480a566f655d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1967651c3bf3897961f6debae86c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c1967651c3bf3897961f6debae86c68">PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a6c1967651c3bf3897961f6debae86c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac270e2538b0514ec5a6e2611446d8720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac270e2538b0514ec5a6e2611446d8720">PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac270e2538b0514ec5a6e2611446d8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b90530a2527d6a2da35e1440ee7e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa4b90530a2527d6a2da35e1440ee7e5f">PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa4b90530a2527d6a2da35e1440ee7e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447fb5bfeba3fb2e4c28a7d5fade8e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a447fb5bfeba3fb2e4c28a7d5fade8e01">PLL_GPU_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a447fb5bfeba3fb2e4c28a7d5fade8e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f2e2b03f37fda86c5a4dd14c1ef967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9f2e2b03f37fda86c5a4dd14c1ef967">PLL_GPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:aa9f2e2b03f37fda86c5a4dd14c1ef967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ebe3489bd3af981ea47a1acb93843b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04ebe3489bd3af981ea47a1acb93843b">PLL_GPU_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a04ebe3489bd3af981ea47a1acb93843b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dd6630942ea5b3a6a8446bbbb116f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20dd6630942ea5b3a6a8446bbbb116f2">PLL_GPU_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a20dd6630942ea5b3a6a8446bbbb116f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae940b134ea654b263f86731d0f74de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abae940b134ea654b263f86731d0f74de">PLL_GPU_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:abae940b134ea654b263f86731d0f74de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0c547f0c5d8605cba3ff1d7610544e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef0c547f0c5d8605cba3ff1d7610544e">PLL_GPU_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:aef0c547f0c5d8605cba3ff1d7610544e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1dbe06e7c01db9300f04985a056af92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa1dbe06e7c01db9300f04985a056af92">PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa1dbe06e7c01db9300f04985a056af92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8f6f0433dd809a96695eabccc660a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c8f6f0433dd809a96695eabccc660a7">PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a3c8f6f0433dd809a96695eabccc660a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07889f323410eaf8050888c645527b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae07889f323410eaf8050888c645527b8">PLL_GPU_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000134</td></tr>
<tr class="separator:ae07889f323410eaf8050888c645527b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4722704b0f762829b7244992f9c642e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4722704b0f762829b7244992f9c642e5">PLL_GPU_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a4722704b0f762829b7244992f9c642e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de427acaa9b399919049b0a505bcb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0de427acaa9b399919049b0a505bcb8d">PLL_GPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a0de427acaa9b399919049b0a505bcb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211c9ca9330193b1410bff7dc8e95dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a211c9ca9330193b1410bff7dc8e95dc6">PLL_GPU_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a211c9ca9330193b1410bff7dc8e95dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900447de85bb17b7c9495f460f705318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a900447de85bb17b7c9495f460f705318">PLL_GPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a900447de85bb17b7c9495f460f705318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6adf1ed7eb0bbdf49a9691782a10f2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6adf1ed7eb0bbdf49a9691782a10f2ed">PLL_GPU_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6adf1ed7eb0bbdf49a9691782a10f2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4b3f62a5749aac02aecfb5cdc656c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c4b3f62a5749aac02aecfb5cdc656c8">PLL_GPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a7c4b3f62a5749aac02aecfb5cdc656c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04dcfd392f2ea66331be5d7ab465bd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04dcfd392f2ea66331be5d7ab465bd1b">PLL_VIDEO0_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000140</td></tr>
<tr class="separator:a04dcfd392f2ea66331be5d7ab465bd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c37cb661d05763ecdbc16c50f425e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5c37cb661d05763ecdbc16c50f425e4e">PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a5c37cb661d05763ecdbc16c50f425e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f34434c3c71cf90adf5d6cdcc7793b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70f34434c3c71cf90adf5d6cdcc7793b">PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a70f34434c3c71cf90adf5d6cdcc7793b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca7fcc28daeec3a58692480abb1b14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ca7fcc28daeec3a58692480abb1b14c">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a8ca7fcc28daeec3a58692480abb1b14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3345801e3a887e1c43f6b5c077a2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f3345801e3a887e1c43f6b5c077a2dd">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a2f3345801e3a887e1c43f6b5c077a2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847cd1fe864d77395776681617b3ab98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a847cd1fe864d77395776681617b3ab98">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a847cd1fe864d77395776681617b3ab98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d242a10bc1fd86a3dc843a8b95aa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a44d242a10bc1fd86a3dc843a8b95aa5b">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a44d242a10bc1fd86a3dc843a8b95aa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec82d7b1cb0674ff5f213eeba38e24c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abec82d7b1cb0674ff5f213eeba38e24c">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:abec82d7b1cb0674ff5f213eeba38e24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa282a9f29b21d560171144dcb8167d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa282a9f29b21d560171144dcb8167d6c">PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:aa282a9f29b21d560171144dcb8167d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0eb6c4b1a69e05c00073915d90dc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e0eb6c4b1a69e05c00073915d90dc58">PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a6e0eb6c4b1a69e05c00073915d90dc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a23f7885d37c102c366be208388b02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a23f7885d37c102c366be208388b02c">PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a3a23f7885d37c102c366be208388b02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff83f6284af07496f568988fe7f3086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ff83f6284af07496f568988fe7f3086">PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a5ff83f6284af07496f568988fe7f3086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0af6873dedb65df1392e5582d8ddbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af0af6873dedb65df1392e5582d8ddbdc">PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:af0af6873dedb65df1392e5582d8ddbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62f79d9c67deb6e05c47dfcab3811e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa62f79d9c67deb6e05c47dfcab3811e7">PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa62f79d9c67deb6e05c47dfcab3811e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7150f8570749e02de290e556990c62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7150f8570749e02de290e556990c62c">PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad7150f8570749e02de290e556990c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a390856d015ab224b17688d7213db47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a390856d015ab224b17688d7213db47">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a4a390856d015ab224b17688d7213db47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264217442516e31fce7cc57e3c516c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2264217442516e31fce7cc57e3c516c1">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a2264217442516e31fce7cc57e3c516c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73f545b5b396cf82bee48bb944c8afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac73f545b5b396cf82bee48bb944c8afd">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac73f545b5b396cf82bee48bb944c8afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467145362d36f46dc5b4a76f2742ce95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a467145362d36f46dc5b4a76f2742ce95">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a467145362d36f46dc5b4a76f2742ce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b24b3b9bd5e49303dd10dc40efa5dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b24b3b9bd5e49303dd10dc40efa5dbc">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a4b24b3b9bd5e49303dd10dc40efa5dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacceaccee84d9bc1f9bc06832875860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aacceaccee84d9bc1f9bc06832875860a">PLL_VIDEO0_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:aacceaccee84d9bc1f9bc06832875860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f664540cc97579b21d74d48f675cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0f664540cc97579b21d74d48f675cb7">PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad0f664540cc97579b21d74d48f675cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af915084d2154e10c7458064cb3ce4146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af915084d2154e10c7458064cb3ce4146">PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:af915084d2154e10c7458064cb3ce4146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dae7dd4be9c752614c8c5afd77d616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a99dae7dd4be9c752614c8c5afd77d616">PLL_VIDEO0_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000144</td></tr>
<tr class="separator:a99dae7dd4be9c752614c8c5afd77d616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdb5a74298af3442154225a7a6c500f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acfdb5a74298af3442154225a7a6c500f">PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:acfdb5a74298af3442154225a7a6c500f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ac0e5e98f3f8ce837ead4057404fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48ac0e5e98f3f8ce837ead4057404fbd">PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a48ac0e5e98f3f8ce837ead4057404fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0501b8aecf472debb9833bd61fe53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a0501b8aecf472debb9833bd61fe53e">PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a4a0501b8aecf472debb9833bd61fe53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d9c2216e2e1e3893962d2197471a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59d9c2216e2e1e3893962d2197471a22">PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a59d9c2216e2e1e3893962d2197471a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cab1dafe1af4b810f0a1c4c3966641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a74cab1dafe1af4b810f0a1c4c3966641">PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a74cab1dafe1af4b810f0a1c4c3966641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ebce51ea1259efb39978c6358ea69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7ebce51ea1259efb39978c6358ea69c">PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:ad7ebce51ea1259efb39978c6358ea69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ff532cde76cbd03a4fad6a868ccd28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52ff532cde76cbd03a4fad6a868ccd28">PLL_VIDEO1_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000148</td></tr>
<tr class="separator:a52ff532cde76cbd03a4fad6a868ccd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cba66d13451975a3f2e144c8bc1908f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6cba66d13451975a3f2e144c8bc1908f">PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6cba66d13451975a3f2e144c8bc1908f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771e8fba2254859e648b6387e4fd92fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a771e8fba2254859e648b6387e4fd92fe">PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a771e8fba2254859e648b6387e4fd92fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbaea780243a9fb16124aebfc12a35c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbaea780243a9fb16124aebfc12a35c6">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:afbaea780243a9fb16124aebfc12a35c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e66bf36bd32c197d17f2d83097e0595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5e66bf36bd32c197d17f2d83097e0595">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a5e66bf36bd32c197d17f2d83097e0595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab070c87ac063b3ca9772e3b3eb2a5df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab070c87ac063b3ca9772e3b3eb2a5df1">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab070c87ac063b3ca9772e3b3eb2a5df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abceea828c2c9e18554939a9ad435f805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abceea828c2c9e18554939a9ad435f805">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:abceea828c2c9e18554939a9ad435f805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e52ed7afdf648bec3890e8a3714f66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e52ed7afdf648bec3890e8a3714f66e">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a3e52ed7afdf648bec3890e8a3714f66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f2b640810fe4bc427beab8bf9f7372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2f2b640810fe4bc427beab8bf9f7372">PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:af2f2b640810fe4bc427beab8bf9f7372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbc34eb26299a68ad5c0868c22b7215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5bbc34eb26299a68ad5c0868c22b7215">PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a5bbc34eb26299a68ad5c0868c22b7215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51763f4614547bca657f774b181aaad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae51763f4614547bca657f774b181aaad">PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:ae51763f4614547bca657f774b181aaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb3f5f0414348fa3f7eed8ba6c8586f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb3f5f0414348fa3f7eed8ba6c8586f2">PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:abb3f5f0414348fa3f7eed8ba6c8586f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc972666e9eaf4f90a6d2a7d4b172588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc972666e9eaf4f90a6d2a7d4b172588">PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:abc972666e9eaf4f90a6d2a7d4b172588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fdb8b63d329c45429c533a5ce3d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4fdb8b63d329c45429c533a5ce3d992">PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af4fdb8b63d329c45429c533a5ce3d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a0d20a7132516e83440f9e22e00e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3a0d20a7132516e83440f9e22e00e0f">PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab3a0d20a7132516e83440f9e22e00e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc18425339d1b313b7b08fee56df22fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc18425339d1b313b7b08fee56df22fd">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:adc18425339d1b313b7b08fee56df22fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f6c9495e7f9ae29868ee2e9f6c7578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6f6c9495e7f9ae29868ee2e9f6c7578">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ad6f6c9495e7f9ae29868ee2e9f6c7578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0865639ec29b4f00a4421a5c9da3004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0865639ec29b4f00a4421a5c9da3004">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac0865639ec29b4f00a4421a5c9da3004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa11feb63cbd423103e6e8bd2e7d63a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa11feb63cbd423103e6e8bd2e7d63a9">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aaa11feb63cbd423103e6e8bd2e7d63a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1836dcddde5b1cceed21bbe5d3f3ea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1836dcddde5b1cceed21bbe5d3f3ea0c">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a1836dcddde5b1cceed21bbe5d3f3ea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8be4690c5e587184e1e5630f885e8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8be4690c5e587184e1e5630f885e8ae">PLL_VIDEO1_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:af8be4690c5e587184e1e5630f885e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e15400042dde8e8b96746e6f343c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2e15400042dde8e8b96746e6f343c5c">PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af2e15400042dde8e8b96746e6f343c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d61cb9f424242e1a57f4277fa85328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af7d61cb9f424242e1a57f4277fa85328">PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:af7d61cb9f424242e1a57f4277fa85328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03550968be8c3f31efc7947a7be1c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae03550968be8c3f31efc7947a7be1c01">PLL_VIDEO1_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0000014c</td></tr>
<tr class="separator:ae03550968be8c3f31efc7947a7be1c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980bdf5d582a6ce8d30c14276c00f800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a980bdf5d582a6ce8d30c14276c00f800">PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a980bdf5d582a6ce8d30c14276c00f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fce30279122632bc93bd9bf3804816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9fce30279122632bc93bd9bf3804816">PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ab9fce30279122632bc93bd9bf3804816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b945eeceb9d7a6527c5ff05121aef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a81b945eeceb9d7a6527c5ff05121aef8">PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a81b945eeceb9d7a6527c5ff05121aef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e42227588c3439178394ee8840dc219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e42227588c3439178394ee8840dc219">PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a2e42227588c3439178394ee8840dc219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4d0eac5549a7e61a2626cb5731ed14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9c4d0eac5549a7e61a2626cb5731ed14">PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9c4d0eac5549a7e61a2626cb5731ed14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a32c98de6351c5431efe25ae71a83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9a32c98de6351c5431efe25ae71a83d">PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:aa9a32c98de6351c5431efe25ae71a83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d3baffda64a880e0d34eed7edb83ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a14d3baffda64a880e0d34eed7edb83ac">PLL_VIDEO2_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000150</td></tr>
<tr class="separator:a14d3baffda64a880e0d34eed7edb83ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af320f9a5ac406b2ae2e494abd61839ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af320f9a5ac406b2ae2e494abd61839ee">PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:af320f9a5ac406b2ae2e494abd61839ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323d46670d5c78b83fb5e19239d57c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a323d46670d5c78b83fb5e19239d57c42">PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a323d46670d5c78b83fb5e19239d57c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2d1f1c7b940abbdbb9783409d83f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aad2d1f1c7b940abbdbb9783409d83f58">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:aad2d1f1c7b940abbdbb9783409d83f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56c6eda9c170f18989f85029409f1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac56c6eda9c170f18989f85029409f1d2">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:ac56c6eda9c170f18989f85029409f1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae476d284bad8c30cc61f5a00d5182f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae476d284bad8c30cc61f5a00d5182f19">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ae476d284bad8c30cc61f5a00d5182f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c0b991c59aa2f57e9beaa4a1fb3ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9c0b991c59aa2f57e9beaa4a1fb3ab4">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ac9c0b991c59aa2f57e9beaa4a1fb3ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f904dcf0c1654496d05385746448cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7f904dcf0c1654496d05385746448cd">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:aa7f904dcf0c1654496d05385746448cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974bedfd4910412f55922119fb657705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a974bedfd4910412f55922119fb657705">PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a974bedfd4910412f55922119fb657705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2169e48c14a77a27139113d954efda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed2169e48c14a77a27139113d954efda">PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aed2169e48c14a77a27139113d954efda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b5dd3a9bbbb22517147d778f3a03be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70b5dd3a9bbbb22517147d778f3a03be">PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a70b5dd3a9bbbb22517147d778f3a03be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d3fed954d47bdd24cdc22d15bc875a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a63d3fed954d47bdd24cdc22d15bc875a">PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a63d3fed954d47bdd24cdc22d15bc875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5ad0de0b83cf0a41c47cbf93b77fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f5ad0de0b83cf0a41c47cbf93b77fa0">PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a2f5ad0de0b83cf0a41c47cbf93b77fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8acc0d5888d26b702dc934669611608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac8acc0d5888d26b702dc934669611608">PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac8acc0d5888d26b702dc934669611608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e26a0ba3ce1de44e47b971201cd83bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e26a0ba3ce1de44e47b971201cd83bf">PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4e26a0ba3ce1de44e47b971201cd83bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18bc5d5d804529f5cb6eaab6398579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa18bc5d5d804529f5cb6eaab6398579e">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:aa18bc5d5d804529f5cb6eaab6398579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdf170b530c99aa3c22e08004716031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aefdf170b530c99aa3c22e08004716031">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:aefdf170b530c99aa3c22e08004716031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4587dd450490a9e148839f2fe48ea96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4587dd450490a9e148839f2fe48ea96b">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a4587dd450490a9e148839f2fe48ea96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a31e75e9d27aa79dfdd675ee2c5d6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a31e75e9d27aa79dfdd675ee2c5d6e3">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a7a31e75e9d27aa79dfdd675ee2c5d6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808724445789d28c2de5ce6442d5a8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a808724445789d28c2de5ce6442d5a8e4">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a808724445789d28c2de5ce6442d5a8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024bfa71513573e78fab2d8d54ef28b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a024bfa71513573e78fab2d8d54ef28b6">PLL_VIDEO2_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a024bfa71513573e78fab2d8d54ef28b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adc8ceda365d608f2491046b9874b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5adc8ceda365d608f2491046b9874b5a">PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5adc8ceda365d608f2491046b9874b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedeea371c8221662b1d7554d18ee6f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aedeea371c8221662b1d7554d18ee6f64">PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:aedeea371c8221662b1d7554d18ee6f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8b8f6bd5cb5109427a115c666593a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca8b8f6bd5cb5109427a115c666593a2">PLL_VIDEO2_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000154</td></tr>
<tr class="separator:aca8b8f6bd5cb5109427a115c666593a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3856171d71c618fcfcd0a92d660475a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae3856171d71c618fcfcd0a92d660475a">PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae3856171d71c618fcfcd0a92d660475a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec8725132c66105b8ae2601117c04fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afec8725132c66105b8ae2601117c04fb">PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:afec8725132c66105b8ae2601117c04fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a82b56a03b0460e800b3d46db22b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3a82b56a03b0460e800b3d46db22b63">PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ac3a82b56a03b0460e800b3d46db22b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac6be9170a251798ed642889c76c0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ac6be9170a251798ed642889c76c0cc">PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a3ac6be9170a251798ed642889c76c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061f3867965f48b5c679cf20a782fd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a061f3867965f48b5c679cf20a782fd02">PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a061f3867965f48b5c679cf20a782fd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6130b70f14a64592f470babecacae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac6130b70f14a64592f470babecacae0">PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:aac6130b70f14a64592f470babecacae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3437415474eebf6399843c2c3931da83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3437415474eebf6399843c2c3931da83">PLL_VE_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000158</td></tr>
<tr class="separator:a3437415474eebf6399843c2c3931da83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209d0c7baeba5bbd619e379eab9ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a209d0c7baeba5bbd619e379eab9ccd17">PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a209d0c7baeba5bbd619e379eab9ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566aff2e978a5c2072ea3e672d36ea2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a566aff2e978a5c2072ea3e672d36ea2c">PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a566aff2e978a5c2072ea3e672d36ea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af267a499f91fb37db810d7b592f925fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af267a499f91fb37db810d7b592f925fe">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:af267a499f91fb37db810d7b592f925fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31786482301d3e0b28a26fa29ca0a611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a31786482301d3e0b28a26fa29ca0a611">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a31786482301d3e0b28a26fa29ca0a611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab515cdaa6b5f03bf7e59f787af1f93d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab515cdaa6b5f03bf7e59f787af1f93d9">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab515cdaa6b5f03bf7e59f787af1f93d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49da40825ece6c444d61c149ba24b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa49da40825ece6c444d61c149ba24b23">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aa49da40825ece6c444d61c149ba24b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac917f58d907f2374aa17b6d45736f69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac917f58d907f2374aa17b6d45736f69a">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ac917f58d907f2374aa17b6d45736f69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc549bd569a8d6c769a5a768fdadd84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3bc549bd569a8d6c769a5a768fdadd84">PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a3bc549bd569a8d6c769a5a768fdadd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33339070dd4d45a898dd6202c793d8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33339070dd4d45a898dd6202c793d8eb">PLL_VE_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a33339070dd4d45a898dd6202c793d8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4526fae331277b470362a851f1645f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4526fae331277b470362a851f1645f3">PLL_VE_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:af4526fae331277b470362a851f1645f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc0f22bc525cd40b4ae7efb5866ab9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadc0f22bc525cd40b4ae7efb5866ab9f">PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:aadc0f22bc525cd40b4ae7efb5866ab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3a87d2dce8f6ca421c186fbf2e77b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc3a87d2dce8f6ca421c186fbf2e77b0">PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:abc3a87d2dce8f6ca421c186fbf2e77b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1bf1b5a066d1c049871d6fdde266a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d1bf1b5a066d1c049871d6fdde266a9">PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3d1bf1b5a066d1c049871d6fdde266a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ee2f81ee9cceea0329fba7840a3938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85ee2f81ee9cceea0329fba7840a3938">PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a85ee2f81ee9cceea0329fba7840a3938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85286555858b4406c605b1bdffebbc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85286555858b4406c605b1bdffebbc94">PLL_VE_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a85286555858b4406c605b1bdffebbc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bfd989cc6cc82e3428f39b4fdb1cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40bfd989cc6cc82e3428f39b4fdb1cd6">PLL_VE_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a40bfd989cc6cc82e3428f39b4fdb1cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10d81c52cc799489f7c6621237cdd89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab10d81c52cc799489f7c6621237cdd89">PLL_VE_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab10d81c52cc799489f7c6621237cdd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69953ea894548c630f26789dd951a6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a69953ea894548c630f26789dd951a6e6">PLL_VE_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a69953ea894548c630f26789dd951a6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44882ef4092b39eb053b637860e8c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af44882ef4092b39eb053b637860e8c3e">PLL_VE_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:af44882ef4092b39eb053b637860e8c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d9c168bfad9fabe4070faa732325c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76d9c168bfad9fabe4070faa732325c7">PLL_VE_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a76d9c168bfad9fabe4070faa732325c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac62fb33db7361c5ca2a551615b8149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acac62fb33db7361c5ca2a551615b8149">PLL_VE_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acac62fb33db7361c5ca2a551615b8149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219c642b6baf9aca08fee27d9a7df9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a219c642b6baf9aca08fee27d9a7df9a5">PLL_VE_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a219c642b6baf9aca08fee27d9a7df9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016d7c73b48435058e0698e314c849ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a016d7c73b48435058e0698e314c849ff">PLL_VE_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0000015c</td></tr>
<tr class="separator:a016d7c73b48435058e0698e314c849ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32e2b3aa04ee2c12e8523134ec5f743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab32e2b3aa04ee2c12e8523134ec5f743">PLL_VE_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab32e2b3aa04ee2c12e8523134ec5f743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dcf738586b832c7d1a2c9725f61360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5dcf738586b832c7d1a2c9725f61360">PLL_VE_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ad5dcf738586b832c7d1a2c9725f61360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa245029a90c58c175223c20c2cab63e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa245029a90c58c175223c20c2cab63e9">PLL_VE_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aa245029a90c58c175223c20c2cab63e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aaa58c7c06eebc872dbc4cc94d6ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a09aaa58c7c06eebc872dbc4cc94d6ec2">PLL_VE_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a09aaa58c7c06eebc872dbc4cc94d6ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad779263e65ce2031360cfe92292cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ad779263e65ce2031360cfe92292cb4">PLL_VE_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4ad779263e65ce2031360cfe92292cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915547f19ec0c26612ff11c4ce2980f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a915547f19ec0c26612ff11c4ce2980f5">PLL_VE_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a915547f19ec0c26612ff11c4ce2980f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7019599224f463b91b753515c3bb4725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7019599224f463b91b753515c3bb4725">PLL_VIDEO3_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000168</td></tr>
<tr class="separator:a7019599224f463b91b753515c3bb4725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dacfad3a0a9766b15443b0d318e8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29dacfad3a0a9766b15443b0d318e8c3">PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a29dacfad3a0a9766b15443b0d318e8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d325b778ec440ae3140e81b4045929e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d325b778ec440ae3140e81b4045929e">PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a3d325b778ec440ae3140e81b4045929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af9462826fa7f3eaefe3dea5957ac06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6af9462826fa7f3eaefe3dea5957ac06">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a6af9462826fa7f3eaefe3dea5957ac06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3196cddacb1b3ac7ce93a2a584adb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3196cddacb1b3ac7ce93a2a584adb351">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a3196cddacb1b3ac7ce93a2a584adb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147408b6768d34089388c139a56bc576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a147408b6768d34089388c139a56bc576">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a147408b6768d34089388c139a56bc576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06d480787f9798ce6e3c327b928c0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad06d480787f9798ce6e3c327b928c0d5">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ad06d480787f9798ce6e3c327b928c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd86ea49043e7ec30d2021ba4f7f304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9dd86ea49043e7ec30d2021ba4f7f304">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a9dd86ea49043e7ec30d2021ba4f7f304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1a9ae8ff1f5ac65e1a8ede7774394f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e1a9ae8ff1f5ac65e1a8ede7774394f">PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a1e1a9ae8ff1f5ac65e1a8ede7774394f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d131ff94004a394b926020572085c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d131ff94004a394b926020572085c08">PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a5d131ff94004a394b926020572085c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda42d60ef7b828431bab23f5f825403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afda42d60ef7b828431bab23f5f825403">PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:afda42d60ef7b828431bab23f5f825403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef50b4c836e0b9f263a30e70fbae09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afef50b4c836e0b9f263a30e70fbae09b">PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:afef50b4c836e0b9f263a30e70fbae09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25eb18b08e2083e41df151c73c743f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a25eb18b08e2083e41df151c73c743f3f">PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a25eb18b08e2083e41df151c73c743f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d190f38beef6202fb7d9cb82bb86bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a53d190f38beef6202fb7d9cb82bb86bf">PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a53d190f38beef6202fb7d9cb82bb86bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e16e0639da32984e82cf591335856ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9e16e0639da32984e82cf591335856ba">PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9e16e0639da32984e82cf591335856ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7126c007a8e9e612514be560674d2f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7126c007a8e9e612514be560674d2f5a">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a7126c007a8e9e612514be560674d2f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac304ecaec7bbda6f9097d8bcbacaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2ac304ecaec7bbda6f9097d8bcbacaa3">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a2ac304ecaec7bbda6f9097d8bcbacaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b43be1b6cdd637563be9f80bdf61b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b43be1b6cdd637563be9f80bdf61b0a">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a0b43be1b6cdd637563be9f80bdf61b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac707a791224627a92fcb87fa27d0140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac707a791224627a92fcb87fa27d0140">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:aac707a791224627a92fcb87fa27d0140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1268ebbba06e7845923e74ef9b1ab4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1268ebbba06e7845923e74ef9b1ab4ca">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a1268ebbba06e7845923e74ef9b1ab4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646135b52ccb0fa960fe09a0e04ff73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a646135b52ccb0fa960fe09a0e04ff73d">PLL_VIDEO3_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a646135b52ccb0fa960fe09a0e04ff73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2906eb9abd2b4e64812ae7fc262dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea2906eb9abd2b4e64812ae7fc262dae">PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aea2906eb9abd2b4e64812ae7fc262dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad571bd35ab224d1c5e66be81dbefe67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad571bd35ab224d1c5e66be81dbefe67d">PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:ad571bd35ab224d1c5e66be81dbefe67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108c28dd0ea542f130a71ae6b2b88d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a108c28dd0ea542f130a71ae6b2b88d86">PLL_VIDEO3_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0000016c</td></tr>
<tr class="separator:a108c28dd0ea542f130a71ae6b2b88d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3746a8cdcc167b4fc0662924a774012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3746a8cdcc167b4fc0662924a774012c">PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3746a8cdcc167b4fc0662924a774012c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b03d079889b4f94d7c03f61aebbcb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b03d079889b4f94d7c03f61aebbcb92">PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a5b03d079889b4f94d7c03f61aebbcb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa72f3012346c066dd87ecee6daf0974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa72f3012346c066dd87ecee6daf0974">PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aaa72f3012346c066dd87ecee6daf0974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b91e6c9c9f8e0545701a084585c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3b91e6c9c9f8e0545701a084585c9bb">PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ab3b91e6c9c9f8e0545701a084585c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e79a7ec670ce19d3ec907a218c4049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a99e79a7ec670ce19d3ec907a218c4049">PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a99e79a7ec670ce19d3ec907a218c4049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509cacb7e6d08cf9d23a749bc526c91f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a509cacb7e6d08cf9d23a749bc526c91f">PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a509cacb7e6d08cf9d23a749bc526c91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7919f3a42cc62821577fc7ed6b66383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7919f3a42cc62821577fc7ed6b66383">PLL_AUDIO_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000178</td></tr>
<tr class="separator:ab7919f3a42cc62821577fc7ed6b66383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd5c8e3f29909799c7a3f3c0032d315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abfd5c8e3f29909799c7a3f3c0032d315">PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:abfd5c8e3f29909799c7a3f3c0032d315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04ba3b484373f616af0df310dcd7430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae04ba3b484373f616af0df310dcd7430">PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae04ba3b484373f616af0df310dcd7430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0a59523ec13982d699a51c1d95e339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf0a59523ec13982d699a51c1d95e339">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:adf0a59523ec13982d699a51c1d95e339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243cd1ec9c23892a85e14cc6112d2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a243cd1ec9c23892a85e14cc6112d2bb4">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a243cd1ec9c23892a85e14cc6112d2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e4424e329989e22ccb91ca430f0203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4e4424e329989e22ccb91ca430f0203">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab4e4424e329989e22ccb91ca430f0203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e040f714bb75ea47d95b69a4b05fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a44e040f714bb75ea47d95b69a4b05fb2">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a44e040f714bb75ea47d95b69a4b05fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab401fcd39325558af112eace380eceea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab401fcd39325558af112eace380eceea">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ab401fcd39325558af112eace380eceea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12927425a64d58b9b7625a0385ca571f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a12927425a64d58b9b7625a0385ca571f">PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a12927425a64d58b9b7625a0385ca571f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad408649c7753aa4d784f37badb186f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad408649c7753aa4d784f37badb186f2b">PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ad408649c7753aa4d784f37badb186f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee39d8adf1ac7c8b3a3d84c01c38ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1ee39d8adf1ac7c8b3a3d84c01c38ad8">PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:a1ee39d8adf1ac7c8b3a3d84c01c38ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b3636e266156d830a8ac48b9d9e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1b3636e266156d830a8ac48b9d9e9a1">PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ab1b3636e266156d830a8ac48b9d9e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe0c2552d261fc8061621100c37e180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acbe0c2552d261fc8061621100c37e180">PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:acbe0c2552d261fc8061621100c37e180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af569be0162b794371219ccc7b97f2fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af569be0162b794371219ccc7b97f2fcc">PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af569be0162b794371219ccc7b97f2fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924cf9b278dd25eb11b258915db2d322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a924cf9b278dd25eb11b258915db2d322">PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a924cf9b278dd25eb11b258915db2d322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3c9807e39150a0b46d18e673365a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b3c9807e39150a0b46d18e673365a50">PLL_AUDIO_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a1b3c9807e39150a0b46d18e673365a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad281174fd65b2f2550135b9e73ba8c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad281174fd65b2f2550135b9e73ba8c3e">PLL_AUDIO_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ad281174fd65b2f2550135b9e73ba8c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d44313b5072e6e7e6aecf6874dfc55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d44313b5072e6e7e6aecf6874dfc55f">PLL_AUDIO_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a1d44313b5072e6e7e6aecf6874dfc55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805baeb88bea79b8f68d2188da5fdd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a805baeb88bea79b8f68d2188da5fdd0a">PLL_AUDIO_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a805baeb88bea79b8f68d2188da5fdd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444cd1c48f06dede666bde6baf212768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a444cd1c48f06dede666bde6baf212768">PLL_AUDIO_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a444cd1c48f06dede666bde6baf212768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82909141cbca346c6bf6dc60cf7f54d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a82909141cbca346c6bf6dc60cf7f54d2">PLL_AUDIO_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a82909141cbca346c6bf6dc60cf7f54d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33729662c744d695d7cf1e4718a7d264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33729662c744d695d7cf1e4718a7d264">PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a33729662c744d695d7cf1e4718a7d264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7747733578e10e04f46a0c04575e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7747733578e10e04f46a0c04575e90f">PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:ad7747733578e10e04f46a0c04575e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a402859ae21deb58b51cb9546132162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a402859ae21deb58b51cb9546132162">PLL_AUDIO_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0000017c</td></tr>
<tr class="separator:a7a402859ae21deb58b51cb9546132162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e754025f609e5d924f53e6e890980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb1e754025f609e5d924f53e6e890980">PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aeb1e754025f609e5d924f53e6e890980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ed7c7e8d10c516c15fad9ac75ae5dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae6ed7c7e8d10c516c15fad9ac75ae5dc">PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ae6ed7c7e8d10c516c15fad9ac75ae5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf9428fb4016cd7fe95dc5867fe4e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9cf9428fb4016cd7fe95dc5867fe4e19">PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a9cf9428fb4016cd7fe95dc5867fe4e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea26699227b1754cde826a66b6cc84de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea26699227b1754cde826a66b6cc84de">PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:aea26699227b1754cde826a66b6cc84de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39fb28358e555f7ffa0f141b66a791b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af39fb28358e555f7ffa0f141b66a791b">PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af39fb28358e555f7ffa0f141b66a791b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b285cc1b07d01983329b9d3c78f0da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b285cc1b07d01983329b9d3c78f0da7">PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a9b285cc1b07d01983329b9d3c78f0da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ece4fce14bbafa45c6b05f170b70b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae1ece4fce14bbafa45c6b05f170b70b8">PLL_NPU_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x00000180</td></tr>
<tr class="separator:ae1ece4fce14bbafa45c6b05f170b70b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08319497f1dc8ed47e7d8e89f0038971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08319497f1dc8ed47e7d8e89f0038971">PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a08319497f1dc8ed47e7d8e89f0038971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d69a8dd9e333f8b21ee67e18e036cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49d69a8dd9e333f8b21ee67e18e036cd">PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a49d69a8dd9e333f8b21ee67e18e036cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0c0a8600cb660ce648abfcd312459d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e0c0a8600cb660ce648abfcd312459d">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a8e0c0a8600cb660ce648abfcd312459d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9333d50ee84beee087199200a6d4edbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9333d50ee84beee087199200a6d4edbf">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="separator:a9333d50ee84beee087199200a6d4edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dcc44035be8ae1da751aec06ebd8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4dcc44035be8ae1da751aec06ebd8b5">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ae4dcc44035be8ae1da751aec06ebd8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab216b18dab337efb614d67587ea4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ab216b18dab337efb614d67587ea4dc">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a8ab216b18dab337efb614d67587ea4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698a241b6504a4d15c98f1a770fd8a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a698a241b6504a4d15c98f1a770fd8a64">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a698a241b6504a4d15c98f1a770fd8a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15c4146e3dcf648a9b61f139550c2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac15c4146e3dcf648a9b61f139550c2fe">PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:ac15c4146e3dcf648a9b61f139550c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134cfacec1d7368505a55f90b8f18418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a134cfacec1d7368505a55f90b8f18418">PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a134cfacec1d7368505a55f90b8f18418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac80b3725e101e48aa4bd7a7892683c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acac80b3725e101e48aa4bd7a7892683c">PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</a>&#160;&#160;&#160;0x1ff00000</td></tr>
<tr class="separator:acac80b3725e101e48aa4bd7a7892683c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98132c2707f6a5461ce4961b535908de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a98132c2707f6a5461ce4961b535908de">PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a98132c2707f6a5461ce4961b535908de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848598bbb198ef629bc35f094535acf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a848598bbb198ef629bc35f094535acf8">PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a848598bbb198ef629bc35f094535acf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c362064b5edd91dbc748086c100087e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c362064b5edd91dbc748086c100087e">PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7c362064b5edd91dbc748086c100087e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6277fa30dc150f9d490069857548a779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6277fa30dc150f9d490069857548a779">PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6277fa30dc150f9d490069857548a779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89fd43feec22b46a377c51d3e691a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d89fd43feec22b46a377c51d3e691a0">PLL_NPU_PAT0_CTRL_REG_FREQ_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a3d89fd43feec22b46a377c51d3e691a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827bfbe1c4947587664b78cde168d329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a827bfbe1c4947587664b78cde168d329">PLL_NPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:a827bfbe1c4947587664b78cde168d329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac167536930cd06ed5cf87da1d66f2f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac167536930cd06ed5cf87da1d66f2f29">PLL_NPU_PAT0_CTRL_REG_FREQ_31_5KHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac167536930cd06ed5cf87da1d66f2f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45443c1e272043e61409a2ccad8dfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af45443c1e272043e61409a2ccad8dfbd">PLL_NPU_PAT0_CTRL_REG_FREQ_32KHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:af45443c1e272043e61409a2ccad8dfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcf63687fc0db3883564f6eb0016748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8fcf63687fc0db3883564f6eb0016748">PLL_NPU_PAT0_CTRL_REG_FREQ_32_5KHZ</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a8fcf63687fc0db3883564f6eb0016748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df03b5c0d8ca4f9ff6dfd22422fb979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8df03b5c0d8ca4f9ff6dfd22422fb979">PLL_NPU_PAT0_CTRL_REG_FREQ_33KHZ</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a8df03b5c0d8ca4f9ff6dfd22422fb979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708ab57de25dfa2e7b1e72f15e0d7a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a708ab57de25dfa2e7b1e72f15e0d7a2b">PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a708ab57de25dfa2e7b1e72f15e0d7a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49314e1aa3295941bfdd3deb544c72a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49314e1aa3295941bfdd3deb544c72a6">PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a49314e1aa3295941bfdd3deb544c72a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4c1b820a7f857a300285589de78e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e4c1b820a7f857a300285589de78e6c">PLL_NPU_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x00000184</td></tr>
<tr class="separator:a1e4c1b820a7f857a300285589de78e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bce461dfee099d02472018331f645a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3bce461dfee099d02472018331f645a6">PLL_NPU_PAT1_CTRL_REG_DITHER_EN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3bce461dfee099d02472018331f645a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9919aa9ff75cd1cb04eb92beb1e8eff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9919aa9ff75cd1cb04eb92beb1e8eff2">PLL_NPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a9919aa9ff75cd1cb04eb92beb1e8eff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b9606c0dfb57e3baf70a50460e765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a05b9606c0dfb57e3baf70a50460e765a">PLL_NPU_PAT1_CTRL_REG_FRAC_EN_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a05b9606c0dfb57e3baf70a50460e765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2b67eaf863baa67ab544136f1f01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d2b67eaf863baa67ab544136f1f01e2">PLL_NPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a5d2b67eaf863baa67ab544136f1f01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad73e12ec9c610b2d97c4db12edc5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afad73e12ec9c610b2d97c4db12edc5ea">PLL_NPU_PAT1_CTRL_REG_FRAC_IN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afad73e12ec9c610b2d97c4db12edc5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69800e62c86672a5d2663706cbcdef64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a69800e62c86672a5d2663706cbcdef64">PLL_NPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x0001ffff</td></tr>
<tr class="separator:a69800e62c86672a5d2663706cbcdef64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8825881f74bf622bd92c58b7f5b769e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8825881f74bf622bd92c58b7f5b769e0">PLL_CPU0_BIAS_REG</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:a8825881f74bf622bd92c58b7f5b769e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df8598c8d52c3ad79d47f66ece4b253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2df8598c8d52c3ad79d47f66ece4b253">PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a2df8598c8d52c3ad79d47f66ece4b253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a9a0817ebde3ae0e578131eef57bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01a9a0817ebde3ae0e578131eef57bde">PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a01a9a0817ebde3ae0e578131eef57bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c7eddafe2837030d9a052215b96716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a37c7eddafe2837030d9a052215b96716">PLL_CPU0_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a37c7eddafe2837030d9a052215b96716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ee48341b130d61f0fc5cda19408c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a91ee48341b130d61f0fc5cda19408c84">PLL_CPU0_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a91ee48341b130d61f0fc5cda19408c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5868e9ce8aa91db6350389df26c0a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af5868e9ce8aa91db6350389df26c0a7a">PLL_CPU1_BIAS_REG</a>&#160;&#160;&#160;0x00000308</td></tr>
<tr class="separator:af5868e9ce8aa91db6350389df26c0a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68de2b32ae886380a18b759ed4b30b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad68de2b32ae886380a18b759ed4b30b0">PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad68de2b32ae886380a18b759ed4b30b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e672b0e29246999e19338f530462e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e672b0e29246999e19338f530462e33">PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a3e672b0e29246999e19338f530462e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479bf3c6b7dc7704da5a07a178fcd229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a479bf3c6b7dc7704da5a07a178fcd229">PLL_CPU1_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a479bf3c6b7dc7704da5a07a178fcd229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafe2460894b44c8e1596dcccf6d656d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaafe2460894b44c8e1596dcccf6d656d">PLL_CPU1_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:aaafe2460894b44c8e1596dcccf6d656d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc26c19570efe1fcce7e103b354b4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2bc26c19570efe1fcce7e103b354b4d8">PLL_CPU2_BIAS_REG</a>&#160;&#160;&#160;0x0000030c</td></tr>
<tr class="separator:a2bc26c19570efe1fcce7e103b354b4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29248079f341bd6d3115b4e2f802540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29248079f341bd6d3115b4e2f802540f">PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a29248079f341bd6d3115b4e2f802540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0157b586b6291a4ffd27fc7f31eb7604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0157b586b6291a4ffd27fc7f31eb7604">PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a0157b586b6291a4ffd27fc7f31eb7604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0403c68993f50deddc1dd438a0a59bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0403c68993f50deddc1dd438a0a59bc1">PLL_CPU2_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0403c68993f50deddc1dd438a0a59bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886de7717d295ff07f203442550965c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a886de7717d295ff07f203442550965c8">PLL_CPU2_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a886de7717d295ff07f203442550965c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb592abbe524d7f0358d0f81263552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adfb592abbe524d7f0358d0f81263552f">PLL_DDR_BIAS_REG</a>&#160;&#160;&#160;0x00000310</td></tr>
<tr class="separator:adfb592abbe524d7f0358d0f81263552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8214d09fa93713ba5f2f08a1d22425d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac8214d09fa93713ba5f2f08a1d22425d">PLL_DDR_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac8214d09fa93713ba5f2f08a1d22425d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc922945acc2c28054ca76262f7bdca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afc922945acc2c28054ca76262f7bdca9">PLL_DDR_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:afc922945acc2c28054ca76262f7bdca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00527bba2c6c677c435ef3d3965787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac00527bba2c6c677c435ef3d3965787d">PLL_PERI0_BIAS_REG</a>&#160;&#160;&#160;0x00000320</td></tr>
<tr class="separator:ac00527bba2c6c677c435ef3d3965787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48528720a44913ff30061657e4a29a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48528720a44913ff30061657e4a29a2c">PLL_PERI0_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a48528720a44913ff30061657e4a29a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26f796779ad12ca2315843e1a1089ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab26f796779ad12ca2315843e1a1089ac">PLL_PERI0_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ab26f796779ad12ca2315843e1a1089ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167b7fd6ca761818da7187e8b0e3c713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a167b7fd6ca761818da7187e8b0e3c713">PLL_PERI1_BIAS_REG</a>&#160;&#160;&#160;0x00000328</td></tr>
<tr class="separator:a167b7fd6ca761818da7187e8b0e3c713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac271e96b7ba34f9c232929d2cf7121d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac271e96b7ba34f9c232929d2cf7121d5">PLL_PERI1_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac271e96b7ba34f9c232929d2cf7121d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e0e551efbc2437927dd5325cd7fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a03e0e551efbc2437927dd5325cd7fc6d">PLL_PERI1_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a03e0e551efbc2437927dd5325cd7fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c03d64e39e3f3b324a061d73aaae80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66c03d64e39e3f3b324a061d73aaae80">PLL_GPU_BIAS_REG</a>&#160;&#160;&#160;0x00000330</td></tr>
<tr class="separator:a66c03d64e39e3f3b324a061d73aaae80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdd19d63b4010ec598944ef0c6840e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acbdd19d63b4010ec598944ef0c6840e1">PLL_GPU_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:acbdd19d63b4010ec598944ef0c6840e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1d98c40675c1986c7e6fc9f4557f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc1d98c40675c1986c7e6fc9f4557f2b">PLL_GPU_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:abc1d98c40675c1986c7e6fc9f4557f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110e39d5449d0fa2e94028b3aad01725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a110e39d5449d0fa2e94028b3aad01725">PLL_VIDEO0_BIAS_REG</a>&#160;&#160;&#160;0x00000340</td></tr>
<tr class="separator:a110e39d5449d0fa2e94028b3aad01725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b14e63f038b2da2b41dd0263cd5d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65b14e63f038b2da2b41dd0263cd5d49">PLL_VIDEO0_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a65b14e63f038b2da2b41dd0263cd5d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c6acc80955213624894f8afbff6409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6c6acc80955213624894f8afbff6409">PLL_VIDEO0_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ad6c6acc80955213624894f8afbff6409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a5c0e95a68ca723397b83bece6635b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65a5c0e95a68ca723397b83bece6635b">PLL_VIDEO1_BIAS_REG</a>&#160;&#160;&#160;0x00000348</td></tr>
<tr class="separator:a65a5c0e95a68ca723397b83bece6635b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1c1bb607626bef08c7c93b4179b9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b1c1bb607626bef08c7c93b4179b9a5">PLL_VIDEO1_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6b1c1bb607626bef08c7c93b4179b9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed53f0e5f9db7eb3cf09850a26e2016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ed53f0e5f9db7eb3cf09850a26e2016">PLL_VIDEO1_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a7ed53f0e5f9db7eb3cf09850a26e2016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca670bb248c69bad0297530947c96b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abca670bb248c69bad0297530947c96b7">PLL_VIDEO2_BIAS_REG</a>&#160;&#160;&#160;0x00000350</td></tr>
<tr class="separator:abca670bb248c69bad0297530947c96b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1146b0659872d2851ba10ff8f96532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc1146b0659872d2851ba10ff8f96532">PLL_VIDEO2_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abc1146b0659872d2851ba10ff8f96532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896aae3b53647f2040f511b2c062dac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a896aae3b53647f2040f511b2c062dac7">PLL_VIDEO2_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a896aae3b53647f2040f511b2c062dac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946643e88d522e400b624339b8c2428a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a946643e88d522e400b624339b8c2428a">PLL_VE_BIAS_REG</a>&#160;&#160;&#160;0x00000358</td></tr>
<tr class="separator:a946643e88d522e400b624339b8c2428a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173c9a37cb8899b7827650f2bd4d2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a173c9a37cb8899b7827650f2bd4d2980">PLL_VE_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a173c9a37cb8899b7827650f2bd4d2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97b1f2db13df5eb13cafaf147e4359f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af97b1f2db13df5eb13cafaf147e4359f">PLL_VE_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:af97b1f2db13df5eb13cafaf147e4359f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbf025f3403f04b9d8d420ddedbdcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7cbf025f3403f04b9d8d420ddedbdcdf">PLL_VIDEO3_BIAS_REG</a>&#160;&#160;&#160;0x00000368</td></tr>
<tr class="separator:a7cbf025f3403f04b9d8d420ddedbdcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168273bb0740a61b9c5b7b86d09985ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a168273bb0740a61b9c5b7b86d09985ba">PLL_VIDEO3_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a168273bb0740a61b9c5b7b86d09985ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6e5b1d4198d8845c6bb67cd2dcd418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9e6e5b1d4198d8845c6bb67cd2dcd418">PLL_VIDEO3_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a9e6e5b1d4198d8845c6bb67cd2dcd418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8133cb6bd63cc7db8079b36185a62d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8133cb6bd63cc7db8079b36185a62d2d">PLL_AUDIO_BIAS_REG</a>&#160;&#160;&#160;0x00000378</td></tr>
<tr class="separator:a8133cb6bd63cc7db8079b36185a62d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c18c55c9e7a35f1d9da187ba34bdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54c18c55c9e7a35f1d9da187ba34bdb3">PLL_AUDIO_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a54c18c55c9e7a35f1d9da187ba34bdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666844a9b08a06ded9dd4f67b526b685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a666844a9b08a06ded9dd4f67b526b685">PLL_AUDIO_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a666844a9b08a06ded9dd4f67b526b685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa603a0b6cbbfe30a4851ef33964c2a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa603a0b6cbbfe30a4851ef33964c2a65">PLL_NPU_BIAS_REG</a>&#160;&#160;&#160;0x00000380</td></tr>
<tr class="separator:aa603a0b6cbbfe30a4851ef33964c2a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5956383b171bb36d175d4125a9477a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5956383b171bb36d175d4125a9477a79">PLL_NPU_BIAS_REG_PLL_CP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5956383b171bb36d175d4125a9477a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e25ee277a6b3a9b954b2c7afa51f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52e25ee277a6b3a9b954b2c7afa51f3a">PLL_NPU_BIAS_REG_PLL_CP_CLEAR_MASK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:a52e25ee277a6b3a9b954b2c7afa51f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75cab638828df6bf5b4f9fa2bc4be2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae75cab638828df6bf5b4f9fa2bc4be2c">PLL_CPU0_TUN_REG</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ae75cab638828df6bf5b4f9fa2bc4be2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04c26cde2986ff9eea86a6f50014a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae04c26cde2986ff9eea86a6f50014a34">PLL_CPU0_TUN_REG_PLL_VCO_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ae04c26cde2986ff9eea86a6f50014a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a2683ed68e6d07d64b286a38ebacf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a46a2683ed68e6d07d64b286a38ebacf7">PLL_CPU0_TUN_REG_PLL_VCO_CLEAR_MASK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:a46a2683ed68e6d07d64b286a38ebacf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6ab8e9ebd3db9c6b84308ef1b2773d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f6ab8e9ebd3db9c6b84308ef1b2773d">PLL_CPU0_TUN_REG_PLL_VCO_GAIN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3f6ab8e9ebd3db9c6b84308ef1b2773d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62f32b4e39b712a94328fb4a3c3b779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab62f32b4e39b712a94328fb4a3c3b779">PLL_CPU0_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ab62f32b4e39b712a94328fb4a3c3b779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa8b53a89e204d7b73629e89df574e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abaa8b53a89e204d7b73629e89df574e9">PLL_CPU0_TUN_REG_PLL_CNT_INT_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abaa8b53a89e204d7b73629e89df574e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6534c882c868a9f52b6d6ecad213acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6534c882c868a9f52b6d6ecad213acb">PLL_CPU0_TUN_REG_PLL_CNT_INT_CLEAR_MASK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:aa6534c882c868a9f52b6d6ecad213acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b557fd75dccc82cb28142f1d9b6193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32b557fd75dccc82cb28142f1d9b6193">PLL_CPU0_TUN_REG_PLL_REG_OD_OFFSET</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a32b557fd75dccc82cb28142f1d9b6193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaadcd3947397252fe3e89a2162590c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adaadcd3947397252fe3e89a2162590c2">PLL_CPU0_TUN_REG_PLL_REG_OD_CLEAR_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:adaadcd3947397252fe3e89a2162590c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99659a8e6d71c7cd6bb47755b1c3112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac99659a8e6d71c7cd6bb47755b1c3112">PLL_CPU0_TUN_REG_PLL_B_IN_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac99659a8e6d71c7cd6bb47755b1c3112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75d0975b475e344b0dc1666b800f8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad75d0975b475e344b0dc1666b800f8e7">PLL_CPU0_TUN_REG_PLL_B_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ad75d0975b475e344b0dc1666b800f8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d85ffa44d37be3a9d7ffb38f1a2012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a82d85ffa44d37be3a9d7ffb38f1a2012">PLL_CPU0_TUN_REG_PLL_REG_OD1_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82d85ffa44d37be3a9d7ffb38f1a2012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650e2a101f6408ce5bd21200ce6c666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a650e2a101f6408ce5bd21200ce6c666e">PLL_CPU0_TUN_REG_PLL_REG_OD1_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a650e2a101f6408ce5bd21200ce6c666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e5921092b21d8fe48bd1f70c8ebb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af1e5921092b21d8fe48bd1f70c8ebb7c">PLL_CPU0_TUN_REG_PLL_B_OUT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af1e5921092b21d8fe48bd1f70c8ebb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2815dfa26856d380ee92b129b025a94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2815dfa26856d380ee92b129b025a94c">PLL_CPU0_TUN_REG_PLL_B_OUT_CLEAR_MASK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:a2815dfa26856d380ee92b129b025a94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111062a04ce6cc7182695312bf7c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a111062a04ce6cc7182695312bf7c742a">PLL_CPU1_TUN_REG</a>&#160;&#160;&#160;0x00000408</td></tr>
<tr class="separator:a111062a04ce6cc7182695312bf7c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cb997fee123443b6c6fee31af0a157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a44cb997fee123443b6c6fee31af0a157">PLL_CPU1_TUN_REG_PLL_VCO_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a44cb997fee123443b6c6fee31af0a157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f360e3f3b0e77394acc41c80ed63d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f360e3f3b0e77394acc41c80ed63d4c">PLL_CPU1_TUN_REG_PLL_VCO_CLEAR_MASK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:a0f360e3f3b0e77394acc41c80ed63d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab104cab3f316da94a2680ef54432e050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab104cab3f316da94a2680ef54432e050">PLL_CPU1_TUN_REG_PLL_VCO_GAIN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab104cab3f316da94a2680ef54432e050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f85a8f1c1e261af6fbbbacdcf8f0e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f85a8f1c1e261af6fbbbacdcf8f0e2a">PLL_CPU1_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a3f85a8f1c1e261af6fbbbacdcf8f0e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42457dce29fd67f6d0751f4e7cc5ff7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a42457dce29fd67f6d0751f4e7cc5ff7b">PLL_CPU1_TUN_REG_PLL_CNT_INT_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a42457dce29fd67f6d0751f4e7cc5ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06af82869ae76ceb3af871d92143ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac06af82869ae76ceb3af871d92143ba9">PLL_CPU1_TUN_REG_PLL_CNT_INT_CLEAR_MASK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ac06af82869ae76ceb3af871d92143ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16697a0a9c096313c282012dd90c999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a16697a0a9c096313c282012dd90c999e">PLL_CPU1_TUN_REG_PLL_REG_OD_OFFSET</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a16697a0a9c096313c282012dd90c999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90813f6292167be163e3801c9e311abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a90813f6292167be163e3801c9e311abd">PLL_CPU1_TUN_REG_PLL_REG_OD_CLEAR_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a90813f6292167be163e3801c9e311abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20888eae26341d2066f2d9a052e84b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af20888eae26341d2066f2d9a052e84b1">PLL_CPU1_TUN_REG_PLL_B_IN_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af20888eae26341d2066f2d9a052e84b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8263cbc5c4c1932dd16821bd9d18aaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8263cbc5c4c1932dd16821bd9d18aaf6">PLL_CPU1_TUN_REG_PLL_B_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:a8263cbc5c4c1932dd16821bd9d18aaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90ff280e6b791f68c60ff34b0b4e0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af90ff280e6b791f68c60ff34b0b4e0a7">PLL_CPU1_TUN_REG_PLL_REG_OD1_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af90ff280e6b791f68c60ff34b0b4e0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359a3a77e6e9069b05db83a0de03c87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a359a3a77e6e9069b05db83a0de03c87e">PLL_CPU1_TUN_REG_PLL_REG_OD1_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a359a3a77e6e9069b05db83a0de03c87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0868c9f1b51231ae61230bbc1117ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e0868c9f1b51231ae61230bbc1117ba">PLL_CPU1_TUN_REG_PLL_B_OUT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e0868c9f1b51231ae61230bbc1117ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb338d528586d510a16fe544e5d51de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6eb338d528586d510a16fe544e5d51de">PLL_CPU1_TUN_REG_PLL_B_OUT_CLEAR_MASK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:a6eb338d528586d510a16fe544e5d51de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca840298b6c11299386edb6d5ac7be71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca840298b6c11299386edb6d5ac7be71">PLL_CPU2_TUN_REG</a>&#160;&#160;&#160;0x0000040c</td></tr>
<tr class="separator:aca840298b6c11299386edb6d5ac7be71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d91b23c6ffb71d208d9637c0c74b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d91b23c6ffb71d208d9637c0c74b616">PLL_CPU2_TUN_REG_PLL_VCO_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a0d91b23c6ffb71d208d9637c0c74b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ac234c3d8f3cf46a55b50b81d1fd64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7ac234c3d8f3cf46a55b50b81d1fd64">PLL_CPU2_TUN_REG_PLL_VCO_CLEAR_MASK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ab7ac234c3d8f3cf46a55b50b81d1fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f54e70318cc3a5fee05023a436e8f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7f54e70318cc3a5fee05023a436e8f3e">PLL_CPU2_TUN_REG_PLL_VCO_GAIN_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a7f54e70318cc3a5fee05023a436e8f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68faa9b256e45908cf6bd5d113e38a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a68faa9b256e45908cf6bd5d113e38a44">PLL_CPU2_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a68faa9b256e45908cf6bd5d113e38a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea490dd4c896c793027347146c3e3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ea490dd4c896c793027347146c3e3d0">PLL_CPU2_TUN_REG_PLL_CNT_INT_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a7ea490dd4c896c793027347146c3e3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434fd901bc96693ce4af2afeffa78807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a434fd901bc96693ce4af2afeffa78807">PLL_CPU2_TUN_REG_PLL_CNT_INT_CLEAR_MASK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:a434fd901bc96693ce4af2afeffa78807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2276de53b6db31e613dc0704f0abd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9f2276de53b6db31e613dc0704f0abd9">PLL_CPU2_TUN_REG_PLL_REG_OD_OFFSET</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a9f2276de53b6db31e613dc0704f0abd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a94057643edbe027ef31c62a0e71cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3a94057643edbe027ef31c62a0e71cd">PLL_CPU2_TUN_REG_PLL_REG_OD_CLEAR_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ac3a94057643edbe027ef31c62a0e71cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dbb7e10c877a56152b4a4c72223664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2dbb7e10c877a56152b4a4c72223664">PLL_CPU2_TUN_REG_PLL_B_IN_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae2dbb7e10c877a56152b4a4c72223664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5e73e5e515f6ef7649df55b37aea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e5e73e5e515f6ef7649df55b37aea8e">PLL_CPU2_TUN_REG_PLL_B_IN_CLEAR_MASK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:a6e5e73e5e515f6ef7649df55b37aea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c043f4ba0887c94351ca0c56db6f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55c043f4ba0887c94351ca0c56db6f16">PLL_CPU2_TUN_REG_PLL_REG_OD1_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a55c043f4ba0887c94351ca0c56db6f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a2b6c794f75ec9e659f34cbd1b11f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92a2b6c794f75ec9e659f34cbd1b11f0">PLL_CPU2_TUN_REG_PLL_REG_OD1_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a92a2b6c794f75ec9e659f34cbd1b11f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d349657c325e20d3cd4df99a840e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92d349657c325e20d3cd4df99a840e87">PLL_CPU2_TUN_REG_PLL_B_OUT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a92d349657c325e20d3cd4df99a840e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e36dee010f7df9214e5d2664bd0617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a05e36dee010f7df9214e5d2664bd0617">PLL_CPU2_TUN_REG_PLL_B_OUT_CLEAR_MASK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:a05e36dee010f7df9214e5d2664bd0617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef701f9a2b4ea786e32af2a0e704eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ef701f9a2b4ea786e32af2a0e704eca">CPU_CLK_REG</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr class="separator:a8ef701f9a2b4ea786e32af2a0e704eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c685e916778cdec305cf595ab77b796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c685e916778cdec305cf595ab77b796">CPU_CLK_REG_CPU_CLK_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a0c685e916778cdec305cf595ab77b796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8028ea66222a856127fae3bab518e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8028ea66222a856127fae3bab518e898">CPU_CLK_REG_CPU_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a8028ea66222a856127fae3bab518e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039cdc69842b41117cb9a4b8ae6b0310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a039cdc69842b41117cb9a4b8ae6b0310">CPU_CLK_REG_CPU_CLK_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a039cdc69842b41117cb9a4b8ae6b0310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1d61b17cd328e1122656c956e6126f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aec1d61b17cd328e1122656c956e6126f">CPU_CLK_REG_CPU_CLK_SEL_CLK32K</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:aec1d61b17cd328e1122656c956e6126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92410c5209679d0a71a330bd5bf9074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab92410c5209679d0a71a330bd5bf9074">CPU_CLK_REG_CPU_CLK_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ab92410c5209679d0a71a330bd5bf9074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e654ec1baeeae5b4a81bb7a422c9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19e654ec1baeeae5b4a81bb7a422c9ca">CPU_CLK_REG_CPU_CLK_SEL_CPU0PLL_P</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a19e654ec1baeeae5b4a81bb7a422c9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8a130be8a369cbed1c2af442b87172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c8a130be8a369cbed1c2af442b87172">CPU_CLK_REG_CPU_CLK_SEL_PERI0_600M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a7c8a130be8a369cbed1c2af442b87172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7f65904b8079d66d10b6d8cf4b9dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b7f65904b8079d66d10b6d8cf4b9dc7">CPU_CLK_REG_CPU_CLK_SEL_CPU2PLL</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a0b7f65904b8079d66d10b6d8cf4b9dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1cb4a91e2976a846e5394b8c39a88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9f1cb4a91e2976a846e5394b8c39a88e">CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a9f1cb4a91e2976a846e5394b8c39a88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf8616b1ebed8d822563a8cc256ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8cf8616b1ebed8d822563a8cc256ebb8">CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_CLEAR_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:a8cf8616b1ebed8d822563a8cc256ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bd39c30b200ff070bf03e7d94474f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9bd39c30b200ff070bf03e7d94474f6">CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:af9bd39c30b200ff070bf03e7d94474f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e995257bb2e26b8faf7e7cd2fbcf1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5e995257bb2e26b8faf7e7cd2fbcf1e0">CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_2</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a5e995257bb2e26b8faf7e7cd2fbcf1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9302893fc5d8c2a0beaf14bf3242121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad9302893fc5d8c2a0beaf14bf3242121">CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_4</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ad9302893fc5d8c2a0beaf14bf3242121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f70885ee6f329ce1b6a2cfa331b8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7f70885ee6f329ce1b6a2cfa331b8b7">CPU_CLK_REG_CPU_APB_DIV_CFG_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa7f70885ee6f329ce1b6a2cfa331b8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f234abd0b90b600318e6b59cd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80f234abd0b90b600318e6b59cd362ae">CPU_CLK_REG_CPU_APB_DIV_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:a80f234abd0b90b600318e6b59cd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e21a15516ea35b985a7655be461d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1e21a15516ea35b985a7655be461d8a">CPU_CLK_REG_CPU_PERI_DIV_CFG_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab1e21a15516ea35b985a7655be461d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef093118a8ae1532e2ce2f5c3d14f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acef093118a8ae1532e2ce2f5c3d14f39">CPU_CLK_REG_CPU_PERI_DIV_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x0000000c</td></tr>
<tr class="separator:acef093118a8ae1532e2ce2f5c3d14f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1445d79daf816ee006439420a32e2f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1445d79daf816ee006439420a32e2f83">CPU_CLK_REG_CPU_PERI_DIV_CFG__M__FACTOR_M1__1</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1445d79daf816ee006439420a32e2f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b0c06a430c12081c5e96a9816e0511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6b0c06a430c12081c5e96a9816e0511">CPU_CLK_REG_CPU_AXI_DIV_CFG_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab6b0c06a430c12081c5e96a9816e0511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71d9fc500169b6cf57bb0a915db940c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab71d9fc500169b6cf57bb0a915db940c">CPU_CLK_REG_CPU_AXI_DIV_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ab71d9fc500169b6cf57bb0a915db940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0267c21e13959ab8bb7ed68ace7f76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae0267c21e13959ab8bb7ed68ace7f76d">CPU_GATING_REG</a>&#160;&#160;&#160;0x00000504</td></tr>
<tr class="separator:ae0267c21e13959ab8bb7ed68ace7f76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac588a4fed8db20c003bb4ca371f44fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac588a4fed8db20c003bb4ca371f44fd">CPU_GATING_REG_CPU_GATING_FIELD_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aac588a4fed8db20c003bb4ca371f44fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9033d9243e3c16fef4ed8df987283134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9033d9243e3c16fef4ed8df987283134">CPU_GATING_REG_CPU_GATING_FIELD_CLEAR_MASK</a>&#160;&#160;&#160;0xffff0000</td></tr>
<tr class="separator:a9033d9243e3c16fef4ed8df987283134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77372524b18fa12cc46c925c51112e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a77372524b18fa12cc46c925c51112e27">CPU_GATING_REG_CPU_GATING_FIELD_0_SIGNAL</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:a77372524b18fa12cc46c925c51112e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0876183d02a9ec59a20ff0431fce82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf0876183d02a9ec59a20ff0431fce82">CPU_GATING_REG_DSU_CLK_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adf0876183d02a9ec59a20ff0431fce82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3c3e0c8e50a33f2e0437142e62f13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9d3c3e0c8e50a33f2e0437142e62f13b">CPU_GATING_REG_DSU_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a9d3c3e0c8e50a33f2e0437142e62f13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57415b0a7decf884aa2e60a81d0cc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa57415b0a7decf884aa2e60a81d0cc71">CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa57415b0a7decf884aa2e60a81d0cc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22274bb2b5cb98c45c8586ee3f97eb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a22274bb2b5cb98c45c8586ee3f97eb7c">CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a22274bb2b5cb98c45c8586ee3f97eb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b3afd36c2a5483bd0b7a3f2c382b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52b3afd36c2a5483bd0b7a3f2c382b4e">CPU_GATING_REG_CPU0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a52b3afd36c2a5483bd0b7a3f2c382b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad646f234af1275464e343b79f21e3209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad646f234af1275464e343b79f21e3209">CPU_GATING_REG_CPU0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad646f234af1275464e343b79f21e3209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193814459580b92281226a7b2eeead9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a193814459580b92281226a7b2eeead9b">CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a193814459580b92281226a7b2eeead9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa5808e32a9cf218f321174e4ec8391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acfa5808e32a9cf218f321174e4ec8391">CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:acfa5808e32a9cf218f321174e4ec8391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610226825659666548c070f1f094fe75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a610226825659666548c070f1f094fe75">TRACE_CLK_REG</a>&#160;&#160;&#160;0x00000508</td></tr>
<tr class="separator:a610226825659666548c070f1f094fe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6482d23705c6bcfc0e31d50db3c5cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6482d23705c6bcfc0e31d50db3c5cbb">TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ac6482d23705c6bcfc0e31d50db3c5cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608fc68fff6da9fd136a1b789c7e02e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a608fc68fff6da9fd136a1b789c7e02e9">TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a608fc68fff6da9fd136a1b789c7e02e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb108409d1afb841acd5c6077d84dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6eb108409d1afb841acd5c6077d84dea">TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6eb108409d1afb841acd5c6077d84dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e9ef1f8880b813591c1f541962a0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97e9ef1f8880b813591c1f541962a0e4">TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a97e9ef1f8880b813591c1f541962a0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99757ee1e91fab7974aad1a2f96faab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae99757ee1e91fab7974aad1a2f96faab">TRACE_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae99757ee1e91fab7974aad1a2f96faab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8180d7d8f632ad05af66b477f9031ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac8180d7d8f632ad05af66b477f9031ff">TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ac8180d7d8f632ad05af66b477f9031ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23742dd9077d5adbf6a4c49fa7c8fa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a23742dd9077d5adbf6a4c49fa7c8fa50">TRACE_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a23742dd9077d5adbf6a4c49fa7c8fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac341acca2b2dd26deb711dd1894d90b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac341acca2b2dd26deb711dd1894d90b1">TRACE_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac341acca2b2dd26deb711dd1894d90b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9d07b8f4dd62331201b29458ed0d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd9d07b8f4dd62331201b29458ed0d96">TRACE_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:afd9d07b8f4dd62331201b29458ed0d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9ebde744ca9173413d6adb04e676f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc9ebde744ca9173413d6adb04e676f9">TRACE_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:acc9ebde744ca9173413d6adb04e676f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aee2bae2d12909214a514099adaafb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9aee2bae2d12909214a514099adaafb2">TRACE_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a9aee2bae2d12909214a514099adaafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d81009487a413e8b5e9c3cd92da80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94d81009487a413e8b5e9c3cd92da80e">TRACE_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a94d81009487a413e8b5e9c3cd92da80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fc0db2370dec3964a21f243254df5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1fc0db2370dec3964a21f243254df5d">TRACE_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ad1fc0db2370dec3964a21f243254df5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a17172c8a48ece67c4c1a6fa5a1925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a51a17172c8a48ece67c4c1a6fa5a1925">DSU_CLK_REG</a>&#160;&#160;&#160;0x0000050c</td></tr>
<tr class="separator:a51a17172c8a48ece67c4c1a6fa5a1925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d85d471d3f2b4b487b03d0256a1ceb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d85d471d3f2b4b487b03d0256a1ceb0">DSU_CLK_REG_DSU_CLK_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2d85d471d3f2b4b487b03d0256a1ceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9061d54d56f1261c377d433588673ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9061d54d56f1261c377d433588673ef">DSU_CLK_REG_DSU_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ac9061d54d56f1261c377d433588673ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2249ba899ed89c10dcd6a86cdcffc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e2249ba899ed89c10dcd6a86cdcffc3">DSU_CLK_REG_DSU_CLK_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a7e2249ba899ed89c10dcd6a86cdcffc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba651c37c08d35ec3649e5983405010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aba651c37c08d35ec3649e5983405010f">DSU_CLK_REG_DSU_CLK_SEL_CLK32K</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:aba651c37c08d35ec3649e5983405010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5786bd00247267d97391d0fa58df669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5786bd00247267d97391d0fa58df669b">DSU_CLK_REG_DSU_CLK_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a5786bd00247267d97391d0fa58df669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15da6dfcdc276feab46e9f929adf54e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a15da6dfcdc276feab46e9f929adf54e8">DSU_CLK_REG_DSU_CLK_SEL_CPU1PLL_P</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a15da6dfcdc276feab46e9f929adf54e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad497113fcfcccace8bc104a0aae35e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad497113fcfcccace8bc104a0aae35e12">DSU_CLK_REG_DSU_CLK_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ad497113fcfcccace8bc104a0aae35e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c83ead1b369a3ed02e3f41be777c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1c83ead1b369a3ed02e3f41be777c1d">DSU_CLK_REG_DSU_CLK_SEL_PERI0_600M</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:ab1c83ead1b369a3ed02e3f41be777c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67b5ca512e38aa194d89cf67b5259fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab67b5ca512e38aa194d89cf67b5259fa">DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab67b5ca512e38aa194d89cf67b5259fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091757e8e8474dfb828e38db3808145a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a091757e8e8474dfb828e38db3808145a">DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_CLEAR_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:a091757e8e8474dfb828e38db3808145a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaef94cc3b9ca38d5932ded6764c1a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acaef94cc3b9ca38d5932ded6764c1a26">DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:acaef94cc3b9ca38d5932ded6764c1a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370646b9c4c39a86f5bbe3813abdb941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a370646b9c4c39a86f5bbe3813abdb941">DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_2</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a370646b9c4c39a86f5bbe3813abdb941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cdbf4e279be87e3344eeb606e368f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a60cdbf4e279be87e3344eeb606e368f9">DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_4</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a60cdbf4e279be87e3344eeb606e368f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169c0eba1b84d2358520a95282f0445b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a169c0eba1b84d2358520a95282f0445b">AHB_CLK_REG</a>&#160;&#160;&#160;0x00000510</td></tr>
<tr class="separator:a169c0eba1b84d2358520a95282f0445b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99837c58c041931f28bae0df0576a709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a99837c58c041931f28bae0df0576a709">AHB_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a99837c58c041931f28bae0df0576a709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af455292028aa4d4ea4fb8f3562255bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af455292028aa4d4ea4fb8f3562255bab">AHB_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:af455292028aa4d4ea4fb8f3562255bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a25281cc2839b7578c974bc4e47d75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0a25281cc2839b7578c974bc4e47d75c">AHB_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a0a25281cc2839b7578c974bc4e47d75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3437682ac243d3f79a55414d86a58007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3437682ac243d3f79a55414d86a58007">AHB_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a3437682ac243d3f79a55414d86a58007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1e6bf5eed3b7f9ddf3061a00895eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d1e6bf5eed3b7f9ddf3061a00895eec">AHB_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a1d1e6bf5eed3b7f9ddf3061a00895eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd81de1d618437377ecb39489761552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#affd81de1d618437377ecb39489761552">AHB_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:affd81de1d618437377ecb39489761552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cfa0589d5d4cddcaf5a04efb767f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6cfa0589d5d4cddcaf5a04efb767f87">AHB_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac6cfa0589d5d4cddcaf5a04efb767f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ac3363319730e3ef30f75b4a32d008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5ac3363319730e3ef30f75b4a32d008">AHB_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ab5ac3363319730e3ef30f75b4a32d008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6b601afa9a47e04c4458cd916c2b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc6b601afa9a47e04c4458cd916c2b7f">APB0_CLK_REG</a>&#160;&#160;&#160;0x00000520</td></tr>
<tr class="separator:adc6b601afa9a47e04c4458cd916c2b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a90727c710bbda9de2da7f154c3481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a74a90727c710bbda9de2da7f154c3481">APB0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a74a90727c710bbda9de2da7f154c3481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e6011175f9c0c5b0a2748336ea3353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3e6011175f9c0c5b0a2748336ea3353">APB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:ac3e6011175f9c0c5b0a2748336ea3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061af4b61512b830a48de6075603008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a061af4b61512b830a48de6075603008f">APB0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a061af4b61512b830a48de6075603008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1d27b7a711e340f537c8b731f06da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f1d27b7a711e340f537c8b731f06da4">APB0_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a3f1d27b7a711e340f537c8b731f06da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de8632ae1bc94df97a1fa06a70d1b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4de8632ae1bc94df97a1fa06a70d1b58">APB0_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a4de8632ae1bc94df97a1fa06a70d1b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e76749003297426cbc3856013836e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a71e76749003297426cbc3856013836e7">APB0_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a71e76749003297426cbc3856013836e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8456b6e93360bf5863640b896342ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8d8456b6e93360bf5863640b896342ea">APB0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8d8456b6e93360bf5863640b896342ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff2b60077f96aa4e98aa0ba12b69ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ff2b60077f96aa4e98aa0ba12b69ec8">APB0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a4ff2b60077f96aa4e98aa0ba12b69ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1ee056a976a7fd1cf9471d10bb99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8dd1ee056a976a7fd1cf9471d10bb99d">APB1_CLK_REG</a>&#160;&#160;&#160;0x00000524</td></tr>
<tr class="separator:a8dd1ee056a976a7fd1cf9471d10bb99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a56353088ebf5e86cb1cd4352a7b704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0a56353088ebf5e86cb1cd4352a7b704">APB1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a0a56353088ebf5e86cb1cd4352a7b704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3127baf8f192a4f25015687d70daf765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3127baf8f192a4f25015687d70daf765">APB1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:a3127baf8f192a4f25015687d70daf765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f19597d8f481c28d38167a2d833f0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f19597d8f481c28d38167a2d833f0f5">APB1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a8f19597d8f481c28d38167a2d833f0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0f8cdb41020b63d35831579deef4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb0f8cdb41020b63d35831579deef4bd">APB1_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:afb0f8cdb41020b63d35831579deef4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29622c98cfd7a2eb36d3e156be64981b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29622c98cfd7a2eb36d3e156be64981b">APB1_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a29622c98cfd7a2eb36d3e156be64981b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1c1a58516bb2a1375657001bc5ff77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c1c1a58516bb2a1375657001bc5ff77">APB1_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:a3c1c1a58516bb2a1375657001bc5ff77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef2262910f384a6b96f3836ae8396ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ef2262910f384a6b96f3836ae8396ff">APB1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8ef2262910f384a6b96f3836ae8396ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849f697d47d1f2b14821ab28e95cadbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a849f697d47d1f2b14821ab28e95cadbb">APB1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a849f697d47d1f2b14821ab28e95cadbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bafa5302dea8dd5ba3af5fd7e8c76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af0bafa5302dea8dd5ba3af5fd7e8c76f">MBUS_CLK_REG</a>&#160;&#160;&#160;0x00000540</td></tr>
<tr class="separator:af0bafa5302dea8dd5ba3af5fd7e8c76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17f183b8aec52e9e1538fbfa2bc8568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad17f183b8aec52e9e1538fbfa2bc8568">MBUS_CLK_REG_SCLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad17f183b8aec52e9e1538fbfa2bc8568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3499f3a2d92fe728f5618958cf0c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe3499f3a2d92fe728f5618958cf0c86">MBUS_CLK_REG_SCLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:afe3499f3a2d92fe728f5618958cf0c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a73abfc2a7f0a265dbcf819bb039f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7a73abfc2a7f0a265dbcf819bb039f6">MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac7a73abfc2a7f0a265dbcf819bb039f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389195287829e12c1e82d10d4bd86b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a389195287829e12c1e82d10d4bd86b99">MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a389195287829e12c1e82d10d4bd86b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5db2530f199653f54a198a6fe14fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b5db2530f199653f54a198a6fe14fb2">MBUS_CLK_REG_MBUS_RST_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a1b5db2530f199653f54a198a6fe14fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae832ebd1c9469b626e9f6c9d5e8a50e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae832ebd1c9469b626e9f6c9d5e8a50e9">MBUS_CLK_REG_MBUS_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ae832ebd1c9469b626e9f6c9d5e8a50e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b793dfa83c7e8b23475abd9542b431b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b793dfa83c7e8b23475abd9542b431b">MBUS_CLK_REG_MBUS_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0b793dfa83c7e8b23475abd9542b431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732d691d9f3138edf928921ecc0ce79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a732d691d9f3138edf928921ecc0ce79e">MBUS_CLK_REG_MBUS_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a732d691d9f3138edf928921ecc0ce79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d5d1e1407da663331b9eaeed46563e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21d5d1e1407da663331b9eaeed46563e">MBUS_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a21d5d1e1407da663331b9eaeed46563e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1caa651c3e3906540b3a668ef9b598f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1caa651c3e3906540b3a668ef9b598f">MBUS_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ab1caa651c3e3906540b3a668ef9b598f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15ca0cb76912ea9a9c084d60da17392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab15ca0cb76912ea9a9c084d60da17392">MBUS_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ab15ca0cb76912ea9a9c084d60da17392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32888b270f4c28bdb25b1a808f27a7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32888b270f4c28bdb25b1a808f27a7ca">MBUS_CLK_REG_CLK_SRC_SEL_DDRPLL</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a32888b270f4c28bdb25b1a808f27a7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4052f397a27adc8f98e65f93d088961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4052f397a27adc8f98e65f93d088961">MBUS_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ad4052f397a27adc8f98e65f93d088961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b4372d5e75cd4bd58c703f2ef35e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a90b4372d5e75cd4bd58c703f2ef35e27">MBUS_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a90b4372d5e75cd4bd58c703f2ef35e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88083bbbf80ea6492e8cd988923a4a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a88083bbbf80ea6492e8cd988923a4a0f">MBUS_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a88083bbbf80ea6492e8cd988923a4a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fef65407a68e4672bffa646c9cb8e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3fef65407a68e4672bffa646c9cb8e49">MBUS_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3fef65407a68e4672bffa646c9cb8e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f63b29f51ff0d2ce41a260aba64815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65f63b29f51ff0d2ce41a260aba64815">MBUS_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a65f63b29f51ff0d2ce41a260aba64815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63202efd8187548809e9413e82bfb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af63202efd8187548809e9413e82bfb71">NSI_BGR_REG</a>&#160;&#160;&#160;0x0000054c</td></tr>
<tr class="separator:af63202efd8187548809e9413e82bfb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3e79a592385df0634169b1cb0f666f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b3e79a592385df0634169b1cb0f666f">NSI_BGR_REG_NSI_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8b3e79a592385df0634169b1cb0f666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a6a5a68a28ba608b9354b719790217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a05a6a5a68a28ba608b9354b719790217">NSI_BGR_REG_NSI_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a05a6a5a68a28ba608b9354b719790217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbb0155a98d0bf9e555f2001f5a5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadbb0155a98d0bf9e555f2001f5a5a80">NSI_BGR_REG_NSI_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aadbb0155a98d0bf9e555f2001f5a5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ffcad6918a4918622c0559e6ec6844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97ffcad6918a4918622c0559e6ec6844">NSI_BGR_REG_NSI_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a97ffcad6918a4918622c0559e6ec6844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1c0b79d74639d5a3668513a6020e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc1c0b79d74639d5a3668513a6020e29">NSI_BGR_REG_NSI_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adc1c0b79d74639d5a3668513a6020e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf785a7f5d1c5f5d8290b033055bfa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf785a7f5d1c5f5d8290b033055bfa48">NSI_BGR_REG_NSI_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:adf785a7f5d1c5f5d8290b033055bfa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9f4e128c63f22a718c1d3ca277b92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc9f4e128c63f22a718c1d3ca277b92a">NSI_BGR_REG_NSI_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abc9f4e128c63f22a718c1d3ca277b92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0965dbcc9c39330f404786c73724ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b0965dbcc9c39330f404786c73724ee">NSI_BGR_REG_NSI_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5b0965dbcc9c39330f404786c73724ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad384f69a0727e87a6efc701601cef9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad384f69a0727e87a6efc701601cef9c9">GIC_CLK_REG</a>&#160;&#160;&#160;0x00000550</td></tr>
<tr class="separator:ad384f69a0727e87a6efc701601cef9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3008633f01f4d94088ef80b6a421e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5a3008633f01f4d94088ef80b6a421e4">GIC_CLK_REG_GIC_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a5a3008633f01f4d94088ef80b6a421e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34c147c8b531080d06fd8e67c0f8ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac34c147c8b531080d06fd8e67c0f8ff0">GIC_CLK_REG_GIC_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac34c147c8b531080d06fd8e67c0f8ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8eae7c00e7fd183061e8679e067b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8eae7c00e7fd183061e8679e067b16b">GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af8eae7c00e7fd183061e8679e067b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad264b2ff1f770bec4b9d753a362b799e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad264b2ff1f770bec4b9d753a362b799e">GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad264b2ff1f770bec4b9d753a362b799e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e516deacc310d201721eac2b050322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94e516deacc310d201721eac2b050322">GIC_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a94e516deacc310d201721eac2b050322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f29c4c199f10864c84a900700dd94a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f29c4c199f10864c84a900700dd94a4">GIC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:a4f29c4c199f10864c84a900700dd94a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8979a52b562460054e882d977bfce66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8979a52b562460054e882d977bfce66f">GIC_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a8979a52b562460054e882d977bfce66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4690d253748bbc8fe70dc99a62f48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa4690d253748bbc8fe70dc99a62f48eb">GIC_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:aa4690d253748bbc8fe70dc99a62f48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add20d3e4c52ada8291542d585bbccbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#add20d3e4c52ada8291542d585bbccbbe">GIC_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:add20d3e4c52ada8291542d585bbccbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea75c3f12f6027c3f361fe08b933e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2ea75c3f12f6027c3f361fe08b933e4d">GIC_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2ea75c3f12f6027c3f361fe08b933e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716858a2c00826627fb554976dd2138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a716858a2c00826627fb554976dd2138d">GIC_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a716858a2c00826627fb554976dd2138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a513ad80582e2bd5dc700f8529052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10a513ad80582e2bd5dc700f8529052b">GIC_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a10a513ad80582e2bd5dc700f8529052b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8674d5d5be55942900b5c5a3bd7c5c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8674d5d5be55942900b5c5a3bd7c5c69">DE0_CLK_REG</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr class="separator:a8674d5d5be55942900b5c5a3bd7c5c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1d0515291d2f749e12341397230ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc1d0515291d2f749e12341397230ccf">DE0_CLK_REG_DE_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:abc1d0515291d2f749e12341397230ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e4f32e90aa361e04078eac7a402c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0e4f32e90aa361e04078eac7a402c7b">DE0_CLK_REG_DE_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac0e4f32e90aa361e04078eac7a402c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590d1fcb56dcfe5f67c0828e96628a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a590d1fcb56dcfe5f67c0828e96628a5d">DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a590d1fcb56dcfe5f67c0828e96628a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420dd632f2502fa8d3413d7bc3e933f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a420dd632f2502fa8d3413d7bc3e933f8">DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a420dd632f2502fa8d3413d7bc3e933f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba4aae9ed79b1a6502991238307b420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeba4aae9ed79b1a6502991238307b420">DE0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aeba4aae9ed79b1a6502991238307b420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa582f381bdb07973b84b907284082e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adaa582f381bdb07973b84b907284082e">DE0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:adaa582f381bdb07973b84b907284082e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53fd14ed7543937a4066dcbada6bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad53fd14ed7543937a4066dcbada6bf29">DE0_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ad53fd14ed7543937a4066dcbada6bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ec5a90cda929a496ad116bd5572a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9ec5a90cda929a496ad116bd5572a82">DE0_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac9ec5a90cda929a496ad116bd5572a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8cc3ee055f0b826ace3d5a43bbd846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5a8cc3ee055f0b826ace3d5a43bbd846">DE0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a5a8cc3ee055f0b826ace3d5a43bbd846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b01834464fd4de0bfec9a4239e19aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b01834464fd4de0bfec9a4239e19aee">DE0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a8b01834464fd4de0bfec9a4239e19aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024968db9fe32d4201ad008fd4360332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a024968db9fe32d4201ad008fd4360332">DE0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a024968db9fe32d4201ad008fd4360332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384567de80a34b675ad004c8d129297a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a384567de80a34b675ad004c8d129297a">DE0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a384567de80a34b675ad004c8d129297a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafff654e8155853586aaabe407765f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aafff654e8155853586aaabe407765f3d">DE0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aafff654e8155853586aaabe407765f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac268ff7aa70ac5f2c22e79ed0ace22ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac268ff7aa70ac5f2c22e79ed0ace22ac">DE0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ac268ff7aa70ac5f2c22e79ed0ace22ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ecf965c972459c6a5f9e7ee192555e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94ecf965c972459c6a5f9e7ee192555e">DE_BGR_REG</a>&#160;&#160;&#160;0x0000060c</td></tr>
<tr class="separator:a94ecf965c972459c6a5f9e7ee192555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d764b7cbba6624d350704ef01bee25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6d764b7cbba6624d350704ef01bee25">DE_BGR_REG_DE0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac6d764b7cbba6624d350704ef01bee25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fb744c9dfadf02b0be1e43ba6b380a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58fb744c9dfadf02b0be1e43ba6b380a">DE_BGR_REG_DE0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a58fb744c9dfadf02b0be1e43ba6b380a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ba6b187113e1f79a3b852c5bc2f342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26ba6b187113e1f79a3b852c5bc2f342">DE_BGR_REG_DE0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a26ba6b187113e1f79a3b852c5bc2f342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac809434c4c2f933bc5d88e3500eef4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac809434c4c2f933bc5d88e3500eef4ab">DE_BGR_REG_DE0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac809434c4c2f933bc5d88e3500eef4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb4c6d140723dd959aa8ca2ffe82b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7fb4c6d140723dd959aa8ca2ffe82b8e">DE_BGR_REG_DE0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7fb4c6d140723dd959aa8ca2ffe82b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bb8571952a49cdf1c0e6f871b01e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92bb8571952a49cdf1c0e6f871b01e63">DE_BGR_REG_DE0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a92bb8571952a49cdf1c0e6f871b01e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3eee291e9866619f9674b51f40db226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa3eee291e9866619f9674b51f40db226">DE_BGR_REG_DE0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa3eee291e9866619f9674b51f40db226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee9acd3c09615f2a60514a30ea8f9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ee9acd3c09615f2a60514a30ea8f9bf">DE_BGR_REG_DE0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5ee9acd3c09615f2a60514a30ea8f9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894c8685bf4665dfd99d5f26b54984f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a894c8685bf4665dfd99d5f26b54984f4">DI_CLK_REG</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:a894c8685bf4665dfd99d5f26b54984f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e2777e2eab571e3c70e8dfca19abdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4e2777e2eab571e3c70e8dfca19abdc">DI_CLK_REG_DI_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab4e2777e2eab571e3c70e8dfca19abdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63f0d3955f484f367fdf8fa64d7269f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab63f0d3955f484f367fdf8fa64d7269f">DI_CLK_REG_DI_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ab63f0d3955f484f367fdf8fa64d7269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d66c326d10952e7349fc6221127bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a67d66c326d10952e7349fc6221127bfe">DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a67d66c326d10952e7349fc6221127bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac725ade565d05a24a4af6c3024c045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adac725ade565d05a24a4af6c3024c045">DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:adac725ade565d05a24a4af6c3024c045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf07eff352c158508becd7570f98677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acaf07eff352c158508becd7570f98677">DI_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:acaf07eff352c158508becd7570f98677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac764a6377ab924dea1d86c1ab77be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac764a6377ab924dea1d86c1ab77be7e">DI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aac764a6377ab924dea1d86c1ab77be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c22f23d544089f0c0951998c4f6e79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c22f23d544089f0c0951998c4f6e79c">DI_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a7c22f23d544089f0c0951998c4f6e79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2d65c160e49debd06c519333a68726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe2d65c160e49debd06c519333a68726">DI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:afe2d65c160e49debd06c519333a68726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5466708322b47b613f08ef25e7be7b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5466708322b47b613f08ef25e7be7b9d">DI_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5466708322b47b613f08ef25e7be7b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670b33c16db145482c0ac65995f16552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a670b33c16db145482c0ac65995f16552">DI_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a670b33c16db145482c0ac65995f16552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85ccb6ae4d64e2b9137fa5264071b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad85ccb6ae4d64e2b9137fa5264071b78">DI_BGR_REG</a>&#160;&#160;&#160;0x0000062c</td></tr>
<tr class="separator:ad85ccb6ae4d64e2b9137fa5264071b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3067bd6803d2acb451744387ac4c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b3067bd6803d2acb451744387ac4c56">DI_BGR_REG_DI_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a3b3067bd6803d2acb451744387ac4c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ee6cf1705dd28d5829aae28e2eb830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0ee6cf1705dd28d5829aae28e2eb830">DI_BGR_REG_DI_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ad0ee6cf1705dd28d5829aae28e2eb830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff32153c42fa7e20953287884e459bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1ff32153c42fa7e20953287884e459bf">DI_BGR_REG_DI_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1ff32153c42fa7e20953287884e459bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d637eff5b833927ade1276a52a98c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d637eff5b833927ade1276a52a98c02">DI_BGR_REG_DI_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2d637eff5b833927ade1276a52a98c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603b78c7a529c7b84a5e639899b60323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a603b78c7a529c7b84a5e639899b60323">DI_BGR_REG_DI_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a603b78c7a529c7b84a5e639899b60323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af835d3f3abcdfeabeb6f3e50bf1c864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af835d3f3abcdfeabeb6f3e50bf1c864c">DI_BGR_REG_DI_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af835d3f3abcdfeabeb6f3e50bf1c864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0c33e9c0d8be7bcaa6469a3037e030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee0c33e9c0d8be7bcaa6469a3037e030">DI_BGR_REG_DI_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aee0c33e9c0d8be7bcaa6469a3037e030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcb02d595347d48810f9eace6e11756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#affcb02d595347d48810f9eace6e11756">DI_BGR_REG_DI_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:affcb02d595347d48810f9eace6e11756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e2f9039a7d69e95030245fcff91049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a61e2f9039a7d69e95030245fcff91049">G2D_CLK_REG</a>&#160;&#160;&#160;0x00000630</td></tr>
<tr class="separator:a61e2f9039a7d69e95030245fcff91049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7dd138aee3a32efd51cf5683fcf1b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7dd138aee3a32efd51cf5683fcf1b71">G2D_CLK_REG_G2D_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab7dd138aee3a32efd51cf5683fcf1b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f13b89448f94c7541d6c3be42a9fc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f13b89448f94c7541d6c3be42a9fc97">G2D_CLK_REG_G2D_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a3f13b89448f94c7541d6c3be42a9fc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd1f1e9f844f3a9a5e6238f2fd52de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9bd1f1e9f844f3a9a5e6238f2fd52de4">G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9bd1f1e9f844f3a9a5e6238f2fd52de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d05fe39370947236785dcb0bf430eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d05fe39370947236785dcb0bf430eca">G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1d05fe39370947236785dcb0bf430eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab18a893de35892b3f770aa346339ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adab18a893de35892b3f770aa346339ec">G2D_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:adab18a893de35892b3f770aa346339ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd50f1174b7d65710f88b1181a4dca59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd50f1174b7d65710f88b1181a4dca59">G2D_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:afd50f1174b7d65710f88b1181a4dca59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ed173e2bfe57b0f04f2c14dc40dac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a57ed173e2bfe57b0f04f2c14dc40dac2">G2D_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a57ed173e2bfe57b0f04f2c14dc40dac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3da220a6220926bd2f0778fd3edf238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3da220a6220926bd2f0778fd3edf238">G2D_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac3da220a6220926bd2f0778fd3edf238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4776763b3c16ab2e92a477a3bc6378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acf4776763b3c16ab2e92a477a3bc6378">G2D_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:acf4776763b3c16ab2e92a477a3bc6378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c43abf9c9fde6b3c1c29cf7f8c5b323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1c43abf9c9fde6b3c1c29cf7f8c5b323">G2D_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1c43abf9c9fde6b3c1c29cf7f8c5b323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1775ee05988123ad9455a6c71f1dc71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1775ee05988123ad9455a6c71f1dc71b">G2D_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a1775ee05988123ad9455a6c71f1dc71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add68f76d144d2e99524387f835bbad0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#add68f76d144d2e99524387f835bbad0a">G2D_BGR_REG</a>&#160;&#160;&#160;0x0000063c</td></tr>
<tr class="separator:add68f76d144d2e99524387f835bbad0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0266a9d6407563be10a243c8144f6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0266a9d6407563be10a243c8144f6460">G2D_BGR_REG_G2D_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0266a9d6407563be10a243c8144f6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d84712ada10da2228d5e2f1a36df816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d84712ada10da2228d5e2f1a36df816">G2D_BGR_REG_G2D_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a3d84712ada10da2228d5e2f1a36df816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8f2d2d7fa4a1d605dcb47816ed956b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b8f2d2d7fa4a1d605dcb47816ed956b">G2D_BGR_REG_G2D_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0b8f2d2d7fa4a1d605dcb47816ed956b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2dedf5c37ad6209b2a2c6e457cdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ab2dedf5c37ad6209b2a2c6e457cdef">G2D_BGR_REG_G2D_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8ab2dedf5c37ad6209b2a2c6e457cdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6944a635778c8a296ba50f14c92d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac6944a635778c8a296ba50f14c92d4e">G2D_BGR_REG_G2D_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aac6944a635778c8a296ba50f14c92d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543b6e34ea300c0f90706b9e5060e076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a543b6e34ea300c0f90706b9e5060e076">G2D_BGR_REG_G2D_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a543b6e34ea300c0f90706b9e5060e076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d78e4ebdc836d22b94586fc6107b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d78e4ebdc836d22b94586fc6107b893">G2D_BGR_REG_G2D_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5d78e4ebdc836d22b94586fc6107b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54104d3aeabb74990567ccf072b7b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae54104d3aeabb74990567ccf072b7b94">G2D_BGR_REG_G2D_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae54104d3aeabb74990567ccf072b7b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0374c058ec2f571d89e1f0b132c66272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0374c058ec2f571d89e1f0b132c66272">GPU_CORE_CLK_REG</a>&#160;&#160;&#160;0x00000670</td></tr>
<tr class="separator:a0374c058ec2f571d89e1f0b132c66272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3ddda0a1791e9e0dd2c5da3511b969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff3ddda0a1791e9e0dd2c5da3511b969">GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aff3ddda0a1791e9e0dd2c5da3511b969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0517a4f41daeba7c1ec5df7d9ecf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa0517a4f41daeba7c1ec5df7d9ecf9d">GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:afa0517a4f41daeba7c1ec5df7d9ecf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61f499ec2b15356b5eac65a6b03e107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa61f499ec2b15356b5eac65a6b03e107">GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa61f499ec2b15356b5eac65a6b03e107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa7f569e04305bb41f7ca8ac12609be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6aa7f569e04305bb41f7ca8ac12609be">GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6aa7f569e04305bb41f7ca8ac12609be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008a0149b0fa34ad283cd2c104079166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a008a0149b0fa34ad283cd2c104079166">GPU_CORE_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a008a0149b0fa34ad283cd2c104079166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a91968d79e32205d3aa02a8b02436e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae9a91968d79e32205d3aa02a8b02436e">GPU_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ae9a91968d79e32205d3aa02a8b02436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83400da140fb0c242f2198f492c6e39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a83400da140fb0c242f2198f492c6e39f">GPU_CORE_CLK_REG_CLK_SRC_SEL_GPUPLL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a83400da140fb0c242f2198f492c6e39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fe4cd82b8680ea1cab41edbf61ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a34fe4cd82b8680ea1cab41edbf61ff01">GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_800M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a34fe4cd82b8680ea1cab41edbf61ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0904337a544b0f0c2d07eab5c085473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0904337a544b0f0c2d07eab5c085473">GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ad0904337a544b0f0c2d07eab5c085473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d5ded5b3df4c594531f434fc589a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19d5ded5b3df4c594531f434fc589a89">GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a19d5ded5b3df4c594531f434fc589a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8ff8a87880145956b72a5730236435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aba8ff8a87880145956b72a5730236435">GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aba8ff8a87880145956b72a5730236435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb95f1e9199e7a5f7c06eef7d4a0d4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb95f1e9199e7a5f7c06eef7d4a0d4c3">GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:adb95f1e9199e7a5f7c06eef7d4a0d4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba1cc0f49d949eae5d3b1d3689003df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ba1cc0f49d949eae5d3b1d3689003df">GPU_CORE_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8ba1cc0f49d949eae5d3b1d3689003df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e9157ffb136fdbc64a3c4f17518db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a75e9157ffb136fdbc64a3c4f17518db1">GPU_CORE_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:a75e9157ffb136fdbc64a3c4f17518db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570e9ae0c3a6d23530126e555d247b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a570e9ae0c3a6d23530126e555d247b2e">GPU_CORE_CLK_REG_FACTOR_M_NOT_MASK</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a570e9ae0c3a6d23530126e555d247b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9c6dcc9cc9b8bee0605110e35c8715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ada9c6dcc9cc9b8bee0605110e35c8715">GPU_CORE_CLK_REG_FACTOR_M_MASK_1_CYCLE_AT_16_CYCLES</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ada9c6dcc9cc9b8bee0605110e35c8715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b388061f3b007fbe1b9604189e8ef30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b388061f3b007fbe1b9604189e8ef30">GPU_CORE_CLK_REG_FACTOR_M_MASK_2_CYCLES_AT_16_CYCLES</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a3b388061f3b007fbe1b9604189e8ef30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9263c3488284c533cbe76137badf88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa9263c3488284c533cbe76137badf88">GPU_GATING_REG</a>&#160;&#160;&#160;0x0000067c</td></tr>
<tr class="separator:aaa9263c3488284c533cbe76137badf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f49024e48d86e12bbda4595b9ed5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70f49024e48d86e12bbda4595b9ed5c6">GPU_GATING_REG_GPU_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a70f49024e48d86e12bbda4595b9ed5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902f8dfa88c33c3c2d1dde0301d9fc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a902f8dfa88c33c3c2d1dde0301d9fc90">GPU_GATING_REG_GPU_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a902f8dfa88c33c3c2d1dde0301d9fc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ddc69c2ad288e1878c8614e011a6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a15ddc69c2ad288e1878c8614e011a6bd">GPU_GATING_REG_GPU_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a15ddc69c2ad288e1878c8614e011a6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a09e5c39569c9d7955789e939c99a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a09e5c39569c9d7955789e939c99a1d">GPU_GATING_REG_GPU_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8a09e5c39569c9d7955789e939c99a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f68ebb5836a20bcd971238ad48b2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa1f68ebb5836a20bcd971238ad48b2c9">GPU_GATING_REG_GPU_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa1f68ebb5836a20bcd971238ad48b2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf87fe9458c24bd7abfa01c22928468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf87fe9458c24bd7abfa01c22928468a">GPU_GATING_REG_GPU_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:adf87fe9458c24bd7abfa01c22928468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62fb4b5f633a4089ac291f623f44a3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62fb4b5f633a4089ac291f623f44a3ed">GPU_GATING_REG_GPU_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a62fb4b5f633a4089ac291f623f44a3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a86cf930679832c4923f9005d585456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a86cf930679832c4923f9005d585456">GPU_GATING_REG_GPU_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6a86cf930679832c4923f9005d585456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb7379cabf0bcb22f4028e35517fcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6cb7379cabf0bcb22f4028e35517fcd7">CE_CLK_REG</a>&#160;&#160;&#160;0x00000680</td></tr>
<tr class="separator:a6cb7379cabf0bcb22f4028e35517fcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112449efee5ae7f0e7bfcaeffe0895bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a112449efee5ae7f0e7bfcaeffe0895bd">CE_CLK_REG_CE_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a112449efee5ae7f0e7bfcaeffe0895bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ddf4980bf119f861c3b50c73081321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80ddf4980bf119f861c3b50c73081321">CE_CLK_REG_CE_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a80ddf4980bf119f861c3b50c73081321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1374762214bac0d56eebe2b57aa3b798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1374762214bac0d56eebe2b57aa3b798">CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1374762214bac0d56eebe2b57aa3b798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662f38f8aaa93f43e502e264d6be5893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a662f38f8aaa93f43e502e264d6be5893">CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a662f38f8aaa93f43e502e264d6be5893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc477c501cf180b79f8ff4619f67053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2dc477c501cf180b79f8ff4619f67053">CE_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2dc477c501cf180b79f8ff4619f67053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4975b9f26983d6894ffb372298dcbaf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4975b9f26983d6894ffb372298dcbaf7">CE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a4975b9f26983d6894ffb372298dcbaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56c93a445da15aa50a7cbf70bbaf7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab56c93a445da15aa50a7cbf70bbaf7a8">CE_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0b0</td></tr>
<tr class="separator:ab56c93a445da15aa50a7cbf70bbaf7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd57d33ad87c18c9d0464a7e69eb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08cd57d33ad87c18c9d0464a7e69eb79">CE_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0b1</td></tr>
<tr class="separator:a08cd57d33ad87c18c9d0464a7e69eb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9cb91d738462e68166fd69c6515a94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa9cb91d738462e68166fd69c6515a94f">CE_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0b10</td></tr>
<tr class="separator:aa9cb91d738462e68166fd69c6515a94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f84f006f3fb6cda1a911e599f771384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f84f006f3fb6cda1a911e599f771384">CE_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0b11</td></tr>
<tr class="separator:a2f84f006f3fb6cda1a911e599f771384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77c4df781801fec9d48f636498d97eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad77c4df781801fec9d48f636498d97eb">CE_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad77c4df781801fec9d48f636498d97eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cbf54e938341043290bbd652ba150d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24cbf54e938341043290bbd652ba150d">CE_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a24cbf54e938341043290bbd652ba150d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275695bd8754201911e38a3aadb09e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a275695bd8754201911e38a3aadb09e1e">CE_BGR_REG</a>&#160;&#160;&#160;0x0000068c</td></tr>
<tr class="separator:a275695bd8754201911e38a3aadb09e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb657fb28d054ffc14275c7241efa5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6eb657fb28d054ffc14275c7241efa5d">CE_BGR_REG_CE_SYS_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a6eb657fb28d054ffc14275c7241efa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3a0b1cacc6af75b1876c5098fa5a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc3a0b1cacc6af75b1876c5098fa5a0a">CE_BGR_REG_CE_SYS_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:acc3a0b1cacc6af75b1876c5098fa5a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0c6794a8078f9eff861e4624bd41d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab0c6794a8078f9eff861e4624bd41d6">CE_BGR_REG_CE_SYS_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aab0c6794a8078f9eff861e4624bd41d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb33ab3c93f131c9bc480f14b9d8acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1fb33ab3c93f131c9bc480f14b9d8acd">CE_BGR_REG_CE_SYS_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1fb33ab3c93f131c9bc480f14b9d8acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b45f048684e4bcfd58b270c5d52bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a44b45f048684e4bcfd58b270c5d52bc4">CE_BGR_REG_CE_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a44b45f048684e4bcfd58b270c5d52bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c88778e6844860ac523ba464698b06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c88778e6844860ac523ba464698b06d">CE_BGR_REG_CE_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a3c88778e6844860ac523ba464698b06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4bd46c168781ebe066834c86aeb2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d4bd46c168781ebe066834c86aeb2fe">CE_BGR_REG_CE_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0d4bd46c168781ebe066834c86aeb2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec720ccf522b60eb490f2c61dfc5f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeec720ccf522b60eb490f2c61dfc5f0b">CE_BGR_REG_CE_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aeec720ccf522b60eb490f2c61dfc5f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc5bbcdc4a0366a3996d7bb120497df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5cc5bbcdc4a0366a3996d7bb120497df">CE_BGR_REG_CE_SYS_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5cc5bbcdc4a0366a3996d7bb120497df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bfe8bebdf1b9ca25eb735438222459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7bfe8bebdf1b9ca25eb735438222459">CE_BGR_REG_CE_SYS_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ad7bfe8bebdf1b9ca25eb735438222459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef99d3baf4f66614f22ab8c5018f2db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef99d3baf4f66614f22ab8c5018f2db2">CE_BGR_REG_CE_SYS_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aef99d3baf4f66614f22ab8c5018f2db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e036789b1734168fe22cd4ecf66048a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e036789b1734168fe22cd4ecf66048a">CE_BGR_REG_CE_SYS_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3e036789b1734168fe22cd4ecf66048a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a27d3093b642f5760e5256530051a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78a27d3093b642f5760e5256530051a9">CE_BGR_REG_CE_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a78a27d3093b642f5760e5256530051a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0a535cd0d45065bff39c5bf7ac9726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e0a535cd0d45065bff39c5bf7ac9726">CE_BGR_REG_CE_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a4e0a535cd0d45065bff39c5bf7ac9726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee0ca485689e471023f0a0d32bcad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ee0ca485689e471023f0a0d32bcad9d">CE_BGR_REG_CE_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8ee0ca485689e471023f0a0d32bcad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9d2700a7f8891e5a6c88d638e688bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7d9d2700a7f8891e5a6c88d638e688bc">CE_BGR_REG_CE_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7d9d2700a7f8891e5a6c88d638e688bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd83991aa70bced073510993d40dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1cd83991aa70bced073510993d40dbd6">VE_CLK_REG</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:a1cd83991aa70bced073510993d40dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4d2e24d2432f2621d295a2d2308e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea4d2e24d2432f2621d295a2d2308e08">VE_CLK_REG_VE_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aea4d2e24d2432f2621d295a2d2308e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2374176500195b51b9f6d5be5072019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac2374176500195b51b9f6d5be5072019">VE_CLK_REG_VE_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac2374176500195b51b9f6d5be5072019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c644e0466a07ddef6f16de262ce99c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c644e0466a07ddef6f16de262ce99c0">VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8c644e0466a07ddef6f16de262ce99c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028eaf38c647905e70a223f67555151e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a028eaf38c647905e70a223f67555151e">VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a028eaf38c647905e70a223f67555151e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ef56d18c0ca17e3cdd3d1b38c26bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6ef56d18c0ca17e3cdd3d1b38c26bf2">VE_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af6ef56d18c0ca17e3cdd3d1b38c26bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da014718c8ff3754470a92c4f5a3657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7da014718c8ff3754470a92c4f5a3657">VE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a7da014718c8ff3754470a92c4f5a3657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0a1a8308636c0ccdf647c5ccc37b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb0a1a8308636c0ccdf647c5ccc37b49">VE_CLK_REG_CLK_SRC_SEL_VEPLL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:afb0a1a8308636c0ccdf647c5ccc37b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8384e620516014256cddeb50da624558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8384e620516014256cddeb50da624558">VE_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a8384e620516014256cddeb50da624558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4022327dd62a161276d6d3f737f50bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4022327dd62a161276d6d3f737f50bed">VE_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a4022327dd62a161276d6d3f737f50bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066e3fb6bd2b36dc903338df2a454e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a066e3fb6bd2b36dc903338df2a454e1d">VE_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a066e3fb6bd2b36dc903338df2a454e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee329a6604a4694b43a535bddbc40d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee329a6604a4694b43a535bddbc40d40">VE_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aee329a6604a4694b43a535bddbc40d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab835e14871dab8192a326da78be5a31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab835e14871dab8192a326da78be5a31c">VE_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ab835e14871dab8192a326da78be5a31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c16c2b371e0d1fd80bec70fa597f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae8c16c2b371e0d1fd80bec70fa597f04">VE_BGR_REG</a>&#160;&#160;&#160;0x0000069c</td></tr>
<tr class="separator:ae8c16c2b371e0d1fd80bec70fa597f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb359684d55469ba68ebace9f04b2939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb359684d55469ba68ebace9f04b2939">VE_BGR_REG_VE_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:afb359684d55469ba68ebace9f04b2939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3d03f7ffa6a5562bb7267a13fbedd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ade3d03f7ffa6a5562bb7267a13fbedd2">VE_BGR_REG_VE_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ade3d03f7ffa6a5562bb7267a13fbedd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab868afb92887a4fe2ede3d7cbb92afe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab868afb92887a4fe2ede3d7cbb92afe3">VE_BGR_REG_VE_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab868afb92887a4fe2ede3d7cbb92afe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c25102695f9affe7aa0ad46b579388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a75c25102695f9affe7aa0ad46b579388">VE_BGR_REG_VE_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a75c25102695f9affe7aa0ad46b579388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a889ee0cd95e5d79eaeb5f512f91c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a889ee0cd95e5d79eaeb5f512f91c9b">VE_BGR_REG_VE_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6a889ee0cd95e5d79eaeb5f512f91c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7344f661a938f11cf27011f15bd46d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7344f661a938f11cf27011f15bd46d7">VE_BGR_REG_VE_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad7344f661a938f11cf27011f15bd46d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4412e055aaf60175e1ff8d087c95df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac4412e055aaf60175e1ff8d087c95df1">VE_BGR_REG_VE_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac4412e055aaf60175e1ff8d087c95df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134c5944c5b619652992d00c4a03b233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a134c5944c5b619652992d00c4a03b233">VE_BGR_REG_VE_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a134c5944c5b619652992d00c4a03b233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462180ea68bf1805e7484c4a8800572d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a462180ea68bf1805e7484c4a8800572d">NPU_CLK_REG</a>&#160;&#160;&#160;0x000006e0</td></tr>
<tr class="separator:a462180ea68bf1805e7484c4a8800572d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552e249cc2e63e0b2d31052714464030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a552e249cc2e63e0b2d31052714464030">NPU_CLK_REG_NPU_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a552e249cc2e63e0b2d31052714464030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3014880fb5a5e9230394b6cd5d517bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3014880fb5a5e9230394b6cd5d517bd">NPU_CLK_REG_NPU_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac3014880fb5a5e9230394b6cd5d517bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88afa32e58db9389e5f8b7a42a99df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae88afa32e58db9389e5f8b7a42a99df5">NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae88afa32e58db9389e5f8b7a42a99df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da930b58d1f0ce26e41a428d1dd0e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1da930b58d1f0ce26e41a428d1dd0e7c">NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1da930b58d1f0ce26e41a428d1dd0e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755fd682d4644dac498124f170686ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a755fd682d4644dac498124f170686ce6">NPU_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a755fd682d4644dac498124f170686ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1f7603a274f03a611ac9a5c08d4b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c1f7603a274f03a611ac9a5c08d4b1c">NPU_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a6c1f7603a274f03a611ac9a5c08d4b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18361681b4591f51719ac61810504b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa18361681b4591f51719ac61810504b4">NPU_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:aa18361681b4591f51719ac61810504b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d09935b19ceea1aa7d6d0bb4f5624a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6d09935b19ceea1aa7d6d0bb4f5624a">NPU_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ad6d09935b19ceea1aa7d6d0bb4f5624a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1d0152b2fe9892e9b242109b74a3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf1d0152b2fe9892e9b242109b74a3d0">NPU_CLK_REG_CLK_SRC_SEL_PERI0_800M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:abf1d0152b2fe9892e9b242109b74a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897ea8875df946544d4aa37d69737711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a897ea8875df946544d4aa37d69737711">NPU_CLK_REG_CLK_SRC_SEL_NPUPLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a897ea8875df946544d4aa37d69737711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c26f76dd1486b5f7cb5822e2b6d15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6c26f76dd1486b5f7cb5822e2b6d15c">NPU_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af6c26f76dd1486b5f7cb5822e2b6d15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d96153ff1d5e445db1e36310a8dec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76d96153ff1d5e445db1e36310a8dec5">NPU_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a76d96153ff1d5e445db1e36310a8dec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee814a969803774d151840fb6bb9564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abee814a969803774d151840fb6bb9564">DMA_BGR_REG</a>&#160;&#160;&#160;0x0000070c</td></tr>
<tr class="separator:abee814a969803774d151840fb6bb9564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a9dae643a5d6d8c8a2637a01faf942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad9a9dae643a5d6d8c8a2637a01faf942">DMA_BGR_REG_DMA_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ad9a9dae643a5d6d8c8a2637a01faf942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df692938d51eb1d0155ba215bef0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5df692938d51eb1d0155ba215bef0de8">DMA_BGR_REG_DMA_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a5df692938d51eb1d0155ba215bef0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc96f7a44db0eba7bb00560d5b451fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aacc96f7a44db0eba7bb00560d5b451fb">DMA_BGR_REG_DMA_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aacc96f7a44db0eba7bb00560d5b451fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc54c21397540235dac9093af2cae94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3fc54c21397540235dac9093af2cae94">DMA_BGR_REG_DMA_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3fc54c21397540235dac9093af2cae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210fda3b16780ad9d3f989ff667459dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a210fda3b16780ad9d3f989ff667459dd">DMA_BGR_REG_DMA_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a210fda3b16780ad9d3f989ff667459dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353af1edaa578f20493c06fcabb338d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a353af1edaa578f20493c06fcabb338d2">DMA_BGR_REG_DMA_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a353af1edaa578f20493c06fcabb338d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d46ef03cd7f3aee14ca2388701702c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a22d46ef03cd7f3aee14ca2388701702c">DMA_BGR_REG_DMA_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a22d46ef03cd7f3aee14ca2388701702c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e1f0d7d15552a9a05eee595091b28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa3e1f0d7d15552a9a05eee595091b28c">DMA_BGR_REG_DMA_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa3e1f0d7d15552a9a05eee595091b28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb2c6acd1ae3c25539c1422abd08004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1fb2c6acd1ae3c25539c1422abd08004">MSGBOX_BGR_REG</a>&#160;&#160;&#160;0x0000071c</td></tr>
<tr class="separator:a1fb2c6acd1ae3c25539c1422abd08004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0035d67a71d7af025699d4b134d76a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0035d67a71d7af025699d4b134d76a01">MSGBOX_BGR_REG_MSGBOX1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a0035d67a71d7af025699d4b134d76a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1999c020f9ae4701b44c2457d58cec6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1999c020f9ae4701b44c2457d58cec6a">MSGBOX_BGR_REG_MSGBOX1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a1999c020f9ae4701b44c2457d58cec6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9676b3e6cbd4855ac473e0c67ae08be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9676b3e6cbd4855ac473e0c67ae08be3">MSGBOX_BGR_REG_MSGBOX1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9676b3e6cbd4855ac473e0c67ae08be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bf3a305ce78bd847d90e405e992632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a83bf3a305ce78bd847d90e405e992632">MSGBOX_BGR_REG_MSGBOX1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a83bf3a305ce78bd847d90e405e992632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15d45dda1dbf67703ea961c45e94162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa15d45dda1dbf67703ea961c45e94162">MSGBOX_BGR_REG_MSGBOX0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aa15d45dda1dbf67703ea961c45e94162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15749fdb6cf1265c2e075e4dbb16145c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a15749fdb6cf1265c2e075e4dbb16145c">MSGBOX_BGR_REG_MSGBOX0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a15749fdb6cf1265c2e075e4dbb16145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3780f21dabcf7ba7d8e86dd9e01bf7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3780f21dabcf7ba7d8e86dd9e01bf7fb">MSGBOX_BGR_REG_MSGBOX0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3780f21dabcf7ba7d8e86dd9e01bf7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2f56b722f86d8629bf1bd69ad50ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa2f56b722f86d8629bf1bd69ad50ff4">MSGBOX_BGR_REG_MSGBOX0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afa2f56b722f86d8629bf1bd69ad50ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41dda8afe9f6d8cae193b091b2a72fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41dda8afe9f6d8cae193b091b2a72fa4">MSGBOX_BGR_REG_MSGBOX1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a41dda8afe9f6d8cae193b091b2a72fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edd7749da6bbded45d4d406bafb1ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9edd7749da6bbded45d4d406bafb1ce4">MSGBOX_BGR_REG_MSGBOX1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a9edd7749da6bbded45d4d406bafb1ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bcf6204126653ad275137413ccceed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30bcf6204126653ad275137413ccceed">MSGBOX_BGR_REG_MSGBOX1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a30bcf6204126653ad275137413ccceed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb50fd22442e12cd404689347dcbbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#addb50fd22442e12cd404689347dcbbf8">MSGBOX_BGR_REG_MSGBOX1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:addb50fd22442e12cd404689347dcbbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44acd700b3e5b2731d0cb084632a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b44acd700b3e5b2731d0cb084632a5e">MSGBOX_BGR_REG_MSGBOX0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b44acd700b3e5b2731d0cb084632a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac51800cf4d6c3d19500f6cf0ead2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4ac51800cf4d6c3d19500f6cf0ead2e">MSGBOX_BGR_REG_MSGBOX0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae4ac51800cf4d6c3d19500f6cf0ead2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a33ead8e99f83fea5ddd1a72d8e9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95a33ead8e99f83fea5ddd1a72d8e9b3">MSGBOX_BGR_REG_MSGBOX0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a95a33ead8e99f83fea5ddd1a72d8e9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8883db575ed40584bd08e97918bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e8883db575ed40584bd08e97918bb4a">MSGBOX_BGR_REG_MSGBOX0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7e8883db575ed40584bd08e97918bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38250979adfec10d42f2f70684bbef2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38250979adfec10d42f2f70684bbef2c">SPINLOCK_BGR_REG</a>&#160;&#160;&#160;0x0000072c</td></tr>
<tr class="separator:a38250979adfec10d42f2f70684bbef2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418b13b005145c02d81fedef463db116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a418b13b005145c02d81fedef463db116">SPINLOCK_BGR_REG_SPINLOCK_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a418b13b005145c02d81fedef463db116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ac300d6a315b047dd9fe0359e02ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1ac300d6a315b047dd9fe0359e02ebb">SPINLOCK_BGR_REG_SPINLOCK_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ad1ac300d6a315b047dd9fe0359e02ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f87266b14c38ed722903a17966550d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a35f87266b14c38ed722903a17966550d">SPINLOCK_BGR_REG_SPINLOCK_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a35f87266b14c38ed722903a17966550d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97aae1c529cf000cb7e9c4bcf38782b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af97aae1c529cf000cb7e9c4bcf38782b">SPINLOCK_BGR_REG_SPINLOCK_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af97aae1c529cf000cb7e9c4bcf38782b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50699c62f7d04e20a01d20125a067db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa50699c62f7d04e20a01d20125a067db">SPINLOCK_BGR_REG_SPINLOCK_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa50699c62f7d04e20a01d20125a067db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c926cf5ceba07d0efe568240e99da25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1c926cf5ceba07d0efe568240e99da25">SPINLOCK_BGR_REG_SPINLOCK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a1c926cf5ceba07d0efe568240e99da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92816053a8d7fe4d491ae54d9de08f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92816053a8d7fe4d491ae54d9de08f94">SPINLOCK_BGR_REG_SPINLOCK_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a92816053a8d7fe4d491ae54d9de08f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ef2b2f094166341cbef6f8fbe8c808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65ef2b2f094166341cbef6f8fbe8c808">SPINLOCK_BGR_REG_SPINLOCK_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a65ef2b2f094166341cbef6f8fbe8c808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e755a71a32abf89034ec69352897a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5e755a71a32abf89034ec69352897a64">TIMER0_CLK_REG</a>&#160;&#160;&#160;0x00000730</td></tr>
<tr class="separator:a5e755a71a32abf89034ec69352897a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1391beaca492bbb18808ecc55806ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e1391beaca492bbb18808ecc55806ec">TIMER0_CLK_REG_TIMER0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a2e1391beaca492bbb18808ecc55806ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442eb67acc53c1c144bddcc465f47b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a442eb67acc53c1c144bddcc465f47b9f">TIMER0_CLK_REG_TIMER0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a442eb67acc53c1c144bddcc465f47b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108c1b61ddad13947bd536d38fa22cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a108c1b61ddad13947bd536d38fa22cef">TIMER0_CLK_REG_TIMER0_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a108c1b61ddad13947bd536d38fa22cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c330062e8e3eecc6e19f54830825bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5c330062e8e3eecc6e19f54830825bac">TIMER0_CLK_REG_TIMER0_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5c330062e8e3eecc6e19f54830825bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2aa42f230bb52be95773a3c5329965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e2aa42f230bb52be95773a3c5329965">TIMER0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a6e2aa42f230bb52be95773a3c5329965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288b71ae5b2651e76d974bd014a6935c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a288b71ae5b2651e76d974bd014a6935c">TIMER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a288b71ae5b2651e76d974bd014a6935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882dcd023c5302a7783187dd10769179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a882dcd023c5302a7783187dd10769179">TIMER0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a882dcd023c5302a7783187dd10769179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b9971dcbefba02ee37a20fee6e79fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1b9971dcbefba02ee37a20fee6e79fd">TIMER0_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ad1b9971dcbefba02ee37a20fee6e79fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddc6926b3fe02ae184e099d8f21600e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abddc6926b3fe02ae184e099d8f21600e">TIMER0_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:abddc6926b3fe02ae184e099d8f21600e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d1041d5dda9cdfe053eb21983b817b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00d1041d5dda9cdfe053eb21983b817b">TIMER0_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a00d1041d5dda9cdfe053eb21983b817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44464b5ba81beec5590dea80ee3fdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af44464b5ba81beec5590dea80ee3fdd4">TIMER0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af44464b5ba81beec5590dea80ee3fdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4246f6f1761054aa79c5cc6d3e22ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f4246f6f1761054aa79c5cc6d3e22ef">TIMER0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:a8f4246f6f1761054aa79c5cc6d3e22ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b43f09aefe4ae31a287268e369b534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10b43f09aefe4ae31a287268e369b534">TIMER0_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a10b43f09aefe4ae31a287268e369b534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ccad26d7b6eb203d967feba47d5761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01ccad26d7b6eb203d967feba47d5761">TIMER0_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a01ccad26d7b6eb203d967feba47d5761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88e47563f39284ffcae3a9455af823b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af88e47563f39284ffcae3a9455af823b">TIMER0_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:af88e47563f39284ffcae3a9455af823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b6f9233a212c399ad61a565169fadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a68b6f9233a212c399ad61a565169fadf">TIMER0_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a68b6f9233a212c399ad61a565169fadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca2141ca097ca197bb4fe7cd9ac504a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ca2141ca097ca197bb4fe7cd9ac504a">TIMER0_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a3ca2141ca097ca197bb4fe7cd9ac504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072dc674f4893d7bb3e2a549c5ce3284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a072dc674f4893d7bb3e2a549c5ce3284">TIMER0_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a072dc674f4893d7bb3e2a549c5ce3284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55eb9af6905ef728726b55b7aedd7600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55eb9af6905ef728726b55b7aedd7600">TIMER0_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:a55eb9af6905ef728726b55b7aedd7600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167b344391586d6c313bd52462c3fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a167b344391586d6c313bd52462c3fb9d">TIMER0_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:a167b344391586d6c313bd52462c3fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05d4b0f22c1c03637f76da3ca03e398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae05d4b0f22c1c03637f76da3ca03e398">TIMER1_CLK_REG</a>&#160;&#160;&#160;0x00000734</td></tr>
<tr class="separator:ae05d4b0f22c1c03637f76da3ca03e398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edac87d62466d874a556946165ca99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7edac87d62466d874a556946165ca99e">TIMER1_CLK_REG_TIMER1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a7edac87d62466d874a556946165ca99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae255f4c0bea8879e38c1f5faf45b3366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae255f4c0bea8879e38c1f5faf45b3366">TIMER1_CLK_REG_TIMER1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae255f4c0bea8879e38c1f5faf45b3366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cc1ad138971f84a2bfbd3e1f4ae24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a37cc1ad138971f84a2bfbd3e1f4ae24a">TIMER1_CLK_REG_TIMER1_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a37cc1ad138971f84a2bfbd3e1f4ae24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea41ec02e8b3527696d6b786767571a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afea41ec02e8b3527696d6b786767571a">TIMER1_CLK_REG_TIMER1_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afea41ec02e8b3527696d6b786767571a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b6a5eb005b7979209275fe69201a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62b6a5eb005b7979209275fe69201a3a">TIMER1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a62b6a5eb005b7979209275fe69201a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa073167a129624a6b8e4ec572fc29181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa073167a129624a6b8e4ec572fc29181">TIMER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aa073167a129624a6b8e4ec572fc29181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a7c38c9b02333e53124697d1921c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3a7c38c9b02333e53124697d1921c88">TIMER1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ab3a7c38c9b02333e53124697d1921c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c132fcf6299b06e79deac0758b0a86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5c132fcf6299b06e79deac0758b0a86b">TIMER1_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a5c132fcf6299b06e79deac0758b0a86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedfe7ce6ee5cbd6a835f178a30234fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aedfe7ce6ee5cbd6a835f178a30234fcf">TIMER1_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:aedfe7ce6ee5cbd6a835f178a30234fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5aa982ae51082cd093fc3ff0151085c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae5aa982ae51082cd093fc3ff0151085c">TIMER1_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ae5aa982ae51082cd093fc3ff0151085c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56504da9d97b0b085774b6cdfdd89f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a56504da9d97b0b085774b6cdfdd89f9c">TIMER1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a56504da9d97b0b085774b6cdfdd89f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6fdccffc9c166a8d901a7871bac135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb6fdccffc9c166a8d901a7871bac135">TIMER1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:abb6fdccffc9c166a8d901a7871bac135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779b74fb05072007586ae73ba6584c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a779b74fb05072007586ae73ba6584c89">TIMER1_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a779b74fb05072007586ae73ba6584c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d2bb02434fae352778b0a24954f2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4d2bb02434fae352778b0a24954f2e8">TIMER1_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ae4d2bb02434fae352778b0a24954f2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549149fd29f57bb7a3502af4661c206a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a549149fd29f57bb7a3502af4661c206a">TIMER1_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a549149fd29f57bb7a3502af4661c206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbdcbca8a50635bf64f53dde7650430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2fbdcbca8a50635bf64f53dde7650430">TIMER1_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2fbdcbca8a50635bf64f53dde7650430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52f3639755d4a36ac84911d00b052fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad52f3639755d4a36ac84911d00b052fc">TIMER1_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ad52f3639755d4a36ac84911d00b052fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20947dca1a48f73c0b5710b269dd60f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20947dca1a48f73c0b5710b269dd60f8">TIMER1_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a20947dca1a48f73c0b5710b269dd60f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace01ef3e5b2ce9a24e157428d181b8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace01ef3e5b2ce9a24e157428d181b8a2">TIMER1_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:ace01ef3e5b2ce9a24e157428d181b8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8093e15d7ae299d38d2a14a3722de339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8093e15d7ae299d38d2a14a3722de339">TIMER1_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:a8093e15d7ae299d38d2a14a3722de339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d928563ef2dacf094458c4c9a68429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a81d928563ef2dacf094458c4c9a68429">TIMER2_CLK_REG</a>&#160;&#160;&#160;0x00000738</td></tr>
<tr class="separator:a81d928563ef2dacf094458c4c9a68429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5a83635d4de1347db52f4c6ab9820d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e5a83635d4de1347db52f4c6ab9820d">TIMER2_CLK_REG_TIMER2_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6e5a83635d4de1347db52f4c6ab9820d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc1d13788656a7a5c5118793756911c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbc1d13788656a7a5c5118793756911c">TIMER2_CLK_REG_TIMER2_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:afbc1d13788656a7a5c5118793756911c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c458abc1e4454d8690a73182231195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6c458abc1e4454d8690a73182231195">TIMER2_CLK_REG_TIMER2_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab6c458abc1e4454d8690a73182231195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cc69f1249144890d043b7b8d6a8462b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2cc69f1249144890d043b7b8d6a8462b">TIMER2_CLK_REG_TIMER2_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2cc69f1249144890d043b7b8d6a8462b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2057be3ba01c58a3862b2ac5b1bd99e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2057be3ba01c58a3862b2ac5b1bd99e7">TIMER2_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2057be3ba01c58a3862b2ac5b1bd99e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab453fd56652591d3a467f7d9af2a9e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab453fd56652591d3a467f7d9af2a9e98">TIMER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ab453fd56652591d3a467f7d9af2a9e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2df3ce4dce4b1e61f5dc5612e0b208c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab2df3ce4dce4b1e61f5dc5612e0b208c">TIMER2_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ab2df3ce4dce4b1e61f5dc5612e0b208c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ac0d163b8223e7838bbc3b326bb7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a77ac0d163b8223e7838bbc3b326bb7fc">TIMER2_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a77ac0d163b8223e7838bbc3b326bb7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7902787d36eebb14b66449bbf1b17d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7902787d36eebb14b66449bbf1b17d6f">TIMER2_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a7902787d36eebb14b66449bbf1b17d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad732c1cb53763c36e4c5fd128cce5493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad732c1cb53763c36e4c5fd128cce5493">TIMER2_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ad732c1cb53763c36e4c5fd128cce5493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897d24a235d0525ffbc9bdb5b3ead21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a897d24a235d0525ffbc9bdb5b3ead21b">TIMER2_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a897d24a235d0525ffbc9bdb5b3ead21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462a8cf4acce8c55afc545c3ff88b682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a462a8cf4acce8c55afc545c3ff88b682">TIMER2_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:a462a8cf4acce8c55afc545c3ff88b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541bdcf991a0588a893b7df493160cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a541bdcf991a0588a893b7df493160cb0">TIMER2_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a541bdcf991a0588a893b7df493160cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4406b4d82a682c13ba5ad861f1ce57e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4406b4d82a682c13ba5ad861f1ce57e6">TIMER2_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a4406b4d82a682c13ba5ad861f1ce57e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7644e6f2a97ae1ab3542580ac599acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7644e6f2a97ae1ab3542580ac599acb">TIMER2_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ab7644e6f2a97ae1ab3542580ac599acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcba993467f063c663a41e686a8b9213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adcba993467f063c663a41e686a8b9213">TIMER2_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:adcba993467f063c663a41e686a8b9213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d68182c9c9617cc828a4307149f074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8d68182c9c9617cc828a4307149f074">TIMER2_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aa8d68182c9c9617cc828a4307149f074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb96698f1a504f40e2aad0a747e964e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9cb96698f1a504f40e2aad0a747e964e">TIMER2_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a9cb96698f1a504f40e2aad0a747e964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34b7dc0675196cde4dfc02db9fa0edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac34b7dc0675196cde4dfc02db9fa0edc">TIMER2_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:ac34b7dc0675196cde4dfc02db9fa0edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e08155cc3be9eacbc99cf7be2cf3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a31e08155cc3be9eacbc99cf7be2cf3ef">TIMER2_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:a31e08155cc3be9eacbc99cf7be2cf3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236a203c232e6640f0afb4c0ffa3e93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a236a203c232e6640f0afb4c0ffa3e93b">TIMER3_CLK_REG</a>&#160;&#160;&#160;0x0000073c</td></tr>
<tr class="separator:a236a203c232e6640f0afb4c0ffa3e93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a09bdf751ddfc7b9d3b56ebc6a73fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a09bdf751ddfc7b9d3b56ebc6a73fef">TIMER3_CLK_REG_TIMER3_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6a09bdf751ddfc7b9d3b56ebc6a73fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9920bea60f6b5d73b447c8124163d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc9920bea60f6b5d73b447c8124163d9">TIMER3_CLK_REG_TIMER3_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:acc9920bea60f6b5d73b447c8124163d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c65d34a348d546ab2fe8e09824f7ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c65d34a348d546ab2fe8e09824f7ca9">TIMER3_CLK_REG_TIMER3_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2c65d34a348d546ab2fe8e09824f7ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a17305a7cae6a7d1e56c5912e2c53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae6a17305a7cae6a7d1e56c5912e2c53e">TIMER3_CLK_REG_TIMER3_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae6a17305a7cae6a7d1e56c5912e2c53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958340fb10f5a3e85255acdcd0b99060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a958340fb10f5a3e85255acdcd0b99060">TIMER3_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a958340fb10f5a3e85255acdcd0b99060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bdd2d2497595c3b2d977a9fb5c5599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43bdd2d2497595c3b2d977a9fb5c5599">TIMER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a43bdd2d2497595c3b2d977a9fb5c5599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677ba0e93ebb2776483cf190522557f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a677ba0e93ebb2776483cf190522557f0">TIMER3_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a677ba0e93ebb2776483cf190522557f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10439ae75a8f5c8bbbcbc574197070bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10439ae75a8f5c8bbbcbc574197070bd">TIMER3_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a10439ae75a8f5c8bbbcbc574197070bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854c21946c4d387e648485e8a6b17a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a854c21946c4d387e648485e8a6b17a26">TIMER3_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a854c21946c4d387e648485e8a6b17a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0331594bc76381e4758e2720b0fde9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0331594bc76381e4758e2720b0fde9a2">TIMER3_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a0331594bc76381e4758e2720b0fde9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2885c2ba99bb1aa8246b0fe2a58bba43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2885c2ba99bb1aa8246b0fe2a58bba43">TIMER3_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2885c2ba99bb1aa8246b0fe2a58bba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3032f947a51bbdcb7336d7c8f0a027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1c3032f947a51bbdcb7336d7c8f0a027">TIMER3_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:a1c3032f947a51bbdcb7336d7c8f0a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2393ca932dc8c32a61eda371c552b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac2393ca932dc8c32a61eda371c552b3e">TIMER3_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ac2393ca932dc8c32a61eda371c552b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d6e98993b34129a68a8542c5e9eeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59d6e98993b34129a68a8542c5e9eeec">TIMER3_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a59d6e98993b34129a68a8542c5e9eeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c16a1f02beec1cdb8482db5ef8ceda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab0c16a1f02beec1cdb8482db5ef8ceda">TIMER3_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ab0c16a1f02beec1cdb8482db5ef8ceda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5090234c1b43343dd819e6df07c9212f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5090234c1b43343dd819e6df07c9212f">TIMER3_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a5090234c1b43343dd819e6df07c9212f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e6c1d49a7f48f042a1946732e09bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6e6c1d49a7f48f042a1946732e09bc4">TIMER3_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aa6e6c1d49a7f48f042a1946732e09bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67a710ebf8020c4cfa386a1ebab4457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad67a710ebf8020c4cfa386a1ebab4457">TIMER3_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:ad67a710ebf8020c4cfa386a1ebab4457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e211f4f458900529245952cb2f73e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a80e211f4f458900529245952cb2f73e1">TIMER3_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:a80e211f4f458900529245952cb2f73e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bce604a01dac436437a8619cf69c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4bce604a01dac436437a8619cf69c3c">TIMER3_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:af4bce604a01dac436437a8619cf69c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4353cab4e5eaf027709de5e16f067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f4353cab4e5eaf027709de5e16f067d">TIMER4_CLK_REG</a>&#160;&#160;&#160;0x00000740</td></tr>
<tr class="separator:a6f4353cab4e5eaf027709de5e16f067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9ce2d7cb70074f1367fc724780816f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f9ce2d7cb70074f1367fc724780816f">TIMER4_CLK_REG_TIMER4_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a2f9ce2d7cb70074f1367fc724780816f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628076a303f6b4165d95a0ecf6b02df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a628076a303f6b4165d95a0ecf6b02df4">TIMER4_CLK_REG_TIMER4_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a628076a303f6b4165d95a0ecf6b02df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3df1e37d9f3a7c5436dfd46c33c286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abe3df1e37d9f3a7c5436dfd46c33c286">TIMER4_CLK_REG_TIMER4_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abe3df1e37d9f3a7c5436dfd46c33c286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a08e15b4580ae3cb7ccf3f8d9ad2224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a08e15b4580ae3cb7ccf3f8d9ad2224">TIMER4_CLK_REG_TIMER4_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1a08e15b4580ae3cb7ccf3f8d9ad2224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac511efb062792a92ea5bd08fbce6f25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac511efb062792a92ea5bd08fbce6f25d">TIMER4_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ac511efb062792a92ea5bd08fbce6f25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71820e67af05d0b56beda45b40afb406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a71820e67af05d0b56beda45b40afb406">TIMER4_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a71820e67af05d0b56beda45b40afb406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b75a7a92c30d2c9f2e71265cff61951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b75a7a92c30d2c9f2e71265cff61951">TIMER4_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a5b75a7a92c30d2c9f2e71265cff61951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72cf43e9ee28796035554f741c5f848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac72cf43e9ee28796035554f741c5f848">TIMER4_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac72cf43e9ee28796035554f741c5f848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba23e6cbe3c5eb49a7d8b093404e074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ba23e6cbe3c5eb49a7d8b093404e074">TIMER4_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a7ba23e6cbe3c5eb49a7d8b093404e074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2681370e691a67e5151feb70ce6df4d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2681370e691a67e5151feb70ce6df4d5">TIMER4_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2681370e691a67e5151feb70ce6df4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9812f46d43f975100ddb7a9f367e81ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9812f46d43f975100ddb7a9f367e81ca">TIMER4_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9812f46d43f975100ddb7a9f367e81ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e6060d19c9714764d11663f2b4b0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2e6060d19c9714764d11663f2b4b0b6">TIMER4_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:aa2e6060d19c9714764d11663f2b4b0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cac76eccd553e1631657a2ca478efaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4cac76eccd553e1631657a2ca478efaf">TIMER4_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a4cac76eccd553e1631657a2ca478efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2274421c41135db1e95f3f82354cb438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2274421c41135db1e95f3f82354cb438">TIMER4_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a2274421c41135db1e95f3f82354cb438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bad1f0a16cafc8b9235c65478fad036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5bad1f0a16cafc8b9235c65478fad036">TIMER4_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a5bad1f0a16cafc8b9235c65478fad036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe16b40b43ac6d9aa82582c797688c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe16b40b43ac6d9aa82582c797688c5d">TIMER4_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:afe16b40b43ac6d9aa82582c797688c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa4867ef961c9a57d92c8e3d0f20780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1aa4867ef961c9a57d92c8e3d0f20780">TIMER4_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a1aa4867ef961c9a57d92c8e3d0f20780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17333556beaee34377d4233942038238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17333556beaee34377d4233942038238">TIMER4_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a17333556beaee34377d4233942038238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541403e6c0ef311c16fd4e94618545e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a541403e6c0ef311c16fd4e94618545e6">TIMER4_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:a541403e6c0ef311c16fd4e94618545e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4bbb8cafcb156ce0e7d6f5e0e298ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef4bbb8cafcb156ce0e7d6f5e0e298ec">TIMER4_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:aef4bbb8cafcb156ce0e7d6f5e0e298ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fc851c1db906b2d2383a636607e346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab2fc851c1db906b2d2383a636607e346">TIMER5_CLK_REG</a>&#160;&#160;&#160;0x00000744</td></tr>
<tr class="separator:ab2fc851c1db906b2d2383a636607e346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeda63b36165a233a26a8d05ea2a86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaaeda63b36165a233a26a8d05ea2a86d">TIMER5_CLK_REG_TIMER5_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aaaeda63b36165a233a26a8d05ea2a86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3c635689be4fc4bb188804a96b4d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#add3c635689be4fc4bb188804a96b4d1d">TIMER5_CLK_REG_TIMER5_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:add3c635689be4fc4bb188804a96b4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1158ccc94be89897a5691736711d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5c1158ccc94be89897a5691736711d66">TIMER5_CLK_REG_TIMER5_CLK_GATING_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5c1158ccc94be89897a5691736711d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f246704e3521b115eddee60f28ec73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f246704e3521b115eddee60f28ec73f">TIMER5_CLK_REG_TIMER5_CLK_GATING_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2f246704e3521b115eddee60f28ec73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8050b7c794571152bf57e78aef99ed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8050b7c794571152bf57e78aef99ed8f">TIMER5_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a8050b7c794571152bf57e78aef99ed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0edeee35e16209fc2d8ce4d1052cc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0edeee35e16209fc2d8ce4d1052cc0d">TIMER5_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ac0edeee35e16209fc2d8ce4d1052cc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4941e315772c83da0a7eb3063a8160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e4941e315772c83da0a7eb3063a8160">TIMER5_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a1e4941e315772c83da0a7eb3063a8160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5974874151c4656af1661687bbdce05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af5974874151c4656af1661687bbdce05">TIMER5_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:af5974874151c4656af1661687bbdce05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a716a6831961cf43059205cd997d999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9a716a6831961cf43059205cd997d999">TIMER5_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a9a716a6831961cf43059205cd997d999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5991650b7686d815477035875f3f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f5991650b7686d815477035875f3f2d">TIMER5_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a1f5991650b7686d815477035875f3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f29944c9e1c395016aaa330610868d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f29944c9e1c395016aaa330610868d6">TIMER5_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6f29944c9e1c395016aaa330610868d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca85772988f60e7cd0e550c3daf1624c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca85772988f60e7cd0e550c3daf1624c">TIMER5_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:aca85772988f60e7cd0e550c3daf1624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cbd1e2248aca6df15853ee9a33739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5cbd1e2248aca6df15853ee9a33739d">TIMER5_CLK_REG_FACTOR_M__1</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ad5cbd1e2248aca6df15853ee9a33739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10b2084f68119cdd5036f0475ef031d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac10b2084f68119cdd5036f0475ef031d">TIMER5_CLK_REG_FACTOR_M__2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac10b2084f68119cdd5036f0475ef031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117dc7566c81e78265cac494743406f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a117dc7566c81e78265cac494743406f0">TIMER5_CLK_REG_FACTOR_M__4</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a117dc7566c81e78265cac494743406f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d90d8d4f0bb55e3af4c98deebf6707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4d90d8d4f0bb55e3af4c98deebf6707">TIMER5_CLK_REG_FACTOR_M__8</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ad4d90d8d4f0bb55e3af4c98deebf6707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d4f829d8082f5c8f0abba552cb2013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97d4f829d8082f5c8f0abba552cb2013">TIMER5_CLK_REG_FACTOR_M__16</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a97d4f829d8082f5c8f0abba552cb2013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5929e3f7823f4365e3062f1152ed4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5929e3f7823f4365e3062f1152ed4a0">TIMER5_CLK_REG_FACTOR_M__32</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:aa5929e3f7823f4365e3062f1152ed4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba144e1c93f9a4d699a5fd596079a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ba144e1c93f9a4d699a5fd596079a01">TIMER5_CLK_REG_FACTOR_M__64</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:a4ba144e1c93f9a4d699a5fd596079a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d5874b0f3f07a2e9282e6e1adc3360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab8d5874b0f3f07a2e9282e6e1adc3360">TIMER5_CLK_REG_FACTOR_M__128</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:ab8d5874b0f3f07a2e9282e6e1adc3360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913522e0bb245eeec850b5d97e6a6ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a913522e0bb245eeec850b5d97e6a6ae3">TIMER_BGR_REG</a>&#160;&#160;&#160;0x0000074c</td></tr>
<tr class="separator:a913522e0bb245eeec850b5d97e6a6ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f85b1879484623fc474c5885eb4fe06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f85b1879484623fc474c5885eb4fe06">TIMER_BGR_REG_TIMER_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2f85b1879484623fc474c5885eb4fe06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dec9e30defdfeb575308002107a1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40dec9e30defdfeb575308002107a1c5">TIMER_BGR_REG_TIMER_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a40dec9e30defdfeb575308002107a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8">TIMER_BGR_REG_TIMER_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0f70c1ad41b44abaef18e6c796ab5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb0f70c1ad41b44abaef18e6c796ab5c">TIMER_BGR_REG_TIMER_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afb0f70c1ad41b44abaef18e6c796ab5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8025c19902ef53e1e8c39a54830f60b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8025c19902ef53e1e8c39a54830f60b4">TIMER_BGR_REG_TIMER_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8025c19902ef53e1e8c39a54830f60b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce4ca7f9306ef1f4b1802b78782e5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acce4ca7f9306ef1f4b1802b78782e5bb">TIMER_BGR_REG_TIMER_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:acce4ca7f9306ef1f4b1802b78782e5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042277cfce50eb1b3e7ca2a3e4a5ddc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a042277cfce50eb1b3e7ca2a3e4a5ddc6">TIMER_BGR_REG_TIMER_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a042277cfce50eb1b3e7ca2a3e4a5ddc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2ba74257ac939f606b235dd500dd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c2ba74257ac939f606b235dd500dd8e">TIMER_BGR_REG_TIMER_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2c2ba74257ac939f606b235dd500dd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7033e689659ff3081dec0274605a23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7033e689659ff3081dec0274605a23b">AVS_CLK_REG</a>&#160;&#160;&#160;0x00000750</td></tr>
<tr class="separator:ac7033e689659ff3081dec0274605a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1881c2a39ff1cc77adee54e99003f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1881c2a39ff1cc77adee54e99003f6f">AVS_CLK_REG_AVS_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad1881c2a39ff1cc77adee54e99003f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9a78b448b90a15f01f5827e72e3983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aad9a78b448b90a15f01f5827e72e3983">AVS_CLK_REG_AVS_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aad9a78b448b90a15f01f5827e72e3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41213c782b84b19e242c4b38e66cdfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41213c782b84b19e242c4b38e66cdfa9">AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a41213c782b84b19e242c4b38e66cdfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48901de312506a2a12dd208fcebb8d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48901de312506a2a12dd208fcebb8d88">AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a48901de312506a2a12dd208fcebb8d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea32574df3203cb06b5d2ba4f1d0952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2ea32574df3203cb06b5d2ba4f1d0952">DBGSYS_BGR_REG</a>&#160;&#160;&#160;0x0000078c</td></tr>
<tr class="separator:a2ea32574df3203cb06b5d2ba4f1d0952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa6cbcd3320095fbaaf95cab533cc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0aa6cbcd3320095fbaaf95cab533cc72">DBGSYS_BGR_REG_DBGSYS_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0aa6cbcd3320095fbaaf95cab533cc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a155e326bcb80ab4ddf169cef9a100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36a155e326bcb80ab4ddf169cef9a100">DBGSYS_BGR_REG_DBGSYS_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a36a155e326bcb80ab4ddf169cef9a100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cb2575728090eb563e7b7ebcd542b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4cb2575728090eb563e7b7ebcd542b6">DBGSYS_BGR_REG_DBGSYS_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae4cb2575728090eb563e7b7ebcd542b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14d99c50179f4f8eb3b93372f5a31c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad14d99c50179f4f8eb3b93372f5a31c5">DBGSYS_BGR_REG_DBGSYS_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad14d99c50179f4f8eb3b93372f5a31c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9627cf332195bc3b6aa430d14da84e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9627cf332195bc3b6aa430d14da84e38">DBGSYS_BGR_REG_DBGSYS_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9627cf332195bc3b6aa430d14da84e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c1512f04d908acddd495d87140ae12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4c1512f04d908acddd495d87140ae12">DBGSYS_BGR_REG_DBGSYS_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad4c1512f04d908acddd495d87140ae12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca06747cbe374eb606f77ad7b29944f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acca06747cbe374eb606f77ad7b29944f">DBGSYS_BGR_REG_DBGSYS_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acca06747cbe374eb606f77ad7b29944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44f061aea7ce0872c827d2652bb88b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad44f061aea7ce0872c827d2652bb88b7">DBGSYS_BGR_REG_DBGSYS_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad44f061aea7ce0872c827d2652bb88b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6741ba079c6f311f3e816f4fe5407877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6741ba079c6f311f3e816f4fe5407877">PWM_BGR_REG</a>&#160;&#160;&#160;0x000007ac</td></tr>
<tr class="separator:a6741ba079c6f311f3e816f4fe5407877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac673b9b8564895420409b69f192f24ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac673b9b8564895420409b69f192f24ea">PWM_BGR_REG_PWM_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac673b9b8564895420409b69f192f24ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7f66cbdda8ceca2f7c4b5f97644f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef7f66cbdda8ceca2f7c4b5f97644f9f">PWM_BGR_REG_PWM_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aef7f66cbdda8ceca2f7c4b5f97644f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191c73ddb703e299282e46c1bf2dfe38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a191c73ddb703e299282e46c1bf2dfe38">PWM_BGR_REG_PWM_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a191c73ddb703e299282e46c1bf2dfe38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffe1f98a54fb53b268b9e514e2b6839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ffe1f98a54fb53b268b9e514e2b6839">PWM_BGR_REG_PWM_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8ffe1f98a54fb53b268b9e514e2b6839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e1d371a76ef8bd1c7b4d01b620affc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a25e1d371a76ef8bd1c7b4d01b620affc">PWM_BGR_REG_PWM_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a25e1d371a76ef8bd1c7b4d01b620affc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59820f8de05185ba5c770bf4e92e0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae59820f8de05185ba5c770bf4e92e0db">PWM_BGR_REG_PWM_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae59820f8de05185ba5c770bf4e92e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6ed8312b5b47cebb774147e0f30b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a6ed8312b5b47cebb774147e0f30b64">PWM_BGR_REG_PWM_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8a6ed8312b5b47cebb774147e0f30b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d928cd94007142d70f7660189bad872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4d928cd94007142d70f7660189bad872">PWM_BGR_REG_PWM_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4d928cd94007142d70f7660189bad872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa494368e391feee5f6f50bd4eb02d187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa494368e391feee5f6f50bd4eb02d187">IOMMU_BGR_REG</a>&#160;&#160;&#160;0x000007bc</td></tr>
<tr class="separator:aa494368e391feee5f6f50bd4eb02d187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ce62ee8b54f21f07af56a9651ed880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a81ce62ee8b54f21f07af56a9651ed880">IOMMU_BGR_REG_IOMMU_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a81ce62ee8b54f21f07af56a9651ed880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1c0def4c7badd0122be578cf34fdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f1c0def4c7badd0122be578cf34fdca">IOMMU_BGR_REG_IOMMU_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a1f1c0def4c7badd0122be578cf34fdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed152ec9081e309ff864bd7ec86a9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ed152ec9081e309ff864bd7ec86a9dc">IOMMU_BGR_REG_IOMMU_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4ed152ec9081e309ff864bd7ec86a9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac563ff50431eb00c49365bfe72713ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac563ff50431eb00c49365bfe72713ec4">IOMMU_BGR_REG_IOMMU_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac563ff50431eb00c49365bfe72713ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cc2b1dc5a702ae872350ecbd26b680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a93cc2b1dc5a702ae872350ecbd26b680">DRAM_CLK_REG</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a93cc2b1dc5a702ae872350ecbd26b680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0781c962b6be57406995bd3fc938153b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0781c962b6be57406995bd3fc938153b">DRAM_CLK_REG_DRAM_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a0781c962b6be57406995bd3fc938153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39cc5eeb540516babb9615ea534ca02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae39cc5eeb540516babb9615ea534ca02">DRAM_CLK_REG_DRAM_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae39cc5eeb540516babb9615ea534ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dc431a1ce8e4037d5831f48003822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a83dc431a1ce8e4037d5831f48003822d">DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a83dc431a1ce8e4037d5831f48003822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ab31acd339f1a9eb7f1c92b9f9507a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a96ab31acd339f1a9eb7f1c92b9f9507a">DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a96ab31acd339f1a9eb7f1c92b9f9507a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42b604d0fdd2ab78833e7582c01dca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa42b604d0fdd2ab78833e7582c01dca2">DRAM_CLK_REG_DRAM_UPD_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:aa42b604d0fdd2ab78833e7582c01dca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177a2d9e21a516698a9db3c4a57fa2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a177a2d9e21a516698a9db3c4a57fa2de">DRAM_CLK_REG_DRAM_UPD_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a177a2d9e21a516698a9db3c4a57fa2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75519c92173264da2824d514943cb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad75519c92173264da2824d514943cb82">DRAM_CLK_REG_DRAM_UPD_INVALID</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad75519c92173264da2824d514943cb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742495fbbb81e08ac958afee537135ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a742495fbbb81e08ac958afee537135ae">DRAM_CLK_REG_DRAM_UPD_VALID</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a742495fbbb81e08ac958afee537135ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af501ec033efc43d905873aff5eb0614b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af501ec033efc43d905873aff5eb0614b">DRAM_CLK_REG_DRAM_CLK_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af501ec033efc43d905873aff5eb0614b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00875651e973ae3689b8385cc9b4493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae00875651e973ae3689b8385cc9b4493">DRAM_CLK_REG_DRAM_CLK_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ae00875651e973ae3689b8385cc9b4493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990a68acf442a58a9961c184746f7c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a990a68acf442a58a9961c184746f7c34">DRAM_CLK_REG_DRAM_CLK_SEL_DDRPLL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a990a68acf442a58a9961c184746f7c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592c797686106b0ed83263e00ee8e8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a592c797686106b0ed83263e00ee8e8bf">DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_600M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a592c797686106b0ed83263e00ee8e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab27bbe6b21a4d468956ad55120636a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab27bbe6b21a4d468956ad55120636a6">DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_480M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:aab27bbe6b21a4d468956ad55120636a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4763b647c350a76c58fe8b260dd4f0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4763b647c350a76c58fe8b260dd4f0f8">DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a4763b647c350a76c58fe8b260dd4f0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c01f53a56852703c4b232ead3e8632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a27c01f53a56852703c4b232ead3e8632">DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_150M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a27c01f53a56852703c4b232ead3e8632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac894f1a490eff411e2f226d33307cb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac894f1a490eff411e2f226d33307cb81">DRAM_CLK_REG_DRAM_DIV1_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac894f1a490eff411e2f226d33307cb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fb7524b9600555eb0258c9bbe9bdc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8fb7524b9600555eb0258c9bbe9bdc4">DRAM_CLK_REG_DRAM_DIV1_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:af8fb7524b9600555eb0258c9bbe9bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae172708537d748d2a427b9901e21e720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae172708537d748d2a427b9901e21e720">MBUS_MAT_CLK_GATING_REG</a>&#160;&#160;&#160;0x00000804</td></tr>
<tr class="separator:ae172708537d748d2a427b9901e21e720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479b5766e3cd9f5e166c06753f7d69b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a479b5766e3cd9f5e166c06753f7d69b0">MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a479b5766e3cd9f5e166c06753f7d69b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f7258b85664cbbb5559cef681b52d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2f7258b85664cbbb5559cef681b52d3">MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ae2f7258b85664cbbb5559cef681b52d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f7805a0bf725a89d2cc529bdd53a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89f7805a0bf725a89d2cc529bdd53a54">MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a89f7805a0bf725a89d2cc529bdd53a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b82c55069b57a723664c99a17025c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b82c55069b57a723664c99a17025c24">MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9b82c55069b57a723664c99a17025c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51f9185d4a024efcd49fc252d562cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa51f9185d4a024efcd49fc252d562cf8">MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:aa51f9185d4a024efcd49fc252d562cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb3e1e6c787ab48d63ea39e45d98ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#accb3e1e6c787ab48d63ea39e45d98ccd">MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:accb3e1e6c787ab48d63ea39e45d98ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e151d1b7dd8fc7a4bfdc12b76d4302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52e151d1b7dd8fc7a4bfdc12b76d4302">MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a52e151d1b7dd8fc7a4bfdc12b76d4302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac457848288fe5c735d4a2c7c0f9a28b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac457848288fe5c735d4a2c7c0f9a28b7">MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac457848288fe5c735d4a2c7c0f9a28b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe69bf1e31bc387d6f5e20de626f5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0fe69bf1e31bc387d6f5e20de626f5a7">MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a0fe69bf1e31bc387d6f5e20de626f5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417718519a6d5d5839b6363f8c18b394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a417718519a6d5d5839b6363f8c18b394">MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a417718519a6d5d5839b6363f8c18b394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1310d133464acc8393371b93f13b0e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1310d133464acc8393371b93f13b0e1f">MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1310d133464acc8393371b93f13b0e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118a39090ee51ad43761e06e73807086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a118a39090ee51ad43761e06e73807086">MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a118a39090ee51ad43761e06e73807086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f702d10d6aaa9f661d5713b214a159c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7f702d10d6aaa9f661d5713b214a159c">MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a7f702d10d6aaa9f661d5713b214a159c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3723334b25638c2552e980c840150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f3723334b25638c2552e980c840150a">MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a0f3723334b25638c2552e980c840150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57382485c1d44ae56db2a91a7193730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae57382485c1d44ae56db2a91a7193730">MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae57382485c1d44ae56db2a91a7193730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8795a797a9a60ad22643d45eea05580e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8795a797a9a60ad22643d45eea05580e">MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8795a797a9a60ad22643d45eea05580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9a6dcf3698d6d8097535716e0e5624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd9a6dcf3698d6d8097535716e0e5624">MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:afd9a6dcf3698d6d8097535716e0e5624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384d1df9aee3a3bc07c8cb1c5a1b0054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a384d1df9aee3a3bc07c8cb1c5a1b0054">MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a384d1df9aee3a3bc07c8cb1c5a1b0054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5eaaae1312dd9960ed6bd63d1aa892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea5eaaae1312dd9960ed6bd63d1aa892">MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aea5eaaae1312dd9960ed6bd63d1aa892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2a360cd4f85937f7f752796e542309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d2a360cd4f85937f7f752796e542309">MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5d2a360cd4f85937f7f752796e542309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445aacd34a552f84d981fd7214be1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a445aacd34a552f84d981fd7214be1fa7">MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a445aacd34a552f84d981fd7214be1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8718e4d0436aaca5265db67774e53dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8718e4d0436aaca5265db67774e53dfb">MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a8718e4d0436aaca5265db67774e53dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dfea89ce893c1f02a96c92c2ee0edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9dfea89ce893c1f02a96c92c2ee0edb">MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac9dfea89ce893c1f02a96c92c2ee0edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d69847f3b7b13ac92c46922e8ddfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6d69847f3b7b13ac92c46922e8ddfad">MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa6d69847f3b7b13ac92c46922e8ddfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88ddb6b99b3112a708287febe09674c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac88ddb6b99b3112a708287febe09674c">MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac88ddb6b99b3112a708287febe09674c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05779420b473e42930bbb0907160b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad05779420b473e42930bbb0907160b26">MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ad05779420b473e42930bbb0907160b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17fd01060ddf48649da9ef1786b0047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab17fd01060ddf48649da9ef1786b0047">MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab17fd01060ddf48649da9ef1786b0047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00700428cbd11d379a1598d242869502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00700428cbd11d379a1598d242869502">MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a00700428cbd11d379a1598d242869502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b367b9a8716a7ce6ee5c94754c8f49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b367b9a8716a7ce6ee5c94754c8f49f">MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_OFFSET</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a3b367b9a8716a7ce6ee5c94754c8f49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82613aeb153ac0c4f70c63f7dcbda30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a82613aeb153ac0c4f70c63f7dcbda30d">MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a82613aeb153ac0c4f70c63f7dcbda30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502c32dccfa79cd3faf55ab629452e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a502c32dccfa79cd3faf55ab629452e61">MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a502c32dccfa79cd3faf55ab629452e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8143e83eb84beb85d130b7fba9059545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8143e83eb84beb85d130b7fba9059545">MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8143e83eb84beb85d130b7fba9059545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaea0ed7a86047f287e1d7aaf8fad358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acaea0ed7a86047f287e1d7aaf8fad358">MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acaea0ed7a86047f287e1d7aaf8fad358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da48db462317934a40879fdc68c7f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0da48db462317934a40879fdc68c7f23">MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a0da48db462317934a40879fdc68c7f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab3aeaa1d8d9cb8c86f39b4e4eda64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afab3aeaa1d8d9cb8c86f39b4e4eda64e">MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afab3aeaa1d8d9cb8c86f39b4e4eda64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a1dbb3a9cae26f50747c418cc01708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65a1dbb3a9cae26f50747c418cc01708">MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a65a1dbb3a9cae26f50747c418cc01708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab817fdb019339383ff7fb9989dbd1d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab817fdb019339383ff7fb9989dbd1d69">MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ab817fdb019339383ff7fb9989dbd1d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac57f92c6ff503fedd43e292a14ed68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaac57f92c6ff503fedd43e292a14ed68">MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:aaac57f92c6ff503fedd43e292a14ed68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf13880ccdcb23c364154d5885b291ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf13880ccdcb23c364154d5885b291ac">MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aaf13880ccdcb23c364154d5885b291ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc1123db1515e9677e2fd6a8aff15c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3bc1123db1515e9677e2fd6a8aff15c6">MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3bc1123db1515e9677e2fd6a8aff15c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5971c411b5c528011d662f1b9ce0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af5971c411b5c528011d662f1b9ce0f70">MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:af5971c411b5c528011d662f1b9ce0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8393a92f0893d6b0a8e276bd691fd41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8393a92f0893d6b0a8e276bd691fd41e">MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a8393a92f0893d6b0a8e276bd691fd41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad5637998be7960a99f8fa1305bf4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9ad5637998be7960a99f8fa1305bf4c2">MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9ad5637998be7960a99f8fa1305bf4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6036c84f14d3a94d401b099e12ae5954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6036c84f14d3a94d401b099e12ae5954">MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6036c84f14d3a94d401b099e12ae5954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e4c4af5551188f75cfe9daaea9dd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7e4c4af5551188f75cfe9daaea9dd8a">MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab7e4c4af5551188f75cfe9daaea9dd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7679dbd2cdd009f1f29192d6ace84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abd7679dbd2cdd009f1f29192d6ace84f">MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:abd7679dbd2cdd009f1f29192d6ace84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e725e002369616bf10a76d2c088616e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e725e002369616bf10a76d2c088616e">MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8e725e002369616bf10a76d2c088616e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7c7fa71c4718cf366cca24efecc5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b7c7fa71c4718cf366cca24efecc5f5">MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5b7c7fa71c4718cf366cca24efecc5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c2313da174a113d137468c5b0926e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62c2313da174a113d137468c5b0926e6">MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a62c2313da174a113d137468c5b0926e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924098b453a9cc702e4e0943894815e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a924098b453a9cc702e4e0943894815e4">MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a924098b453a9cc702e4e0943894815e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1fad79256e047da23114b2e36935a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf1fad79256e047da23114b2e36935a1">MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adf1fad79256e047da23114b2e36935a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4716cf0fbeb4affd6a9eb4d3a87e95bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4716cf0fbeb4affd6a9eb4d3a87e95bd">MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4716cf0fbeb4affd6a9eb4d3a87e95bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f7737ab96ba5bfc1febf1f5c7717ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a93f7737ab96ba5bfc1febf1f5c7717ff">MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93f7737ab96ba5bfc1febf1f5c7717ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8394738ab21df807a86bdc9d68c3a5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8394738ab21df807a86bdc9d68c3a5f9">MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a8394738ab21df807a86bdc9d68c3a5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abf938b194443e071bbae3373930717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1abf938b194443e071bbae3373930717">MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1abf938b194443e071bbae3373930717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2456e530e440991f3b36c827f7e8b913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2456e530e440991f3b36c827f7e8b913">MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2456e530e440991f3b36c827f7e8b913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19814a65c30f7c0636342552fa139995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19814a65c30f7c0636342552fa139995">DRAM_BGR_REG</a>&#160;&#160;&#160;0x0000080c</td></tr>
<tr class="separator:a19814a65c30f7c0636342552fa139995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846cf47bfad97a704aed0720d2ff5a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a846cf47bfad97a704aed0720d2ff5a35">DRAM_BGR_REG_DRAM_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a846cf47bfad97a704aed0720d2ff5a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860f9a1b810305f78f4dbe16db0adcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a860f9a1b810305f78f4dbe16db0adcd2">DRAM_BGR_REG_DRAM_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a860f9a1b810305f78f4dbe16db0adcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5eb0369de087aae5b61300b39248e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c5eb0369de087aae5b61300b39248e6">DRAM_BGR_REG_DRAM_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7c5eb0369de087aae5b61300b39248e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ea548e869973ea5acb62611482dc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6ea548e869973ea5acb62611482dc3d">DRAM_BGR_REG_DRAM_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab6ea548e869973ea5acb62611482dc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601405aca805ad48154dc8c6e962aaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a601405aca805ad48154dc8c6e962aaae">DRAM_BGR_REG_DRAM_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a601405aca805ad48154dc8c6e962aaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07927ff902f5d2d7db65e62ec089c2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a07927ff902f5d2d7db65e62ec089c2bd">DRAM_BGR_REG_DRAM_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a07927ff902f5d2d7db65e62ec089c2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56b762c264da20aa6ac4938d181214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd56b762c264da20aa6ac4938d181214">DRAM_BGR_REG_DRAM_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afd56b762c264da20aa6ac4938d181214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f4df9edaa01b20fa01aac27d24639d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17f4df9edaa01b20fa01aac27d24639d">DRAM_BGR_REG_DRAM_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a17f4df9edaa01b20fa01aac27d24639d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efa1c9c7913e5aac1623dd46df34dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9efa1c9c7913e5aac1623dd46df34dd4">NAND0_CLK0_CLK_REG</a>&#160;&#160;&#160;0x00000810</td></tr>
<tr class="separator:a9efa1c9c7913e5aac1623dd46df34dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c63e39766ed9f8349542d305871574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2c63e39766ed9f8349542d305871574">NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad2c63e39766ed9f8349542d305871574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c7167b7690bc06ffa46f6bec1a7b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae6c7167b7690bc06ffa46f6bec1a7b3a">NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae6c7167b7690bc06ffa46f6bec1a7b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9062ba3b25980fdd315fa17df3aa13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad9062ba3b25980fdd315fa17df3aa13e">NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad9062ba3b25980fdd315fa17df3aa13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad35f9c64f8e58886335384151f49308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aad35f9c64f8e58886335384151f49308">NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aad35f9c64f8e58886335384151f49308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1608678f379c28d44da9eea2dbc3b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa1608678f379c28d44da9eea2dbc3b41">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aa1608678f379c28d44da9eea2dbc3b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577a621328c1a9f886e4184b4b2e366f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a577a621328c1a9f886e4184b4b2e366f">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a577a621328c1a9f886e4184b4b2e366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4531c9645d367f0675e6ce05c30b4b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4531c9645d367f0675e6ce05c30b4b18">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a4531c9645d367f0675e6ce05c30b4b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4700c320a232c10e7885436734af93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a4700c320a232c10e7885436734af93">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a6a4700c320a232c10e7885436734af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c8934b81d93a156eb9d9c5f98eb30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29c8934b81d93a156eb9d9c5f98eb30d">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a29c8934b81d93a156eb9d9c5f98eb30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fb13515410aba571dd9c653b3793c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5fb13515410aba571dd9c653b3793c6">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ad5fb13515410aba571dd9c653b3793c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ab78d3a07d967bd27bc14ff1ae4f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59ab78d3a07d967bd27bc14ff1ae4f97">NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a59ab78d3a07d967bd27bc14ff1ae4f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadac149a45deb7485e01736f5e7b4024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadac149a45deb7485e01736f5e7b4024">NAND0_CLK0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aadac149a45deb7485e01736f5e7b4024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e32d227cb62896ba5dcdb33bc78a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d6e32d227cb62896ba5dcdb33bc78a6">NAND0_CLK0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a1d6e32d227cb62896ba5dcdb33bc78a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1091605be0ef8c73a2a96e1a80dcd41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1091605be0ef8c73a2a96e1a80dcd41f">NAND0_CLK1_CLK_REG</a>&#160;&#160;&#160;0x00000814</td></tr>
<tr class="separator:a1091605be0ef8c73a2a96e1a80dcd41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4da49643b0a915ae6fae62f6dca582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4da49643b0a915ae6fae62f6dca582e">NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab4da49643b0a915ae6fae62f6dca582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbdf62d3a08f150d88a97d0ac5d2fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4dbdf62d3a08f150d88a97d0ac5d2fd0">NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a4dbdf62d3a08f150d88a97d0ac5d2fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0725852de0e19f69c1cd2c2795abb8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0725852de0e19f69c1cd2c2795abb8d8">NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0725852de0e19f69c1cd2c2795abb8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3ffeff7d997c95626432c605afa78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe3ffeff7d997c95626432c605afa78d">NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afe3ffeff7d997c95626432c605afa78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73d7606da0d2f4981a07383c2af8629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af73d7606da0d2f4981a07383c2af8629">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af73d7606da0d2f4981a07383c2af8629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ade9e5415d354c434ddab6857d90ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af3ade9e5415d354c434ddab6857d90ef">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:af3ade9e5415d354c434ddab6857d90ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474cb08f142701842d6a64f519de17b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a474cb08f142701842d6a64f519de17b7">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a474cb08f142701842d6a64f519de17b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dae5cc422204ef23768cb95b1ccbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17dae5cc422204ef23768cb95b1ccbc9">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a17dae5cc422204ef23768cb95b1ccbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808663751d8cabc37d2002ca54bd2f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a808663751d8cabc37d2002ca54bd2f37">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a808663751d8cabc37d2002ca54bd2f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acb1687d093e6c11140d617dac91b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a73acb1687d093e6c11140d617dac91b1">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a73acb1687d093e6c11140d617dac91b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062bc116db700d275d3f482132c64b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a062bc116db700d275d3f482132c64b58">NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a062bc116db700d275d3f482132c64b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774736895c2eabd4ee55ee39b2324e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a774736895c2eabd4ee55ee39b2324e9d">NAND0_CLK1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a774736895c2eabd4ee55ee39b2324e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbd6648fd3adf2c3acdb414151f0276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1cbd6648fd3adf2c3acdb414151f0276">NAND0_CLK1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a1cbd6648fd3adf2c3acdb414151f0276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287bb187127b2b74c300ae370a187a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a287bb187127b2b74c300ae370a187a7e">NAND_BGR_REG</a>&#160;&#160;&#160;0x0000082c</td></tr>
<tr class="separator:a287bb187127b2b74c300ae370a187a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1c3af82bd0c769f326c7a20118c35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9a1c3af82bd0c769f326c7a20118c35d">NAND_BGR_REG_NAND0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a9a1c3af82bd0c769f326c7a20118c35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fb4b4e677364267f6430cc476292ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5fb4b4e677364267f6430cc476292ed">NAND_BGR_REG_NAND0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ad5fb4b4e677364267f6430cc476292ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa873b268f2db5f62a5e04173c18e0eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa873b268f2db5f62a5e04173c18e0eef">NAND_BGR_REG_NAND0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa873b268f2db5f62a5e04173c18e0eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cf682845b6c6ce2b4218574ce45e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3cf682845b6c6ce2b4218574ce45e50">NAND_BGR_REG_NAND0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac3cf682845b6c6ce2b4218574ce45e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95be0c6c0df022191c756ad311d47fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95be0c6c0df022191c756ad311d47fde">NAND_BGR_REG_NAND0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a95be0c6c0df022191c756ad311d47fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350af97c7ebc94aa1a2e42fe224223e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a350af97c7ebc94aa1a2e42fe224223e1">NAND_BGR_REG_NAND0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a350af97c7ebc94aa1a2e42fe224223e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ed1f1f9b3512a227e864985319de17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7ed1f1f9b3512a227e864985319de17">NAND_BGR_REG_NAND0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac7ed1f1f9b3512a227e864985319de17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af586cb5568c8c0c7f0f757395e4ff376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af586cb5568c8c0c7f0f757395e4ff376">NAND_BGR_REG_NAND0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af586cb5568c8c0c7f0f757395e4ff376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596d21fe0d32065871a217893c0806e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a596d21fe0d32065871a217893c0806e1">SMHC0_CLK_REG</a>&#160;&#160;&#160;0x00000830</td></tr>
<tr class="separator:a596d21fe0d32065871a217893c0806e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8d560fd9b34cd16109df9aeef5c1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7f8d560fd9b34cd16109df9aeef5c1b1">SMHC0_CLK_REG_SMHC0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a7f8d560fd9b34cd16109df9aeef5c1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c27024ecf84dabe55b94687fecdd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a13c27024ecf84dabe55b94687fecdd7e">SMHC0_CLK_REG_SMHC0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a13c27024ecf84dabe55b94687fecdd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4a0de8ecb9454b0a35a2ba6afa0d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c4a0de8ecb9454b0a35a2ba6afa0d7e">SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2c4a0de8ecb9454b0a35a2ba6afa0d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b728599b5bcdf9fa990f12170a78825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b728599b5bcdf9fa990f12170a78825">SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8b728599b5bcdf9fa990f12170a78825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f850a8d4224e025b0080517e78fdbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f850a8d4224e025b0080517e78fdbf7">SMHC0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a4f850a8d4224e025b0080517e78fdbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691394ff70336f8ae16175ad0a5ef891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a691394ff70336f8ae16175ad0a5ef891">SMHC0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a691394ff70336f8ae16175ad0a5ef891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bf71fd7cff33014197651c49ab1b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2bf71fd7cff33014197651c49ab1b30">SMHC0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ad2bf71fd7cff33014197651c49ab1b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffb637a0290ee9e11fd26e478d8e2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1ffb637a0290ee9e11fd26e478d8e2c3">SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a1ffb637a0290ee9e11fd26e478d8e2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8d72acf988352e6225dd21b4daa0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a8d72acf988352e6225dd21b4daa0d9">SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a7a8d72acf988352e6225dd21b4daa0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066af59f338450985b1073c2a25f68a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a066af59f338450985b1073c2a25f68a5">SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a066af59f338450985b1073c2a25f68a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a0daf7656c7b9872b31f2efaf85664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2a0daf7656c7b9872b31f2efaf85664">SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:af2a0daf7656c7b9872b31f2efaf85664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c900e2f34d1bfdc12e50116ce53185f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c900e2f34d1bfdc12e50116ce53185f">SMHC0_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a6c900e2f34d1bfdc12e50116ce53185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2942043548cf04abbee6b59137dad0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2942043548cf04abbee6b59137dad0f0">SMHC0_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a2942043548cf04abbee6b59137dad0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bfdb31db6f229c6130d136809eb22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00bfdb31db6f229c6130d136809eb22f">SMHC0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a00bfdb31db6f229c6130d136809eb22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a76c965ef72bd2d699b5ddcfd1a71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a28a76c965ef72bd2d699b5ddcfd1a71f">SMHC0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a28a76c965ef72bd2d699b5ddcfd1a71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a8d8383537090014c2349feb09c955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48a8d8383537090014c2349feb09c955">SMHC1_CLK_REG</a>&#160;&#160;&#160;0x00000834</td></tr>
<tr class="separator:a48a8d8383537090014c2349feb09c955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0016eea44755d381882e2bfabf2848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb0016eea44755d381882e2bfabf2848">SMHC1_CLK_REG_SMHC1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:adb0016eea44755d381882e2bfabf2848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805ec34041f41e5a4c6dc95c239b9c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a805ec34041f41e5a4c6dc95c239b9c26">SMHC1_CLK_REG_SMHC1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a805ec34041f41e5a4c6dc95c239b9c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dd61362f692cd3d4849ac658cfdbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49dd61362f692cd3d4849ac658cfdbb3">SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a49dd61362f692cd3d4849ac658cfdbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef1645fcc72bb058011c4980df05e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaef1645fcc72bb058011c4980df05e59">SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aaef1645fcc72bb058011c4980df05e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ec6a5b06240ba6450009eb520bac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30ec6a5b06240ba6450009eb520bac93">SMHC1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a30ec6a5b06240ba6450009eb520bac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1345a2aeb96db14d80ab54ade65887c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1345a2aeb96db14d80ab54ade65887c1">SMHC1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a1345a2aeb96db14d80ab54ade65887c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9085b4b7eb14f1b51b52db661b5cdf49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9085b4b7eb14f1b51b52db661b5cdf49">SMHC1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a9085b4b7eb14f1b51b52db661b5cdf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfd0787afa1300cb27cbdfc9684063c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abcfd0787afa1300cb27cbdfc9684063c">SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:abcfd0787afa1300cb27cbdfc9684063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad953f24b6f3c892c031859e655543c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad953f24b6f3c892c031859e655543c16">SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ad953f24b6f3c892c031859e655543c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aedf231085d2c133f84273405b5770a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2aedf231085d2c133f84273405b5770a">SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_400M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2aedf231085d2c133f84273405b5770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c59cb869a5b2b0aba58a37ad4e1be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c59cb869a5b2b0aba58a37ad4e1be09">SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a0c59cb869a5b2b0aba58a37ad4e1be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5201da9c509906819d883a14be8b73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae5201da9c509906819d883a14be8b73a">SMHC1_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae5201da9c509906819d883a14be8b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed91cf157f146630224f50de96c4ba52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed91cf157f146630224f50de96c4ba52">SMHC1_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:aed91cf157f146630224f50de96c4ba52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af860e7595155772738efc59a1d6f6646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af860e7595155772738efc59a1d6f6646">SMHC1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af860e7595155772738efc59a1d6f6646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae904217c885acb85d4db45c224107201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae904217c885acb85d4db45c224107201">SMHC1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ae904217c885acb85d4db45c224107201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c56a49f0f15f36ebf9e60abc2ae778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2c56a49f0f15f36ebf9e60abc2ae778">SMHC2_CLK_REG</a>&#160;&#160;&#160;0x00000838</td></tr>
<tr class="separator:aa2c56a49f0f15f36ebf9e60abc2ae778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4f186bfce08f70254637f42aee7792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b4f186bfce08f70254637f42aee7792">SMHC2_CLK_REG_SMHC2_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6b4f186bfce08f70254637f42aee7792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c584e3ce6d3d149490320f0f558ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad9c584e3ce6d3d149490320f0f558ee3">SMHC2_CLK_REG_SMHC2_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ad9c584e3ce6d3d149490320f0f558ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53535eacffde113f193b5dc2933c9590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a53535eacffde113f193b5dc2933c9590">SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a53535eacffde113f193b5dc2933c9590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa76df772f805f1cca7cfad833f57c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4aa76df772f805f1cca7cfad833f57c6">SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4aa76df772f805f1cca7cfad833f57c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a70a1eceebe5c10924ab6790013d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66a70a1eceebe5c10924ab6790013d2b">SMHC2_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a66a70a1eceebe5c10924ab6790013d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee60bb773b786e6ba056d9b61c63e60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee60bb773b786e6ba056d9b61c63e60a">SMHC2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aee60bb773b786e6ba056d9b61c63e60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae07d67454befdba6931e60b9094d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adae07d67454befdba6931e60b9094d0c">SMHC2_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:adae07d67454befdba6931e60b9094d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f11818701c5d193d61ded35bd5a4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a93f11818701c5d193d61ded35bd5a4f1">SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_800M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a93f11818701c5d193d61ded35bd5a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea099bedacf8746addab12b79c02c158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea099bedacf8746addab12b79c02c158">SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:aea099bedacf8746addab12b79c02c158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2437eed806368edf02dce8588d60e619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2437eed806368edf02dce8588d60e619">SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_800M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2437eed806368edf02dce8588d60e619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6ec28227d9229cd26915933bb0126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c6ec28227d9229cd26915933bb0126b">SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_600M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a4c6ec28227d9229cd26915933bb0126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ec761776625bb25cc88b6660aeb5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43ec761776625bb25cc88b6660aeb5b5">SMHC2_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a43ec761776625bb25cc88b6660aeb5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d00fc45ab44d0f1ed4e6a0f8793ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30d00fc45ab44d0f1ed4e6a0f8793ce3">SMHC2_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a30d00fc45ab44d0f1ed4e6a0f8793ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee728e29c54195cf0caf4e90d4ccaad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee728e29c54195cf0caf4e90d4ccaad8">SMHC2_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aee728e29c54195cf0caf4e90d4ccaad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dbf760b19981142288b39d278afb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19dbf760b19981142288b39d278afb7a">SMHC2_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a19dbf760b19981142288b39d278afb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b0e4245be384468dc53376592be995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55b0e4245be384468dc53376592be995">SMHC_BGR_REG</a>&#160;&#160;&#160;0x0000084c</td></tr>
<tr class="separator:a55b0e4245be384468dc53376592be995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfabf36a0546048e41972c5c29d548e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acfabf36a0546048e41972c5c29d548e1">SMHC_BGR_REG_SMHC2_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:acfabf36a0546048e41972c5c29d548e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9060bc00c2f6008cd25a4f61724177bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9060bc00c2f6008cd25a4f61724177bf">SMHC_BGR_REG_SMHC2_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a9060bc00c2f6008cd25a4f61724177bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec62beab01dedc11d6a18c8f4316396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adec62beab01dedc11d6a18c8f4316396">SMHC_BGR_REG_SMHC2_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adec62beab01dedc11d6a18c8f4316396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842cd153b1f11a89c2fed61c7ac401ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a842cd153b1f11a89c2fed61c7ac401ca">SMHC_BGR_REG_SMHC2_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a842cd153b1f11a89c2fed61c7ac401ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e4fb904d0a0639111104c0f3726100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00e4fb904d0a0639111104c0f3726100">SMHC_BGR_REG_SMHC1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a00e4fb904d0a0639111104c0f3726100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d062475584e11109c07ebfbafeefcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d062475584e11109c07ebfbafeefcae">SMHC_BGR_REG_SMHC1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a3d062475584e11109c07ebfbafeefcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31c354bb8c2ad82ceaed733af859337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae31c354bb8c2ad82ceaed733af859337">SMHC_BGR_REG_SMHC1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae31c354bb8c2ad82ceaed733af859337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc87b4f4953256694f24e67a8ddf30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abfc87b4f4953256694f24e67a8ddf30a">SMHC_BGR_REG_SMHC1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abfc87b4f4953256694f24e67a8ddf30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347617d4fb54c66e3c665d11f7d18a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a347617d4fb54c66e3c665d11f7d18a5e">SMHC_BGR_REG_SMHC0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a347617d4fb54c66e3c665d11f7d18a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1b72f58f123f926f60943b0e1c1680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d1b72f58f123f926f60943b0e1c1680">SMHC_BGR_REG_SMHC0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a5d1b72f58f123f926f60943b0e1c1680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089f1b69fcf30a7adf2b31ae57adceb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a089f1b69fcf30a7adf2b31ae57adceb0">SMHC_BGR_REG_SMHC0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a089f1b69fcf30a7adf2b31ae57adceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1ac95922071d7eb6ae10409d391f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7d1ac95922071d7eb6ae10409d391f48">SMHC_BGR_REG_SMHC0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7d1ac95922071d7eb6ae10409d391f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f542ef3d25c470e5317ae2243cc785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49f542ef3d25c470e5317ae2243cc785">SMHC_BGR_REG_SMHC2_GATING_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a49f542ef3d25c470e5317ae2243cc785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc4e20f90bfcfe5e8688e5d89c7f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aabc4e20f90bfcfe5e8688e5d89c7f1af">SMHC_BGR_REG_SMHC2_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aabc4e20f90bfcfe5e8688e5d89c7f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1eecba9eb7b0efd04bc83c0063993c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afc1eecba9eb7b0efd04bc83c0063993c">SMHC_BGR_REG_SMHC2_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afc1eecba9eb7b0efd04bc83c0063993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7b29b0763303081a252b28455a41e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab7b29b0763303081a252b28455a41e4">SMHC_BGR_REG_SMHC2_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aab7b29b0763303081a252b28455a41e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3847ac0f7b91f6add5beaafd5371b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad3847ac0f7b91f6add5beaafd5371b0d">SMHC_BGR_REG_SMHC1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad3847ac0f7b91f6add5beaafd5371b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb1e7abfdeff61206c99ce99efe428f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6cb1e7abfdeff61206c99ce99efe428f">SMHC_BGR_REG_SMHC1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a6cb1e7abfdeff61206c99ce99efe428f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5863c5583f0800191cd72d95c62d454c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5863c5583f0800191cd72d95c62d454c">SMHC_BGR_REG_SMHC1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5863c5583f0800191cd72d95c62d454c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af179e8767b151cc7e7c6965cd27f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af179e8767b151cc7e7c6965cd27f8fe6">SMHC_BGR_REG_SMHC1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af179e8767b151cc7e7c6965cd27f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d79885e9cd2373a882b8ef637375b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d79885e9cd2373a882b8ef637375b31">SMHC_BGR_REG_SMHC0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2d79885e9cd2373a882b8ef637375b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0701c301c123d8337c8646ab0d6edde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0701c301c123d8337c8646ab0d6edde0">SMHC_BGR_REG_SMHC0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a0701c301c123d8337c8646ab0d6edde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802efabb9ed9c263c89ff04a8058d777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a802efabb9ed9c263c89ff04a8058d777">SMHC_BGR_REG_SMHC0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a802efabb9ed9c263c89ff04a8058d777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f94bbe3e2c02d8e6b7adbbe2602f9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f94bbe3e2c02d8e6b7adbbe2602f9da">SMHC_BGR_REG_SMHC0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8f94bbe3e2c02d8e6b7adbbe2602f9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253859b61b8f80653eb041349bf636e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a253859b61b8f80653eb041349bf636e1">SYSDAP_BGR_REG</a>&#160;&#160;&#160;0x0000088c</td></tr>
<tr class="separator:a253859b61b8f80653eb041349bf636e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15f62e53fa77f9ed2645fa935a60514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad15f62e53fa77f9ed2645fa935a60514">SYSDAP_BGR_REG_SYSDAP_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ad15f62e53fa77f9ed2645fa935a60514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1ad3fc1bf6e77b28fecfde81dc40d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9e1ad3fc1bf6e77b28fecfde81dc40d9">SYSDAP_BGR_REG_SYSDAP_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a9e1ad3fc1bf6e77b28fecfde81dc40d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed9284c901d588fb43e432b1ca3c40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ed9284c901d588fb43e432b1ca3c40c">SYSDAP_BGR_REG_SYSDAP_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4ed9284c901d588fb43e432b1ca3c40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217a1e132880f4cdad23930b2bd11c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9217a1e132880f4cdad23930b2bd11c6">SYSDAP_BGR_REG_SYSDAP_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9217a1e132880f4cdad23930b2bd11c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4876fdc3ada570c921b8c5426a198a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4876fdc3ada570c921b8c5426a198a74">SYSDAP_BGR_REG_SYSDAP_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4876fdc3ada570c921b8c5426a198a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af780a93aae9a32bea062bc2d6b206234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af780a93aae9a32bea062bc2d6b206234">SYSDAP_BGR_REG_SYSDAP_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af780a93aae9a32bea062bc2d6b206234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333149d4ce6fa527305bbb789bfb2c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a333149d4ce6fa527305bbb789bfb2c91">SYSDAP_BGR_REG_SYSDAP_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a333149d4ce6fa527305bbb789bfb2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5faaba1816d7e191b7f24a1c7d81517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5faaba1816d7e191b7f24a1c7d81517">SYSDAP_BGR_REG_SYSDAP_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab5faaba1816d7e191b7f24a1c7d81517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2afab22eb4735e6d469ad55e0d4d71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2afab22eb4735e6d469ad55e0d4d71a">UART_BGR_REG</a>&#160;&#160;&#160;0x0000090c</td></tr>
<tr class="separator:aa2afab22eb4735e6d469ad55e0d4d71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36979ad75daf60913a0c6689ec986dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36979ad75daf60913a0c6689ec986dbd">UART_BGR_REG_UART7_RST_OFFSET</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a36979ad75daf60913a0c6689ec986dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e37e64df72503d884d2c29886b760cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e37e64df72503d884d2c29886b760cc">UART_BGR_REG_UART7_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a2e37e64df72503d884d2c29886b760cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0373abd4f6611fffcb019cbdbc618e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0373abd4f6611fffcb019cbdbc618e25">UART_BGR_REG_UART7_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0373abd4f6611fffcb019cbdbc618e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa948948cce1494cfaff8f61fc77118de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa948948cce1494cfaff8f61fc77118de">UART_BGR_REG_UART7_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa948948cce1494cfaff8f61fc77118de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d212f7c8e0169b6a9a2c71e3a99851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1d212f7c8e0169b6a9a2c71e3a99851">UART_BGR_REG_UART6_RST_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ab1d212f7c8e0169b6a9a2c71e3a99851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a98d4a5e495d67ba3639c47c9ec95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24a98d4a5e495d67ba3639c47c9ec95d">UART_BGR_REG_UART6_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a24a98d4a5e495d67ba3639c47c9ec95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8a9d12b1fbbcdbd7bf2b6beb8e9328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9c8a9d12b1fbbcdbd7bf2b6beb8e9328">UART_BGR_REG_UART6_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9c8a9d12b1fbbcdbd7bf2b6beb8e9328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9374b42097ed4266280e217e46082ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae9374b42097ed4266280e217e46082ff">UART_BGR_REG_UART6_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae9374b42097ed4266280e217e46082ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344453ea6c7985bd6ef2bb04e29a2856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a344453ea6c7985bd6ef2bb04e29a2856">UART_BGR_REG_UART5_RST_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a344453ea6c7985bd6ef2bb04e29a2856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f9678d483005ac6e7f6d5e2f42e987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9f9678d483005ac6e7f6d5e2f42e987">UART_BGR_REG_UART5_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ab9f9678d483005ac6e7f6d5e2f42e987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0d1d6587b21622b2eb143b15b4f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9c0d1d6587b21622b2eb143b15b4f4c4">UART_BGR_REG_UART5_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9c0d1d6587b21622b2eb143b15b4f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d815aebabc6a6073696dd3f0f108190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d815aebabc6a6073696dd3f0f108190">UART_BGR_REG_UART5_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0d815aebabc6a6073696dd3f0f108190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f93e6bc9f50b7799d7bc28965284e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f93e6bc9f50b7799d7bc28965284e39">UART_BGR_REG_UART4_RST_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a4f93e6bc9f50b7799d7bc28965284e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace7555b671a00b2caaf54eb081b0306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aace7555b671a00b2caaf54eb081b0306">UART_BGR_REG_UART4_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:aace7555b671a00b2caaf54eb081b0306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff398b78938d73662dad5f39ecb40345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff398b78938d73662dad5f39ecb40345">UART_BGR_REG_UART4_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aff398b78938d73662dad5f39ecb40345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2191990a1abe1d9171dd6fb8daf79dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2191990a1abe1d9171dd6fb8daf79dd2">UART_BGR_REG_UART4_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2191990a1abe1d9171dd6fb8daf79dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d21c92542feda80b8aea7c74d778bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8d21c92542feda80b8aea7c74d778bf4">UART_BGR_REG_UART3_RST_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a8d21c92542feda80b8aea7c74d778bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e113f1ee96753c5503e2e8b24df07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3e113f1ee96753c5503e2e8b24df07a">UART_BGR_REG_UART3_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ac3e113f1ee96753c5503e2e8b24df07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae964138d62cd843d4716bd3b80ad25fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae964138d62cd843d4716bd3b80ad25fc">UART_BGR_REG_UART3_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae964138d62cd843d4716bd3b80ad25fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1eea9e6ca9788e5e413d95e6b834a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a1eea9e6ca9788e5e413d95e6b834a8">UART_BGR_REG_UART3_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3a1eea9e6ca9788e5e413d95e6b834a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834d907bd5e802a018c1493e49b21683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a834d907bd5e802a018c1493e49b21683">UART_BGR_REG_UART2_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a834d907bd5e802a018c1493e49b21683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d82b91697822e2da804c0648950113c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d82b91697822e2da804c0648950113c">UART_BGR_REG_UART2_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a3d82b91697822e2da804c0648950113c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca26f783a9d43ba11b88ae5854de8cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca26f783a9d43ba11b88ae5854de8cc6">UART_BGR_REG_UART2_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aca26f783a9d43ba11b88ae5854de8cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aa1443e5c4492adcf989037242de80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40aa1443e5c4492adcf989037242de80">UART_BGR_REG_UART2_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a40aa1443e5c4492adcf989037242de80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f611e196b7051c9d316404a938dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20f611e196b7051c9d316404a938dc39">UART_BGR_REG_UART1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a20f611e196b7051c9d316404a938dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d33d76d6f166b589e5db49dcf78502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17d33d76d6f166b589e5db49dcf78502">UART_BGR_REG_UART1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a17d33d76d6f166b589e5db49dcf78502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d2bdf7af70a0af0775ba6e89441840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a72d2bdf7af70a0af0775ba6e89441840">UART_BGR_REG_UART1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a72d2bdf7af70a0af0775ba6e89441840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fb7ac26d154d0b1fcaecc701e3be4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36fb7ac26d154d0b1fcaecc701e3be4e">UART_BGR_REG_UART1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a36fb7ac26d154d0b1fcaecc701e3be4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7fbd07266d489f046f45d5e5fc45ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abe7fbd07266d489f046f45d5e5fc45ed">UART_BGR_REG_UART0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abe7fbd07266d489f046f45d5e5fc45ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f30fb337fee9a2e6d3f937fcb2ef3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54f30fb337fee9a2e6d3f937fcb2ef3e">UART_BGR_REG_UART0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a54f30fb337fee9a2e6d3f937fcb2ef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cfbbdb2c43096c9544f1148d09d227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a51cfbbdb2c43096c9544f1148d09d227">UART_BGR_REG_UART0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a51cfbbdb2c43096c9544f1148d09d227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d748496e4ecde339d863a7f8090048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a64d748496e4ecde339d863a7f8090048">UART_BGR_REG_UART0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a64d748496e4ecde339d863a7f8090048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d020aa9ba832796bf852ad4a6bd519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a87d020aa9ba832796bf852ad4a6bd519">UART_BGR_REG_UART7_GATING_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a87d020aa9ba832796bf852ad4a6bd519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a2c08e1cc4639af81980c92a8c60e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a12a2c08e1cc4639af81980c92a8c60e6">UART_BGR_REG_UART7_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a12a2c08e1cc4639af81980c92a8c60e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b84da5894910c6aa803183b80f2fced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b84da5894910c6aa803183b80f2fced">UART_BGR_REG_UART7_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0b84da5894910c6aa803183b80f2fced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231415dce9f9da9c38b9425edc5c4dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a231415dce9f9da9c38b9425edc5c4dd8">UART_BGR_REG_UART7_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a231415dce9f9da9c38b9425edc5c4dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656e4d6b85c6b2589bcc80dc07815c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a656e4d6b85c6b2589bcc80dc07815c84">UART_BGR_REG_UART6_GATING_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a656e4d6b85c6b2589bcc80dc07815c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cb09040cec65e297947c549e428fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae3cb09040cec65e297947c549e428fdc">UART_BGR_REG_UART6_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ae3cb09040cec65e297947c549e428fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a395d6d6101eef2dff52f74e86ffdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5a395d6d6101eef2dff52f74e86ffdca">UART_BGR_REG_UART6_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5a395d6d6101eef2dff52f74e86ffdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f9cd505820a6c2196d2e128c12e039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41f9cd505820a6c2196d2e128c12e039">UART_BGR_REG_UART6_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a41f9cd505820a6c2196d2e128c12e039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751e1aff5bceaab44618fe28ada63ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a751e1aff5bceaab44618fe28ada63ee7">UART_BGR_REG_UART5_GATING_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a751e1aff5bceaab44618fe28ada63ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c7ae7c5f66850e52f9d8e4334690b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01c7ae7c5f66850e52f9d8e4334690b5">UART_BGR_REG_UART5_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a01c7ae7c5f66850e52f9d8e4334690b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28075d2188d004bb65b8b9a2c10b75b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a28075d2188d004bb65b8b9a2c10b75b4">UART_BGR_REG_UART5_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a28075d2188d004bb65b8b9a2c10b75b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7898ba3da9cf5c31ec7ec977d0c4a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae7898ba3da9cf5c31ec7ec977d0c4a44">UART_BGR_REG_UART5_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae7898ba3da9cf5c31ec7ec977d0c4a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab710c6dd1a1a5bd0d13734473cb3e1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab710c6dd1a1a5bd0d13734473cb3e1a4">UART_BGR_REG_UART4_GATING_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ab710c6dd1a1a5bd0d13734473cb3e1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb2b3004aff335b5266b69f9f956e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abfb2b3004aff335b5266b69f9f956e3a">UART_BGR_REG_UART4_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:abfb2b3004aff335b5266b69f9f956e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f3d973082716c06ed6a1462f569aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33f3d973082716c06ed6a1462f569aae">UART_BGR_REG_UART4_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a33f3d973082716c06ed6a1462f569aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaab01ebb6517652777ce2dd9dd13203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeaab01ebb6517652777ce2dd9dd13203">UART_BGR_REG_UART4_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aeaab01ebb6517652777ce2dd9dd13203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8e8a10e2d1c2fab0808d7cfc4777a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8d8e8a10e2d1c2fab0808d7cfc4777a5">UART_BGR_REG_UART3_GATING_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8d8e8a10e2d1c2fab0808d7cfc4777a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79f0b6d8977dac4f1531bfc9ecccbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace79f0b6d8977dac4f1531bfc9ecccbd">UART_BGR_REG_UART3_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ace79f0b6d8977dac4f1531bfc9ecccbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229fabf36e4a142fbedf6451ab88c0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a229fabf36e4a142fbedf6451ab88c0b0">UART_BGR_REG_UART3_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a229fabf36e4a142fbedf6451ab88c0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6644ebb964f1884a11b4c145b3dc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e6644ebb964f1884a11b4c145b3dc6e">UART_BGR_REG_UART3_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2e6644ebb964f1884a11b4c145b3dc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b157a5c165f19f2f43d48c0ae4fed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2b157a5c165f19f2f43d48c0ae4fed4b">UART_BGR_REG_UART2_GATING_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a2b157a5c165f19f2f43d48c0ae4fed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639af17b738bbc7a1466f726075b4450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a639af17b738bbc7a1466f726075b4450">UART_BGR_REG_UART2_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a639af17b738bbc7a1466f726075b4450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb21f34e0cbae14d1a7c260f694006d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebb21f34e0cbae14d1a7c260f694006d">UART_BGR_REG_UART2_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aebb21f34e0cbae14d1a7c260f694006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62037b25dafffc2137bd8b1290e45b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62037b25dafffc2137bd8b1290e45b7f">UART_BGR_REG_UART2_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a62037b25dafffc2137bd8b1290e45b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb959408c714a1fedff10e61bcbadc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5cb959408c714a1fedff10e61bcbadc6">UART_BGR_REG_UART1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5cb959408c714a1fedff10e61bcbadc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d95c16aed8ac53041edb4de0df297ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d95c16aed8ac53041edb4de0df297ad">UART_BGR_REG_UART1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a1d95c16aed8ac53041edb4de0df297ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511bbde491925145b1827e7dfd4897f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a511bbde491925145b1827e7dfd4897f7">UART_BGR_REG_UART1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a511bbde491925145b1827e7dfd4897f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba64b3629001ced8ab96e2c052e3ba1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aba64b3629001ced8ab96e2c052e3ba1a">UART_BGR_REG_UART1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aba64b3629001ced8ab96e2c052e3ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d447b3a0f4f0a57da8169ae0078ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac4d447b3a0f4f0a57da8169ae0078ba4">UART_BGR_REG_UART0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac4d447b3a0f4f0a57da8169ae0078ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04007ca2ae3a10cb9b10511db9a453f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04007ca2ae3a10cb9b10511db9a453f3">UART_BGR_REG_UART0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a04007ca2ae3a10cb9b10511db9a453f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5b7819a74f09306a291627fa2490c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc5b7819a74f09306a291627fa2490c4">UART_BGR_REG_UART0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abc5b7819a74f09306a291627fa2490c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf55c7660388c5c0eba8114a231816a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf55c7660388c5c0eba8114a231816a8">UART_BGR_REG_UART0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aaf55c7660388c5c0eba8114a231816a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556089dfa5302da3b5b10fc892c5ede8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a556089dfa5302da3b5b10fc892c5ede8">TWI_BGR_REG</a>&#160;&#160;&#160;0x0000091c</td></tr>
<tr class="separator:a556089dfa5302da3b5b10fc892c5ede8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b9488bd3bc8b8979db43e9c87ccb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a46b9488bd3bc8b8979db43e9c87ccb9d">TWI_BGR_REG_TWI5_RST_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a46b9488bd3bc8b8979db43e9c87ccb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee69dfc84d6bf99f260610ce0bf5310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ee69dfc84d6bf99f260610ce0bf5310">TWI_BGR_REG_TWI5_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a7ee69dfc84d6bf99f260610ce0bf5310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c61d27303eff769519bd9634c682e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c61d27303eff769519bd9634c682e7c">TWI_BGR_REG_TWI5_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6c61d27303eff769519bd9634c682e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a01c085e1d4189e9b76bd948bcaadba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a01c085e1d4189e9b76bd948bcaadba">TWI_BGR_REG_TWI5_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3a01c085e1d4189e9b76bd948bcaadba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae534a254a4d64c7ecea46147889e684b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae534a254a4d64c7ecea46147889e684b">TWI_BGR_REG_TWI4_RST_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ae534a254a4d64c7ecea46147889e684b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afc051f8f99224b17b6ff750b35209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6afc051f8f99224b17b6ff750b35209f">TWI_BGR_REG_TWI4_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a6afc051f8f99224b17b6ff750b35209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d281a8c685e6d4c5b03bde7d1891a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d281a8c685e6d4c5b03bde7d1891a3a">TWI_BGR_REG_TWI4_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6d281a8c685e6d4c5b03bde7d1891a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4576bc9156568e496de5b6565014e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d4576bc9156568e496de5b6565014e6">TWI_BGR_REG_TWI4_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3d4576bc9156568e496de5b6565014e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4169bceefb2c074db76129fe953d2a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4169bceefb2c074db76129fe953d2a96">TWI_BGR_REG_TWI3_RST_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a4169bceefb2c074db76129fe953d2a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2774e5e853b47ee9c11b43b38d15a08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2774e5e853b47ee9c11b43b38d15a08b">TWI_BGR_REG_TWI3_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a2774e5e853b47ee9c11b43b38d15a08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cc3b1c3de7bbc0ba4aa9ec8157e8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a86cc3b1c3de7bbc0ba4aa9ec8157e8db">TWI_BGR_REG_TWI3_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a86cc3b1c3de7bbc0ba4aa9ec8157e8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecc162a4da8b66e690df41f54d6e618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ecc162a4da8b66e690df41f54d6e618">TWI_BGR_REG_TWI3_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5ecc162a4da8b66e690df41f54d6e618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aedb4256ab0dd6ff5c2484122a027c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8aedb4256ab0dd6ff5c2484122a027c7">TWI_BGR_REG_TWI2_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a8aedb4256ab0dd6ff5c2484122a027c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13342efc7f5fc121a6f9eaa17ef34b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a13342efc7f5fc121a6f9eaa17ef34b72">TWI_BGR_REG_TWI2_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a13342efc7f5fc121a6f9eaa17ef34b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a341a3d0697d963ecb93ee39c857710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a341a3d0697d963ecb93ee39c857710">TWI_BGR_REG_TWI2_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8a341a3d0697d963ecb93ee39c857710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7769ec272b51063209a8d9576bc2ad5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7769ec272b51063209a8d9576bc2ad5c">TWI_BGR_REG_TWI2_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7769ec272b51063209a8d9576bc2ad5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d9ad53f632b1cd64a40159b9be391e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43d9ad53f632b1cd64a40159b9be391e">TWI_BGR_REG_TWI1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a43d9ad53f632b1cd64a40159b9be391e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6806623342a1a1504828f61d3d5f346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6806623342a1a1504828f61d3d5f346">TWI_BGR_REG_TWI1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:af6806623342a1a1504828f61d3d5f346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4701031dd4977e3d0f09460b08a57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc4701031dd4977e3d0f09460b08a57e">TWI_BGR_REG_TWI1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abc4701031dd4977e3d0f09460b08a57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e92ae11558b11ed258c0e103081783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a58e92ae11558b11ed258c0e103081783">TWI_BGR_REG_TWI1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a58e92ae11558b11ed258c0e103081783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca62412030392ebdbc85c3f48c86a975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca62412030392ebdbc85c3f48c86a975">TWI_BGR_REG_TWI0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aca62412030392ebdbc85c3f48c86a975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3ab90c798d6aef4cd6ecdac58c0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b3ab90c798d6aef4cd6ecdac58c0875">TWI_BGR_REG_TWI0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a5b3ab90c798d6aef4cd6ecdac58c0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48523912990c4506c5aaa2875c7fbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae48523912990c4506c5aaa2875c7fbfc">TWI_BGR_REG_TWI0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae48523912990c4506c5aaa2875c7fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cf19d0f5118b5d4dedaae3b5058215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20cf19d0f5118b5d4dedaae3b5058215">TWI_BGR_REG_TWI0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a20cf19d0f5118b5d4dedaae3b5058215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b70a004553aad13d51b09ab7c3e3077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b70a004553aad13d51b09ab7c3e3077">TWI_BGR_REG_TWI5_GATING_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a0b70a004553aad13d51b09ab7c3e3077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b7867fda51fcfbe4bd37bdea9dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9b7867fda51fcfbe4bd37bdea9dbc8d">TWI_BGR_REG_TWI5_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ab9b7867fda51fcfbe4bd37bdea9dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d025bd4e507f4e131b7c7a463c3122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97d025bd4e507f4e131b7c7a463c3122">TWI_BGR_REG_TWI5_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a97d025bd4e507f4e131b7c7a463c3122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76b4d72f021756e12c3d84c14b22c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af76b4d72f021756e12c3d84c14b22c03">TWI_BGR_REG_TWI5_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af76b4d72f021756e12c3d84c14b22c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785775d7051446113bcde16fdc24a358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a785775d7051446113bcde16fdc24a358">TWI_BGR_REG_TWI4_GATING_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a785775d7051446113bcde16fdc24a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9668fb7408c72c28f5559ff485ab9339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9668fb7408c72c28f5559ff485ab9339">TWI_BGR_REG_TWI4_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a9668fb7408c72c28f5559ff485ab9339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7caf6d50a33e401a306680bcc94d4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af7caf6d50a33e401a306680bcc94d4ed">TWI_BGR_REG_TWI4_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af7caf6d50a33e401a306680bcc94d4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833eac5494a9585208d1b42050ece1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a833eac5494a9585208d1b42050ece1c1">TWI_BGR_REG_TWI4_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a833eac5494a9585208d1b42050ece1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae91679bc8b2ab6f843f86fd3f8c21c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae91679bc8b2ab6f843f86fd3f8c21c5">TWI_BGR_REG_TWI3_GATING_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aae91679bc8b2ab6f843f86fd3f8c21c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107b321058df2dc34f430df37cd015e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a107b321058df2dc34f430df37cd015e3">TWI_BGR_REG_TWI3_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a107b321058df2dc34f430df37cd015e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ff4d41b7839e94ae116e92579657e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af0ff4d41b7839e94ae116e92579657e1">TWI_BGR_REG_TWI3_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af0ff4d41b7839e94ae116e92579657e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9677dc57843e85d8413be02c7dcbe684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9677dc57843e85d8413be02c7dcbe684">TWI_BGR_REG_TWI3_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9677dc57843e85d8413be02c7dcbe684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8573f5441981e3c6cbf765bf45d129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a8573f5441981e3c6cbf765bf45d129">TWI_BGR_REG_TWI2_GATING_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a7a8573f5441981e3c6cbf765bf45d129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a3aea6b1e1f8dadb3e93a4905852be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66a3aea6b1e1f8dadb3e93a4905852be">TWI_BGR_REG_TWI2_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a66a3aea6b1e1f8dadb3e93a4905852be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a2b6fbcfd6e6cf13074541d4a2d95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48a2b6fbcfd6e6cf13074541d4a2d95a">TWI_BGR_REG_TWI2_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a48a2b6fbcfd6e6cf13074541d4a2d95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cb24b0277c7535c63fc54e241c27c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10cb24b0277c7535c63fc54e241c27c2">TWI_BGR_REG_TWI2_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a10cb24b0277c7535c63fc54e241c27c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac099acd75977cd31cfd5fa586d0e9f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac099acd75977cd31cfd5fa586d0e9f39">TWI_BGR_REG_TWI1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac099acd75977cd31cfd5fa586d0e9f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255c6a5aee394930ba55fdcae123d017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a255c6a5aee394930ba55fdcae123d017">TWI_BGR_REG_TWI1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a255c6a5aee394930ba55fdcae123d017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ffbe9345c68c69fe3a82d06a06f66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32ffbe9345c68c69fe3a82d06a06f66a">TWI_BGR_REG_TWI1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a32ffbe9345c68c69fe3a82d06a06f66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfe6dc3ecb242bffed0c040e3b60c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebfe6dc3ecb242bffed0c040e3b60c2f">TWI_BGR_REG_TWI1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aebfe6dc3ecb242bffed0c040e3b60c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10425e1ed5959f7e0828c47f163c228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af10425e1ed5959f7e0828c47f163c228">TWI_BGR_REG_TWI0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af10425e1ed5959f7e0828c47f163c228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f7e83f9d220c33dfd38d133f823891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5f7e83f9d220c33dfd38d133f823891">TWI_BGR_REG_TWI0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa5f7e83f9d220c33dfd38d133f823891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c0e5c0ec0cef11a84b9fc965d0b249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66c0e5c0ec0cef11a84b9fc965d0b249">TWI_BGR_REG_TWI0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a66c0e5c0ec0cef11a84b9fc965d0b249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1701107cbaa60a640a8e781f25d5ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac1701107cbaa60a640a8e781f25d5ebc">TWI_BGR_REG_TWI0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac1701107cbaa60a640a8e781f25d5ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc7c8219db7615f5783581b7aaf78bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2bc7c8219db7615f5783581b7aaf78bb">CAN_BGR_REG</a>&#160;&#160;&#160;0x0000092c</td></tr>
<tr class="separator:a2bc7c8219db7615f5783581b7aaf78bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2dc37de9d8b7f0ee6ffd055a3f7888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c2dc37de9d8b7f0ee6ffd055a3f7888">CAN_BGR_REG_CAN0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2c2dc37de9d8b7f0ee6ffd055a3f7888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aea57a61c5672502729a9a73b117b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1aea57a61c5672502729a9a73b117b5a">CAN_BGR_REG_CAN0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a1aea57a61c5672502729a9a73b117b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675461db720ee03823283c259459fc82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a675461db720ee03823283c259459fc82">CAN_BGR_REG_CAN0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a675461db720ee03823283c259459fc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c4525a246379f2bdb8b4f174a7dd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9c4525a246379f2bdb8b4f174a7dd00">CAN_BGR_REG_CAN0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab9c4525a246379f2bdb8b4f174a7dd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099bb8c539c0c456c4c21736aebe6eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a099bb8c539c0c456c4c21736aebe6eb9">CAN_BGR_REG_CAN0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a099bb8c539c0c456c4c21736aebe6eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eee8fa5e385dcb0f99b18f589a562c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5eee8fa5e385dcb0f99b18f589a562c6">CAN_BGR_REG_CAN0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a5eee8fa5e385dcb0f99b18f589a562c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac358576692dda8cb070b624af42ee4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac358576692dda8cb070b624af42ee4d3">CAN_BGR_REG_CAN0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac358576692dda8cb070b624af42ee4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274708cf8ec9abd3136aa982451d5ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a274708cf8ec9abd3136aa982451d5ff9">CAN_BGR_REG_CAN0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a274708cf8ec9abd3136aa982451d5ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1094b5cd2b77405644b3c654fe452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7d1094b5cd2b77405644b3c654fe452d">SPI0_CLK_REG_SPI0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a7d1094b5cd2b77405644b3c654fe452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cc5c117b4da54fb1eddab3d42e4215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5cc5c117b4da54fb1eddab3d42e4215">SPI0_CLK_REG_SPI0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ad5cc5c117b4da54fb1eddab3d42e4215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800645b0ccd31a4f5d5e98f98e8da8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a800645b0ccd31a4f5d5e98f98e8da8a3">SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a800645b0ccd31a4f5d5e98f98e8da8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026d9989fad54f8de04de3a3e151c078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a026d9989fad54f8de04de3a3e151c078">SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a026d9989fad54f8de04de3a3e151c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78bb52b793b1589fc0b960812c147d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad78bb52b793b1589fc0b960812c147d9">SPI0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ad78bb52b793b1589fc0b960812c147d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e52873b649937538ae0eaa91d18c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66e52873b649937538ae0eaa91d18c84">SPI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a66e52873b649937538ae0eaa91d18c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3bedea6dc3c933e172395e320b8413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e3bedea6dc3c933e172395e320b8413">SPI0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a7e3bedea6dc3c933e172395e320b8413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681675c348b4aad84896d601ba99cb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a681675c348b4aad84896d601ba99cb15">SPI0_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a681675c348b4aad84896d601ba99cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036b67acb806ca8139915af141a53550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a036b67acb806ca8139915af141a53550">SPI0_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a036b67acb806ca8139915af141a53550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae88f3c3237e04e198eaddd3d41b17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adae88f3c3237e04e198eaddd3d41b17f">SPI0_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:adae88f3c3237e04e198eaddd3d41b17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3483310c5f46b44c5245b99f8dcb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c3483310c5f46b44c5245b99f8dcb3b">SPI0_CLK_REG_CLK_SRC_SEL_PERI1_200M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a0c3483310c5f46b44c5245b99f8dcb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08effb1192aef34ebc84702a63454e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08effb1192aef34ebc84702a63454e6d">SPI0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a08effb1192aef34ebc84702a63454e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7665f17542c8ceef6a7ef7329b1e5bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7665f17542c8ceef6a7ef7329b1e5bee">SPI0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a7665f17542c8ceef6a7ef7329b1e5bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97bf5ce44f5efe0352975b64adc426f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97bf5ce44f5efe0352975b64adc426f0">SPI1_CLK_REG</a>&#160;&#160;&#160;0x00000944</td></tr>
<tr class="separator:a97bf5ce44f5efe0352975b64adc426f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1fc384ad5f69cac495f17dbde2b4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ade1fc384ad5f69cac495f17dbde2b4f1">SPI1_CLK_REG_SPI1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ade1fc384ad5f69cac495f17dbde2b4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd53a7534843512bd3ad2a6ab159bfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acd53a7534843512bd3ad2a6ab159bfad">SPI1_CLK_REG_SPI1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:acd53a7534843512bd3ad2a6ab159bfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c753d697d41d59950529729edf6cc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c753d697d41d59950529729edf6cc06">SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0c753d697d41d59950529729edf6cc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0ecbaa5cc11d29b63ba20114d7f31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7f0ecbaa5cc11d29b63ba20114d7f31d">SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7f0ecbaa5cc11d29b63ba20114d7f31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623afde128c81994df4059ba9f571290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a623afde128c81994df4059ba9f571290">SPI1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a623afde128c81994df4059ba9f571290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e7d48c3bbc84c2597cb037a2fca0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41e7d48c3bbc84c2597cb037a2fca0f1">SPI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a41e7d48c3bbc84c2597cb037a2fca0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8894c6b4e990562004a5af684279a302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8894c6b4e990562004a5af684279a302">SPI1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a8894c6b4e990562004a5af684279a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84144dc6fa54dda116f2c7fa0e68bf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84144dc6fa54dda116f2c7fa0e68bf4e">SPI1_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a84144dc6fa54dda116f2c7fa0e68bf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af44962dd7ca82b06d9a5cf97550492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7af44962dd7ca82b06d9a5cf97550492">SPI1_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a7af44962dd7ca82b06d9a5cf97550492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953a0bee767e173f96becbedcf71e3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a953a0bee767e173f96becbedcf71e3ec">SPI1_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a953a0bee767e173f96becbedcf71e3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a61c16f9245ab0d120f93a360cba88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04a61c16f9245ab0d120f93a360cba88">SPI1_CLK_REG_CLK_SRC_SEL_PERI1_200M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a04a61c16f9245ab0d120f93a360cba88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9b8de38eac64420aff00e1c16d6be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd9b8de38eac64420aff00e1c16d6be5">SPI1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afd9b8de38eac64420aff00e1c16d6be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f49308088a29a940508f635886fdd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6f49308088a29a940508f635886fdd7">SPI1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:aa6f49308088a29a940508f635886fdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6695defca0e8c8b5ad635db3cd7926f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6695defca0e8c8b5ad635db3cd7926f7">SPI2_CLK_REG</a>&#160;&#160;&#160;0x00000948</td></tr>
<tr class="separator:a6695defca0e8c8b5ad635db3cd7926f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6ef0230f824f5ea7b7a8e78c1a957f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b6ef0230f824f5ea7b7a8e78c1a957f">SPI2_CLK_REG_SPI2_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a1b6ef0230f824f5ea7b7a8e78c1a957f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0079c05963af1dc23071637e19cb463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa0079c05963af1dc23071637e19cb463">SPI2_CLK_REG_SPI2_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aa0079c05963af1dc23071637e19cb463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6ec2d0561bb7ba830d9ab8d9bf90e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5f6ec2d0561bb7ba830d9ab8d9bf90e4">SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5f6ec2d0561bb7ba830d9ab8d9bf90e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27810dabc0439272c1f5f3ea122acac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab27810dabc0439272c1f5f3ea122acac">SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab27810dabc0439272c1f5f3ea122acac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42da22ffd59db4ce5f676011a575aed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a42da22ffd59db4ce5f676011a575aed3">SPI2_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a42da22ffd59db4ce5f676011a575aed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8509e6a0dac0137814e599e36dd96c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8509e6a0dac0137814e599e36dd96c01">SPI2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a8509e6a0dac0137814e599e36dd96c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bd4c5929cc47dee89820936131daaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af1bd4c5929cc47dee89820936131daaf">SPI2_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:af1bd4c5929cc47dee89820936131daaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147b5c85c69e0ac646a24002d1605ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a147b5c85c69e0ac646a24002d1605ad3">SPI2_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a147b5c85c69e0ac646a24002d1605ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8049ea56f9c8db629496739a25134f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff8049ea56f9c8db629496739a25134f">SPI2_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:aff8049ea56f9c8db629496739a25134f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e103a71e9f2567d9f2529d8c4299f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e103a71e9f2567d9f2529d8c4299f6f">SPI2_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2e103a71e9f2567d9f2529d8c4299f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed4b6657aecba6d2419e33ab98cd909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9ed4b6657aecba6d2419e33ab98cd909">SPI2_CLK_REG_CLK_SRC_SEL_PERI1_200M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a9ed4b6657aecba6d2419e33ab98cd909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebdff0f1e2ca7528ee503a2985ae439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeebdff0f1e2ca7528ee503a2985ae439">SPI2_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aeebdff0f1e2ca7528ee503a2985ae439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ef9954ae80f9a6ac4bc7aeac63ab07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a52ef9954ae80f9a6ac4bc7aeac63ab07">SPI2_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a52ef9954ae80f9a6ac4bc7aeac63ab07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6331affc6aff848ffc4c5eb588394f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa6331affc6aff848ffc4c5eb588394f1">SPIF_CLK_REG</a>&#160;&#160;&#160;0x00000950</td></tr>
<tr class="separator:aa6331affc6aff848ffc4c5eb588394f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824ea853ac4e104eb563779322c8612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a824ea853ac4e104eb563779322c8612a">SPIF_CLK_REG_SPIF_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a824ea853ac4e104eb563779322c8612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca42940e4b8d02fc9c84352657b5090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ca42940e4b8d02fc9c84352657b5090">SPIF_CLK_REG_SPIF_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a3ca42940e4b8d02fc9c84352657b5090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995f2dc90ac2edfd06346d3d6026a21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a995f2dc90ac2edfd06346d3d6026a21b">SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a995f2dc90ac2edfd06346d3d6026a21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0c03c80da214488e363d464cb7c157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c0c03c80da214488e363d464cb7c157">SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3c0c03c80da214488e363d464cb7c157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253d7c52c9c03b9b54ad25d57ed51857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a253d7c52c9c03b9b54ad25d57ed51857">SPIF_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a253d7c52c9c03b9b54ad25d57ed51857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaab8ca6530c81ba78df779210e1166b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abaab8ca6530c81ba78df779210e1166b">SPIF_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:abaab8ca6530c81ba78df779210e1166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4cf47408d756c1bc2d7fecbd89d640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4d4cf47408d756c1bc2d7fecbd89d640">SPIF_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a4d4cf47408d756c1bc2d7fecbd89d640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348c74a9252f6a1a8387d83f862ed6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a348c74a9252f6a1a8387d83f862ed6a7">SPIF_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a348c74a9252f6a1a8387d83f862ed6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7176cebe189f8b200a97b963d5d72742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7176cebe189f8b200a97b963d5d72742">SPIF_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a7176cebe189f8b200a97b963d5d72742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615563b92d96f029084ac1ef6060b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af615563b92d96f029084ac1ef6060b84">SPIF_CLK_REG_CLK_SRC_SEL_PERI1_200M</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:af615563b92d96f029084ac1ef6060b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee59d6bd5a22013bcd5e06a4482c457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acee59d6bd5a22013bcd5e06a4482c457">SPIF_CLK_REG_CLK_SRC_SEL_PERI1_300M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:acee59d6bd5a22013bcd5e06a4482c457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf83ccdc3cc1203b5c2950a18412375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeaf83ccdc3cc1203b5c2950a18412375">SPIF_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aeaf83ccdc3cc1203b5c2950a18412375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d57d7a4d32a046e71133c14201242a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6d57d7a4d32a046e71133c14201242a">SPIF_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:af6d57d7a4d32a046e71133c14201242a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9342e1b408ceb14d8bffbdd3949bc156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9342e1b408ceb14d8bffbdd3949bc156">SPIF_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9342e1b408ceb14d8bffbdd3949bc156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697c25c0a3d08a4e688138b3b6670e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a697c25c0a3d08a4e688138b3b6670e10">SPIF_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a697c25c0a3d08a4e688138b3b6670e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1e2b76c287c2ab7d4fee5cca84660b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf1e2b76c287c2ab7d4fee5cca84660b">SPI_BGR_REG</a>&#160;&#160;&#160;0x0000096c</td></tr>
<tr class="separator:aaf1e2b76c287c2ab7d4fee5cca84660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1055318fc831b275080ea75333e96f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae1055318fc831b275080ea75333e96f4">SPI_BGR_REG_SPIF_RST_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ae1055318fc831b275080ea75333e96f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa125d2b432f6e58df26c71cc0cd2b79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa125d2b432f6e58df26c71cc0cd2b79e">SPI_BGR_REG_SPIF_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aa125d2b432f6e58df26c71cc0cd2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f9b3057d02f0443efaaf7d9f20e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a371f9b3057d02f0443efaaf7d9f20e9f">SPI_BGR_REG_SPIF_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a371f9b3057d02f0443efaaf7d9f20e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7c3a556547d4ae4e1ad40b832d6e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b7c3a556547d4ae4e1ad40b832d6e27">SPI_BGR_REG_SPIF_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3b7c3a556547d4ae4e1ad40b832d6e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7810029bdedb25affc53d3a7ba9ecc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7810029bdedb25affc53d3a7ba9ecc5">SPI_BGR_REG_SPI2_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ac7810029bdedb25affc53d3a7ba9ecc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5518bcc790eaf58e15901964766f5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5518bcc790eaf58e15901964766f5ee">SPI_BGR_REG_SPI2_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:aa5518bcc790eaf58e15901964766f5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608c95990879b44d325e93c3b088bf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a608c95990879b44d325e93c3b088bf2c">SPI_BGR_REG_SPI2_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a608c95990879b44d325e93c3b088bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56785f5453496402e374bb432c11d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae56785f5453496402e374bb432c11d70">SPI_BGR_REG_SPI2_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae56785f5453496402e374bb432c11d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f27cf59596674543944bad559e8198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00f27cf59596674543944bad559e8198">SPI_BGR_REG_SPI1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a00f27cf59596674543944bad559e8198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943435e0d7177372fcbdd1363e5f6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a943435e0d7177372fcbdd1363e5f6ef7">SPI_BGR_REG_SPI1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a943435e0d7177372fcbdd1363e5f6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee6054c9ac0684725e8f726dbf0afa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ee6054c9ac0684725e8f726dbf0afa6">SPI_BGR_REG_SPI1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7ee6054c9ac0684725e8f726dbf0afa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ec83dddb16aba7e83b02c0db4d74f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54ec83dddb16aba7e83b02c0db4d74f3">SPI_BGR_REG_SPI1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a54ec83dddb16aba7e83b02c0db4d74f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2970eabce1d3dd219142fbf5bef95712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2970eabce1d3dd219142fbf5bef95712">SPI_BGR_REG_SPI0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2970eabce1d3dd219142fbf5bef95712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa4e946a14c39d715834668e7073992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaaa4e946a14c39d715834668e7073992">SPI_BGR_REG_SPI0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aaaa4e946a14c39d715834668e7073992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae8efde938ca8cd0b4aa02d42585d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2ae8efde938ca8cd0b4aa02d42585d5b">SPI_BGR_REG_SPI0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2ae8efde938ca8cd0b4aa02d42585d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4303cb0e687cda970d8a51536ecf8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4303cb0e687cda970d8a51536ecf8cf">SPI_BGR_REG_SPI0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af4303cb0e687cda970d8a51536ecf8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5c53001c27a6ad748a12f42ff37116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7d5c53001c27a6ad748a12f42ff37116">SPI_BGR_REG_SPIF_GATING_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7d5c53001c27a6ad748a12f42ff37116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907a2da1f3b0c78e563fef399edf6070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a907a2da1f3b0c78e563fef399edf6070">SPI_BGR_REG_SPIF_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a907a2da1f3b0c78e563fef399edf6070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955538151b58a9d9868b28c983697363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a955538151b58a9d9868b28c983697363">SPI_BGR_REG_SPIF_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a955538151b58a9d9868b28c983697363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd8f7b956e611c6c4864e352cbacbb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0dd8f7b956e611c6c4864e352cbacbb1">SPI_BGR_REG_SPIF_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0dd8f7b956e611c6c4864e352cbacbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d086e2f323c78d7e26c6f9882764df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7d086e2f323c78d7e26c6f9882764df">SPI_BGR_REG_SPI2_GATING_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ac7d086e2f323c78d7e26c6f9882764df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744d4c7539e1d1261ed94f7df11d404b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a744d4c7539e1d1261ed94f7df11d404b">SPI_BGR_REG_SPI2_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a744d4c7539e1d1261ed94f7df11d404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab1c04bd65ad52ca25b5013ee1fd9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abab1c04bd65ad52ca25b5013ee1fd9e4">SPI_BGR_REG_SPI2_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abab1c04bd65ad52ca25b5013ee1fd9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5984442560a29d945ae0a4e5fba10d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae5984442560a29d945ae0a4e5fba10d0">SPI_BGR_REG_SPI2_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae5984442560a29d945ae0a4e5fba10d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398deda767c1ad433ab84cc8ee07b5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a398deda767c1ad433ab84cc8ee07b5de">SPI_BGR_REG_SPI1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a398deda767c1ad433ab84cc8ee07b5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad231933d6e472f502cba1ad9159c8f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad231933d6e472f502cba1ad9159c8f37">SPI_BGR_REG_SPI1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ad231933d6e472f502cba1ad9159c8f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5019a89135ce69fd96ca91c1250a0452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5019a89135ce69fd96ca91c1250a0452">SPI_BGR_REG_SPI1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5019a89135ce69fd96ca91c1250a0452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ad5e6e3391075389c4aa1aea7c2a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4ad5e6e3391075389c4aa1aea7c2a64">SPI_BGR_REG_SPI1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae4ad5e6e3391075389c4aa1aea7c2a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be3d00b79b081adb3ec83a1ba97155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8be3d00b79b081adb3ec83a1ba97155b">SPI_BGR_REG_SPI0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8be3d00b79b081adb3ec83a1ba97155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40f001c8edc37e26089e6c4c6d26f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa40f001c8edc37e26089e6c4c6d26f34">SPI_BGR_REG_SPI0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa40f001c8edc37e26089e6c4c6d26f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672ddab2b5943e7075f02e241a88ace2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a672ddab2b5943e7075f02e241a88ace2">SPI_BGR_REG_SPI0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a672ddab2b5943e7075f02e241a88ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002e4c7d66bdc04fa3ad758c5256d2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a002e4c7d66bdc04fa3ad758c5256d2ec">SPI_BGR_REG_SPI0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a002e4c7d66bdc04fa3ad758c5256d2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5f97d5effef1ea419af3f23bbdb501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abd5f97d5effef1ea419af3f23bbdb501">GMAC0_25M_CLK_REG</a>&#160;&#160;&#160;0x00000970</td></tr>
<tr class="separator:abd5f97d5effef1ea419af3f23bbdb501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab164bed222467534d20227de6d5fd9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab164bed222467534d20227de6d5fd9fe">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab164bed222467534d20227de6d5fd9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2837fd24052ba4ec803cc06171a76284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2837fd24052ba4ec803cc06171a76284">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a2837fd24052ba4ec803cc06171a76284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d3dae4357feda5f8b599ee76a0f85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7d3dae4357feda5f8b599ee76a0f85b">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac7d3dae4357feda5f8b599ee76a0f85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5146f05b2852d126a9b28af648dbe04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac5146f05b2852d126a9b28af648dbe04">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac5146f05b2852d126a9b28af648dbe04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb57f7e6ef307b41c6267ba7441bddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3cb57f7e6ef307b41c6267ba7441bddf">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a3cb57f7e6ef307b41c6267ba7441bddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c27639269450e5c946da6279b1fcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20c27639269450e5c946da6279b1fcea">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a20c27639269450e5c946da6279b1fcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe1c3952be9eaa4438150c507360294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8fe1c3952be9eaa4438150c507360294">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8fe1c3952be9eaa4438150c507360294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df9e491ef5b28da34983f59958f0286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2df9e491ef5b28da34983f59958f0286">GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2df9e491ef5b28da34983f59958f0286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1671f257f11ba6572a7ad8d8a62d77a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1671f257f11ba6572a7ad8d8a62d77a0">GMAC1_25M_CLK_REG</a>&#160;&#160;&#160;0x00000974</td></tr>
<tr class="separator:a1671f257f11ba6572a7ad8d8a62d77a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f310ab895342307661e52e753ab6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a88f310ab895342307661e52e753ab6eb">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a88f310ab895342307661e52e753ab6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b299bb5e515dbf93c6a5b999dafa9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b299bb5e515dbf93c6a5b999dafa9f5">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a6b299bb5e515dbf93c6a5b999dafa9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69008ce50cc4d615e245f9685568aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae69008ce50cc4d615e245f9685568aa4">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae69008ce50cc4d615e245f9685568aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40abf2e12c5d8ea84e5797ad91c2e2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40abf2e12c5d8ea84e5797ad91c2e2a4">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a40abf2e12c5d8ea84e5797ad91c2e2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d892dde3feac678522be39270fe1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17d892dde3feac678522be39270fe1f2">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a17d892dde3feac678522be39270fe1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf240e4bebcfacf6ca0816a3bafd907d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf240e4bebcfacf6ca0816a3bafd907d">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:abf240e4bebcfacf6ca0816a3bafd907d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51374395996227296c91c4ce9efbc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa51374395996227296c91c4ce9efbc32">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa51374395996227296c91c4ce9efbc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159d34576894c44e96221fd3e8e121a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a159d34576894c44e96221fd3e8e121a5">GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a159d34576894c44e96221fd3e8e121a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e70c1c083ecb28073c5cf29d042fb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5e70c1c083ecb28073c5cf29d042fb34">GMAC_BGR_REG</a>&#160;&#160;&#160;0x0000097c</td></tr>
<tr class="separator:a5e70c1c083ecb28073c5cf29d042fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a0b0db4591f37191f38dfa6decf5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a96a0b0db4591f37191f38dfa6decf5ac">GMAC_BGR_REG_GMAC1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a96a0b0db4591f37191f38dfa6decf5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5cadbb9a7fb6d4a5444d6cabaffec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c5cadbb9a7fb6d4a5444d6cabaffec3">GMAC_BGR_REG_GMAC1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a8c5cadbb9a7fb6d4a5444d6cabaffec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3731137d23c5331e865d5e30bee938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa3731137d23c5331e865d5e30bee938">GMAC_BGR_REG_GMAC1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afa3731137d23c5331e865d5e30bee938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf68f4082603a22da4a7bf83bcd0ff97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaf68f4082603a22da4a7bf83bcd0ff97">GMAC_BGR_REG_GMAC1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aaf68f4082603a22da4a7bf83bcd0ff97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6aeeae4f762b761a34e5465b121757d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6aeeae4f762b761a34e5465b121757d">GMAC_BGR_REG_GMAC0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab6aeeae4f762b761a34e5465b121757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b3aa2caebc692af6e370ba8a141d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac5b3aa2caebc692af6e370ba8a141d2a">GMAC_BGR_REG_GMAC0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ac5b3aa2caebc692af6e370ba8a141d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d989eca2d5cd4e053aa61e3b26d4f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d989eca2d5cd4e053aa61e3b26d4f7a">GMAC_BGR_REG_GMAC0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1d989eca2d5cd4e053aa61e3b26d4f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87b1d1ae20fbfb470839a45a48e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b87b1d1ae20fbfb470839a45a48e56e">GMAC_BGR_REG_GMAC0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4b87b1d1ae20fbfb470839a45a48e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714086a9ec60fc03beda2ed1b2e5996c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a714086a9ec60fc03beda2ed1b2e5996c">GMAC_BGR_REG_GMAC1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a714086a9ec60fc03beda2ed1b2e5996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260d0ec49bf6b06fa17792c08f831948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a260d0ec49bf6b06fa17792c08f831948">GMAC_BGR_REG_GMAC1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a260d0ec49bf6b06fa17792c08f831948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d110983d24fe17781b0d0ccf1c95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94d110983d24fe17781b0d0ccf1c95e8">GMAC_BGR_REG_GMAC1_GATING_MASKS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a94d110983d24fe17781b0d0ccf1c95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582a179fc3891b35252d80c3e9125449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a582a179fc3891b35252d80c3e9125449">GMAC_BGR_REG_GMAC1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a582a179fc3891b35252d80c3e9125449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77f99ba3a10b2f53a2ab6152f636473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa77f99ba3a10b2f53a2ab6152f636473">GMAC_BGR_REG_GMAC0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa77f99ba3a10b2f53a2ab6152f636473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8901da76876a4363092159c77a588033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8901da76876a4363092159c77a588033">GMAC_BGR_REG_GMAC0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a8901da76876a4363092159c77a588033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2140f9b01130f7594cb87badbc93da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2140f9b01130f7594cb87badbc93da8">GMAC_BGR_REG_GMAC0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae2140f9b01130f7594cb87badbc93da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247fe0e755d2e02dfaafdce0a503374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a247fe0e755d2e02dfaafdce0a503374d">GMAC_BGR_REG_GMAC0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a247fe0e755d2e02dfaafdce0a503374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9393b41ebc54c231fc92ed2549996d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9393b41ebc54c231fc92ed2549996d3b">IRRX_CLK_REG</a>&#160;&#160;&#160;0x00000990</td></tr>
<tr class="separator:a9393b41ebc54c231fc92ed2549996d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cdb350b9b3e50e9b039e80306d2058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92cdb350b9b3e50e9b039e80306d2058">IRRX_CLK_REG_IRRX_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a92cdb350b9b3e50e9b039e80306d2058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2016bcc852812aa9331bcbbe96e94675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2016bcc852812aa9331bcbbe96e94675">IRRX_CLK_REG_IRRX_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a2016bcc852812aa9331bcbbe96e94675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb372222a802caae2a092647f8494345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb372222a802caae2a092647f8494345">IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adb372222a802caae2a092647f8494345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2432cc23696d925deabfffd62157fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac2432cc23696d925deabfffd62157fe6">IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ac2432cc23696d925deabfffd62157fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9810a639b3d33b430e8aee95d716d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb9810a639b3d33b430e8aee95d716d3">IRRX_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:afb9810a639b3d33b430e8aee95d716d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e32a6fa5b7dd89b8febab7ffdb7097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3e32a6fa5b7dd89b8febab7ffdb7097">IRRX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ab3e32a6fa5b7dd89b8febab7ffdb7097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8827fe6610134da4b0af76933c0f02fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8827fe6610134da4b0af76933c0f02fd">IRRX_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8827fe6610134da4b0af76933c0f02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e54908bb17d9df51e944a4b6337f42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9e54908bb17d9df51e944a4b6337f42a">IRRX_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9e54908bb17d9df51e944a4b6337f42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ee08fafdfcc3bf3923a37098b4a166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af5ee08fafdfcc3bf3923a37098b4a166">IRRX_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af5ee08fafdfcc3bf3923a37098b4a166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35165222a01ccfec04cf0c7e489ca55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a35165222a01ccfec04cf0c7e489ca55d">IRRX_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a35165222a01ccfec04cf0c7e489ca55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa1caaf26d23cc05777df172e3140e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abaa1caaf26d23cc05777df172e3140e1">IRRX_BGR_REG</a>&#160;&#160;&#160;0x0000099c</td></tr>
<tr class="separator:abaa1caaf26d23cc05777df172e3140e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385bf18d86f33e12963824893dc1ed56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a385bf18d86f33e12963824893dc1ed56">IRRX_BGR_REG_IRRX_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a385bf18d86f33e12963824893dc1ed56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa4475e94b8dee674628deb8e363a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2aa4475e94b8dee674628deb8e363a5d">IRRX_BGR_REG_IRRX_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a2aa4475e94b8dee674628deb8e363a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb30ff0fbf83ce46002b2f0ad1c166b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7cb30ff0fbf83ce46002b2f0ad1c166b">IRRX_BGR_REG_IRRX_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7cb30ff0fbf83ce46002b2f0ad1c166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6f80ce85c15deec940d1745c03b7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac6f80ce85c15deec940d1745c03b7ca">IRRX_BGR_REG_IRRX_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aac6f80ce85c15deec940d1745c03b7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c0cd25857038987288193d5916cc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9c0cd25857038987288193d5916cc41">IRRX_BGR_REG_IRRX_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac9c0cd25857038987288193d5916cc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c23c5b46e9cd28da406ffcb3a06ff73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c23c5b46e9cd28da406ffcb3a06ff73">IRRX_BGR_REG_IRRX_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a8c23c5b46e9cd28da406ffcb3a06ff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda15ee001e47a3d66a4e2d8dbef87ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afda15ee001e47a3d66a4e2d8dbef87ec">IRRX_BGR_REG_IRRX_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afda15ee001e47a3d66a4e2d8dbef87ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb2304b4a6ea1e6104b4e7c80395121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4cb2304b4a6ea1e6104b4e7c80395121">IRRX_BGR_REG_IRRX_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4cb2304b4a6ea1e6104b4e7c80395121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76478d04b48ab6074ef9be880a5ea33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76478d04b48ab6074ef9be880a5ea33e">IRTX_CLK_REG</a>&#160;&#160;&#160;0x000009c0</td></tr>
<tr class="separator:a76478d04b48ab6074ef9be880a5ea33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41190b78d5e9fe0a31a19eacefabdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af41190b78d5e9fe0a31a19eacefabdd5">IRTX_CLK_REG_IRTX_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:af41190b78d5e9fe0a31a19eacefabdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943e9f9cbf06b6bb3bb36cded7b4fd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a943e9f9cbf06b6bb3bb36cded7b4fd67">IRTX_CLK_REG_IRTX_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a943e9f9cbf06b6bb3bb36cded7b4fd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2499f650bd3e75261f4992460c4a1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab2499f650bd3e75261f4992460c4a1f8">IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab2499f650bd3e75261f4992460c4a1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c4edda61a5b26a309e6838e6a27d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a63c4edda61a5b26a309e6838e6a27d16">IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a63c4edda61a5b26a309e6838e6a27d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219adfab06a97bec9412d8a565a25773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a219adfab06a97bec9412d8a565a25773">IRTX_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a219adfab06a97bec9412d8a565a25773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65218289c9c4fb35872cf8df1375a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad65218289c9c4fb35872cf8df1375a06">IRTX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ad65218289c9c4fb35872cf8df1375a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ced1568a9418cfa6abf798f7c35ebc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ced1568a9418cfa6abf798f7c35ebc7">IRTX_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3ced1568a9418cfa6abf798f7c35ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa50339d23b44908f7a85a718e25483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4aa50339d23b44908f7a85a718e25483">IRTX_CLK_REG_CLK_SRC_SEL_PERI1_600M</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4aa50339d23b44908f7a85a718e25483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b571467c58403112832f8b520a74f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2b571467c58403112832f8b520a74f4a">IRTX_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2b571467c58403112832f8b520a74f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18820d17a98d9e5a8927cfc2e6da1a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18820d17a98d9e5a8927cfc2e6da1a1f">IRTX_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a18820d17a98d9e5a8927cfc2e6da1a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3203b878d0d9a012b5798ac683dada0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af3203b878d0d9a012b5798ac683dada0">IRTX_BGR_REG</a>&#160;&#160;&#160;0x000009cc</td></tr>
<tr class="separator:af3203b878d0d9a012b5798ac683dada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaec983b7bfbd2d29a1604780006e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8eaec983b7bfbd2d29a1604780006e5b">IRTX_BGR_REG_IRTX_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8eaec983b7bfbd2d29a1604780006e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bccf77938405d2263aaa8ae20adac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40bccf77938405d2263aaa8ae20adac1">IRTX_BGR_REG_IRTX_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a40bccf77938405d2263aaa8ae20adac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568529c2416887c06e338e2ad65e4050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a568529c2416887c06e338e2ad65e4050">IRTX_BGR_REG_IRTX_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a568529c2416887c06e338e2ad65e4050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37bab8a9b0b60a14bd3ddeb269f4b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af37bab8a9b0b60a14bd3ddeb269f4b16">IRTX_BGR_REG_IRTX_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af37bab8a9b0b60a14bd3ddeb269f4b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d7f4ab01472a261b0c5b1c589d920a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a77d7f4ab01472a261b0c5b1c589d920a">IRTX_BGR_REG_IRTX_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a77d7f4ab01472a261b0c5b1c589d920a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca93c7f4bab95b4b83aec2e5ad8ca656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca93c7f4bab95b4b83aec2e5ad8ca656">IRTX_BGR_REG_IRTX_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aca93c7f4bab95b4b83aec2e5ad8ca656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdfa1f5bc752400e799ce0c43d2d23db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acdfa1f5bc752400e799ce0c43d2d23db">IRTX_BGR_REG_IRTX_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acdfa1f5bc752400e799ce0c43d2d23db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fdc6bbf0f12da5c2be0d89f41e4178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2fdc6bbf0f12da5c2be0d89f41e4178">IRTX_BGR_REG_IRTX_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af2fdc6bbf0f12da5c2be0d89f41e4178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1aac677e28d813f97383642b6c6c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1e1aac677e28d813f97383642b6c6c94">GPADC_24M_CLK_REG</a>&#160;&#160;&#160;0x000009e0</td></tr>
<tr class="separator:a1e1aac677e28d813f97383642b6c6c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc6dc4b93c0420b53f7752c696cec22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5cc6dc4b93c0420b53f7752c696cec22">GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a5cc6dc4b93c0420b53f7752c696cec22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0a499ee82dd37e876d56346d92fee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a0a499ee82dd37e876d56346d92fee1">GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a4a0a499ee82dd37e876d56346d92fee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9600cf06b431a934ec02d0ac3d15c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae9600cf06b431a934ec02d0ac3d15c31">GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae9600cf06b431a934ec02d0ac3d15c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945ec39026c3bbaac507e22ad2caab91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a945ec39026c3bbaac507e22ad2caab91">GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a945ec39026c3bbaac507e22ad2caab91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbedda6677b13173dacfd020b8483df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2fbedda6677b13173dacfd020b8483df">GPADC_24M_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2fbedda6677b13173dacfd020b8483df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d2af18150c76751f43822ecd1cce5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62d2af18150c76751f43822ecd1cce5c">GPADC_24M_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a62d2af18150c76751f43822ecd1cce5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98c7c087f5ba75bdff1edae5c814075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae98c7c087f5ba75bdff1edae5c814075">GPADC_BGR_REG</a>&#160;&#160;&#160;0x000009ec</td></tr>
<tr class="separator:ae98c7c087f5ba75bdff1edae5c814075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5146abd6d3d16715ea2fc7457fc15cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5146abd6d3d16715ea2fc7457fc15cf">GPADC_BGR_REG_GPADC_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab5146abd6d3d16715ea2fc7457fc15cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c0e0991186b710cf99572525ec1c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29c0e0991186b710cf99572525ec1c94">GPADC_BGR_REG_GPADC_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a29c0e0991186b710cf99572525ec1c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad787083ac923495fd0a31801b2b97511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad787083ac923495fd0a31801b2b97511">GPADC_BGR_REG_GPADC_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad787083ac923495fd0a31801b2b97511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007e7128bd21e0eb2ea57591aee41f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab007e7128bd21e0eb2ea57591aee41f9">GPADC_BGR_REG_GPADC_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab007e7128bd21e0eb2ea57591aee41f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7adfb5a0c7d8ee3e9742d42fe12f24d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7adfb5a0c7d8ee3e9742d42fe12f24d4">GPADC_BGR_REG_GPADC_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7adfb5a0c7d8ee3e9742d42fe12f24d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247f5a32146f1fab0a886f1aede0a481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a247f5a32146f1fab0a886f1aede0a481">GPADC_BGR_REG_GPADC_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a247f5a32146f1fab0a886f1aede0a481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf091be2ea0ae278e77b4ac9c93c9a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadf091be2ea0ae278e77b4ac9c93c9a3">GPADC_BGR_REG_GPADC_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aadf091be2ea0ae278e77b4ac9c93c9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50488357d79da046e14110bf6d6dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac50488357d79da046e14110bf6d6dba">GPADC_BGR_REG_GPADC_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aac50488357d79da046e14110bf6d6dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f481d8f09a2993e55e13c28dd3d62ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f481d8f09a2993e55e13c28dd3d62ca">THS_BGR_REG</a>&#160;&#160;&#160;0x000009fc</td></tr>
<tr class="separator:a6f481d8f09a2993e55e13c28dd3d62ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8ffe21fcd80ade0bb78ee2daca9746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f8ffe21fcd80ade0bb78ee2daca9746">THS_BGR_REG_THS_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8f8ffe21fcd80ade0bb78ee2daca9746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619563662d532ddeaf50e7de30412288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a619563662d532ddeaf50e7de30412288">THS_BGR_REG_THS_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a619563662d532ddeaf50e7de30412288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c2c62f64e2ea7a9c6b2c44323e4c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac2c2c62f64e2ea7a9c6b2c44323e4c68">THS_BGR_REG_THS_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac2c2c62f64e2ea7a9c6b2c44323e4c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9872cda69f9a1067fc8883a7d06288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee9872cda69f9a1067fc8883a7d06288">THS_BGR_REG_THS_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aee9872cda69f9a1067fc8883a7d06288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15829af47322d48a45136f507b1cc76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a15829af47322d48a45136f507b1cc76d">THS_BGR_REG_THS_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a15829af47322d48a45136f507b1cc76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b84777609eef60906b4e931f24ee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2b84777609eef60906b4e931f24ee10">THS_BGR_REG_THS_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af2b84777609eef60906b4e931f24ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3570ae03291dc3feeb99865019422fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3570ae03291dc3feeb99865019422fb2">THS_BGR_REG_THS_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3570ae03291dc3feeb99865019422fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee31cf870ad1b020acedacc3ac6408cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee31cf870ad1b020acedacc3ac6408cf">THS_BGR_REG_THS_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aee31cf870ad1b020acedacc3ac6408cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42d8725ac84f67509832accbc2d137b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad42d8725ac84f67509832accbc2d137b">USB0_CLK_REG</a>&#160;&#160;&#160;0x00000a70</td></tr>
<tr class="separator:ad42d8725ac84f67509832accbc2d137b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804b1e817d4698d1bf14676be7c52398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a804b1e817d4698d1bf14676be7c52398">USB0_CLK_REG_USB0_CLKEN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a804b1e817d4698d1bf14676be7c52398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b54decca294b2fe7e7518f2bb68296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae6b54decca294b2fe7e7518f2bb68296">USB0_CLK_REG_USB0_CLKEN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae6b54decca294b2fe7e7518f2bb68296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214322ba5957ad6cc385107bc93a87e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a214322ba5957ad6cc385107bc93a87e2">USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a214322ba5957ad6cc385107bc93a87e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1a8dd66d904b7dce95bcda6a21ab50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a1a8dd66d904b7dce95bcda6a21ab50">USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4a1a8dd66d904b7dce95bcda6a21ab50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042350db870581b9d05e02d4b66b1e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a042350db870581b9d05e02d4b66b1e09">USB0_CLK_REG_USBPHY0_RSTN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a042350db870581b9d05e02d4b66b1e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b01b3298f9752179b24a8fd722dc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad7b01b3298f9752179b24a8fd722dc6f">USB0_CLK_REG_USBPHY0_RSTN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ad7b01b3298f9752179b24a8fd722dc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a688f13de4447f6b54367fc1a4f54a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a688f13de4447f6b54367fc1a4f54a0">USB0_CLK_REG_USBPHY0_RSTN_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7a688f13de4447f6b54367fc1a4f54a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42fb2764cd6a94d1096a264dea76cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae42fb2764cd6a94d1096a264dea76cf4">USB0_CLK_REG_USBPHY0_RSTN_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae42fb2764cd6a94d1096a264dea76cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a48d8d21f34212c7b80e2d39d75570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a27a48d8d21f34212c7b80e2d39d75570">USB0_CLK_REG_USB0_CLK12M_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a27a48d8d21f34212c7b80e2d39d75570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318cb743eb59da80da1a8640798477cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a318cb743eb59da80da1a8640798477cf">USB0_CLK_REG_USB0_CLK12M_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:a318cb743eb59da80da1a8640798477cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7827abe8e6b2e49dca0cf54b49ae153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7827abe8e6b2e49dca0cf54b49ae153">USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac7827abe8e6b2e49dca0cf54b49ae153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9fb43f65924dfd051ab4e1d074afe59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae9fb43f65924dfd051ab4e1d074afe59">USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ae9fb43f65924dfd051ab4e1d074afe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fd0b7749c71993ded703db15c3dad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac8fd0b7749c71993ded703db15c3dad6">USB0_CLK_REG_USB0_CLK12M_SEL_RTC_32K</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ac8fd0b7749c71993ded703db15c3dad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac9806a6b9ab9beb531753650cdd7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afac9806a6b9ab9beb531753650cdd7e4">USB1_CLK_REG</a>&#160;&#160;&#160;0x00000a74</td></tr>
<tr class="separator:afac9806a6b9ab9beb531753650cdd7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610d8be6313b2dd14296baa3f268138b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a610d8be6313b2dd14296baa3f268138b">USB1_CLK_REG_USB1_CLKEN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a610d8be6313b2dd14296baa3f268138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e0509e8ff9953d9657ca29101a215b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84e0509e8ff9953d9657ca29101a215b">USB1_CLK_REG_USB1_CLKEN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a84e0509e8ff9953d9657ca29101a215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec86baedee553f0da339cc77a7d9d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aec86baedee553f0da339cc77a7d9d956">USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aec86baedee553f0da339cc77a7d9d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af86ac9dcc9986b8867241ee14e031d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5af86ac9dcc9986b8867241ee14e031d">USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5af86ac9dcc9986b8867241ee14e031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dac2585e8a1db48672b8e561feed7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2dac2585e8a1db48672b8e561feed7d">USB1_CLK_REG_USBPHY1_RSTN_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ae2dac2585e8a1db48672b8e561feed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb82cf3f8cbb4153359e384a498482ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb82cf3f8cbb4153359e384a498482ea">USB1_CLK_REG_USBPHY1_RSTN_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aeb82cf3f8cbb4153359e384a498482ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2841e83cd7461820eb21d62ac06d8535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2841e83cd7461820eb21d62ac06d8535">USB1_CLK_REG_USBPHY1_RSTN_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2841e83cd7461820eb21d62ac06d8535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae867fa8802e7518b0878d544d151b72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae867fa8802e7518b0878d544d151b72e">USB1_CLK_REG_USBPHY1_RSTN_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae867fa8802e7518b0878d544d151b72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d87b3094e4f611867c5e56ac727b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d87b3094e4f611867c5e56ac727b78a">USB1_CLK_REG_USB1_CLK12M_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2d87b3094e4f611867c5e56ac727b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad932d5d5d1d18901d5cae1f7d9466a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad932d5d5d1d18901d5cae1f7d9466a22">USB1_CLK_REG_USB1_CLK12M_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:ad932d5d5d1d18901d5cae1f7d9466a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0e03fcffeaa0cb0cb8b853a842cefa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a0e03fcffeaa0cb0cb8b853a842cefa">USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a3a0e03fcffeaa0cb0cb8b853a842cefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace649143a3641d173488b514ae8adb5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace649143a3641d173488b514ae8adb5b">USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ace649143a3641d173488b514ae8adb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044bc325e8382f968e481cb6c0d27ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a044bc325e8382f968e481cb6c0d27ba1">USB1_CLK_REG_USB1_CLK12M_SEL_RTC_32K</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a044bc325e8382f968e481cb6c0d27ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f05dcf716c4bec449bd04e73a313ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1f05dcf716c4bec449bd04e73a313ac">USB2_REF_CLK_REG</a>&#160;&#160;&#160;0x00000a78</td></tr>
<tr class="separator:ab1f05dcf716c4bec449bd04e73a313ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae227d935884ed0dafc2e09316214267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae227d935884ed0dafc2e09316214267d">USB2_REF_CLK_REG_USB2_REF_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae227d935884ed0dafc2e09316214267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660cab02b0967303922d1737df609eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a660cab02b0967303922d1737df609eda">USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a660cab02b0967303922d1737df609eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db9a92ca02cf122d94bda426c8d9033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8db9a92ca02cf122d94bda426c8d9033">USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8db9a92ca02cf122d94bda426c8d9033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85085a865e2a835f44a20f8aa9dc0fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85085a865e2a835f44a20f8aa9dc0fa5">USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a85085a865e2a835f44a20f8aa9dc0fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e068136798ff1c417c6945b41bf8cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e068136798ff1c417c6945b41bf8cab">USB2_SUSPEND_CLK_REG</a>&#160;&#160;&#160;0x00000a7c</td></tr>
<tr class="separator:a6e068136798ff1c417c6945b41bf8cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3c58600867385f2b12588145fdf1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2f3c58600867385f2b12588145fdf1f3">USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a2f3c58600867385f2b12588145fdf1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5445c7214ad6d6b6cb7cd1a286e3875f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5445c7214ad6d6b6cb7cd1a286e3875f">USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a5445c7214ad6d6b6cb7cd1a286e3875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21dd38f001291300bd5e354781083cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21dd38f001291300bd5e354781083cb7">USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a21dd38f001291300bd5e354781083cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7d08054df43268e10621b0e4a0c5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c7d08054df43268e10621b0e4a0c5d3">USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4c7d08054df43268e10621b0e4a0c5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dba2f1df6ad33979f355e04694b5cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5dba2f1df6ad33979f355e04694b5cfa">USB_BGR_REG</a>&#160;&#160;&#160;0x00000a8c</td></tr>
<tr class="separator:a5dba2f1df6ad33979f355e04694b5cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ebc3b2fcd930bd73b84ede3acf6f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7ebc3b2fcd930bd73b84ede3acf6f75">USB_BGR_REG_USB2_PHY_RST_OFFSET</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:aa7ebc3b2fcd930bd73b84ede3acf6f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52d012a60f16998cbac3423346886ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af52d012a60f16998cbac3423346886ba">USB_BGR_REG_USB2_PHY_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:af52d012a60f16998cbac3423346886ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8362b786e8eac653b8c23b08b29ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f8362b786e8eac653b8c23b08b29ab7">USB_BGR_REG_USB2_PHY_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8f8362b786e8eac653b8c23b08b29ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360c51f2c4701dcef0e525963dd0c725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a360c51f2c4701dcef0e525963dd0c725">USB_BGR_REG_USB2_PHY_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a360c51f2c4701dcef0e525963dd0c725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc231b5894da63e34e691f7222a065ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc231b5894da63e34e691f7222a065ef">USB_BGR_REG_USB2_RST_OFFSET</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:acc231b5894da63e34e691f7222a065ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6909053b4bb380007629d129d09fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c6909053b4bb380007629d129d09fec">USB_BGR_REG_USB2_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a4c6909053b4bb380007629d129d09fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598d7c488f256324d7d4d73b332ae821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a598d7c488f256324d7d4d73b332ae821">USB_BGR_REG_USB2_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a598d7c488f256324d7d4d73b332ae821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5a7e8ea48d5362e77dca42679f5d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe5a7e8ea48d5362e77dca42679f5d18">USB_BGR_REG_USB2_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afe5a7e8ea48d5362e77dca42679f5d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb21ce4535f5a2b14c4525d1c7e1673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aadb21ce4535f5a2b14c4525d1c7e1673">USB_BGR_REG_USBOTG0_RST_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aadb21ce4535f5a2b14c4525d1c7e1673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b58bb28358f84086bbea912ea718b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a45b58bb28358f84086bbea912ea718b4">USB_BGR_REG_USBOTG0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a45b58bb28358f84086bbea912ea718b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4692f4bdbe306b073e59cb75fb7e7ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4692f4bdbe306b073e59cb75fb7e7ac0">USB_BGR_REG_USBOTG0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4692f4bdbe306b073e59cb75fb7e7ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f27d9bf4fbc45e8bd041f649aaef9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3f27d9bf4fbc45e8bd041f649aaef9e">USB_BGR_REG_USBOTG0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab3f27d9bf4fbc45e8bd041f649aaef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0464e392e0bb0cda00165cd02b24872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab0464e392e0bb0cda00165cd02b24872">USB_BGR_REG_USBEHCI1_RST_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ab0464e392e0bb0cda00165cd02b24872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51d5b70b908f904b614aa12018a6714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af51d5b70b908f904b614aa12018a6714">USB_BGR_REG_USBEHCI1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:af51d5b70b908f904b614aa12018a6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd408fee74d8cb6b44b41b0e92f68d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abd408fee74d8cb6b44b41b0e92f68d2f">USB_BGR_REG_USBEHCI1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abd408fee74d8cb6b44b41b0e92f68d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae969c158865d6dc539d71d07a756194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae969c158865d6dc539d71d07a756194">USB_BGR_REG_USBEHCI1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aae969c158865d6dc539d71d07a756194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0e18188932ed37956aee790b109da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0d0e18188932ed37956aee790b109da3">USB_BGR_REG_USBEHCI0_RST_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a0d0e18188932ed37956aee790b109da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab184b4170a36a5a7f9065a8842f566b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab184b4170a36a5a7f9065a8842f566b3">USB_BGR_REG_USBEHCI0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ab184b4170a36a5a7f9065a8842f566b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f7bb50cf089f7a567677f8210cd6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32f7bb50cf089f7a567677f8210cd6eb">USB_BGR_REG_USBEHCI0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a32f7bb50cf089f7a567677f8210cd6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771430d306dbece11fa09e53afd8538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a771430d306dbece11fa09e53afd8538a">USB_BGR_REG_USBEHCI0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a771430d306dbece11fa09e53afd8538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11472e4750c4e490ae8a41158e267639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a11472e4750c4e490ae8a41158e267639">USB_BGR_REG_USBOHCI1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a11472e4750c4e490ae8a41158e267639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc91f9c5431bb8c8e7be0c0f52e1b4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc91f9c5431bb8c8e7be0c0f52e1b4b9">USB_BGR_REG_USBOHCI1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:acc91f9c5431bb8c8e7be0c0f52e1b4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0def8f1fbb06f04743228d3a3ddc6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0def8f1fbb06f04743228d3a3ddc6b8">USB_BGR_REG_USBOHCI1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad0def8f1fbb06f04743228d3a3ddc6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff074bc569c1d71e5a3b523021ee97d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff074bc569c1d71e5a3b523021ee97d3">USB_BGR_REG_USBOHCI1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aff074bc569c1d71e5a3b523021ee97d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa517a53b5ed64d525d73b287395d6c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa517a53b5ed64d525d73b287395d6c1b">USB_BGR_REG_USBOHCI0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aa517a53b5ed64d525d73b287395d6c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd375fe3251c3a30e5963b2bc9e53a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#addd375fe3251c3a30e5963b2bc9e53a7">USB_BGR_REG_USBOHCI0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:addd375fe3251c3a30e5963b2bc9e53a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92647a644bf673e6377ce1324087bff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a92647a644bf673e6377ce1324087bff3">USB_BGR_REG_USBOHCI0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a92647a644bf673e6377ce1324087bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dc04482d0055fcbc292bae380052e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad2dc04482d0055fcbc292bae380052e2">USB_BGR_REG_USBOHCI0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad2dc04482d0055fcbc292bae380052e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e67b5f6d2e61ee954e20612a3bbd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a53e67b5f6d2e61ee954e20612a3bbd18">USB_BGR_REG_USB2_GATING_OFFSET</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a53e67b5f6d2e61ee954e20612a3bbd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae983adfe811f9574527403d56f761168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae983adfe811f9574527403d56f761168">USB_BGR_REG_USB2_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ae983adfe811f9574527403d56f761168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcaa874e6bbcd92bbeba60643af2b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5dcaa874e6bbcd92bbeba60643af2b5e">USB_BGR_REG_USB2_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5dcaa874e6bbcd92bbeba60643af2b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af1b6b13f6d0136b482114dfaeed6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6af1b6b13f6d0136b482114dfaeed6b8">USB_BGR_REG_USB2_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6af1b6b13f6d0136b482114dfaeed6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e92ac207c70b39bcd876a624dce198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af0e92ac207c70b39bcd876a624dce198">USB_BGR_REG_USBOTG0_GATING_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af0e92ac207c70b39bcd876a624dce198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7495efd616f486aabcd19074be4715eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7495efd616f486aabcd19074be4715eb">USB_BGR_REG_USBOTG0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a7495efd616f486aabcd19074be4715eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07c13b2d5512e32d8ee0a0c54954b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa07c13b2d5512e32d8ee0a0c54954b1e">USB_BGR_REG_USBOTG0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa07c13b2d5512e32d8ee0a0c54954b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d319f8d19771b1da5777c46d42ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a97d319f8d19771b1da5777c46d42ff06">USB_BGR_REG_USBOTG0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a97d319f8d19771b1da5777c46d42ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6112933e664bb5e6a3a02d02f9e693f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6112933e664bb5e6a3a02d02f9e693f9">USB_BGR_REG_USBEHCI1_GATING_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a6112933e664bb5e6a3a02d02f9e693f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc49f48315fdb3502ad629fb3055b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1cc49f48315fdb3502ad629fb3055b20">USB_BGR_REG_USBEHCI1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a1cc49f48315fdb3502ad629fb3055b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9da49013a38090aae96239a88afaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f9da49013a38090aae96239a88afaf9">USB_BGR_REG_USBEHCI1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6f9da49013a38090aae96239a88afaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a69c5aef7b6aaf7ffe88e83fe43a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a87a69c5aef7b6aaf7ffe88e83fe43a3a">USB_BGR_REG_USBEHCI1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a87a69c5aef7b6aaf7ffe88e83fe43a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6812917b4ea4d5380274f493aef87515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6812917b4ea4d5380274f493aef87515">USB_BGR_REG_USBEHCI0_GATING_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a6812917b4ea4d5380274f493aef87515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d8f6e32f53c4d2bf8fc4bbe8bc7988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a51d8f6e32f53c4d2bf8fc4bbe8bc7988">USB_BGR_REG_USBEHCI0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a51d8f6e32f53c4d2bf8fc4bbe8bc7988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66ba3c470198e078a824996fa87f0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae66ba3c470198e078a824996fa87f0bc">USB_BGR_REG_USBEHCI0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae66ba3c470198e078a824996fa87f0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9256a8c14a854ca7652a86dcfc5e8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9256a8c14a854ca7652a86dcfc5e8f1">USB_BGR_REG_USBEHCI0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af9256a8c14a854ca7652a86dcfc5e8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba986a702f0b34a041e0b45d9584203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ba986a702f0b34a041e0b45d9584203">USB_BGR_REG_USBOHCI1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8ba986a702f0b34a041e0b45d9584203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e84b8ba9b6913c72c85b6917d01da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41e84b8ba9b6913c72c85b6917d01da0">USB_BGR_REG_USBOHCI1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a41e84b8ba9b6913c72c85b6917d01da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3358b86ceff873783821480a0a3ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e3358b86ceff873783821480a0a3ee6">USB_BGR_REG_USBOHCI1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8e3358b86ceff873783821480a0a3ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e055d9f89fb94bdc031de9619ce850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9e055d9f89fb94bdc031de9619ce850">USB_BGR_REG_USBOHCI1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af9e055d9f89fb94bdc031de9619ce850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0582cc1842df1a0b98f96c8f6cfe7e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0582cc1842df1a0b98f96c8f6cfe7e9c">USB_BGR_REG_USBOHCI0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0582cc1842df1a0b98f96c8f6cfe7e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006959a8536784ab98674d313b7da4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a006959a8536784ab98674d313b7da4ef">USB_BGR_REG_USBOHCI0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a006959a8536784ab98674d313b7da4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466ec2f1d394bbb019da473d49ea1314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a466ec2f1d394bbb019da473d49ea1314">USB_BGR_REG_USBOHCI0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a466ec2f1d394bbb019da473d49ea1314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0249ec6258e8ff7ed5deb7cec9f588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d0249ec6258e8ff7ed5deb7cec9f588">USB_BGR_REG_USBOHCI0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6d0249ec6258e8ff7ed5deb7cec9f588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25745a7dcdb04b403502da0459532ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a25745a7dcdb04b403502da0459532ebb">LRADC_BGR_REG</a>&#160;&#160;&#160;0x00000a9c</td></tr>
<tr class="separator:a25745a7dcdb04b403502da0459532ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d2acee01b7578e0e9c03c453744534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6d2acee01b7578e0e9c03c453744534">LRADC_BGR_REG_LRADC_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:af6d2acee01b7578e0e9c03c453744534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b031b9071c6e2d3d79af62f665e0983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1b031b9071c6e2d3d79af62f665e0983">LRADC_BGR_REG_LRADC_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a1b031b9071c6e2d3d79af62f665e0983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ea64c9c0732cfee95c49815eaa31fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae7ea64c9c0732cfee95c49815eaa31fc">LRADC_BGR_REG_LRADC_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae7ea64c9c0732cfee95c49815eaa31fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2301cb75290409ff1ab509b35321b4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2301cb75290409ff1ab509b35321b4ad">LRADC_BGR_REG_LRADC_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2301cb75290409ff1ab509b35321b4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a6b81d49838b1397635aa5d9920ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38a6b81d49838b1397635aa5d9920ac7">LRADC_BGR_REG_LRADC_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a38a6b81d49838b1397635aa5d9920ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ca69098baf20008eab660f0c9e11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a643ca69098baf20008eab660f0c9e11f">LRADC_BGR_REG_LRADC_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a643ca69098baf20008eab660f0c9e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cba9d6b3da15a7bca9b5379f4eb1803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9cba9d6b3da15a7bca9b5379f4eb1803">LRADC_BGR_REG_LRADC_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9cba9d6b3da15a7bca9b5379f4eb1803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8c0b8174faa092e81df7cf276a1861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee8c0b8174faa092e81df7cf276a1861">LRADC_BGR_REG_LRADC_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aee8c0b8174faa092e81df7cf276a1861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b59b5a92ad868c3602171d0837eecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a36b59b5a92ad868c3602171d0837eecb">PCIE_AUX_CLK_REG</a>&#160;&#160;&#160;0x00000aa0</td></tr>
<tr class="separator:a36b59b5a92ad868c3602171d0837eecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14333d636e30445b05fcf8e99b1ba01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a14333d636e30445b05fcf8e99b1ba01e">PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a14333d636e30445b05fcf8e99b1ba01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5513616fd2536d92935849508aee386d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5513616fd2536d92935849508aee386d">PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a5513616fd2536d92935849508aee386d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306f80bd0237db18fd629e64f72a98fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a306f80bd0237db18fd629e64f72a98fd">PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a306f80bd0237db18fd629e64f72a98fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a46f1e47e0c6a835e9ec554fa2d415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76a46f1e47e0c6a835e9ec554fa2d415">PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a76a46f1e47e0c6a835e9ec554fa2d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbda45e50c5cd2347e099464ee4534bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adbda45e50c5cd2347e099464ee4534bf">PCIE_AUX_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:adbda45e50c5cd2347e099464ee4534bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7e50dc32617f4ad98f16e944c8a65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f7e50dc32617f4ad98f16e944c8a65d">PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a8f7e50dc32617f4ad98f16e944c8a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f6fc399605b4751bae3167c1e5605d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6f6fc399605b4751bae3167c1e5605d">PCIE_AUX_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac6f6fc399605b4751bae3167c1e5605d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9594793eaf322b8ffa7ba088e04ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a9594793eaf322b8ffa7ba088e04ff0">PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1a9594793eaf322b8ffa7ba088e04ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cf056bfaa7b0c54c76b27173eeea70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59cf056bfaa7b0c54c76b27173eeea70">PCIE_AUX_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a59cf056bfaa7b0c54c76b27173eeea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae128955dc8d524f2566c1a3c1a70d444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae128955dc8d524f2566c1a3c1a70d444">PCIE_AUX_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ae128955dc8d524f2566c1a3c1a70d444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612229e027f3aeb4559332df411859e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a612229e027f3aeb4559332df411859e1">PCIE_REF_CLK_REG</a>&#160;&#160;&#160;0x00000aa4</td></tr>
<tr class="separator:a612229e027f3aeb4559332df411859e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d23bd884623221fd7ade382fdeb4d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49d23bd884623221fd7ade382fdeb4d1">PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a49d23bd884623221fd7ade382fdeb4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5138813ac7b1f4ff296335c8261eb93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5138813ac7b1f4ff296335c8261eb93">PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ad5138813ac7b1f4ff296335c8261eb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bd3d9f40bc98c574ab4636558837a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4bd3d9f40bc98c574ab4636558837a5">PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab4bd3d9f40bc98c574ab4636558837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764a1bd0a473e32f99ad9dfdaab4d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a764a1bd0a473e32f99ad9dfdaab4d8e2">PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a764a1bd0a473e32f99ad9dfdaab4d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94777b88e2ca765ba3b4c1f09a70320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab94777b88e2ca765ba3b4c1f09a70320">PCIE_BGR_REG</a>&#160;&#160;&#160;0x00000aac</td></tr>
<tr class="separator:ab94777b88e2ca765ba3b4c1f09a70320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d30357adaa117b41e014b5b45163ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a96d30357adaa117b41e014b5b45163ff">PCIE_BGR_REG_PCIE_PE_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a96d30357adaa117b41e014b5b45163ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00e7ef855beab26cb8f3f87dc185403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae00e7ef855beab26cb8f3f87dc185403">PCIE_BGR_REG_PCIE_PE_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ae00e7ef855beab26cb8f3f87dc185403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5d6bf459b4276f19fcb3701909820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aad5d6bf459b4276f19fcb3701909820b">PCIE_BGR_REG_PCIE_PE_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aad5d6bf459b4276f19fcb3701909820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38df7e7a51dae2b26e742b0177f93e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38df7e7a51dae2b26e742b0177f93e4a">PCIE_BGR_REG_PCIE_PE_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a38df7e7a51dae2b26e742b0177f93e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e42fc4e46a77643fe349532ae413cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e42fc4e46a77643fe349532ae413cde">PCIE_BGR_REG_PCIE_POWER_UP_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a6e42fc4e46a77643fe349532ae413cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4172662eb8e5f42b852b335d17b203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed4172662eb8e5f42b852b335d17b203">PCIE_BGR_REG_PCIE_POWER_UP_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:aed4172662eb8e5f42b852b335d17b203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14b68f582974919d5acb4a545eeb439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab14b68f582974919d5acb4a545eeb439">PCIE_BGR_REG_PCIE_POWER_UP_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab14b68f582974919d5acb4a545eeb439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebed306f313900ce5d8c9e2d7af1fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ebed306f313900ce5d8c9e2d7af1fe2">PCIE_BGR_REG_PCIE_POWER_UP_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4ebed306f313900ce5d8c9e2d7af1fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234bf6296a761815c252048e29bb752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a234bf6296a761815c252048e29bb752f">PCIE_BGR_REG_PCIE_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a234bf6296a761815c252048e29bb752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788d1a4fd5092f580d4c0de8d9b5a0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a788d1a4fd5092f580d4c0de8d9b5a0ed">PCIE_BGR_REG_PCIE_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a788d1a4fd5092f580d4c0de8d9b5a0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f66fdc9ad0098440f8f0cd58ca7f3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9f66fdc9ad0098440f8f0cd58ca7f3c6">PCIE_BGR_REG_PCIE_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9f66fdc9ad0098440f8f0cd58ca7f3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d00668cff5b06e218c516a0b08ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a61d00668cff5b06e218c516a0b08ea0b">PCIE_BGR_REG_PCIE_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a61d00668cff5b06e218c516a0b08ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05077784f6508d2cfe88529cffb7844f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a05077784f6508d2cfe88529cffb7844f">PCIE_BGR_REG_PCIE_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a05077784f6508d2cfe88529cffb7844f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56a3510bdfd1078921c910e658b10f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af56a3510bdfd1078921c910e658b10f7">PCIE_BGR_REG_PCIE_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af56a3510bdfd1078921c910e658b10f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813990b6bf55c43231bcfd05702b6f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a813990b6bf55c43231bcfd05702b6f45">PCIE_BGR_REG_PCIE_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a813990b6bf55c43231bcfd05702b6f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79893d6eb6ef2070f04f6efbd61b7840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a79893d6eb6ef2070f04f6efbd61b7840">PCIE_BGR_REG_PCIE_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a79893d6eb6ef2070f04f6efbd61b7840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063841e4aee1a1436edb077cf16da6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a063841e4aee1a1436edb077cf16da6da">DPSS_TOP0_BGR_REG</a>&#160;&#160;&#160;0x00000abc</td></tr>
<tr class="separator:a063841e4aee1a1436edb077cf16da6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bed8f1ab8dd330b3581dfcc1b787c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5bed8f1ab8dd330b3581dfcc1b787c77">DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5bed8f1ab8dd330b3581dfcc1b787c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5206a65322b017ba0d1e27d82b4368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5d5206a65322b017ba0d1e27d82b4368">DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a5d5206a65322b017ba0d1e27d82b4368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcacca6a205b7ae6ca0e4aa212151c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abdcacca6a205b7ae6ca0e4aa212151c5">DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abdcacca6a205b7ae6ca0e4aa212151c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e39bb14e8464fc599d0202944b39829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e39bb14e8464fc599d0202944b39829">DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4e39bb14e8464fc599d0202944b39829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730959d142aa9ec9395d8dc30c168a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a730959d142aa9ec9395d8dc30c168a0f">DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a730959d142aa9ec9395d8dc30c168a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4fe21a1e702dfefc33302a33a6f8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d4fe21a1e702dfefc33302a33a6f8dd">DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a2d4fe21a1e702dfefc33302a33a6f8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c741ca8c2edbd13df60ad71a8f96b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9c741ca8c2edbd13df60ad71a8f96b6">DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af9c741ca8c2edbd13df60ad71a8f96b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a60af9a15963752be23db5975f07f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a83a60af9a15963752be23db5975f07f1">DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a83a60af9a15963752be23db5975f07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158b3aa0bc864a62bc2bb90a1f9a67d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a158b3aa0bc864a62bc2bb90a1f9a67d7">DPSS_TOP1_BGR_REG</a>&#160;&#160;&#160;0x00000acc</td></tr>
<tr class="separator:a158b3aa0bc864a62bc2bb90a1f9a67d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd90d2d9b1f8473964c14db975a3454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9dd90d2d9b1f8473964c14db975a3454">DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a9dd90d2d9b1f8473964c14db975a3454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b95d915588e7aea107427f94fc5d572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b95d915588e7aea107427f94fc5d572">DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a9b95d915588e7aea107427f94fc5d572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626bfed9939a937b18b05d09138a082a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a626bfed9939a937b18b05d09138a082a">DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a626bfed9939a937b18b05d09138a082a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f53bdccef57e6ea9ded22ee935588cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5f53bdccef57e6ea9ded22ee935588cb">DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5f53bdccef57e6ea9ded22ee935588cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5964f552eade788eb1af5f79cac8bc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5964f552eade788eb1af5f79cac8bc07">DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5964f552eade788eb1af5f79cac8bc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5fbeb9f7e23f13d0ba55616c0689b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e5fbeb9f7e23f13d0ba55616c0689b5">DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a3e5fbeb9f7e23f13d0ba55616c0689b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae559233417bef046dff6a9a25cc48e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae559233417bef046dff6a9a25cc48e5f">DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae559233417bef046dff6a9a25cc48e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f847203b3639dccad3ec3d3a40a375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f847203b3639dccad3ec3d3a40a375e">DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4f847203b3639dccad3ec3d3a40a375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc145801f32412ce3b4c5bab038a5eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc145801f32412ce3b4c5bab038a5eed">HDMI_24M_CLK_REG</a>&#160;&#160;&#160;0x00000b04</td></tr>
<tr class="separator:adc145801f32412ce3b4c5bab038a5eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2c5ac9fcdb7ef7398b79b9c3a5c777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a2c5ac9fcdb7ef7398b79b9c3a5c777">HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a8a2c5ac9fcdb7ef7398b79b9c3a5c777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456a4d44577376eaef48fb76357274c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a456a4d44577376eaef48fb76357274c9">HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a456a4d44577376eaef48fb76357274c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe00df3b0c3b83f0cf21f1036b206c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe00df3b0c3b83f0cf21f1036b206c7d">HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afe00df3b0c3b83f0cf21f1036b206c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548e4a92c5604ef40bdb759d5e8c12e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a548e4a92c5604ef40bdb759d5e8c12e4">HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a548e4a92c5604ef40bdb759d5e8c12e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f376c15257a6072f018757708efa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30f376c15257a6072f018757708efa55">HDMI_CEC_CLK_REG</a>&#160;&#160;&#160;0x00000b10</td></tr>
<tr class="separator:a30f376c15257a6072f018757708efa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d5b0465ed9fed1614da04b79703e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4d5b0465ed9fed1614da04b79703e28">HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:af4d5b0465ed9fed1614da04b79703e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a191fdec81acbc2fe8c2408d7bf62f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7a191fdec81acbc2fe8c2408d7bf62f4">HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a7a191fdec81acbc2fe8c2408d7bf62f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a7112c25abd0bcc772918f80418417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a87a7112c25abd0bcc772918f80418417">HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a87a7112c25abd0bcc772918f80418417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd6d47dcb9ae2f4f45a56d5115dc48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1bd6d47dcb9ae2f4f45a56d5115dc48f">HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1bd6d47dcb9ae2f4f45a56d5115dc48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1f6963375da66d1872ab6109d83f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afc1f6963375da66d1872ab6109d83f0a">HDMI_CEC_CLK_REG_PERI_GATING_OFFSET</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:afc1f6963375da66d1872ab6109d83f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf057fbd4cb04f6fd8fba09346c835a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0bf057fbd4cb04f6fd8fba09346c835a">HDMI_CEC_CLK_REG_PERI_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a0bf057fbd4cb04f6fd8fba09346c835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6dac5c7994e47d4204166db67f05ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9b6dac5c7994e47d4204166db67f05ab">HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9b6dac5c7994e47d4204166db67f05ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac082261025b5315877ee9545b788258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aac082261025b5315877ee9545b788258">HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aac082261025b5315877ee9545b788258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14019bfa805fcbbbb2acd3e6b6a71d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae14019bfa805fcbbbb2acd3e6b6a71d6">HDMI_CEC_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae14019bfa805fcbbbb2acd3e6b6a71d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89d769f018fdac0b363366897097a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af89d769f018fdac0b363366897097a8b">HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:af89d769f018fdac0b363366897097a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec397ebf685734b5c9b07df2f8d08814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aec397ebf685734b5c9b07df2f8d08814">HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aec397ebf685734b5c9b07df2f8d08814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94a534c5e49937987f0f0b2dfec5a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab94a534c5e49937987f0f0b2dfec5a51">HDMI_CEC_CLK_REG_CLK_SRC_SEL_HDMI_CEC_CLK32K__PLL_PERI_2X__36621___32_768KHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab94a534c5e49937987f0f0b2dfec5a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92bd4ccd1bb4873a6a66555de80bd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af92bd4ccd1bb4873a6a66555de80bd55">HDMI_BGR_REG</a>&#160;&#160;&#160;0x00000b1c</td></tr>
<tr class="separator:af92bd4ccd1bb4873a6a66555de80bd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3bf77080a3c52e2f7c9511b792a64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e3bf77080a3c52e2f7c9511b792a64b">HDMI_BGR_REG_HDMI_SUB_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a7e3bf77080a3c52e2f7c9511b792a64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dfafa838718252c552aa94228c5bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a27dfafa838718252c552aa94228c5bff">HDMI_BGR_REG_HDMI_SUB_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a27dfafa838718252c552aa94228c5bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8bb1cd6fe292c23d03f17605dd82d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae8bb1cd6fe292c23d03f17605dd82d1f">HDMI_BGR_REG_HDMI_SUB_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ae8bb1cd6fe292c23d03f17605dd82d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d062f25b16a35eb1dd963bdba5b450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9d062f25b16a35eb1dd963bdba5b450">HDMI_BGR_REG_HDMI_SUB_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab9d062f25b16a35eb1dd963bdba5b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178f3b4c149a22391b740cc6cffbe141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a178f3b4c149a22391b740cc6cffbe141">HDMI_BGR_REG_HDMI_MAIN_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a178f3b4c149a22391b740cc6cffbe141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94587c4668a11d63a8f448c7acb3d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad94587c4668a11d63a8f448c7acb3d50">HDMI_BGR_REG_HDMI_MAIN_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ad94587c4668a11d63a8f448c7acb3d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a712277608dc3a5f022f32aeada1410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9a712277608dc3a5f022f32aeada1410">HDMI_BGR_REG_HDMI_MAIN_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9a712277608dc3a5f022f32aeada1410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90697466eb6673863280b08f80be059e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a90697466eb6673863280b08f80be059e">HDMI_BGR_REG_HDMI_MAIN_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a90697466eb6673863280b08f80be059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c00ad61c5e0ad77c328a3facca3c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a16c00ad61c5e0ad77c328a3facca3c37">HDMI_BGR_REG_HDMI_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a16c00ad61c5e0ad77c328a3facca3c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f030dc44cd9c06827ec224b65ee6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8f030dc44cd9c06827ec224b65ee6ac">HDMI_BGR_REG_HDMI_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa8f030dc44cd9c06827ec224b65ee6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a4e0c36e6a821b33e7f379a37680fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84a4e0c36e6a821b33e7f379a37680fe">HDMI_BGR_REG_HDMI_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a84a4e0c36e6a821b33e7f379a37680fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2420f06317946ae7dc2af9421b742cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2420f06317946ae7dc2af9421b742cab">HDMI_BGR_REG_HDMI_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2420f06317946ae7dc2af9421b742cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae737fa3cd7fbd8120b36e927d9c210fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae737fa3cd7fbd8120b36e927d9c210fd">DSI0_CLK_REG</a>&#160;&#160;&#160;0x00000b24</td></tr>
<tr class="separator:ae737fa3cd7fbd8120b36e927d9c210fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d4b6f50d05bc491eef334c8eef3865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a42d4b6f50d05bc491eef334c8eef3865">DSI0_CLK_REG_DSI0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a42d4b6f50d05bc491eef334c8eef3865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973891a74796f31f62b0cea21d358422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a973891a74796f31f62b0cea21d358422">DSI0_CLK_REG_DSI0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a973891a74796f31f62b0cea21d358422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2742bf9479a90c843fcfa965d055d652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2742bf9479a90c843fcfa965d055d652">DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2742bf9479a90c843fcfa965d055d652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1454c674ccb5f5f8bfa83d6aabca41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad1454c674ccb5f5f8bfa83d6aabca41f">DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad1454c674ccb5f5f8bfa83d6aabca41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc22402e6aad5268deada557c0aedaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc22402e6aad5268deada557c0aedaaf">DSI0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:acc22402e6aad5268deada557c0aedaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b525ea35d559fd491cfc89c2e11e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a710b525ea35d559fd491cfc89c2e11e8">DSI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a710b525ea35d559fd491cfc89c2e11e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d9140bccaae70384fd256e8cedfe8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6d9140bccaae70384fd256e8cedfe8f">DSI0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:af6d9140bccaae70384fd256e8cedfe8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0146ff0033e30b63f71dc0cedbc47f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0146ff0033e30b63f71dc0cedbc47f4b">DSI0_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a0146ff0033e30b63f71dc0cedbc47f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59e2e8eea85404a7b08db74f113c4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af59e2e8eea85404a7b08db74f113c4a2">DSI0_CLK_REG_CLK_SRC_SEL_PERI0_150M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:af59e2e8eea85404a7b08db74f113c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3083148a7f3c94fbafee5913e521288c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3083148a7f3c94fbafee5913e521288c">DSI0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3083148a7f3c94fbafee5913e521288c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd49abed36e2032401cb9d1fe5b4f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adfd49abed36e2032401cb9d1fe5b4f4f">DSI0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:adfd49abed36e2032401cb9d1fe5b4f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4300896f6b5eebef4186fb92458499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb4300896f6b5eebef4186fb92458499">DSI1_CLK_REG</a>&#160;&#160;&#160;0x00000b28</td></tr>
<tr class="separator:aeb4300896f6b5eebef4186fb92458499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24dd69b8748360029b903ceb358f3803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24dd69b8748360029b903ceb358f3803">DSI1_CLK_REG_DSI1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a24dd69b8748360029b903ceb358f3803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddd1d0839e3ab12c31c74d1b78c5f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ddd1d0839e3ab12c31c74d1b78c5f61">DSI1_CLK_REG_DSI1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a5ddd1d0839e3ab12c31c74d1b78c5f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ba67d71e9dde8396f157386d8f5fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a03ba67d71e9dde8396f157386d8f5fe0">DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a03ba67d71e9dde8396f157386d8f5fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1060f6f6bfd06f77f28cc60e8d1449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8c1060f6f6bfd06f77f28cc60e8d1449">DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8c1060f6f6bfd06f77f28cc60e8d1449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d27c42e826689c9cba699d70da240a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3d27c42e826689c9cba699d70da240a3">DSI1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3d27c42e826689c9cba699d70da240a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd502f3c255119a7c31e4409a05cd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#addd502f3c255119a7c31e4409a05cd33">DSI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:addd502f3c255119a7c31e4409a05cd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2131668512f7a6bf3745542338596db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2131668512f7a6bf3745542338596db1">DSI1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a2131668512f7a6bf3745542338596db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e3968c524caf8013c66295081e26fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78e3968c524caf8013c66295081e26fb">DSI1_CLK_REG_CLK_SRC_SEL_PERI0_200M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a78e3968c524caf8013c66295081e26fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b07e76d56e9248cdb6601e8cf769f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b07e76d56e9248cdb6601e8cf769f65">DSI1_CLK_REG_CLK_SRC_SEL_PERI0_150M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a3b07e76d56e9248cdb6601e8cf769f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0fec4f6daba834b8a2a749ff50e5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c0fec4f6daba834b8a2a749ff50e5ff">DSI1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2c0fec4f6daba834b8a2a749ff50e5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e778f79658f39e89d1d9a7ddf66b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18e778f79658f39e89d1d9a7ddf66b0e">DSI1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a18e778f79658f39e89d1d9a7ddf66b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3c239739b3d0f75e4c1be717698c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acd3c239739b3d0f75e4c1be717698c66">DSI_BGR_REG</a>&#160;&#160;&#160;0x00000b4c</td></tr>
<tr class="separator:acd3c239739b3d0f75e4c1be717698c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38571b521e935ea0e8f4956875c7bd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38571b521e935ea0e8f4956875c7bd57">DSI_BGR_REG_DSI1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a38571b521e935ea0e8f4956875c7bd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed432a8c361057c647442cb28fe676f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1ed432a8c361057c647442cb28fe676f">DSI_BGR_REG_DSI1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a1ed432a8c361057c647442cb28fe676f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caf270aedd63ce6d26d33ce072354f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4caf270aedd63ce6d26d33ce072354f2">DSI_BGR_REG_DSI1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4caf270aedd63ce6d26d33ce072354f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28e39ba0b75acbeb22b593b2ca301f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afd28e39ba0b75acbeb22b593b2ca301f">DSI_BGR_REG_DSI1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afd28e39ba0b75acbeb22b593b2ca301f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0b27d8d4990bbf3072bdd1bbd05dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3f0b27d8d4990bbf3072bdd1bbd05dbf">DSI_BGR_REG_DSI0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a3f0b27d8d4990bbf3072bdd1bbd05dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d721394d5c14223ed73a2ca5d2c57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65d721394d5c14223ed73a2ca5d2c57d">DSI_BGR_REG_DSI0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a65d721394d5c14223ed73a2ca5d2c57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621f5020b3fd13d967e790670b95741b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a621f5020b3fd13d967e790670b95741b">DSI_BGR_REG_DSI0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a621f5020b3fd13d967e790670b95741b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62f223295cc19f25a9abef2a0b3039e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae62f223295cc19f25a9abef2a0b3039e">DSI_BGR_REG_DSI0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ae62f223295cc19f25a9abef2a0b3039e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f5ff0a644f5dd8f4b8d19c20e6becf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab8f5ff0a644f5dd8f4b8d19c20e6becf">DSI_BGR_REG_DSI1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab8f5ff0a644f5dd8f4b8d19c20e6becf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e2a337059b5e1aaee0bde0799a7a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae2e2a337059b5e1aaee0bde0799a7a00">DSI_BGR_REG_DSI1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae2e2a337059b5e1aaee0bde0799a7a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab497608c67ac3188a646aa0d31b42742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab497608c67ac3188a646aa0d31b42742">DSI_BGR_REG_DSI1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab497608c67ac3188a646aa0d31b42742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92fb52dd27b89c681cb0f1ef14fc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f92fb52dd27b89c681cb0f1ef14fc7b">DSI_BGR_REG_DSI1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8f92fb52dd27b89c681cb0f1ef14fc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3597bf616b0022bb4cdd96ed51dd92c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3597bf616b0022bb4cdd96ed51dd92c9">DSI_BGR_REG_DSI0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3597bf616b0022bb4cdd96ed51dd92c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53bdb305793f0877cf558e1ee155ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af53bdb305793f0877cf558e1ee155ea5">DSI_BGR_REG_DSI0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af53bdb305793f0877cf558e1ee155ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06a26e94901c5e6ef6bd02486c390d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad06a26e94901c5e6ef6bd02486c390d3">DSI_BGR_REG_DSI0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad06a26e94901c5e6ef6bd02486c390d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b490c3aeffbbf42e31a6caebb99c5d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b490c3aeffbbf42e31a6caebb99c5d0">DSI_BGR_REG_DSI0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4b490c3aeffbbf42e31a6caebb99c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893e5dd690236db9183f566da32f035c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a893e5dd690236db9183f566da32f035c">VO0_TCONLCD0_CLK_REG</a>&#160;&#160;&#160;0x00000b60</td></tr>
<tr class="separator:a893e5dd690236db9183f566da32f035c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1315236f756dd4cf5e84d65731e611a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1315236f756dd4cf5e84d65731e611a">VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab1315236f756dd4cf5e84d65731e611a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26db7a3bff718b46bf7081adba68c81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26db7a3bff718b46bf7081adba68c81c">VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a26db7a3bff718b46bf7081adba68c81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78577e51f28167109fe49bb6beb14d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78577e51f28167109fe49bb6beb14d09">VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a78577e51f28167109fe49bb6beb14d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ceff62bf9b1e61e457cf54b3d1379f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a45ceff62bf9b1e61e457cf54b3d1379f">VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a45ceff62bf9b1e61e457cf54b3d1379f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68274762bcedbdb89c0f9d014884d203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a68274762bcedbdb89c0f9d014884d203">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a68274762bcedbdb89c0f9d014884d203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4af32aa5bfbebfa41fe55db354d427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3c4af32aa5bfbebfa41fe55db354d427">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a3c4af32aa5bfbebfa41fe55db354d427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef1d303eb6f9a02f33ee1f5ec14bfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaef1d303eb6f9a02f33ee1f5ec14bfe0">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:aaef1d303eb6f9a02f33ee1f5ec14bfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179b865e7007f659ebe6d525dfd8ab72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a179b865e7007f659ebe6d525dfd8ab72">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a179b865e7007f659ebe6d525dfd8ab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b4164ec04a0aa1c704cc188238b964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24b4164ec04a0aa1c704cc188238b964">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a24b4164ec04a0aa1c704cc188238b964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2569b7f8c2cb36019eb48f3cec85fd89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2569b7f8c2cb36019eb48f3cec85fd89">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2569b7f8c2cb36019eb48f3cec85fd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202a7b0783b8dc5ee9c4d84d0a222ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a202a7b0783b8dc5ee9c4d84d0a222ce9">VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a202a7b0783b8dc5ee9c4d84d0a222ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08d03e934e95de2444b92b8d0228e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa08d03e934e95de2444b92b8d0228e2f">VO0_TCONLCD0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa08d03e934e95de2444b92b8d0228e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40295d2f30cabd3bac9e3e26c4f784ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40295d2f30cabd3bac9e3e26c4f784ea">VO0_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a40295d2f30cabd3bac9e3e26c4f784ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3940b9a711b470116597272cce1397e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3940b9a711b470116597272cce1397e2">VO0_TCONLCD1_CLK_REG</a>&#160;&#160;&#160;0x00000b64</td></tr>
<tr class="separator:a3940b9a711b470116597272cce1397e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960441f73b76cd2a0698dc62343e6b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a960441f73b76cd2a0698dc62343e6b63">VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a960441f73b76cd2a0698dc62343e6b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758b0773a035c1b1c5a5bdbfd1bfb7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a758b0773a035c1b1c5a5bdbfd1bfb7c9">VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a758b0773a035c1b1c5a5bdbfd1bfb7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc97e513d7ffece7e3d9e990285f2df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc97e513d7ffece7e3d9e990285f2df5">VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:abc97e513d7ffece7e3d9e990285f2df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22823e9a6653e6997100ab29ca9d0ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a22823e9a6653e6997100ab29ca9d0ba1">VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a22823e9a6653e6997100ab29ca9d0ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a5b5a230c61a6d4c5cf6c1e89f85c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa7a5b5a230c61a6d4c5cf6c1e89f85c6">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aa7a5b5a230c61a6d4c5cf6c1e89f85c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf4464051091964c6b7e17bac96df1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aedf4464051091964c6b7e17bac96df1b">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aedf4464051091964c6b7e17bac96df1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a60cb27658c2317c77a9888240a3684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3a60cb27658c2317c77a9888240a3684">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a3a60cb27658c2317c77a9888240a3684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4c96cecce3b0368a41166480fa1f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7d4c96cecce3b0368a41166480fa1f37">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a7d4c96cecce3b0368a41166480fa1f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267a75248d6cf47512399f3d9f8115dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a267a75248d6cf47512399f3d9f8115dc">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a267a75248d6cf47512399f3d9f8115dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631faf3f8dc47baa9b65f35f91aa82b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a631faf3f8dc47baa9b65f35f91aa82b3">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a631faf3f8dc47baa9b65f35f91aa82b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a6f30a39cd1b18df8ee2fb6aca681e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0a6f30a39cd1b18df8ee2fb6aca681e">VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ad0a6f30a39cd1b18df8ee2fb6aca681e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b0113e44cdefd44e6d2e75a43204d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2b0113e44cdefd44e6d2e75a43204d8">VO0_TCONLCD1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa2b0113e44cdefd44e6d2e75a43204d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3674228c5b235352f603374d195174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aad3674228c5b235352f603374d195174">VO0_TCONLCD1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:aad3674228c5b235352f603374d195174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ad3eafad52b66b31791956ad828ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62ad3eafad52b66b31791956ad828ba6">VO1_TCONLCD0_CLK_REG</a>&#160;&#160;&#160;0x00000b68</td></tr>
<tr class="separator:a62ad3eafad52b66b31791956ad828ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365f9f73f2d0c03bdb7b64d18ffc035a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a365f9f73f2d0c03bdb7b64d18ffc035a">VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a365f9f73f2d0c03bdb7b64d18ffc035a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57dba9a288a803f91671baa99e854c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a57dba9a288a803f91671baa99e854c19">VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a57dba9a288a803f91671baa99e854c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7faf599c18687e4b04ac9410a56a99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7faf599c18687e4b04ac9410a56a99c3">VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7faf599c18687e4b04ac9410a56a99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3b5f93d45a39c258a688d6566515b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9f3b5f93d45a39c258a688d6566515b0">VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9f3b5f93d45a39c258a688d6566515b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ecdcbebbf584ccc1956d8285a51910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a71ecdcbebbf584ccc1956d8285a51910">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a71ecdcbebbf584ccc1956d8285a51910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cb2b8128d2318b7e8f80da03756c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a811cb2b8128d2318b7e8f80da03756c9">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a811cb2b8128d2318b7e8f80da03756c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36498a0631e65b5a17a5e57f9b79ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6e36498a0631e65b5a17a5e57f9b79ee">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a6e36498a0631e65b5a17a5e57f9b79ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88fa7ae736717def3ebc3c9dc6a2af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac88fa7ae736717def3ebc3c9dc6a2af4">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ac88fa7ae736717def3ebc3c9dc6a2af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee81352fb52b9e13b543f35c1891f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ee81352fb52b9e13b543f35c1891f45">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a8ee81352fb52b9e13b543f35c1891f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d41f0d339878e2d16976e2251e91f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad0d41f0d339878e2d16976e2251e91f3">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ad0d41f0d339878e2d16976e2251e91f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ef72b54cbeb95cfed4d7a0bc851f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab6ef72b54cbeb95cfed4d7a0bc851f92">VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ab6ef72b54cbeb95cfed4d7a0bc851f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7860502059ccf14e578ea9ba834d90d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7860502059ccf14e578ea9ba834d90d1">VO1_TCONLCD0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7860502059ccf14e578ea9ba834d90d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932ad45c8095a91f3f6dafac505443c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a932ad45c8095a91f3f6dafac505443c0">VO1_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a932ad45c8095a91f3f6dafac505443c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bf9fa7a6678807410b00b2fad66dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62bf9fa7a6678807410b00b2fad66dc8">COMBPHY0_CLK_REG</a>&#160;&#160;&#160;0x00000b6c</td></tr>
<tr class="separator:a62bf9fa7a6678807410b00b2fad66dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55412f0334bc6c64214e588581118c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a55412f0334bc6c64214e588581118c05">COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a55412f0334bc6c64214e588581118c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045dbcbed808b1665d9986ba2a3e9d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a045dbcbed808b1665d9986ba2a3e9d92">COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a045dbcbed808b1665d9986ba2a3e9d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3ed89f44f6ad47b6ef9cfffc5ab777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acf3ed89f44f6ad47b6ef9cfffc5ab777">COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acf3ed89f44f6ad47b6ef9cfffc5ab777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa749cae232bae94391af9be89787f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaa749cae232bae94391af9be89787f21">COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aaa749cae232bae94391af9be89787f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144381eb67e67567b1feafe602dc6c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a144381eb67e67567b1feafe602dc6c10">COMBPHY0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a144381eb67e67567b1feafe602dc6c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7154bad9f800a16fddc9e181430d4eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7154bad9f800a16fddc9e181430d4eb7">COMBPHY0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a7154bad9f800a16fddc9e181430d4eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc9b0802f52cc47599cdba7f0b16d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9fc9b0802f52cc47599cdba7f0b16d50">COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a9fc9b0802f52cc47599cdba7f0b16d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85f351af9e65dbc5b981bb5883f2fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad85f351af9e65dbc5b981bb5883f2fc3">COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ad85f351af9e65dbc5b981bb5883f2fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56642e7cbf9b8278c5c3238fb40c38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad56642e7cbf9b8278c5c3238fb40c38e">COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ad56642e7cbf9b8278c5c3238fb40c38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3043edb3f5db4aab77445ce793ebbba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae3043edb3f5db4aab77445ce793ebbba">COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ae3043edb3f5db4aab77445ce793ebbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6873a2f12ba7bddf731fa0043dc551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af6873a2f12ba7bddf731fa0043dc551f">COMBPHY0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:af6873a2f12ba7bddf731fa0043dc551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30cdc91547ac84fb6dea8b037c94d59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30cdc91547ac84fb6dea8b037c94d59a">COMBPHY0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a30cdc91547ac84fb6dea8b037c94d59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5929ec18b1ebdc9600f72b7023b89f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5929ec18b1ebdc9600f72b7023b89f96">COMBPHY0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a5929ec18b1ebdc9600f72b7023b89f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8782bb157734021e28b8e88555dd8c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8782bb157734021e28b8e88555dd8c4e">COMBPHY1_CLK_REG</a>&#160;&#160;&#160;0x00000b70</td></tr>
<tr class="separator:a8782bb157734021e28b8e88555dd8c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb42296905de5c03047c203967a21b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb42296905de5c03047c203967a21b0f">COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:abb42296905de5c03047c203967a21b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5deaf4865705a8b5f1de3e212820209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5deaf4865705a8b5f1de3e212820209">COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ad5deaf4865705a8b5f1de3e212820209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19e0d54a31d81f05c9fff0416bf61a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af19e0d54a31d81f05c9fff0416bf61a7">COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af19e0d54a31d81f05c9fff0416bf61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84840f305aba6d3e36e4d0ec669b0d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84840f305aba6d3e36e4d0ec669b0d1c">COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a84840f305aba6d3e36e4d0ec669b0d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1039087a9e651617988ae8cd90b4cbba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1039087a9e651617988ae8cd90b4cbba">COMBPHY1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a1039087a9e651617988ae8cd90b4cbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a790d18c29e795be9219fa8ee6db018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a790d18c29e795be9219fa8ee6db018">COMBPHY1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a1a790d18c29e795be9219fa8ee6db018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc38c6cf76e08cc54264417f6dfe45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4dc38c6cf76e08cc54264417f6dfe45c">COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a4dc38c6cf76e08cc54264417f6dfe45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf5558486cd95c1dba4baf2580aeed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afaf5558486cd95c1dba4baf2580aeed8">COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:afaf5558486cd95c1dba4baf2580aeed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae836d1c68c4644462b1ade996f84a39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae836d1c68c4644462b1ade996f84a39c">COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ae836d1c68c4644462b1ade996f84a39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee5f53d3144d03f59ec9912d9949e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adee5f53d3144d03f59ec9912d9949e64">COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:adee5f53d3144d03f59ec9912d9949e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4e9dfa2bff57e5f1f33b83a47e6da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7c4e9dfa2bff57e5f1f33b83a47e6da5">COMBPHY1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a7c4e9dfa2bff57e5f1f33b83a47e6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bba863f795610f69c737691998c0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76bba863f795610f69c737691998c0c0">COMBPHY1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a76bba863f795610f69c737691998c0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf31b2477ffab61ce17454307a9e036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4cf31b2477ffab61ce17454307a9e036">COMBPHY1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a4cf31b2477ffab61ce17454307a9e036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac099516aad1bef30e7fa6d96df665393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac099516aad1bef30e7fa6d96df665393">TCONLCD_BGR_REG</a>&#160;&#160;&#160;0x00000b7c</td></tr>
<tr class="separator:ac099516aad1bef30e7fa6d96df665393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74014ee55f6dd9f875b741c99ac533d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad74014ee55f6dd9f875b741c99ac533d">TCONLCD_BGR_REG_VO1_TCONLCD0_RST_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ad74014ee55f6dd9f875b741c99ac533d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a116cd9bf63176f4d54e7b1d3feff2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0a116cd9bf63176f4d54e7b1d3feff2c">TCONLCD_BGR_REG_VO1_TCONLCD0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a0a116cd9bf63176f4d54e7b1d3feff2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34580534ceef199713c359c4321fdb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad34580534ceef199713c359c4321fdb8">TCONLCD_BGR_REG_VO1_TCONLCD0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad34580534ceef199713c359c4321fdb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f21cc0e7794bdd1be012abb5571c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a00f21cc0e7794bdd1be012abb5571c27">TCONLCD_BGR_REG_VO1_TCONLCD0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a00f21cc0e7794bdd1be012abb5571c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1010537f4c678f73be4f8b53fc3694b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab1010537f4c678f73be4f8b53fc3694b">TCONLCD_BGR_REG_VO0_TCONLCD1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ab1010537f4c678f73be4f8b53fc3694b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76b04a1ef17524397e92f72d5b5e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af76b04a1ef17524397e92f72d5b5e124">TCONLCD_BGR_REG_VO0_TCONLCD1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:af76b04a1ef17524397e92f72d5b5e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674260784f8e4aed37e24fd74080518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a674260784f8e4aed37e24fd74080518f">TCONLCD_BGR_REG_VO0_TCONLCD1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a674260784f8e4aed37e24fd74080518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1272243cb96da3afffbe6a9b12ee299a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1272243cb96da3afffbe6a9b12ee299a">TCONLCD_BGR_REG_VO0_TCONLCD1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1272243cb96da3afffbe6a9b12ee299a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ffeff638355969ea00ad17e47c3aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a81ffeff638355969ea00ad17e47c3aac">TCONLCD_BGR_REG_VO0_TCONLCD0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a81ffeff638355969ea00ad17e47c3aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54389f6030535fcd018251bd374b843a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a54389f6030535fcd018251bd374b843a">TCONLCD_BGR_REG_VO0_TCONLCD0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a54389f6030535fcd018251bd374b843a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a2f4897a6460557abea01bb4457674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a03a2f4897a6460557abea01bb4457674">TCONLCD_BGR_REG_VO0_TCONLCD0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a03a2f4897a6460557abea01bb4457674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e63a1e7dda4a0b94f2d49bcfa9ae46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33e63a1e7dda4a0b94f2d49bcfa9ae46">TCONLCD_BGR_REG_VO0_TCONLCD0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a33e63a1e7dda4a0b94f2d49bcfa9ae46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5fc9868198281e574cf02ed77018da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb5fc9868198281e574cf02ed77018da">TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:afb5fc9868198281e574cf02ed77018da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40775760e056653c0ec889ed16f2645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac40775760e056653c0ec889ed16f2645">TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ac40775760e056653c0ec889ed16f2645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cdcf852d81bee47e57ed87e9b0065c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a95cdcf852d81bee47e57ed87e9b0065c">TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a95cdcf852d81bee47e57ed87e9b0065c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cddc2c67dc1b5b313e411d07c42c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a46cddc2c67dc1b5b313e411d07c42c2c">TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a46cddc2c67dc1b5b313e411d07c42c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c46710ae39da002fc9d5ae8ef828f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2c46710ae39da002fc9d5ae8ef828f8b">TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2c46710ae39da002fc9d5ae8ef828f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468b94645551b0ef9e70ee0dc71176fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a468b94645551b0ef9e70ee0dc71176fa">TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a468b94645551b0ef9e70ee0dc71176fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b96b2bd63049bc956029a457ec1466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b96b2bd63049bc956029a457ec1466b">TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3b96b2bd63049bc956029a457ec1466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285e95d171606e1bacc754ee8b52621f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a285e95d171606e1bacc754ee8b52621f">TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a285e95d171606e1bacc754ee8b52621f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d1f9eb1e8f8f709639d4459fcb638f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01d1f9eb1e8f8f709639d4459fcb638f">TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a01d1f9eb1e8f8f709639d4459fcb638f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4158ce81846b1109d3d310c29de68343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4158ce81846b1109d3d310c29de68343">TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a4158ce81846b1109d3d310c29de68343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf0fd1217661626d3c08c3ede59bc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbf0fd1217661626d3c08c3ede59bc94">TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afbf0fd1217661626d3c08c3ede59bc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291146dc28226e899cfdcd6851df684f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a291146dc28226e899cfdcd6851df684f">TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a291146dc28226e899cfdcd6851df684f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff4d4627f973958ccecb9b6eefe551e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aaff4d4627f973958ccecb9b6eefe551e">TCONTV_CLK_REG</a>&#160;&#160;&#160;0x00000b80</td></tr>
<tr class="separator:aaff4d4627f973958ccecb9b6eefe551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc0f28a65902aab2881887f0372ac26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acfc0f28a65902aab2881887f0372ac26">TCONTV_CLK_REG_TCONTV_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:acfc0f28a65902aab2881887f0372ac26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c24daa6145c74986b6f542cba066ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6c24daa6145c74986b6f542cba066ce1">TCONTV_CLK_REG_TCONTV_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a6c24daa6145c74986b6f542cba066ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b85d92096bbe976e0ba055d5209d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29b85d92096bbe976e0ba055d5209d68">TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a29b85d92096bbe976e0ba055d5209d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad833a64b6275b358199bc0409c452983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad833a64b6275b358199bc0409c452983">TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad833a64b6275b358199bc0409c452983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89345230ea6a64a5ba1918d56c1ae17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89345230ea6a64a5ba1918d56c1ae17d">TCONTV_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a89345230ea6a64a5ba1918d56c1ae17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a382d0c18d0e8a86001a16e7001ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a77a382d0c18d0e8a86001a16e7001ffc">TCONTV_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a77a382d0c18d0e8a86001a16e7001ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c100a5e88f866877f8877ece7df1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a49c100a5e88f866877f8877ece7df1e6">TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a49c100a5e88f866877f8877ece7df1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc64f56c2cea22a5f9549da8a4b6b596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abc64f56c2cea22a5f9549da8a4b6b596">TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:abc64f56c2cea22a5f9549da8a4b6b596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39effa338725c6f3f26f5ee8d439677c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a39effa338725c6f3f26f5ee8d439677c">TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a39effa338725c6f3f26f5ee8d439677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a394386e5352ba051245a0baa37385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab9a394386e5352ba051245a0baa37385">TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ab9a394386e5352ba051245a0baa37385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ca9781cf4ae574d1ec60d9a18d6e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a18ca9781cf4ae574d1ec60d9a18d6e1a">TCONTV_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a18ca9781cf4ae574d1ec60d9a18d6e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c72d463dd92a1e45cb8f56d87a6c2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5c72d463dd92a1e45cb8f56d87a6c2ea">TCONTV_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c72d463dd92a1e45cb8f56d87a6c2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d331294a2c8effc24ceebe5070829e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a76d331294a2c8effc24ceebe5070829e">TCONTV_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a76d331294a2c8effc24ceebe5070829e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8de7e29bc9876aa08ac21b3d1f9901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b8de7e29bc9876aa08ac21b3d1f9901">TCONTV_BGR_REG</a>&#160;&#160;&#160;0x00000b9c</td></tr>
<tr class="separator:a3b8de7e29bc9876aa08ac21b3d1f9901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0746f88ac3a96999be3b6fbb6b7beff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0746f88ac3a96999be3b6fbb6b7beff2">TCONTV_BGR_REG_TCONTV_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0746f88ac3a96999be3b6fbb6b7beff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4373cc6f8d8083df52c1e0eb4749ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af4373cc6f8d8083df52c1e0eb4749ecc">TCONTV_BGR_REG_TCONTV_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:af4373cc6f8d8083df52c1e0eb4749ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35988038634ceceb0d3f9c0cbcd0b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af35988038634ceceb0d3f9c0cbcd0b73">TCONTV_BGR_REG_TCONTV_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af35988038634ceceb0d3f9c0cbcd0b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eacdc4554e3ae199a5229188e6221c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4eacdc4554e3ae199a5229188e6221c5">TCONTV_BGR_REG_TCONTV_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4eacdc4554e3ae199a5229188e6221c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec7bb2900ba783ed1c03f9b668b6647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ec7bb2900ba783ed1c03f9b668b6647">TCONTV_BGR_REG_TCONTV_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3ec7bb2900ba783ed1c03f9b668b6647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada05bb0bd728aec2ddfe45b8f3a50aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ada05bb0bd728aec2ddfe45b8f3a50aa2">TCONTV_BGR_REG_TCONTV_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ada05bb0bd728aec2ddfe45b8f3a50aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c9e82c6abaf59ba1e1b308fdd380c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24c9e82c6abaf59ba1e1b308fdd380c9">TCONTV_BGR_REG_TCONTV_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a24c9e82c6abaf59ba1e1b308fdd380c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada74083eed7db735f9148e0c3c6e0310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ada74083eed7db735f9148e0c3c6e0310">TCONTV_BGR_REG_TCONTV_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ada74083eed7db735f9148e0c3c6e0310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0a71580363e0bb113a79ef7f114d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b0a71580363e0bb113a79ef7f114d96">LVDS_BGR_REG</a>&#160;&#160;&#160;0x00000bac</td></tr>
<tr class="separator:a6b0a71580363e0bb113a79ef7f114d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0036120b0f5b623b25179b6b9d30530d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0036120b0f5b623b25179b6b9d30530d">LVDS_BGR_REG_LVDS1_RST_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a0036120b0f5b623b25179b6b9d30530d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b476d94543b4e958e761735c47d244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30b476d94543b4e958e761735c47d244">LVDS_BGR_REG_LVDS1_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a30b476d94543b4e958e761735c47d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfa907fc314910c9625f7713af93249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afbfa907fc314910c9625f7713af93249">LVDS_BGR_REG_LVDS1_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:afbfa907fc314910c9625f7713af93249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8061ca38853089a3c67ed23c7aa5021d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8061ca38853089a3c67ed23c7aa5021d">LVDS_BGR_REG_LVDS1_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8061ca38853089a3c67ed23c7aa5021d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d03b8e989d7aff06b7aa089728037d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af0d03b8e989d7aff06b7aa089728037d">LVDS_BGR_REG_LVDS0_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:af0d03b8e989d7aff06b7aa089728037d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79da9395bf280bc09e165b99f4c8aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab79da9395bf280bc09e165b99f4c8aa6">LVDS_BGR_REG_LVDS0_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ab79da9395bf280bc09e165b99f4c8aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5edae8ff9b324ab4b4051ce57e05ee47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5edae8ff9b324ab4b4051ce57e05ee47">LVDS_BGR_REG_LVDS0_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5edae8ff9b324ab4b4051ce57e05ee47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1f9bb7e306163625e8ccb32d23a095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a1f9bb7e306163625e8ccb32d23a095">LVDS_BGR_REG_LVDS0_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8a1f9bb7e306163625e8ccb32d23a095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e997735cd328cf2817e5b552858f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a17e997735cd328cf2817e5b552858f55">LEDC_CLK_REG</a>&#160;&#160;&#160;0x00000bf0</td></tr>
<tr class="separator:a17e997735cd328cf2817e5b552858f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5341f28af80311f5ac03be68a314f694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5341f28af80311f5ac03be68a314f694">LEDC_CLK_REG_LEDC_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a5341f28af80311f5ac03be68a314f694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1707ef37386c9615764c3b177a08167e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1707ef37386c9615764c3b177a08167e">LEDC_CLK_REG_LEDC_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a1707ef37386c9615764c3b177a08167e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc286dcc45e075a4e1fec6332c18222c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc286dcc45e075a4e1fec6332c18222c">LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acc286dcc45e075a4e1fec6332c18222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7884f66809aa9d52d01eae872c8106ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7884f66809aa9d52d01eae872c8106ae">LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7884f66809aa9d52d01eae872c8106ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3498ec58d5d61156f2e03beca49e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc3498ec58d5d61156f2e03beca49e70">LEDC_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:acc3498ec58d5d61156f2e03beca49e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7847fe84ace4a71a51fff4247829b3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7847fe84ace4a71a51fff4247829b3a7">LEDC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a7847fe84ace4a71a51fff4247829b3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6477fbefa8bb06fe75aa8b4dc597a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6477fbefa8bb06fe75aa8b4dc597a01">LEDC_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ac6477fbefa8bb06fe75aa8b4dc597a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab0e020a9e55a3c148e6a9de4276a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acab0e020a9e55a3c148e6a9de4276a50">LEDC_CLK_REG_CLK_SRC_SEL_PERI0_600M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:acab0e020a9e55a3c148e6a9de4276a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc31c9c865e859d46a7799605058f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abcc31c9c865e859d46a7799605058f31">LEDC_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abcc31c9c865e859d46a7799605058f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ae6d9be3f6cdb2742ed4a5a8df2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43ae6d9be3f6cdb2742ed4a5a8df2718">LEDC_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a43ae6d9be3f6cdb2742ed4a5a8df2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6992f2c74e326765cd6a0fb1a8ca87ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6992f2c74e326765cd6a0fb1a8ca87ab">LEDC_BGR_REG</a>&#160;&#160;&#160;0x00000bfc</td></tr>
<tr class="separator:a6992f2c74e326765cd6a0fb1a8ca87ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aca65adba466858b452b2fd96f92f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5aca65adba466858b452b2fd96f92f74">LEDC_BGR_REG_LEDC_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5aca65adba466858b452b2fd96f92f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549590eb8d2555e633906de9d1b10c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a549590eb8d2555e633906de9d1b10c78">LEDC_BGR_REG_LEDC_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a549590eb8d2555e633906de9d1b10c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd26ffc8da4e72d17adc36868bef02f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acd26ffc8da4e72d17adc36868bef02f7">LEDC_BGR_REG_LEDC_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:acd26ffc8da4e72d17adc36868bef02f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd5d737a29e8a07269f23f9364bfe17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8cd5d737a29e8a07269f23f9364bfe17">LEDC_BGR_REG_LEDC_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8cd5d737a29e8a07269f23f9364bfe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320589325bc1e896c14e999ebb3e4b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a320589325bc1e896c14e999ebb3e4b59">LEDC_BGR_REG_LEDC_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a320589325bc1e896c14e999ebb3e4b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b48f85b5ae53294b589a6a8161c602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41b48f85b5ae53294b589a6a8161c602">LEDC_BGR_REG_LEDC_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a41b48f85b5ae53294b589a6a8161c602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a7ba1dd7df43201d22aa152885d9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26a7ba1dd7df43201d22aa152885d9b2">LEDC_BGR_REG_LEDC_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a26a7ba1dd7df43201d22aa152885d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ecd610c661ebc50a57521bb2ff0e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a40ecd610c661ebc50a57521bb2ff0e15">LEDC_BGR_REG_LEDC_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a40ecd610c661ebc50a57521bb2ff0e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae215dde540f12914eef4d7a36194bcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae215dde540f12914eef4d7a36194bcfe">CSI_CLK_REG</a>&#160;&#160;&#160;0x00000c04</td></tr>
<tr class="separator:ae215dde540f12914eef4d7a36194bcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b922343cb1d40c2bb7dd09065398cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b922343cb1d40c2bb7dd09065398cc9">CSI_CLK_REG_CSI_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a0b922343cb1d40c2bb7dd09065398cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed588a5722c88db8929abbd5e5cbb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abed588a5722c88db8929abbd5e5cbb7c">CSI_CLK_REG_CSI_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:abed588a5722c88db8929abbd5e5cbb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462c52d3685ba724d855a240a9fa5ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a462c52d3685ba724d855a240a9fa5ea6">CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a462c52d3685ba724d855a240a9fa5ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e47cc369dd98d16d55f88b43daff7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e47cc369dd98d16d55f88b43daff7af">CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8e47cc369dd98d16d55f88b43daff7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea21020413013a98cd57a0aadd4c7b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea21020413013a98cd57a0aadd4c7b3c">CSI_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aea21020413013a98cd57a0aadd4c7b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4411578e80f41197d3cb99a10180f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4411578e80f41197d3cb99a10180f88">CSI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ab4411578e80f41197d3cb99a10180f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee594d227415ea497d99d72f68ac0256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aee594d227415ea497d99d72f68ac0256">CSI_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:aee594d227415ea497d99d72f68ac0256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c2edf299772d731ea933518f4f4214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4c2edf299772d731ea933518f4f4214">CSI_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:ae4c2edf299772d731ea933518f4f4214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451eec42a2a39136714ee6eb425b621c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a451eec42a2a39136714ee6eb425b621c">CSI_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a451eec42a2a39136714ee6eb425b621c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3d88ed708ce16df77606a85701c68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afc3d88ed708ce16df77606a85701c68b">CSI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:afc3d88ed708ce16df77606a85701c68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b2f11ed575b7af65d2a9b5e370518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a71b2f11ed575b7af65d2a9b5e370518f">CSI_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a71b2f11ed575b7af65d2a9b5e370518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29769956d8de12febc4550a664ec8d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a29769956d8de12febc4550a664ec8d88">CSI_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a29769956d8de12febc4550a664ec8d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba16dd8369efc010fc69cdd51843251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6ba16dd8369efc010fc69cdd51843251">CSI_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a6ba16dd8369efc010fc69cdd51843251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e430e3bd91d692eb9af069829c7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a12e430e3bd91d692eb9af069829c7a54">CSI_MASTER0_CLK_REG</a>&#160;&#160;&#160;0x00000c08</td></tr>
<tr class="separator:a12e430e3bd91d692eb9af069829c7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f05342bcb8724bcc83ffd79421c8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94f05342bcb8724bcc83ffd79421c8eb">CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a94f05342bcb8724bcc83ffd79421c8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2341f603a1470db5990c2ed48363854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac2341f603a1470db5990c2ed48363854">CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac2341f603a1470db5990c2ed48363854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823298fdaa4e22f2b4e4c7d19552f844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a823298fdaa4e22f2b4e4c7d19552f844">CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a823298fdaa4e22f2b4e4c7d19552f844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ce4dc40bd52f62b6ac9dfb2d3e5833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66ce4dc40bd52f62b6ac9dfb2d3e5833">CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a66ce4dc40bd52f62b6ac9dfb2d3e5833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae157637a59a7430ff00d12896176946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae157637a59a7430ff00d12896176946">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aae157637a59a7430ff00d12896176946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eece2e693005109c5909b0fbd44605a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2eece2e693005109c5909b0fbd44605a">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a2eece2e693005109c5909b0fbd44605a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaa1bd75acdc27bf5c1d00218bc422c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8eaa1bd75acdc27bf5c1d00218bc422c">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a8eaa1bd75acdc27bf5c1d00218bc422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca19e116d42f1181611dae580648154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afca19e116d42f1181611dae580648154">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:afca19e116d42f1181611dae580648154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405133caf8926b81b45d82a64061c2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a405133caf8926b81b45d82a64061c2e1">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a405133caf8926b81b45d82a64061c2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1503fdae384d289f025a089b4671679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac1503fdae384d289f025a089b4671679">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ac1503fdae384d289f025a089b4671679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab2605e311e8ccfc2c5f367e6017b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7ab2605e311e8ccfc2c5f367e6017b5a">CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a7ab2605e311e8ccfc2c5f367e6017b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7298343e316591a186e04e37d318f16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7298343e316591a186e04e37d318f16f">CSI_MASTER0_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a7298343e316591a186e04e37d318f16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b596e4c4f31a8a06c29707c9ca53e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab2b596e4c4f31a8a06c29707c9ca53e0">CSI_MASTER0_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ab2b596e4c4f31a8a06c29707c9ca53e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6737ee666a12a08dd6a0e1641f150b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6737ee666a12a08dd6a0e1641f150b56">CSI_MASTER0_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6737ee666a12a08dd6a0e1641f150b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14709437022611a5f4fc2547a74ed03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a14709437022611a5f4fc2547a74ed03f">CSI_MASTER0_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a14709437022611a5f4fc2547a74ed03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3974f34c04a50c519b05fcf43058db35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3974f34c04a50c519b05fcf43058db35">CSI_MASTER1_CLK_REG</a>&#160;&#160;&#160;0x00000c0c</td></tr>
<tr class="separator:a3974f34c04a50c519b05fcf43058db35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7e3f5b47a72507b0fcc06d2f0d273a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa7e3f5b47a72507b0fcc06d2f0d273a">CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:afa7e3f5b47a72507b0fcc06d2f0d273a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5929a748d5e73f6ad314353eec22419d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5929a748d5e73f6ad314353eec22419d">CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a5929a748d5e73f6ad314353eec22419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d039bc5c15cd0b3dd34db0367c4a738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8d039bc5c15cd0b3dd34db0367c4a738">CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8d039bc5c15cd0b3dd34db0367c4a738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e89b5695fba7692b6962f3f8c50b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a30e89b5695fba7692b6962f3f8c50b4c">CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a30e89b5695fba7692b6962f3f8c50b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3900fd8f795ff1748e4744ec45868116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3900fd8f795ff1748e4744ec45868116">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3900fd8f795ff1748e4744ec45868116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd85653e6e5af74a7191e21dceb16e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aacd85653e6e5af74a7191e21dceb16e6">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:aacd85653e6e5af74a7191e21dceb16e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a21d2d4690ca5f056f4b5ddefae735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9a21d2d4690ca5f056f4b5ddefae735d">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a9a21d2d4690ca5f056f4b5ddefae735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391d14fbe1bae32e07ef8c2c01fa1f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a391d14fbe1bae32e07ef8c2c01fa1f89">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a391d14fbe1bae32e07ef8c2c01fa1f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88cfe3b0b77b8f066f4ed8e84fa49752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a88cfe3b0b77b8f066f4ed8e84fa49752">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a88cfe3b0b77b8f066f4ed8e84fa49752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7d80ea0d0a087643f3af82ff10381a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf7d80ea0d0a087643f3af82ff10381a">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:abf7d80ea0d0a087643f3af82ff10381a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a75cb726f2fca72f2c2f9ab5e7224a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8a75cb726f2fca72f2c2f9ab5e7224a5">CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a8a75cb726f2fca72f2c2f9ab5e7224a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56548c6f7f1d32f5d0d012bb63c38a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac56548c6f7f1d32f5d0d012bb63c38a8">CSI_MASTER1_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac56548c6f7f1d32f5d0d012bb63c38a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b8b3e7b3d9feb1e474d51c01e25eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a94b8b3e7b3d9feb1e474d51c01e25eb9">CSI_MASTER1_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a94b8b3e7b3d9feb1e474d51c01e25eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74ba0eed89c63b3fde2cef1d1948b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac74ba0eed89c63b3fde2cef1d1948b46">CSI_MASTER1_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac74ba0eed89c63b3fde2cef1d1948b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b253c2def4dd8f826e6947ebf571d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0b253c2def4dd8f826e6947ebf571d1c">CSI_MASTER1_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a0b253c2def4dd8f826e6947ebf571d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa92fab1384ac0ec863e3bcfaf1d811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afaa92fab1384ac0ec863e3bcfaf1d811">CSI_MASTER2_CLK_REG</a>&#160;&#160;&#160;0x00000c10</td></tr>
<tr class="separator:afaa92fab1384ac0ec863e3bcfaf1d811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4af59e8998991a3373d5848b981e7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa4af59e8998991a3373d5848b981e7f2">CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aa4af59e8998991a3373d5848b981e7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fbfeff70643b3c791c932a84280508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a43fbfeff70643b3c791c932a84280508">CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a43fbfeff70643b3c791c932a84280508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60cb6237f1d91b5d45c7b1145b223f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af60cb6237f1d91b5d45c7b1145b223f7">CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:af60cb6237f1d91b5d45c7b1145b223f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67990b05053e0bfd6908c61b9c7cabb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a67990b05053e0bfd6908c61b9c7cabb0">CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a67990b05053e0bfd6908c61b9c7cabb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d45c8b2b1622eed923b764bf05fe1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d45c8b2b1622eed923b764bf05fe1ae">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a1d45c8b2b1622eed923b764bf05fe1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4530135a5e6159e09a7769af45bdee4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4530135a5e6159e09a7769af45bdee4a">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a4530135a5e6159e09a7769af45bdee4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acfc829a4d1b47ce67f99040af824a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0acfc829a4d1b47ce67f99040af824a7">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a0acfc829a4d1b47ce67f99040af824a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e7d532b1ed3841257cec21b78deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a42e7d532b1ed3841257cec21b78deaff">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a42e7d532b1ed3841257cec21b78deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17789459b8664c261a00ef506e6671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af17789459b8664c261a00ef506e6671c">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:af17789459b8664c261a00ef506e6671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6fb806f9c9184e1b4a728907b57ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae6fb806f9c9184e1b4a728907b57ebd">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:aae6fb806f9c9184e1b4a728907b57ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71e804969a3ad470384145435f644e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af71e804969a3ad470384145435f644e0">CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:af71e804969a3ad470384145435f644e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3797df2582cf51007665925179f7c2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3797df2582cf51007665925179f7c2d9">CSI_MASTER2_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3797df2582cf51007665925179f7c2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ed9c685d882c77fd1a18d2580b6712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a01ed9c685d882c77fd1a18d2580b6712">CSI_MASTER2_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a01ed9c685d882c77fd1a18d2580b6712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a0117aa54799357dce8b1f3d799d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89a0117aa54799357dce8b1f3d799d8f">CSI_MASTER2_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a89a0117aa54799357dce8b1f3d799d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f1f1597011cbe08c2d3db636147eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62f1f1597011cbe08c2d3db636147eef">CSI_MASTER2_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a62f1f1597011cbe08c2d3db636147eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd0aefb7769bc14b12c7dbf57a57e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1dd0aefb7769bc14b12c7dbf57a57e89">CSI_MASTER3_CLK_REG</a>&#160;&#160;&#160;0x00000c14</td></tr>
<tr class="separator:a1dd0aefb7769bc14b12c7dbf57a57e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160a5a37396dbdc556fcff1563fa89cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a160a5a37396dbdc556fcff1563fa89cd">CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a160a5a37396dbdc556fcff1563fa89cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d57455e1dc6813f971e458af4dd0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21d57455e1dc6813f971e458af4dd0d8">CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a21d57455e1dc6813f971e458af4dd0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3021927e272c14305051ad58f0e82b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3021927e272c14305051ad58f0e82b31">CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3021927e272c14305051ad58f0e82b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7fe791fbf7ce3b0f61e4e553ccc881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f7fe791fbf7ce3b0f61e4e553ccc881">CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0f7fe791fbf7ce3b0f61e4e553ccc881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26f39119fc682151b87754283755f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af26f39119fc682151b87754283755f0d">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af26f39119fc682151b87754283755f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5080ca6c98e5d75911226dac765189e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5080ca6c98e5d75911226dac765189e8">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a5080ca6c98e5d75911226dac765189e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f54af87bc261d1faadcb133dd8e683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af3f54af87bc261d1faadcb133dd8e683">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:af3f54af87bc261d1faadcb133dd8e683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3c3648c67917263abc9865575a6b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab3c3648c67917263abc9865575a6b4f">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:aab3c3648c67917263abc9865575a6b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4579444934a00cc9a3cb3ae889c024e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad4579444934a00cc9a3cb3ae889c024e">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:ad4579444934a00cc9a3cb3ae889c024e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0385d34f415f7a32170a35ca0c12d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0385d34f415f7a32170a35ca0c12d973">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a0385d34f415f7a32170a35ca0c12d973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e2b334c85cacb2cac28f9c5cddc5d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa5e2b334c85cacb2cac28f9c5cddc5d0">CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aa5e2b334c85cacb2cac28f9c5cddc5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861772053cce1e45951e2c831f5e0ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a861772053cce1e45951e2c831f5e0ab4">CSI_MASTER3_CLK_REG_FACTOR_N_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a861772053cce1e45951e2c831f5e0ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b176df5f58a5ee9bba6688d9ec954cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5b176df5f58a5ee9bba6688d9ec954cb">CSI_MASTER3_CLK_REG_FACTOR_N_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a5b176df5f58a5ee9bba6688d9ec954cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aadc4e744fb63425fbd4201f8b51fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2aadc4e744fb63425fbd4201f8b51fd3">CSI_MASTER3_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2aadc4e744fb63425fbd4201f8b51fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e624d767093a38e3d848ab604d8eca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0e624d767093a38e3d848ab604d8eca1">CSI_MASTER3_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a0e624d767093a38e3d848ab604d8eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50518a327abe2a4f2a8ff72bf48135a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a50518a327abe2a4f2a8ff72bf48135a0">CSI_BGR_REG</a>&#160;&#160;&#160;0x00000c1c</td></tr>
<tr class="separator:a50518a327abe2a4f2a8ff72bf48135a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f013c0eb6121159c548e7ff6eb49f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f013c0eb6121159c548e7ff6eb49f5e">CSI_BGR_REG_CSI_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0f013c0eb6121159c548e7ff6eb49f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62725c9093b4606408b1d75185f5dab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a62725c9093b4606408b1d75185f5dab0">CSI_BGR_REG_CSI_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a62725c9093b4606408b1d75185f5dab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a10cef9c07bd3d70cf5abe89789fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2a10cef9c07bd3d70cf5abe89789fdc">CSI_BGR_REG_CSI_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa2a10cef9c07bd3d70cf5abe89789fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64e1ac11025c17f07ae1c453dc0f9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab64e1ac11025c17f07ae1c453dc0f9a0">CSI_BGR_REG_CSI_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab64e1ac11025c17f07ae1c453dc0f9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bd4f325fee77a924dc787fa0489c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a85bd4f325fee77a924dc787fa0489c44">CSI_BGR_REG_CSI_GATING_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a85bd4f325fee77a924dc787fa0489c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e46cb49813d83891a2938874794191e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7e46cb49813d83891a2938874794191e">CSI_BGR_REG_CSI_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a7e46cb49813d83891a2938874794191e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32be9f79a2d318d5f47788d50cb43bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa32be9f79a2d318d5f47788d50cb43bf">CSI_BGR_REG_CSI_GATING_MASK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa32be9f79a2d318d5f47788d50cb43bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693e02837e64a5dfd8d06c15513e3637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a693e02837e64a5dfd8d06c15513e3637">CSI_BGR_REG_CSI_GATING_PASS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a693e02837e64a5dfd8d06c15513e3637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3efabd26c33f4fc70e8dd46336e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3b3efabd26c33f4fc70e8dd46336e81a">ISP_CLK_REG</a>&#160;&#160;&#160;0x00000c20</td></tr>
<tr class="separator:a3b3efabd26c33f4fc70e8dd46336e81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f4524f536cbaedd745bce344cee904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a47f4524f536cbaedd745bce344cee904">ISP_CLK_REG_ISP_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a47f4524f536cbaedd745bce344cee904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaee3775d46d0b652a454cadbcf75b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abaee3775d46d0b652a454cadbcf75b47">ISP_CLK_REG_ISP_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:abaee3775d46d0b652a454cadbcf75b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafec7f4c781c07efe5eff590b9281493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aafec7f4c781c07efe5eff590b9281493">ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aafec7f4c781c07efe5eff590b9281493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230fc3fca4f5f0717780e7947d968614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a230fc3fca4f5f0717780e7947d968614">ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a230fc3fca4f5f0717780e7947d968614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1074368d1e6cd479fb54733f0683e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6b1074368d1e6cd479fb54733f0683e7">ISP_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a6b1074368d1e6cd479fb54733f0683e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f67b693b68b2854883c3499c8a41a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f67b693b68b2854883c3499c8a41a9a">ISP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a8f67b693b68b2854883c3499c8a41a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae31e21d3d5187e01707ff3427e69846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aae31e21d3d5187e01707ff3427e69846">ISP_CLK_REG_CLK_SRC_SEL_PERI0_300M</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:aae31e21d3d5187e01707ff3427e69846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f27c07315ee09b770e00926a1051f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f27c07315ee09b770e00926a1051f30">ISP_CLK_REG_CLK_SRC_SEL_PERI0_400M</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a1f27c07315ee09b770e00926a1051f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be4e5a356342efb8ae9a6dc89bcc822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2be4e5a356342efb8ae9a6dc89bcc822">ISP_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a2be4e5a356342efb8ae9a6dc89bcc822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501af27ba5c28544c7f30bdb3fa35e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a501af27ba5c28544c7f30bdb3fa35e84">ISP_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a501af27ba5c28544c7f30bdb3fa35e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4389788b05364bb0cb79374342058818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4389788b05364bb0cb79374342058818">ISP_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4389788b05364bb0cb79374342058818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8276c63ad7a71d9137c5cba81d887ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad8276c63ad7a71d9137c5cba81d887ea">ISP_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ad8276c63ad7a71d9137c5cba81d887ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e98aa11c67b9e45391a3beda40f050f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e98aa11c67b9e45391a3beda40f050f">ISP_BGR_REG</a>&#160;&#160;&#160;0x00000c2c</td></tr>
<tr class="separator:a8e98aa11c67b9e45391a3beda40f050f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f04073f5f3c1d65fa97336891734bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0f04073f5f3c1d65fa97336891734bdf">ISP_BGR_REG_ISP_RST_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0f04073f5f3c1d65fa97336891734bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab465569f8514acad13a57829f1cceb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab465569f8514acad13a57829f1cceb75">ISP_BGR_REG_ISP_RST_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ab465569f8514acad13a57829f1cceb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab212347d22c63d60ecf3d6cef8485c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab212347d22c63d60ecf3d6cef8485c27">ISP_BGR_REG_ISP_RST_ASSERT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab212347d22c63d60ecf3d6cef8485c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1a0869b1c24b9ca68b027f2726bddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace1a0869b1c24b9ca68b027f2726bddf">ISP_BGR_REG_ISP_RST_DE_ASSERT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ace1a0869b1c24b9ca68b027f2726bddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bf081146059ca3a49d6dcca841af8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6bf081146059ca3a49d6dcca841af8e">DSP_CLK_REG</a>&#160;&#160;&#160;0x00000c70</td></tr>
<tr class="separator:ac6bf081146059ca3a49d6dcca841af8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c87e48d350f7a514f08feb0930e297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae1c87e48d350f7a514f08feb0930e297">DSP_CLK_REG_DSP_CLK_GATING_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae1c87e48d350f7a514f08feb0930e297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3b55a09bd291d9eb907fbbdd32b85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d3b55a09bd291d9eb907fbbdd32b85d">DSP_CLK_REG_DSP_CLK_GATING_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a2d3b55a09bd291d9eb907fbbdd32b85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5c0ce2191c4347c08a3d6675c00cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aab5c0ce2191c4347c08a3d6675c00cee">DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aab5c0ce2191c4347c08a3d6675c00cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f79de75d76495a7fd1e46ace46b4cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f79de75d76495a7fd1e46ace46b4cb6">DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4f79de75d76495a7fd1e46ace46b4cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a72746b159b10a9f0b21d649d8b1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8a72746b159b10a9f0b21d649d8b1c8">DSP_CLK_REG_CLK_SRC_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af8a72746b159b10a9f0b21d649d8b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7997fbdac4ada763bfbcdc1f18f8988d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7997fbdac4ada763bfbcdc1f18f8988d">DSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:a7997fbdac4ada763bfbcdc1f18f8988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac684dcc5b37aaa916c471df9740a204a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac684dcc5b37aaa916c471df9740a204a">DSP_CLK_REG_CLK_SRC_SEL_HOSC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ac684dcc5b37aaa916c471df9740a204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185517428e3694ede629927a7ae319d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a185517428e3694ede629927a7ae319d9">DSP_CLK_REG_CLK_SRC_SEL_CLK32K</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a185517428e3694ede629927a7ae319d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc487e05eae901da9ba43917c8322179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc487e05eae901da9ba43917c8322179">DSP_CLK_REG_CLK_SRC_SEL_CLK16M_RC</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:acc487e05eae901da9ba43917c8322179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8bf3eaba5e1dee55607a75255b70520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae8bf3eaba5e1dee55607a75255b70520">DSP_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ae8bf3eaba5e1dee55607a75255b70520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb90c800126e2dc07997c1a568d19cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afb90c800126e2dc07997c1a568d19cbc">DSP_CLK_REG_CLK_SRC_SEL_PERI0_480M</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:afb90c800126e2dc07997c1a568d19cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8080b2bdca1c32be7fb339c900c7fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8080b2bdca1c32be7fb339c900c7fc6">DSP_CLK_REG_FACTOR_M_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8080b2bdca1c32be7fb339c900c7fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1013ec739129d09c26ce8093d94ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d1013ec739129d09c26ce8093d94ab6">DSP_CLK_REG_FACTOR_M_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:a6d1013ec739129d09c26ce8093d94ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ff811f59b8584e5ccb1f96e0489a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a60ff811f59b8584e5ccb1f96e0489a99">AHB_GATE_EN_REG</a>&#160;&#160;&#160;0x00000e04</td></tr>
<tr class="separator:a60ff811f59b8584e5ccb1f96e0489a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123464d92a32ab42d797ed82d0bc6ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a123464d92a32ab42d797ed82d0bc6ff4">AHB_GATE_EN_REG_AHB_MONITOR_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a123464d92a32ab42d797ed82d0bc6ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81573838f018b403204d3d89c66ed370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a81573838f018b403204d3d89c66ed370">AHB_GATE_EN_REG_AHB_MONITOR_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a81573838f018b403204d3d89c66ed370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fe35906574d7885a37104abb4f4f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a35fe35906574d7885a37104abb4f4f68">AHB_GATE_EN_REG_AHB_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a35fe35906574d7885a37104abb4f4f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b9bc89fa3ec8508fc3e98ea727c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa4b9bc89fa3ec8508fc3e98ea727c360">AHB_GATE_EN_REG_AHB_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa4b9bc89fa3ec8508fc3e98ea727c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4812e55dbbcc8c036c6fa7feaa804cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4812e55dbbcc8c036c6fa7feaa804cc4">AHB_GATE_EN_REG_SD_MONITOR_EN_OFFSET</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a4812e55dbbcc8c036c6fa7feaa804cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e0569035a37fc5a5922445bbc9eeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a20e0569035a37fc5a5922445bbc9eeb7">AHB_GATE_EN_REG_SD_MONITOR_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a20e0569035a37fc5a5922445bbc9eeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae5b4a434944748188c2af760e9d925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ae5b4a434944748188c2af760e9d925">AHB_GATE_EN_REG_SD_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5ae5b4a434944748188c2af760e9d925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ba2213a730ca870d19c4d42c25804d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab2ba2213a730ca870d19c4d42c25804d">AHB_GATE_EN_REG_SD_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab2ba2213a730ca870d19c4d42c25804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0e93f7452c56d6eef36ef0a51384fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b0e93f7452c56d6eef36ef0a51384fd">AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a7b0e93f7452c56d6eef36ef0a51384fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13b9b1c04398722a401ef8b7cd087f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad13b9b1c04398722a401ef8b7cd087f0">AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:ad13b9b1c04398722a401ef8b7cd087f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426c5f7a83855e333ca51e6d9de249e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a426c5f7a83855e333ca51e6d9de249e7">AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a426c5f7a83855e333ca51e6d9de249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa4aa9481406e0a0d93be09f7e2143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a11fa4aa9481406e0a0d93be09f7e2143">AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a11fa4aa9481406e0a0d93be09f7e2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754910199b239e34d758f13d21ff5e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a754910199b239e34d758f13d21ff5e2c">AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a754910199b239e34d758f13d21ff5e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e71120ace9047de29e5f5b382bc04e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e71120ace9047de29e5f5b382bc04e1">AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a4e71120ace9047de29e5f5b382bc04e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336b5543fe1a4ed9c5f5d7bf80ab8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a336b5543fe1a4ed9c5f5d7bf80ab8f69">AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a336b5543fe1a4ed9c5f5d7bf80ab8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9399b6f58506b83af7306bdbca7d201e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9399b6f58506b83af7306bdbca7d201e">AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9399b6f58506b83af7306bdbca7d201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab693527c4d34fc6eb10a3d062e4303cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab693527c4d34fc6eb10a3d062e4303cb">AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ab693527c4d34fc6eb10a3d062e4303cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016aa0d001a9a8abd118954d78a30973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a016aa0d001a9a8abd118954d78a30973">AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a016aa0d001a9a8abd118954d78a30973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffa28b6bbcbe6b72005345bd8bbdbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ffa28b6bbcbe6b72005345bd8bbdbd3">AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3ffa28b6bbcbe6b72005345bd8bbdbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb308a5bd9c0c324662364c8fd7053c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adfb308a5bd9c0c324662364c8fd7053c">AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:adfb308a5bd9c0c324662364c8fd7053c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f60722d59c058403cdc5d66bf020726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f60722d59c058403cdc5d66bf020726">AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a6f60722d59c058403cdc5d66bf020726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ed8114801a262462415fb21bf1b077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84ed8114801a262462415fb21bf1b077">AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a84ed8114801a262462415fb21bf1b077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e761637ee01d719319d298e2c1c0331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e761637ee01d719319d298e2c1c0331">AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3e761637ee01d719319d298e2c1c0331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2d946395e757dd1434885609a90b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d2d946395e757dd1434885609a90b4a">AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2d2d946395e757dd1434885609a90b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071b2e7e11fd5d8221a21a040d68db87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a071b2e7e11fd5d8221a21a040d68db87">AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a071b2e7e11fd5d8221a21a040d68db87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09817ec4f38298eeffe8693bf1862f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad09817ec4f38298eeffe8693bf1862f4">AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ad09817ec4f38298eeffe8693bf1862f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21556bfcb5c01f5aba4906d194f9f48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21556bfcb5c01f5aba4906d194f9f48d">AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a21556bfcb5c01f5aba4906d194f9f48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af011356d434ee7c6699b28d20e0892ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af011356d434ee7c6699b28d20e0892ca">AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af011356d434ee7c6699b28d20e0892ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af976629a711078ef6dbc9debf71d76dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af976629a711078ef6dbc9debf71d76dc">AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:af976629a711078ef6dbc9debf71d76dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cfa0eac7df6740772dea06e93fb1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a42cfa0eac7df6740772dea06e93fb1b4">AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a42cfa0eac7df6740772dea06e93fb1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33332558bc6bafd732051414c48f112a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33332558bc6bafd732051414c48f112a">AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a33332558bc6bafd732051414c48f112a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea2c8c5eb317d259a48ef9b30fd8e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abea2c8c5eb317d259a48ef9b30fd8e66">AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abea2c8c5eb317d259a48ef9b30fd8e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdeca8bd144f19757324faef3c1f8bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abdeca8bd144f19757324faef3c1f8bf5">AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:abdeca8bd144f19757324faef3c1f8bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1348711b2cb15f361dcadf9421433e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1348711b2cb15f361dcadf9421433e8c">AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a1348711b2cb15f361dcadf9421433e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4233725e12ff3f8cd5e5f25135358f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4233725e12ff3f8cd5e5f25135358f5d">AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a4233725e12ff3f8cd5e5f25135358f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212d3b13028210b64c5de49b8cd63911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a212d3b13028210b64c5de49b8cd63911">AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a212d3b13028210b64c5de49b8cd63911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ddab4fe7a548e0aecb13814a6bec2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae4ddab4fe7a548e0aecb13814a6bec2d">AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae4ddab4fe7a548e0aecb13814a6bec2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38aa33e0149a335d2127d49a9605d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab38aa33e0149a335d2127d49a9605d9f">AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ab38aa33e0149a335d2127d49a9605d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697794212bced784748be71a8502d899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a697794212bced784748be71a8502d899">AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a697794212bced784748be71a8502d899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c950cd78b56fe17ae56cdd5b418a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a16c950cd78b56fe17ae56cdd5b418a45">AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a16c950cd78b56fe17ae56cdd5b418a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe0c93c3a2f7109db9030ac98044d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aebe0c93c3a2f7109db9030ac98044d07">AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:aebe0c93c3a2f7109db9030ac98044d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2b8367957a209ffd647dcfd363bad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afe2b8367957a209ffd647dcfd363bad4">AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:afe2b8367957a209ffd647dcfd363bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08679b2dc4e4d6ab9c38718e6d73d6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08679b2dc4e4d6ab9c38718e6d73d6ed">AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a08679b2dc4e4d6ab9c38718e6d73d6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccbebea3502318c9fb9e7e57e9c46fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acccbebea3502318c9fb9e7e57e9c46fa">AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:acccbebea3502318c9fb9e7e57e9c46fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5b924ded6596966cc475a1b56e5f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c5b924ded6596966cc475a1b56e5f30">AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4c5b924ded6596966cc475a1b56e5f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71f33c2139f66efe5214770e2234b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa71f33c2139f66efe5214770e2234b0e">AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:aa71f33c2139f66efe5214770e2234b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529eb3766fac8dde79f93789f2cdd66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a529eb3766fac8dde79f93789f2cdd66e">AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a529eb3766fac8dde79f93789f2cdd66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed685907b8de432bfb2dda348b2db33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aed685907b8de432bfb2dda348b2db33a">AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aed685907b8de432bfb2dda348b2db33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8791d3e6811a9503031c0ec781ce14a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8791d3e6811a9503031c0ec781ce14a0">AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8791d3e6811a9503031c0ec781ce14a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33024c107a1c023376246613dc50599e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a33024c107a1c023376246613dc50599e">AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a33024c107a1c023376246613dc50599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09781c5b680ac557773ae1c187bfd697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a09781c5b680ac557773ae1c187bfd697">AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a09781c5b680ac557773ae1c187bfd697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f04ef01332a8ae792949d4d3f1566a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a72f04ef01332a8ae792949d4d3f1566a">AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a72f04ef01332a8ae792949d4d3f1566a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563a0f25821fa08699068848ca0ed7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a563a0f25821fa08699068848ca0ed7ef">AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a563a0f25821fa08699068848ca0ed7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af811684ea049f4d82e45d4a348659e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af811684ea049f4d82e45d4a348659e27">AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:af811684ea049f4d82e45d4a348659e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79af45b11af561b853b40d134ab9a467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a79af45b11af561b853b40d134ab9a467">AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a79af45b11af561b853b40d134ab9a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530e484e17f70a507cea20183ddf93e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a530e484e17f70a507cea20183ddf93e2">AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a530e484e17f70a507cea20183ddf93e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cccc7e7f18e22622aa089c05b66ab4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2cccc7e7f18e22622aa089c05b66ab4c">AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2cccc7e7f18e22622aa089c05b66ab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcc6a5fffacbea5bbb80455c9a38484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0bcc6a5fffacbea5bbb80455c9a38484">AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a0bcc6a5fffacbea5bbb80455c9a38484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1319423ba37083121cba83f383191521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1319423ba37083121cba83f383191521">AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1319423ba37083121cba83f383191521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5871eaaa5c5fec50d525516afad64ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5871eaaa5c5fec50d525516afad64ec5">AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5871eaaa5c5fec50d525516afad64ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c08ea7efb010088b7d31c407b7f1c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4c08ea7efb010088b7d31c407b7f1c85">AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a4c08ea7efb010088b7d31c407b7f1c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee194701933a88e9caa2fc184214313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ee194701933a88e9caa2fc184214313">AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a4ee194701933a88e9caa2fc184214313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff1da4f6c4890587e29dcb8fdade1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adff1da4f6c4890587e29dcb8fdade1aa">AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adff1da4f6c4890587e29dcb8fdade1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71dbcb5517770d58665059d2b4825d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a71dbcb5517770d58665059d2b4825d79">AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a71dbcb5517770d58665059d2b4825d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a28d14992fd098b43e6587484e28e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a28d14992fd098b43e6587484e28e1f">AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a4a28d14992fd098b43e6587484e28e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fb11cdd55b35329eba85860cf911cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a16fb11cdd55b35329eba85860cf911cc">AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a16fb11cdd55b35329eba85860cf911cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca9e7fc37b4c7277b6ced8b2abbdb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6ca9e7fc37b4c7277b6ced8b2abbdb5c">AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6ca9e7fc37b4c7277b6ced8b2abbdb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84c9ed49dcc6ca2266f08ea39591e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af84c9ed49dcc6ca2266f08ea39591e77">AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af84c9ed49dcc6ca2266f08ea39591e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cf0a498a22acc4fc8ad44de26a3de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a16cf0a498a22acc4fc8ad44de26a3de6">AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a16cf0a498a22acc4fc8ad44de26a3de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf2ee7d3bcd7e1c00f1d4bd2e712dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afaf2ee7d3bcd7e1c00f1d4bd2e712dd5">AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:afaf2ee7d3bcd7e1c00f1d4bd2e712dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2456624c425a644e66e2e63a654e9f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2456624c425a644e66e2e63a654e9f3f">AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2456624c425a644e66e2e63a654e9f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f370604e49622b524a70b314315e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10f370604e49622b524a70b314315e19">AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a10f370604e49622b524a70b314315e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64894e1b9fb72194b07f5089354dbf26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a64894e1b9fb72194b07f5089354dbf26">AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a64894e1b9fb72194b07f5089354dbf26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3aac15d3c94e927de5eceb1d43def3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2b3aac15d3c94e927de5eceb1d43def3">AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2b3aac15d3c94e927de5eceb1d43def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a3755754a591a0ac5680f725d8eef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a78a3755754a591a0ac5680f725d8eef7">AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a78a3755754a591a0ac5680f725d8eef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2a6b29032c3997744631ab5ab3533e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2e2a6b29032c3997744631ab5ab3533e">AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2e2a6b29032c3997744631ab5ab3533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8d1dc0350f0d3288360578f01a1586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f8d1dc0350f0d3288360578f01a1586">AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f8d1dc0350f0d3288360578f01a1586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae438e72fe7987a81b755736b22338f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae438e72fe7987a81b755736b22338f36">AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae438e72fe7987a81b755736b22338f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533c31bea89b796a6034f484c66659b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a533c31bea89b796a6034f484c66659b1">AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a533c31bea89b796a6034f484c66659b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabe0df6433116764d645abbcbe3dfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afabe0df6433116764d645abbcbe3dfbf">AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afabe0df6433116764d645abbcbe3dfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3781c3fc57c67780dd0885e53d8daa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3781c3fc57c67780dd0885e53d8daa50">PERI0PLL_GATE_EN_REG</a>&#160;&#160;&#160;0x00000e08</td></tr>
<tr class="separator:a3781c3fc57c67780dd0885e53d8daa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd3949d6442c51718bfa73a8ecf5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08cd3949d6442c51718bfa73a8ecf5ab">PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a08cd3949d6442c51718bfa73a8ecf5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473674c4e1ccd9339b99ed33d4359d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a473674c4e1ccd9339b99ed33d4359d42">PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a473674c4e1ccd9339b99ed33d4359d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dcd64f5af7a3d596c6b802db1ba2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a59dcd64f5af7a3d596c6b802db1ba2e3">PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a59dcd64f5af7a3d596c6b802db1ba2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62889d89e863d5e98e331e22aebe036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad62889d89e863d5e98e331e22aebe036">PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad62889d89e863d5e98e331e22aebe036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82982f1ebc66468ff7a068cf7b367e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a82982f1ebc66468ff7a068cf7b367e9c">PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a82982f1ebc66468ff7a068cf7b367e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da6649b3892df29bd89e37b9ce0d1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4da6649b3892df29bd89e37b9ce0d1c5">PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a4da6649b3892df29bd89e37b9ce0d1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ada53e089da746c5243cb53b43c7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa0ada53e089da746c5243cb53b43c7c4">PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa0ada53e089da746c5243cb53b43c7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea7ffadd27a0db908dbdbaaf3c1d730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2ea7ffadd27a0db908dbdbaaf3c1d730">PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a2ea7ffadd27a0db908dbdbaaf3c1d730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae963ad5089bc05dddbbafcde99f42c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae963ad5089bc05dddbbafcde99f42c75">PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ae963ad5089bc05dddbbafcde99f42c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac510743f06af4232bd1d0bbac2aa628c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac510743f06af4232bd1d0bbac2aa628c">PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ac510743f06af4232bd1d0bbac2aa628c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d1f3b1879b12dee5320016e4180964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a06d1f3b1879b12dee5320016e4180964">PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a06d1f3b1879b12dee5320016e4180964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19583ed4a92670c942a39797c8cabb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19583ed4a92670c942a39797c8cabb41">PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a19583ed4a92670c942a39797c8cabb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bda23510e22b5fdcc2875420ed1389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66bda23510e22b5fdcc2875420ed1389">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a66bda23510e22b5fdcc2875420ed1389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629c7b7f36b8878ff6b93f1ef90d376c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a629c7b7f36b8878ff6b93f1ef90d376c">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a629c7b7f36b8878ff6b93f1ef90d376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812d2fa6c5e2838ccd96a3d99bf6c475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a812d2fa6c5e2838ccd96a3d99bf6c475">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a812d2fa6c5e2838ccd96a3d99bf6c475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dad8e56e91d0f045c738a33477605d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0dad8e56e91d0f045c738a33477605d5">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0dad8e56e91d0f045c738a33477605d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8dd66e0579aa61618a78b1bb26da68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a8dd66e0579aa61618a78b1bb26da68">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a6a8dd66e0579aa61618a78b1bb26da68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab924904c2e6f551b9365b7af979be657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab924904c2e6f551b9365b7af979be657">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:ab924904c2e6f551b9365b7af979be657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf811c18bdfcb1c5ee6388766b4f65c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf811c18bdfcb1c5ee6388766b4f65c5">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adf811c18bdfcb1c5ee6388766b4f65c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb42584d7c6c47841833ce32d76d76b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb42584d7c6c47841833ce32d76d76b6">PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abb42584d7c6c47841833ce32d76d76b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec32b4656352513675e2779401413557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aec32b4656352513675e2779401413557">PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:aec32b4656352513675e2779401413557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6c3ac1a1b7be93096d618e81c52a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aea6c3ac1a1b7be93096d618e81c52a35">PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:aea6c3ac1a1b7be93096d618e81c52a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86186ba91be0dcf907c67e3ac7b07dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a86186ba91be0dcf907c67e3ac7b07dd1">PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a86186ba91be0dcf907c67e3ac7b07dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2cf3c2e639cb07edcfc8e903dc5a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e2cf3c2e639cb07edcfc8e903dc5a93">PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4e2cf3c2e639cb07edcfc8e903dc5a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ad6eb051e49da7a7c895b1611d8b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19ad6eb051e49da7a7c895b1611d8b85">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a19ad6eb051e49da7a7c895b1611d8b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12277fc52979965c177d0be10c19b138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a12277fc52979965c177d0be10c19b138">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a12277fc52979965c177d0be10c19b138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f1643a1d52069e82fbf348dde9f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3e9f1643a1d52069e82fbf348dde9f6f">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3e9f1643a1d52069e82fbf348dde9f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112a56ff3ab1bc6a7cdaa65ca32844d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a112a56ff3ab1bc6a7cdaa65ca32844d0">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a112a56ff3ab1bc6a7cdaa65ca32844d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdc0b284607e3223d239eaecd136ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1cdc0b284607e3223d239eaecd136ea6">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a1cdc0b284607e3223d239eaecd136ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4932987f80a8737631aab0e371eefac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4932987f80a8737631aab0e371eefac6">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a4932987f80a8737631aab0e371eefac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec0065d45bd873d671d97228701a091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adec0065d45bd873d671d97228701a091">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:adec0065d45bd873d671d97228701a091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9584115a65a228ab53b86832ec225763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9584115a65a228ab53b86832ec225763">PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9584115a65a228ab53b86832ec225763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace410f3d4d3138045a327248d744e314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ace410f3d4d3138045a327248d744e314">PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ace410f3d4d3138045a327248d744e314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174dfb24867802d3ff2f30b0a71f9897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a174dfb24867802d3ff2f30b0a71f9897">PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a174dfb24867802d3ff2f30b0a71f9897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3207567b674365d68ca1c7f4ae5f8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab3207567b674365d68ca1c7f4ae5f8ad">PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ab3207567b674365d68ca1c7f4ae5f8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e32f4c7e451868c195f1a5dd80c93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa0e32f4c7e451868c195f1a5dd80c93b">PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa0e32f4c7e451868c195f1a5dd80c93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76958cce207bd69852d14201ae3782e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa76958cce207bd69852d14201ae3782e">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_OFFSET</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:aa76958cce207bd69852d14201ae3782e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984b1325ae1636828a3fde8d6edb1570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a984b1325ae1636828a3fde8d6edb1570">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a984b1325ae1636828a3fde8d6edb1570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c31c47e3e88a8d8ca98c405f6d216d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c31c47e3e88a8d8ca98c405f6d216d3">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0c31c47e3e88a8d8ca98c405f6d216d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b63e4a1b0a88341b6db23623fe8fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6b63e4a1b0a88341b6db23623fe8fa4">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad6b63e4a1b0a88341b6db23623fe8fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978b595960af6790aa3fd6c4d71c2eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a978b595960af6790aa3fd6c4d71c2eef">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a978b595960af6790aa3fd6c4d71c2eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358a8caf4f2477a4113f402db99ed77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a358a8caf4f2477a4113f402db99ed77b">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a358a8caf4f2477a4113f402db99ed77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da26ad1f0d7f0f569cd6460342ef1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2da26ad1f0d7f0f569cd6460342ef1a7">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2da26ad1f0d7f0f569cd6460342ef1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522eebd34b419da4e3182f8daf35ff10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a522eebd34b419da4e3182f8daf35ff10">PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a522eebd34b419da4e3182f8daf35ff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3e5922b63843da82eb921062c33e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ada3e5922b63843da82eb921062c33e22">PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ada3e5922b63843da82eb921062c33e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4b70ce8caf1c80889a41dd55840add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acb4b70ce8caf1c80889a41dd55840add">PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_CLEAR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:acb4b70ce8caf1c80889a41dd55840add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ff511c2292d51a8ccc5318c0a8327e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89ff511c2292d51a8ccc5318c0a8327e">PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a89ff511c2292d51a8ccc5318c0a8327e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea26233d5e2bea778a3be27c27d15a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3ea26233d5e2bea778a3be27c27d15a8">PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a3ea26233d5e2bea778a3be27c27d15a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695feeedc0b3202d1d9ec47f644b8b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a695feeedc0b3202d1d9ec47f644b8b6b">PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a695feeedc0b3202d1d9ec47f644b8b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541852a72647927e1a136564ae5a8a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a541852a72647927e1a136564ae5a8a3d">PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a541852a72647927e1a136564ae5a8a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879c0a0507ccd8d42f9f9029ada9d2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a879c0a0507ccd8d42f9f9029ada9d2bc">PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a879c0a0507ccd8d42f9f9029ada9d2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8e5e2ad2fcda166b59fd1c0cb99eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9e8e5e2ad2fcda166b59fd1c0cb99eb2">PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9e8e5e2ad2fcda166b59fd1c0cb99eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835b3f8e944df86e57d59280ac1c6508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a835b3f8e944df86e57d59280ac1c6508">PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a835b3f8e944df86e57d59280ac1c6508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d95f8fd526e41290da1d2ce39b30c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab4d95f8fd526e41290da1d2ce39b30c2">PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ab4d95f8fd526e41290da1d2ce39b30c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84dd09fb933aa521540fe315e3026ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a84dd09fb933aa521540fe315e3026ca6">PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a84dd09fb933aa521540fe315e3026ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27ddc8d7d6e7d6f09bb0b61fc1324ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad27ddc8d7d6e7d6f09bb0b61fc1324ee">PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ad27ddc8d7d6e7d6f09bb0b61fc1324ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5e8f5a879ba3c24d9eb484a96563f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adc5e8f5a879ba3c24d9eb484a96563f6">PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:adc5e8f5a879ba3c24d9eb484a96563f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3def212857e223a71367baa89d855673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3def212857e223a71367baa89d855673">PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a3def212857e223a71367baa89d855673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f31a105a5cd8496487d8ee2d0df0203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f31a105a5cd8496487d8ee2d0df0203">PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a1f31a105a5cd8496487d8ee2d0df0203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1079531602808087433ede0bca441ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1079531602808087433ede0bca441ce3">PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a1079531602808087433ede0bca441ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770af6a1e1d5e27dace8317fdd6cf05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a770af6a1e1d5e27dace8317fdd6cf05c">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a770af6a1e1d5e27dace8317fdd6cf05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296339eb7a0ba79b1cf270dd3684b565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a296339eb7a0ba79b1cf270dd3684b565">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a296339eb7a0ba79b1cf270dd3684b565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5cf1e7808a7595f208430eb052fe4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2b5cf1e7808a7595f208430eb052fe4d">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2b5cf1e7808a7595f208430eb052fe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6247fa90a545c5cb15eca9e2a9c41825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6247fa90a545c5cb15eca9e2a9c41825">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6247fa90a545c5cb15eca9e2a9c41825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a87793ac8db9500d19cce08cbb9d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac9a87793ac8db9500d19cce08cbb9d03">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac9a87793ac8db9500d19cce08cbb9d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f24e5af02a11d2b6e1e3a1819442fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac3f24e5af02a11d2b6e1e3a1819442fd">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ac3f24e5af02a11d2b6e1e3a1819442fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56a1289ce19415f4f4478116edd6e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad56a1289ce19415f4f4478116edd6e00">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad56a1289ce19415f4f4478116edd6e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7852df9119987dde8e748167627112fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7852df9119987dde8e748167627112fd">PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a7852df9119987dde8e748167627112fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c589ea3d2e5a74e84e9aa77ac93f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a14c589ea3d2e5a74e84e9aa77ac93f35">PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a14c589ea3d2e5a74e84e9aa77ac93f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45886faf48a30a7cf869eed5ce2cf806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a45886faf48a30a7cf869eed5ce2cf806">PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a45886faf48a30a7cf869eed5ce2cf806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388984457614c97cfa19d6d26c03627e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a388984457614c97cfa19d6d26c03627e">PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a388984457614c97cfa19d6d26c03627e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2352698a44e6f106b0f388d2adf346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8e2352698a44e6f106b0f388d2adf346">PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8e2352698a44e6f106b0f388d2adf346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbd8d29e9f7e1885975083c2185d02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5fbd8d29e9f7e1885975083c2185d02f">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a5fbd8d29e9f7e1885975083c2185d02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f58b63ecd593e500a12211cf9fdd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad6f58b63ecd593e500a12211cf9fdd3d">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ad6f58b63ecd593e500a12211cf9fdd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5996139ac9e83c63990983b32eeb1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5996139ac9e83c63990983b32eeb1399">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a5996139ac9e83c63990983b32eeb1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4defca9f403e5b32c9e6f402261b8206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4defca9f403e5b32c9e6f402261b8206">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4defca9f403e5b32c9e6f402261b8206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1561433fddb82cfc16e1083c1bc84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4f1561433fddb82cfc16e1083c1bc84b">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a4f1561433fddb82cfc16e1083c1bc84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9526972b6e172e16dde5a5e9c81685a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af9526972b6e172e16dde5a5e9c81685a">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:af9526972b6e172e16dde5a5e9c81685a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf88a7a154c30fac823aa1885b62faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8bf88a7a154c30fac823aa1885b62faa">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8bf88a7a154c30fac823aa1885b62faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af25da8e9af4f46b74e5ba41534bfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4af25da8e9af4f46b74e5ba41534bfca">PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4af25da8e9af4f46b74e5ba41534bfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a71e36090395c1d717235fa1373084e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6a71e36090395c1d717235fa1373084e">PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6a71e36090395c1d717235fa1373084e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5292ea2eab33d778bfab3305d8867a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5292ea2eab33d778bfab3305d8867a2e">PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a5292ea2eab33d778bfab3305d8867a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c849197858d4d6ac81a04c8a787b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa4c849197858d4d6ac81a04c8a787b34">PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa4c849197858d4d6ac81a04c8a787b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874996e8f1254b6a087d20ca47a3822f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a874996e8f1254b6a087d20ca47a3822f">PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a874996e8f1254b6a087d20ca47a3822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ecf0e3af6fc41c432d93094b48f101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65ecf0e3af6fc41c432d93094b48f101">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65ecf0e3af6fc41c432d93094b48f101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34341abbcead2b2b159f178c06b51d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a34341abbcead2b2b159f178c06b51d77">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a34341abbcead2b2b159f178c06b51d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25e015d1ac17e56dc392c00846293b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad25e015d1ac17e56dc392c00846293b4">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ad25e015d1ac17e56dc392c00846293b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cba5642e695ae86c2948faae5e86d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6cba5642e695ae86c2948faae5e86d9e">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6cba5642e695ae86c2948faae5e86d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd633051c5d4060f5249b038f5c0296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aafd633051c5d4060f5249b038f5c0296">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aafd633051c5d4060f5249b038f5c0296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f35965ec875d0da3b11d568a9e9d652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8f35965ec875d0da3b11d568a9e9d652">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a8f35965ec875d0da3b11d568a9e9d652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e6abcac1067764c4b6bcb1617e3d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08e6abcac1067764c4b6bcb1617e3d55">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a08e6abcac1067764c4b6bcb1617e3d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92ad95d8bec5b6f6401295d784c7f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa92ad95d8bec5b6f6401295d784c7f7f">PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa92ad95d8bec5b6f6401295d784c7f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3c4f4118e537a0591ff7da320a9250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc3c4f4118e537a0591ff7da320a9250">PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acc3c4f4118e537a0591ff7da320a9250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1dddb3eaf1883649ce874c2c43ac7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb1dddb3eaf1883649ce874c2c43ac7a">PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aeb1dddb3eaf1883649ce874c2c43ac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9010bc2b6640a8156f996a438a7e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6f9010bc2b6640a8156f996a438a7e12">PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_AUTO</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a6f9010bc2b6640a8156f996a438a7e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce58b445276692bf03f440bae6e26d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adce58b445276692bf03f440bae6e26d2">PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_NO_AUTO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:adce58b445276692bf03f440bae6e26d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d7324ab45a4a1dcc7ff3df2a2f8480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af8d7324ab45a4a1dcc7ff3df2a2f8480">CLK24M_GATE_EN_REG</a>&#160;&#160;&#160;0x00000e0c</td></tr>
<tr class="separator:af8d7324ab45a4a1dcc7ff3df2a2f8480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfb4fc0a069451c0428d343e411d460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4dfb4fc0a069451c0428d343e411d460">CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a4dfb4fc0a069451c0428d343e411d460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5de364c5dba4fcfc3dacec749cefdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab5de364c5dba4fcfc3dacec749cefdf9">CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ab5de364c5dba4fcfc3dacec749cefdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa291f52ac134aae63dc8efa6c73350db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa291f52ac134aae63dc8efa6c73350db">CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:aa291f52ac134aae63dc8efa6c73350db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fee4e530b24722011f8e523d6b74047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6fee4e530b24722011f8e523d6b74047">CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a6fee4e530b24722011f8e523d6b74047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd6ed3b0d8bf8c26cc58dba87143bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3bd6ed3b0d8bf8c26cc58dba87143bfa">CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3bd6ed3b0d8bf8c26cc58dba87143bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fec5e06ef46325270fa24dc6bb584c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41fec5e06ef46325270fa24dc6bb584c">CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a41fec5e06ef46325270fa24dc6bb584c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc2ee3904fa76f971241ede1102847d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a3cc2ee3904fa76f971241ede1102847d">CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3cc2ee3904fa76f971241ede1102847d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747c17345b0f2207bad39e878fce690d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a747c17345b0f2207bad39e878fce690d">CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a747c17345b0f2207bad39e878fce690d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad316030c1043ad80081bdc8b73e5c2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad316030c1043ad80081bdc8b73e5c2b0">CLK24M_GATE_EN_REG_USB_24M_GATE_EN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad316030c1043ad80081bdc8b73e5c2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c62f9a4c9b70f95b74ae7407ad317d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ab7c62f9a4c9b70f95b74ae7407ad317d">CLK24M_GATE_EN_REG_USB_24M_GATE_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab7c62f9a4c9b70f95b74ae7407ad317d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79273d0ac6d6df69120578433ce7f728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a79273d0ac6d6df69120578433ce7f728">CLK24M_GATE_EN_REG_USB_24M_GATE_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a79273d0ac6d6df69120578433ce7f728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a84e1f1f48f4dd48f0a50f626568799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4a84e1f1f48f4dd48f0a50f626568799">CLK24M_GATE_EN_REG_USB_24M_GATE_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4a84e1f1f48f4dd48f0a50f626568799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374d6e46495eafd4721623a5770f7bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a374d6e46495eafd4721623a5770f7bab">CCU_SEC_SWITCH_REG</a>&#160;&#160;&#160;0x00000f00</td></tr>
<tr class="separator:a374d6e46495eafd4721623a5770f7bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb96ddd5c6825c8993f5944992c01da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adb96ddd5c6825c8993f5944992c01da5">CCU_SEC_SWITCH_REG_MBUS_SEC_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:adb96ddd5c6825c8993f5944992c01da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50aeb864369829682b485da7efe4f54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a50aeb864369829682b485da7efe4f54c">CCU_SEC_SWITCH_REG_MBUS_SEC_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a50aeb864369829682b485da7efe4f54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb49583f71221b49b67a203f80e7041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7cb49583f71221b49b67a203f80e7041">CCU_SEC_SWITCH_REG_MBUS_SEC_SECURE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7cb49583f71221b49b67a203f80e7041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d8dd6a70d2c32d88433d917b69d1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a74d8dd6a70d2c32d88433d917b69d1f2">CCU_SEC_SWITCH_REG_MBUS_SEC_NON_SECURE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a74d8dd6a70d2c32d88433d917b69d1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf09873db94775acaa62b2b24224e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abaf09873db94775acaa62b2b24224e11">CCU_SEC_SWITCH_REG_BUS_SEC_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:abaf09873db94775acaa62b2b24224e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238402289e6a5c6b5514aa6f52bb9c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a238402289e6a5c6b5514aa6f52bb9c6e">CCU_SEC_SWITCH_REG_BUS_SEC_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a238402289e6a5c6b5514aa6f52bb9c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cb7e35608b2f91e3140776c42c4f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a21cb7e35608b2f91e3140776c42c4f46">CCU_SEC_SWITCH_REG_BUS_SEC_SECURE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a21cb7e35608b2f91e3140776c42c4f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe0c3413814ca5f2f1482860d1512cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0fe0c3413814ca5f2f1482860d1512cd">CCU_SEC_SWITCH_REG_BUS_SEC_NON_SECURE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0fe0c3413814ca5f2f1482860d1512cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf288e0de27a53d42615477b9e42645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adbf288e0de27a53d42615477b9e42645">CCU_SEC_SWITCH_REG_PLL_SEC_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adbf288e0de27a53d42615477b9e42645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854be4076347e58640ab18eda9c022fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a854be4076347e58640ab18eda9c022fb">CCU_SEC_SWITCH_REG_PLL_SEC_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a854be4076347e58640ab18eda9c022fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f1bb3803ff4d2bcdb66314526e096a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a64f1bb3803ff4d2bcdb66314526e096a">CCU_SEC_SWITCH_REG_PLL_SEC_SECURE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a64f1bb3803ff4d2bcdb66314526e096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a79f5375652333ab73d53642f38bf54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5a79f5375652333ab73d53642f38bf54">CCU_SEC_SWITCH_REG_PLL_SEC_NON_SECURE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5a79f5375652333ab73d53642f38bf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd28e377557849c82b16630704faadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1dd28e377557849c82b16630704faadb">PLL_LOCK_DBG_CTRL_REG</a>&#160;&#160;&#160;0x00000f04</td></tr>
<tr class="separator:a1dd28e377557849c82b16630704faadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ecddb9614b63c4b1f540c02b658a186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4ecddb9614b63c4b1f540c02b658a186">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a4ecddb9614b63c4b1f540c02b658a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3ec17f64436fb19a897af29708e3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4e3ec17f64436fb19a897af29708e3e0">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a4e3ec17f64436fb19a897af29708e3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425b5320f361f69a97e8574f0b497876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a425b5320f361f69a97e8574f0b497876">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_DISABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a425b5320f361f69a97e8574f0b497876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4595119491159ee753c3bc7d32bd7a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4595119491159ee753c3bc7d32bd7a87">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4595119491159ee753c3bc7d32bd7a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13192c79d43efbe5af3a06abe726450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa13192c79d43efbe5af3a06abe726450">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_OFFSET</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aa13192c79d43efbe5af3a06abe726450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c863438812fb0e988d22213bf6f5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a04c863438812fb0e988d22213bf6f5f3">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:a04c863438812fb0e988d22213bf6f5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc22f447464ca7b2c5b5b8a23f3fb663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc22f447464ca7b2c5b5b8a23f3fb663">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CPUPLL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:acc22f447464ca7b2c5b5b8a23f3fb663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e1b5a4530e99b0e0dd18f1b63cc215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a65e1b5a4530e99b0e0dd18f1b63cc215">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_DDRPLL</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a65e1b5a4530e99b0e0dd18f1b63cc215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13494488f8cda6041e30431d83437e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a13494488f8cda6041e30431d83437e02">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_PERIPLL2X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a13494488f8cda6041e30431d83437e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa123ffa83049be4ad7812da034366fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#afa123ffa83049be4ad7812da034366fe">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_VIDEO0PLL4X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:afa123ffa83049be4ad7812da034366fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d0405eed6270a60c3a7e040e7c0c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad3d0405eed6270a60c3a7e040e7c0c96">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CSIPLL4X</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ad3d0405eed6270a60c3a7e040e7c0c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6583a1027164e01fecec05a84133013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac6583a1027164e01fecec05a84133013">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_AUDIOPLL4X</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:ac6583a1027164e01fecec05a84133013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f117fc452083367cae8b4ec44f1b07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1f117fc452083367cae8b4ec44f1b07d">PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_NPUPLL</a>&#160;&#160;&#160;0x111</td></tr>
<tr class="separator:a1f117fc452083367cae8b4ec44f1b07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b765cbe4d24f165650e6343c174072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a31b765cbe4d24f165650e6343c174072">SYSDAP_REQ_CTRL_REG</a>&#160;&#160;&#160;0x00000f08</td></tr>
<tr class="separator:a31b765cbe4d24f165650e6343c174072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2bf884edcb3d1290699e47fa3c2418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aef2bf884edcb3d1290699e47fa3c2418">SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aef2bf884edcb3d1290699e47fa3c2418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589e4b9aaa1150038b8f705a475d28ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a589e4b9aaa1150038b8f705a475d28ab">SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a589e4b9aaa1150038b8f705a475d28ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f663a429ea61f218deb8c9c97069e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a10f663a429ea61f218deb8c9c97069e4">CCU_FAN_GATE_REG</a>&#160;&#160;&#160;0x00000f30</td></tr>
<tr class="separator:a10f663a429ea61f218deb8c9c97069e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dadca4fcfec02d5a1e2fbfdf439ebb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4dadca4fcfec02d5a1e2fbfdf439ebb2">CCU_FAN_GATE_REG_CLK25M_EN_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a4dadca4fcfec02d5a1e2fbfdf439ebb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47566e1e7fcbd846cfd7d9b9a2aa4205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a47566e1e7fcbd846cfd7d9b9a2aa4205">CCU_FAN_GATE_REG_CLK25M_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a47566e1e7fcbd846cfd7d9b9a2aa4205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b09545f0a3a6170a31fe816ac7bf532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b09545f0a3a6170a31fe816ac7bf532">CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a7b09545f0a3a6170a31fe816ac7bf532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166981212688f827d3f9ac560af6e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a166981212688f827d3f9ac560af6e263">CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a166981212688f827d3f9ac560af6e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28144fc3891a0fab62f710fb22ff954d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a28144fc3891a0fab62f710fb22ff954d">CCU_FAN_GATE_REG_CLK16M_EN_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a28144fc3891a0fab62f710fb22ff954d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a26efdd888fd9863dc4ab756e7de75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad5a26efdd888fd9863dc4ab756e7de75">CCU_FAN_GATE_REG_CLK16M_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ad5a26efdd888fd9863dc4ab756e7de75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332b4d4f943e955fec534c5b7290e1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a332b4d4f943e955fec534c5b7290e1c3">CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a332b4d4f943e955fec534c5b7290e1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce101e081519ea0c918da1373bb1cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ce101e081519ea0c918da1373bb1cb8">CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5ce101e081519ea0c918da1373bb1cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48af405a6a3c80f12d56c15e1ef6eb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a48af405a6a3c80f12d56c15e1ef6eb22">CCU_FAN_GATE_REG_CLK12M_EN_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a48af405a6a3c80f12d56c15e1ef6eb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d69e71cf02d3ea6d2c54482d1a985cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d69e71cf02d3ea6d2c54482d1a985cd">CCU_FAN_GATE_REG_CLK12M_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a6d69e71cf02d3ea6d2c54482d1a985cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ece9799de9b3db6d37ed4b28b8aafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a32ece9799de9b3db6d37ed4b28b8aafc">CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a32ece9799de9b3db6d37ed4b28b8aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180551905e3e67d40d045d4c5989031d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a180551905e3e67d40d045d4c5989031d">CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a180551905e3e67d40d045d4c5989031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adaa66b009388262a0eb56acb8b2bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8adaa66b009388262a0eb56acb8b2bb9">CCU_FAN_GATE_REG_CLK24M_EN_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8adaa66b009388262a0eb56acb8b2bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099a13c6947019a3696788052d9409c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a099a13c6947019a3696788052d9409c4">CCU_FAN_GATE_REG_CLK24M_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a099a13c6947019a3696788052d9409c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bce71a0bf3dbcc3cd76c6480d8aa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a26bce71a0bf3dbcc3cd76c6480d8aa7f">CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a26bce71a0bf3dbcc3cd76c6480d8aa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41950d60a7be3d324aba489520ca9b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a41950d60a7be3d324aba489520ca9b89">CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a41950d60a7be3d324aba489520ca9b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb53e93ec6939e88336410b9e137ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2fb53e93ec6939e88336410b9e137ec2">CLK27M_FAN_REG</a>&#160;&#160;&#160;0x00000f34</td></tr>
<tr class="separator:a2fb53e93ec6939e88336410b9e137ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ca2fe4bface5da70d89654ab21007c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a22ca2fe4bface5da70d89654ab21007c">CLK27M_FAN_REG_CLK27M_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a22ca2fe4bface5da70d89654ab21007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae979ccf7fa18152057716a6d35c8bbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae979ccf7fa18152057716a6d35c8bbdd">CLK27M_FAN_REG_CLK27M_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae979ccf7fa18152057716a6d35c8bbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530cca4a9e09097b6c12518210be995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a530cca4a9e09097b6c12518210be995e">CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a530cca4a9e09097b6c12518210be995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056dce0ea7431fe770d1f0cf38375753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a056dce0ea7431fe770d1f0cf38375753">CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a056dce0ea7431fe770d1f0cf38375753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b0ed3f3450f7f4359e95a3f8adc7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a24b0ed3f3450f7f4359e95a3f8adc7ef">CLK27M_FAN_REG_CLK27M_SCR_SEL_OFFSET</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a24b0ed3f3450f7f4359e95a3f8adc7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad985f1150b712335e5af31c20a1743f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad985f1150b712335e5af31c20a1743f0">CLK27M_FAN_REG_CLK27M_SCR_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:ad985f1150b712335e5af31c20a1743f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b67d972c5cf3ab3c600a56a13a4302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a66b67d972c5cf3ab3c600a56a13a4302">CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO0PLL1X</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a66b67d972c5cf3ab3c600a56a13a4302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b40c99e80b83406f9f24a1d0d33550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a83b40c99e80b83406f9f24a1d0d33550">CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO1PLL1X</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a83b40c99e80b83406f9f24a1d0d33550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb07c84e8883653965deabadf4c31f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acb07c84e8883653965deabadf4c31f84">CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO2PLL1X</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:acb07c84e8883653965deabadf4c31f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01d7d1866bc4c38dfa70f1e683fd310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac01d7d1866bc4c38dfa70f1e683fd310">CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO3PLL1X</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:ac01d7d1866bc4c38dfa70f1e683fd310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ad0dc9e5a9d901f20c8865ade79cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a89ad0dc9e5a9d901f20c8865ade79cb5">CLK27M_FAN_REG_CLK27M_DIV1_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a89ad0dc9e5a9d901f20c8865ade79cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aa020ec88aad7430601b44ab7044d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a47aa020ec88aad7430601b44ab7044d9">CLK27M_FAN_REG_CLK27M_DIV1_CLEAR_MASK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:a47aa020ec88aad7430601b44ab7044d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2df03eb56aea52156b5a1b521999dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af2df03eb56aea52156b5a1b521999dfc">CLK27M_FAN_REG_CLK27M_DIV0_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af2df03eb56aea52156b5a1b521999dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9790d284125a260ed25f6cac4e97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aff9790d284125a260ed25f6cac4e97f3">CLK27M_FAN_REG_CLK27M_DIV0_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:aff9790d284125a260ed25f6cac4e97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4874fef6b34b42718e13e27208bfaaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4874fef6b34b42718e13e27208bfaaff">CLK_FAN_REG</a>&#160;&#160;&#160;0x00000f38</td></tr>
<tr class="separator:a4874fef6b34b42718e13e27208bfaaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c3c0f9d58b1684ff26d0d6d49149d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a03c3c0f9d58b1684ff26d0d6d49149d4">CLK_FAN_REG_PCLK_DIV_EN_OFFSET</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a03c3c0f9d58b1684ff26d0d6d49149d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb9b8ed6f755c8df43bf4ef2e34dc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6bb9b8ed6f755c8df43bf4ef2e34dc06">CLK_FAN_REG_PCLK_DIV_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a6bb9b8ed6f755c8df43bf4ef2e34dc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e622b6c00a33e78411ebdd116a41d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a15e622b6c00a33e78411ebdd116a41d7">CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a15e622b6c00a33e78411ebdd116a41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10174cb4b34360f04b24ae7ab88822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abf10174cb4b34360f04b24ae7ab88822">CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abf10174cb4b34360f04b24ae7ab88822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012a69a097c8dfe381963d2632890864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a012a69a097c8dfe381963d2632890864">CLK_FAN_REG_PCLK_DIV1_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a012a69a097c8dfe381963d2632890864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ff896124532a97058597aa824ad18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a828ff896124532a97058597aa824ad18">CLK_FAN_REG_PCLK_DIV1_CLEAR_MASK</a>&#160;&#160;&#160;0x000003e0</td></tr>
<tr class="separator:a828ff896124532a97058597aa824ad18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3f14148aaaedede08e1b292efba45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1a3f14148aaaedede08e1b292efba45c">CLK_FAN_REG_PCLK_DIV_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1a3f14148aaaedede08e1b292efba45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbbc24cfdb066929533825bd0c1445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#affbbc24cfdb066929533825bd0c1445d">CLK_FAN_REG_PCLK_DIV_CLEAR_MASK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:affbbc24cfdb066929533825bd0c1445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af182113ae26f74b14618e8491f462120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#af182113ae26f74b14618e8491f462120">CCU_FAN_REG</a>&#160;&#160;&#160;0x00000f3c</td></tr>
<tr class="separator:af182113ae26f74b14618e8491f462120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac298e7007b69c431398533a91b9f5414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac298e7007b69c431398533a91b9f5414">CCU_FAN_REG_CLK_FANOUT2_EN_OFFSET</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ac298e7007b69c431398533a91b9f5414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007750bddf2bb36c8d3d1754ec44e91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a007750bddf2bb36c8d3d1754ec44e91b">CCU_FAN_REG_CLK_FANOUT2_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a007750bddf2bb36c8d3d1754ec44e91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa17102411602f4e774a785cdbd9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0fa17102411602f4e774a785cdbd9de7">CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a0fa17102411602f4e774a785cdbd9de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c815813cc74fd6c06caced42441ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c815813cc74fd6c06caced42441ddaf">CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a0c815813cc74fd6c06caced42441ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8af2b1e675e03a6ba68993c7872317e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ad8af2b1e675e03a6ba68993c7872317e">CCU_FAN_REG_CLK_FANOUT1_EN_OFFSET</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ad8af2b1e675e03a6ba68993c7872317e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48b4595166bc8d4b6f8c6627064fec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae48b4595166bc8d4b6f8c6627064fec0">CCU_FAN_REG_CLK_FANOUT1_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ae48b4595166bc8d4b6f8c6627064fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76d0f3f44edcf4d340d3f13daf8e70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac76d0f3f44edcf4d340d3f13daf8e70a">CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ac76d0f3f44edcf4d340d3f13daf8e70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610baf6a4c2358f493386df078d4720c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a610baf6a4c2358f493386df078d4720c">CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a610baf6a4c2358f493386df078d4720c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67499d33808546417bd3e578c5b69229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a67499d33808546417bd3e578c5b69229">CCU_FAN_REG_CLK_FANOUT0_EN_OFFSET</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a67499d33808546417bd3e578c5b69229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5ab3cdfbb3239b85f98fc408e806ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0a5ab3cdfbb3239b85f98fc408e806ae">CCU_FAN_REG_CLK_FANOUT0_EN_CLEAR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a0a5ab3cdfbb3239b85f98fc408e806ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef2c99d54f3a14827d42173080dfa1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9ef2c99d54f3a14827d42173080dfa1c">CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a9ef2c99d54f3a14827d42173080dfa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b61e9f9496bbbf260058fe5197ae2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8b61e9f9496bbbf260058fe5197ae2b9">CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8b61e9f9496bbbf260058fe5197ae2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c746e4b68e7f3168a7df6a1921440e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac0c746e4b68e7f3168a7df6a1921440e">CCU_FAN_REG_CLK_FANOUT2_SEL_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac0c746e4b68e7f3168a7df6a1921440e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d29d8594e47a477d7823554c25bc75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6d29d8594e47a477d7823554c25bc75e">CCU_FAN_REG_CLK_FANOUT2_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x000001c0</td></tr>
<tr class="separator:a6d29d8594e47a477d7823554c25bc75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c63b397b7865994a2103e7c8e00803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a19c63b397b7865994a2103e7c8e00803">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK32K_FANOUT_FROM_SYSRTC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a19c63b397b7865994a2103e7c8e00803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cbacdfd82380e7e80360833fd38ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a38cbacdfd82380e7e80360833fd38ad7">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK12M_FROM_DCXO_2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a38cbacdfd82380e7e80360833fd38ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8be664cd3a6edf64840a18a15016987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa8be664cd3a6edf64840a18a15016987">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK16M_FROM_PERI_160M_10</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:aa8be664cd3a6edf64840a18a15016987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666fb8e255323ed83303f6ac3fafa7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a666fb8e255323ed83303f6ac3fafa7c2">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK24M_FROM_DCXO</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a666fb8e255323ed83303f6ac3fafa7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b21dc62be9cf53392e8274cba9ee80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a7b21dc62be9cf53392e8274cba9ee80d">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK25M_FROM_PERI_150M_6</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a7b21dc62be9cf53392e8274cba9ee80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8239f0e8bffbd35ee5e58daa6b499626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8239f0e8bffbd35ee5e58daa6b499626">CCU_FAN_REG_CLK_FANOUT2_SEL_CLK27M</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a8239f0e8bffbd35ee5e58daa6b499626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70707396d33da44209876026194b2cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a70707396d33da44209876026194b2cea">CCU_FAN_REG_CLK_FANOUT2_SEL_PCLK</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:a70707396d33da44209876026194b2cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb30533e7b7aff70064c21dfb6792f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#abb30533e7b7aff70064c21dfb6792f09">CCU_FAN_REG_CLK_FANOUT1_SEL_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:abb30533e7b7aff70064c21dfb6792f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8093b042a9562b15f299ffd0f69832c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8093b042a9562b15f299ffd0f69832c0">CCU_FAN_REG_CLK_FANOUT1_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr class="separator:a8093b042a9562b15f299ffd0f69832c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18387ab4b85e868d8f833a1365ddf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae18387ab4b85e868d8f833a1365ddf29">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK32K_FANOUT_FROM_SYSRTC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:ae18387ab4b85e868d8f833a1365ddf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca31559a425ce2cee6c774ebd5d02284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aca31559a425ce2cee6c774ebd5d02284">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK12M_FROM_DCXO_2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:aca31559a425ce2cee6c774ebd5d02284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afe5af8ca2cb50f7121fd9756d6727a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a6afe5af8ca2cb50f7121fd9756d6727a">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK16M_FROM_PERI_160M_10</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a6afe5af8ca2cb50f7121fd9756d6727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3475f03cad06ce286c307ad68e6f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d3475f03cad06ce286c307ad68e6f54">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK24M_FROM_DCXO</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a2d3475f03cad06ce286c307ad68e6f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3b0204bcd5d4b5f98f2f7fba69f3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aeb3b0204bcd5d4b5f98f2f7fba69f3bb">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK25M_FROM_PERI_150M_6</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:aeb3b0204bcd5d4b5f98f2f7fba69f3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919a6c8e5d9239dceaeedbf3b382aa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a919a6c8e5d9239dceaeedbf3b382aa99">CCU_FAN_REG_CLK_FANOUT1_SEL_CLK27M</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a919a6c8e5d9239dceaeedbf3b382aa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf602bf9e39799aa46b8ad3e2237801b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#adf602bf9e39799aa46b8ad3e2237801b">CCU_FAN_REG_CLK_FANOUT1_SEL_PCLK</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:adf602bf9e39799aa46b8ad3e2237801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7cb07c6954093b8c17ce2508d3ed16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c7cb07c6954093b8c17ce2508d3ed16">CCU_FAN_REG_CLK_FANOUT0_SEL_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0c7cb07c6954093b8c17ce2508d3ed16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a0812fb18feafa32f1efc96cb1192d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a08a0812fb18feafa32f1efc96cb1192d">CCU_FAN_REG_CLK_FANOUT0_SEL_CLEAR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:a08a0812fb18feafa32f1efc96cb1192d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fdc641c3b63cb5ecef272fed28d47d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4fdc641c3b63cb5ecef272fed28d47d1">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK32K_FANOUT_FROM_SYSRTC</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="separator:a4fdc641c3b63cb5ecef272fed28d47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcb971e6fefa92a6c4f8ddea4dd876c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a9bcb971e6fefa92a6c4f8ddea4dd876c">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK12M_FROM_DCXO_2</a>&#160;&#160;&#160;0x001</td></tr>
<tr class="separator:a9bcb971e6fefa92a6c4f8ddea4dd876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6a9e8cd8628989cf4cf5de0e6f1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0e6a9e8cd8628989cf4cf5de0e6f1b3e">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK16M_FROM_PERI_160M_10</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:a0e6a9e8cd8628989cf4cf5de0e6f1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400229abb35fea82c5426950292a515e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a400229abb35fea82c5426950292a515e">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK24M_FROM_DCXO</a>&#160;&#160;&#160;0x011</td></tr>
<tr class="separator:a400229abb35fea82c5426950292a515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae859d3a2785376d56a850ef37824d4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ae859d3a2785376d56a850ef37824d4db">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK25M_FROM_PERI_150M_6</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ae859d3a2785376d56a850ef37824d4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea1f97cbd0a9211d89c49379e20e2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a8ea1f97cbd0a9211d89c49379e20e2a6">CCU_FAN_REG_CLK_FANOUT0_SEL_CLK27M</a>&#160;&#160;&#160;0x101</td></tr>
<tr class="separator:a8ea1f97cbd0a9211d89c49379e20e2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9b6de0ed682c50217e204c3abe5605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#acc9b6de0ed682c50217e204c3abe5605">CCU_FAN_REG_CLK_FANOUT0_SEL_PCLK</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:acc9b6de0ed682c50217e204c3abe5605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3a761647715166157a711955a6288b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a0c3a761647715166157a711955a6288b">PLL_CFG0_REG</a>&#160;&#160;&#160;0x00000f40</td></tr>
<tr class="separator:a0c3a761647715166157a711955a6288b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623e9906ebd4c5e24be05afdad244e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a623e9906ebd4c5e24be05afdad244e32">PLL_CFG0_REG_PLL_CONFIG0_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a623e9906ebd4c5e24be05afdad244e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39c6e67b84fd13d34aaefac12b07397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa39c6e67b84fd13d34aaefac12b07397">PLL_CFG0_REG_PLL_CONFIG0_CLEAR_MASK</a>&#160;&#160;&#160;0xffffffff</td></tr>
<tr class="separator:aa39c6e67b84fd13d34aaefac12b07397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef7140db94bc3bff8234c45ee6510c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a5ef7140db94bc3bff8234c45ee6510c1">PLL_CFG1_REG</a>&#160;&#160;&#160;0x00000f44</td></tr>
<tr class="separator:a5ef7140db94bc3bff8234c45ee6510c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87810a60cb60b0c0df3e8cc034115c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa87810a60cb60b0c0df3e8cc034115c9">PLL_CFG1_REG_PLL_CONFIG1_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa87810a60cb60b0c0df3e8cc034115c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4c238ae2d962fceb9fadd7a6a5469b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a4b4c238ae2d962fceb9fadd7a6a5469b">PLL_CFG1_REG_PLL_CONFIG1_CLEAR_MASK</a>&#160;&#160;&#160;0xffffffff</td></tr>
<tr class="separator:a4b4c238ae2d962fceb9fadd7a6a5469b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d6758fbd236bbcda33f115516f5fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa1d6758fbd236bbcda33f115516f5fb8">PLL_CFG2_REG</a>&#160;&#160;&#160;0x00000f48</td></tr>
<tr class="separator:aa1d6758fbd236bbcda33f115516f5fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0ecf469ec4c233b647058867cb222a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1d0ecf469ec4c233b647058867cb222a">PLL_CFG2_REG_PLL_CONFIG2_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1d0ecf469ec4c233b647058867cb222a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2bc6f7cdb7519f18b20ec6551f65c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#aa2bc6f7cdb7519f18b20ec6551f65c6f">PLL_CFG2_REG_PLL_CONFIG2_CLEAR_MASK</a>&#160;&#160;&#160;0xffffffff</td></tr>
<tr class="separator:aa2bc6f7cdb7519f18b20ec6551f65c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0f7052d9a1e9410cdec7e215dd59d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a2d0f7052d9a1e9410cdec7e215dd59d0">CCU_VERSION_REG</a>&#160;&#160;&#160;0x00000ff0</td></tr>
<tr class="separator:a2d0f7052d9a1e9410cdec7e215dd59d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e59a163f43a0e956362fd3b25fc68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac7e59a163f43a0e956362fd3b25fc68d">CCU_VERSION_REG_CCU_MAIN_VERSION_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac7e59a163f43a0e956362fd3b25fc68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74cfd07b3cf4feb954ebe7a66158fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#ac74cfd07b3cf4feb954ebe7a66158fb8">CCU_VERSION_REG_CCU_MAIN_VERSION_CLEAR_MASK</a>&#160;&#160;&#160;0xffff0000</td></tr>
<tr class="separator:ac74cfd07b3cf4feb954ebe7a66158fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcdb52d8a719de6c6902defb8b65497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a1dcdb52d8a719de6c6902defb8b65497">CCU_VERSION_REG_CCU_SUB_VERSION_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1dcdb52d8a719de6c6902defb8b65497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fa97400cabe79edb1f6d20c995d7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/de7/reg-cpu_8h.html#a73fa97400cabe79edb1f6d20c995d7d6">CCU_VERSION_REG_CCU_SUB_VERSION_CLEAR_MASK</a>&#160;&#160;&#160;0x0000ffff</td></tr>
<tr class="separator:a73fa97400cabe79edb1f6d20c995d7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a169c0eba1b84d2358520a95282f0445b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169c0eba1b84d2358520a95282f0445b">&#9670;&nbsp;</a></span>AHB_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG&#160;&#160;&#160;0x00000510</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af455292028aa4d4ea4fb8f3562255bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af455292028aa4d4ea4fb8f3562255bab">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d1e6bf5eed3b7f9ddf3061a00895eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1e6bf5eed3b7f9ddf3061a00895eec">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3437682ac243d3f79a55414d86a58007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3437682ac243d3f79a55414d86a58007">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a25281cc2839b7578c974bc4e47d75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a25281cc2839b7578c974bc4e47d75c">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99837c58c041931f28bae0df0576a709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99837c58c041931f28bae0df0576a709">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affd81de1d618437377ecb39489761552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd81de1d618437377ecb39489761552">&#9670;&nbsp;</a></span>AHB_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ac3363319730e3ef30f75b4a32d008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ac3363319730e3ef30f75b4a32d008">&#9670;&nbsp;</a></span>AHB_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6cfa0589d5d4cddcaf5a04efb767f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6cfa0589d5d4cddcaf5a04efb767f87">&#9670;&nbsp;</a></span>AHB_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ff811f59b8584e5ccb1f96e0489a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ff811f59b8584e5ccb1f96e0489a99">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG&#160;&#160;&#160;0x00000e04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81573838f018b403204d3d89c66ed370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81573838f018b403204d3d89c66ed370">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_AHB_MONITOR_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35fe35906574d7885a37104abb4f4f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fe35906574d7885a37104abb4f4f68">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_AHB_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b9bc89fa3ec8508fc3e98ea727c360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b9bc89fa3ec8508fc3e98ea727c360">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_AHB_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123464d92a32ab42d797ed82d0bc6ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123464d92a32ab42d797ed82d0bc6ff4">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_AHB_MONITOR_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad13b9b1c04398722a401ef8b7cd087f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13b9b1c04398722a401ef8b7cd087f0">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a426c5f7a83855e333ca51e6d9de249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426c5f7a83855e333ca51e6d9de249e7">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11fa4aa9481406e0a0d93be09f7e2143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa4aa9481406e0a0d93be09f7e2143">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b0e93f7452c56d6eef36ef0a51384fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0e93f7452c56d6eef36ef0a51384fd">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71f33c2139f66efe5214770e2234b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71f33c2139f66efe5214770e2234b0e">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a529eb3766fac8dde79f93789f2cdd66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529eb3766fac8dde79f93789f2cdd66e">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed685907b8de432bfb2dda348b2db33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed685907b8de432bfb2dda348b2db33a">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c5b924ded6596966cc475a1b56e5f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5b924ded6596966cc475a1b56e5f30">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ed8114801a262462415fb21bf1b077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ed8114801a262462415fb21bf1b077">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e761637ee01d719319d298e2c1c0331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e761637ee01d719319d298e2c1c0331">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d2d946395e757dd1434885609a90b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2d946395e757dd1434885609a90b4a">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f60722d59c058403cdc5d66bf020726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f60722d59c058403cdc5d66bf020726">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe2b8367957a209ffd647dcfd363bad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2b8367957a209ffd647dcfd363bad4">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08679b2dc4e4d6ab9c38718e6d73d6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08679b2dc4e4d6ab9c38718e6d73d6ed">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acccbebea3502318c9fb9e7e57e9c46fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccbebea3502318c9fb9e7e57e9c46fa">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe0c93c3a2f7109db9030ac98044d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe0c93c3a2f7109db9030ac98044d07">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016aa0d001a9a8abd118954d78a30973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016aa0d001a9a8abd118954d78a30973">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ffa28b6bbcbe6b72005345bd8bbdbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffa28b6bbcbe6b72005345bd8bbdbd3">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfb308a5bd9c0c324662364c8fd7053c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb308a5bd9c0c324662364c8fd7053c">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab693527c4d34fc6eb10a3d062e4303cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab693527c4d34fc6eb10a3d062e4303cb">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae438e72fe7987a81b755736b22338f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae438e72fe7987a81b755736b22338f36">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533c31bea89b796a6034f484c66659b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533c31bea89b796a6034f484c66659b1">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afabe0df6433116764d645abbcbe3dfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabe0df6433116764d645abbcbe3dfbf">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f8d1dc0350f0d3288360578f01a1586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8d1dc0350f0d3288360578f01a1586">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20e0569035a37fc5a5922445bbc9eeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e0569035a37fc5a5922445bbc9eeb7">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SD_MONITOR_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SD_MONITOR_EN_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ae5b4a434944748188c2af760e9d925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae5b4a434944748188c2af760e9d925">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SD_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SD_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2ba2213a730ca870d19c4d42c25804d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ba2213a730ca870d19c4d42c25804d">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SD_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SD_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4812e55dbbcc8c036c6fa7feaa804cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4812e55dbbcc8c036c6fa7feaa804cc4">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SD_MONITOR_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SD_MONITOR_EN_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bcc6a5fffacbea5bbb80455c9a38484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcc6a5fffacbea5bbb80455c9a38484">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1319423ba37083121cba83f383191521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1319423ba37083121cba83f383191521">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5871eaaa5c5fec50d525516afad64ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5871eaaa5c5fec50d525516afad64ec5">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cccc7e7f18e22622aa089c05b66ab4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cccc7e7f18e22622aa089c05b66ab4c">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1348711b2cb15f361dcadf9421433e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1348711b2cb15f361dcadf9421433e8c">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4233725e12ff3f8cd5e5f25135358f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4233725e12ff3f8cd5e5f25135358f5d">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a212d3b13028210b64c5de49b8cd63911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212d3b13028210b64c5de49b8cd63911">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdeca8bd144f19757324faef3c1f8bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdeca8bd144f19757324faef3c1f8bf5">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af811684ea049f4d82e45d4a348659e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af811684ea049f4d82e45d4a348659e27">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79af45b11af561b853b40d134ab9a467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79af45b11af561b853b40d134ab9a467">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a530e484e17f70a507cea20183ddf93e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530e484e17f70a507cea20183ddf93e2">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a563a0f25821fa08699068848ca0ed7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563a0f25821fa08699068848ca0ed7ef">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42cfa0eac7df6740772dea06e93fb1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42cfa0eac7df6740772dea06e93fb1b4">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33332558bc6bafd732051414c48f112a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33332558bc6bafd732051414c48f112a">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abea2c8c5eb317d259a48ef9b30fd8e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea2c8c5eb317d259a48ef9b30fd8e66">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af976629a711078ef6dbc9debf71d76dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af976629a711078ef6dbc9debf71d76dc">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33024c107a1c023376246613dc50599e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33024c107a1c023376246613dc50599e">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09781c5b680ac557773ae1c187bfd697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09781c5b680ac557773ae1c187bfd697">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f04ef01332a8ae792949d4d3f1566a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f04ef01332a8ae792949d4d3f1566a">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8791d3e6811a9503031c0ec781ce14a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8791d3e6811a9503031c0ec781ce14a0">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad09817ec4f38298eeffe8693bf1862f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad09817ec4f38298eeffe8693bf1862f4">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21556bfcb5c01f5aba4906d194f9f48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21556bfcb5c01f5aba4906d194f9f48d">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af011356d434ee7c6699b28d20e0892ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af011356d434ee7c6699b28d20e0892ca">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071b2e7e11fd5d8221a21a040d68db87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071b2e7e11fd5d8221a21a040d68db87">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e71120ace9047de29e5f5b382bc04e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e71120ace9047de29e5f5b382bc04e1">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a336b5543fe1a4ed9c5f5d7bf80ab8f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336b5543fe1a4ed9c5f5d7bf80ab8f69">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9399b6f58506b83af7306bdbca7d201e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9399b6f58506b83af7306bdbca7d201e">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a754910199b239e34d758f13d21ff5e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a754910199b239e34d758f13d21ff5e2c">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ee194701933a88e9caa2fc184214313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee194701933a88e9caa2fc184214313">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff1da4f6c4890587e29dcb8fdade1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff1da4f6c4890587e29dcb8fdade1aa">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71dbcb5517770d58665059d2b4825d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71dbcb5517770d58665059d2b4825d79">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c08ea7efb010088b7d31c407b7f1c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c08ea7efb010088b7d31c407b7f1c85">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab38aa33e0149a335d2127d49a9605d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38aa33e0149a335d2127d49a9605d9f">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a697794212bced784748be71a8502d899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697794212bced784748be71a8502d899">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c950cd78b56fe17ae56cdd5b418a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c950cd78b56fe17ae56cdd5b418a45">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4ddab4fe7a548e0aecb13814a6bec2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ddab4fe7a548e0aecb13814a6bec2d">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b3aac15d3c94e927de5eceb1d43def3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b3aac15d3c94e927de5eceb1d43def3">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a3755754a591a0ac5680f725d8eef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a3755754a591a0ac5680f725d8eef7">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2a6b29032c3997744631ab5ab3533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2a6b29032c3997744631ab5ab3533e">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64894e1b9fb72194b07f5089354dbf26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64894e1b9fb72194b07f5089354dbf26">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf2ee7d3bcd7e1c00f1d4bd2e712dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf2ee7d3bcd7e1c00f1d4bd2e712dd5">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2456624c425a644e66e2e63a654e9f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2456624c425a644e66e2e63a654e9f3f">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f370604e49622b524a70b314315e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f370604e49622b524a70b314315e19">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16cf0a498a22acc4fc8ad44de26a3de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cf0a498a22acc4fc8ad44de26a3de6">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fb11cdd55b35329eba85860cf911cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fb11cdd55b35329eba85860cf911cc">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca9e7fc37b4c7277b6ced8b2abbdb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca9e7fc37b4c7277b6ced8b2abbdb5c">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af84c9ed49dcc6ca2266f08ea39591e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84c9ed49dcc6ca2266f08ea39591e77">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a28d14992fd098b43e6587484e28e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a28d14992fd098b43e6587484e28e1f">&#9670;&nbsp;</a></span>AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc6b601afa9a47e04c4458cd916c2b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6b601afa9a47e04c4458cd916c2b7f">&#9670;&nbsp;</a></span>APB0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG&#160;&#160;&#160;0x00000520</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e6011175f9c0c5b0a2748336ea3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e6011175f9c0c5b0a2748336ea3353">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4de8632ae1bc94df97a1fa06a70d1b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de8632ae1bc94df97a1fa06a70d1b58">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f1d27b7a711e340f537c8b731f06da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1d27b7a711e340f537c8b731f06da4">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061af4b61512b830a48de6075603008f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061af4b61512b830a48de6075603008f">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74a90727c710bbda9de2da7f154c3481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a90727c710bbda9de2da7f154c3481">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e76749003297426cbc3856013836e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e76749003297426cbc3856013836e7">&#9670;&nbsp;</a></span>APB0_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff2b60077f96aa4e98aa0ba12b69ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff2b60077f96aa4e98aa0ba12b69ec8">&#9670;&nbsp;</a></span>APB0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d8456b6e93360bf5863640b896342ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8456b6e93360bf5863640b896342ea">&#9670;&nbsp;</a></span>APB0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dd1ee056a976a7fd1cf9471d10bb99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd1ee056a976a7fd1cf9471d10bb99d">&#9670;&nbsp;</a></span>APB1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG&#160;&#160;&#160;0x00000524</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3127baf8f192a4f25015687d70daf765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3127baf8f192a4f25015687d70daf765">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29622c98cfd7a2eb36d3e156be64981b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29622c98cfd7a2eb36d3e156be64981b">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb0f8cdb41020b63d35831579deef4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0f8cdb41020b63d35831579deef4bd">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f19597d8f481c28d38167a2d833f0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f19597d8f481c28d38167a2d833f0f5">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a56353088ebf5e86cb1cd4352a7b704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a56353088ebf5e86cb1cd4352a7b704">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c1c1a58516bb2a1375657001bc5ff77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1c1a58516bb2a1375657001bc5ff77">&#9670;&nbsp;</a></span>APB1_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a849f697d47d1f2b14821ab28e95cadbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849f697d47d1f2b14821ab28e95cadbb">&#9670;&nbsp;</a></span>APB1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef2262910f384a6b96f3836ae8396ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef2262910f384a6b96f3836ae8396ff">&#9670;&nbsp;</a></span>APB1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7033e689659ff3081dec0274605a23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7033e689659ff3081dec0274605a23b">&#9670;&nbsp;</a></span>AVS_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVS_CLK_REG&#160;&#160;&#160;0x00000750</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad9a78b448b90a15f01f5827e72e3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9a78b448b90a15f01f5827e72e3983">&#9670;&nbsp;</a></span>AVS_CLK_REG_AVS_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVS_CLK_REG_AVS_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41213c782b84b19e242c4b38e66cdfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41213c782b84b19e242c4b38e66cdfa9">&#9670;&nbsp;</a></span>AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48901de312506a2a12dd208fcebb8d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48901de312506a2a12dd208fcebb8d88">&#9670;&nbsp;</a></span>AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1881c2a39ff1cc77adee54e99003f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1881c2a39ff1cc77adee54e99003f6f">&#9670;&nbsp;</a></span>AVS_CLK_REG_AVS_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVS_CLK_REG_AVS_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc7c8219db7615f5783581b7aaf78bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc7c8219db7615f5783581b7aaf78bb">&#9670;&nbsp;</a></span>CAN_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG&#160;&#160;&#160;0x0000092c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eee8fa5e385dcb0f99b18f589a562c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eee8fa5e385dcb0f99b18f589a562c6">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac358576692dda8cb070b624af42ee4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac358576692dda8cb070b624af42ee4d3">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a099bb8c539c0c456c4c21736aebe6eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099bb8c539c0c456c4c21736aebe6eb9">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a274708cf8ec9abd3136aa982451d5ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274708cf8ec9abd3136aa982451d5ff9">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a675461db720ee03823283c259459fc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675461db720ee03823283c259459fc82">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aea57a61c5672502729a9a73b117b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aea57a61c5672502729a9a73b117b5a">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c4525a246379f2bdb8b4f174a7dd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c4525a246379f2bdb8b4f174a7dd00">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c2dc37de9d8b7f0ee6ffd055a3f7888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2dc37de9d8b7f0ee6ffd055a3f7888">&#9670;&nbsp;</a></span>CAN_BGR_REG_CAN0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BGR_REG_CAN0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f663a429ea61f218deb8c9c97069e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f663a429ea61f218deb8c9c97069e4">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG&#160;&#160;&#160;0x00000f30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d69e71cf02d3ea6d2c54482d1a985cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d69e71cf02d3ea6d2c54482d1a985cd">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK12M_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK12M_EN_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ece9799de9b3db6d37ed4b28b8aafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ece9799de9b3db6d37ed4b28b8aafc">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a180551905e3e67d40d045d4c5989031d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a180551905e3e67d40d045d4c5989031d">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48af405a6a3c80f12d56c15e1ef6eb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48af405a6a3c80f12d56c15e1ef6eb22">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK12M_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK12M_EN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5a26efdd888fd9863dc4ab756e7de75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a26efdd888fd9863dc4ab756e7de75">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK16M_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK16M_EN_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332b4d4f943e955fec534c5b7290e1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332b4d4f943e955fec534c5b7290e1c3">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ce101e081519ea0c918da1373bb1cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce101e081519ea0c918da1373bb1cb8">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28144fc3891a0fab62f710fb22ff954d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28144fc3891a0fab62f710fb22ff954d">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK16M_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK16M_EN_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a099a13c6947019a3696788052d9409c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099a13c6947019a3696788052d9409c4">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK24M_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK24M_EN_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26bce71a0bf3dbcc3cd76c6480d8aa7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bce71a0bf3dbcc3cd76c6480d8aa7f">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41950d60a7be3d324aba489520ca9b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41950d60a7be3d324aba489520ca9b89">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8adaa66b009388262a0eb56acb8b2bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8adaa66b009388262a0eb56acb8b2bb9">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK24M_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK24M_EN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47566e1e7fcbd846cfd7d9b9a2aa4205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47566e1e7fcbd846cfd7d9b9a2aa4205">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK25M_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK25M_EN_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b09545f0a3a6170a31fe816ac7bf532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b09545f0a3a6170a31fe816ac7bf532">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a166981212688f827d3f9ac560af6e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166981212688f827d3f9ac560af6e263">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dadca4fcfec02d5a1e2fbfdf439ebb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dadca4fcfec02d5a1e2fbfdf439ebb2">&#9670;&nbsp;</a></span>CCU_FAN_GATE_REG_CLK25M_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_GATE_REG_CLK25M_EN_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af182113ae26f74b14618e8491f462120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af182113ae26f74b14618e8491f462120">&#9670;&nbsp;</a></span>CCU_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG&#160;&#160;&#160;0x00000f3c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a5ab3cdfbb3239b85f98fc408e806ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5ab3cdfbb3239b85f98fc408e806ae">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef2c99d54f3a14827d42173080dfa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef2c99d54f3a14827d42173080dfa1c">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b61e9f9496bbbf260058fe5197ae2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b61e9f9496bbbf260058fe5197ae2b9">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67499d33808546417bd3e578c5b69229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67499d33808546417bd3e578c5b69229">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_EN_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a0812fb18feafa32f1efc96cb1192d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a0812fb18feafa32f1efc96cb1192d">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bcb971e6fefa92a6c4f8ddea4dd876c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcb971e6fefa92a6c4f8ddea4dd876c">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK12M_FROM_DCXO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK12M_FROM_DCXO_2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e6a9e8cd8628989cf4cf5de0e6f1b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6a9e8cd8628989cf4cf5de0e6f1b3e">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK16M_FROM_PERI_160M_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK16M_FROM_PERI_160M_10&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a400229abb35fea82c5426950292a515e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400229abb35fea82c5426950292a515e">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK24M_FROM_DCXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK24M_FROM_DCXO&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae859d3a2785376d56a850ef37824d4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae859d3a2785376d56a850ef37824d4db">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK25M_FROM_PERI_150M_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK25M_FROM_PERI_150M_6&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea1f97cbd0a9211d89c49379e20e2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea1f97cbd0a9211d89c49379e20e2a6">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK27M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK27M&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fdc641c3b63cb5ecef272fed28d47d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fdc641c3b63cb5ecef272fed28d47d1">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_CLK32K_FANOUT_FROM_SYSRTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK32K_FANOUT_FROM_SYSRTC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7cb07c6954093b8c17ce2508d3ed16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7cb07c6954093b8c17ce2508d3ed16">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9b6de0ed682c50217e204c3abe5605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9b6de0ed682c50217e204c3abe5605">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT0_SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT0_SEL_PCLK&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae48b4595166bc8d4b6f8c6627064fec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48b4595166bc8d4b6f8c6627064fec0">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLEAR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac76d0f3f44edcf4d340d3f13daf8e70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76d0f3f44edcf4d340d3f13daf8e70a">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a610baf6a4c2358f493386df078d4720c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610baf6a4c2358f493386df078d4720c">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8af2b1e675e03a6ba68993c7872317e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8af2b1e675e03a6ba68993c7872317e">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_EN_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8093b042a9562b15f299ffd0f69832c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8093b042a9562b15f299ffd0f69832c0">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLEAR_MASK&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca31559a425ce2cee6c774ebd5d02284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca31559a425ce2cee6c774ebd5d02284">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK12M_FROM_DCXO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK12M_FROM_DCXO_2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6afe5af8ca2cb50f7121fd9756d6727a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afe5af8ca2cb50f7121fd9756d6727a">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK16M_FROM_PERI_160M_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK16M_FROM_PERI_160M_10&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d3475f03cad06ce286c307ad68e6f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3475f03cad06ce286c307ad68e6f54">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK24M_FROM_DCXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK24M_FROM_DCXO&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3b0204bcd5d4b5f98f2f7fba69f3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3b0204bcd5d4b5f98f2f7fba69f3bb">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK25M_FROM_PERI_150M_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK25M_FROM_PERI_150M_6&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a919a6c8e5d9239dceaeedbf3b382aa99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919a6c8e5d9239dceaeedbf3b382aa99">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK27M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK27M&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18387ab4b85e868d8f833a1365ddf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18387ab4b85e868d8f833a1365ddf29">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_CLK32K_FANOUT_FROM_SYSRTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK32K_FANOUT_FROM_SYSRTC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb30533e7b7aff70064c21dfb6792f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb30533e7b7aff70064c21dfb6792f09">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf602bf9e39799aa46b8ad3e2237801b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf602bf9e39799aa46b8ad3e2237801b">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT1_SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT1_SEL_PCLK&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a007750bddf2bb36c8d3d1754ec44e91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007750bddf2bb36c8d3d1754ec44e91b">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLEAR_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fa17102411602f4e774a785cdbd9de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa17102411602f4e774a785cdbd9de7">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c815813cc74fd6c06caced42441ddaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c815813cc74fd6c06caced42441ddaf">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac298e7007b69c431398533a91b9f5414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac298e7007b69c431398533a91b9f5414">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_EN_OFFSET&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d29d8594e47a477d7823554c25bc75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d29d8594e47a477d7823554c25bc75e">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLEAR_MASK&#160;&#160;&#160;0x000001c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38cbacdfd82380e7e80360833fd38ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cbacdfd82380e7e80360833fd38ad7">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK12M_FROM_DCXO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK12M_FROM_DCXO_2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8be664cd3a6edf64840a18a15016987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8be664cd3a6edf64840a18a15016987">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK16M_FROM_PERI_160M_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK16M_FROM_PERI_160M_10&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a666fb8e255323ed83303f6ac3fafa7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666fb8e255323ed83303f6ac3fafa7c2">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK24M_FROM_DCXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK24M_FROM_DCXO&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b21dc62be9cf53392e8274cba9ee80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b21dc62be9cf53392e8274cba9ee80d">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK25M_FROM_PERI_150M_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK25M_FROM_PERI_150M_6&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8239f0e8bffbd35ee5e58daa6b499626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8239f0e8bffbd35ee5e58daa6b499626">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK27M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK27M&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19c63b397b7865994a2103e7c8e00803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c63b397b7865994a2103e7c8e00803">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_CLK32K_FANOUT_FROM_SYSRTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK32K_FANOUT_FROM_SYSRTC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0c746e4b68e7f3168a7df6a1921440e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c746e4b68e7f3168a7df6a1921440e">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70707396d33da44209876026194b2cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70707396d33da44209876026194b2cea">&#9670;&nbsp;</a></span>CCU_FAN_REG_CLK_FANOUT2_SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FAN_REG_CLK_FANOUT2_SEL_PCLK&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a374d6e46495eafd4721623a5770f7bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374d6e46495eafd4721623a5770f7bab">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG&#160;&#160;&#160;0x00000f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a238402289e6a5c6b5514aa6f52bb9c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238402289e6a5c6b5514aa6f52bb9c6e">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_BUS_SEC_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_BUS_SEC_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe0c3413814ca5f2f1482860d1512cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe0c3413814ca5f2f1482860d1512cd">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_BUS_SEC_NON_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_BUS_SEC_NON_SECURE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf09873db94775acaa62b2b24224e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf09873db94775acaa62b2b24224e11">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_BUS_SEC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_BUS_SEC_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21cb7e35608b2f91e3140776c42c4f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21cb7e35608b2f91e3140776c42c4f46">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_BUS_SEC_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_BUS_SEC_SECURE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50aeb864369829682b485da7efe4f54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50aeb864369829682b485da7efe4f54c">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_MBUS_SEC_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_MBUS_SEC_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d8dd6a70d2c32d88433d917b69d1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d8dd6a70d2c32d88433d917b69d1f2">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_MBUS_SEC_NON_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_MBUS_SEC_NON_SECURE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb96ddd5c6825c8993f5944992c01da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb96ddd5c6825c8993f5944992c01da5">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_MBUS_SEC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_MBUS_SEC_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cb49583f71221b49b67a203f80e7041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb49583f71221b49b67a203f80e7041">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_MBUS_SEC_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_MBUS_SEC_SECURE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a854be4076347e58640ab18eda9c022fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854be4076347e58640ab18eda9c022fb">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_PLL_SEC_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_PLL_SEC_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a79f5375652333ab73d53642f38bf54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a79f5375652333ab73d53642f38bf54">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_PLL_SEC_NON_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_PLL_SEC_NON_SECURE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbf288e0de27a53d42615477b9e42645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf288e0de27a53d42615477b9e42645">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_PLL_SEC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_PLL_SEC_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64f1bb3803ff4d2bcdb66314526e096a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f1bb3803ff4d2bcdb66314526e096a">&#9670;&nbsp;</a></span>CCU_SEC_SWITCH_REG_PLL_SEC_SECURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SEC_SWITCH_REG_PLL_SEC_SECURE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0f7052d9a1e9410cdec7e215dd59d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0f7052d9a1e9410cdec7e215dd59d0">&#9670;&nbsp;</a></span>CCU_VERSION_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VERSION_REG&#160;&#160;&#160;0x00000ff0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac74cfd07b3cf4feb954ebe7a66158fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74cfd07b3cf4feb954ebe7a66158fb8">&#9670;&nbsp;</a></span>CCU_VERSION_REG_CCU_MAIN_VERSION_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VERSION_REG_CCU_MAIN_VERSION_CLEAR_MASK&#160;&#160;&#160;0xffff0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7e59a163f43a0e956362fd3b25fc68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e59a163f43a0e956362fd3b25fc68d">&#9670;&nbsp;</a></span>CCU_VERSION_REG_CCU_MAIN_VERSION_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VERSION_REG_CCU_MAIN_VERSION_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73fa97400cabe79edb1f6d20c995d7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fa97400cabe79edb1f6d20c995d7d6">&#9670;&nbsp;</a></span>CCU_VERSION_REG_CCU_SUB_VERSION_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VERSION_REG_CCU_SUB_VERSION_CLEAR_MASK&#160;&#160;&#160;0x0000ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dcdb52d8a719de6c6902defb8b65497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dcdb52d8a719de6c6902defb8b65497">&#9670;&nbsp;</a></span>CCU_VERSION_REG_CCU_SUB_VERSION_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VERSION_REG_CCU_SUB_VERSION_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275695bd8754201911e38a3aadb09e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275695bd8754201911e38a3aadb09e1e">&#9670;&nbsp;</a></span>CE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG&#160;&#160;&#160;0x0000068c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e0a535cd0d45065bff39c5bf7ac9726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0a535cd0d45065bff39c5bf7ac9726">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ee0ca485689e471023f0a0d32bcad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee0ca485689e471023f0a0d32bcad9d">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a27d3093b642f5760e5256530051a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a27d3093b642f5760e5256530051a9">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d9d2700a7f8891e5a6c88d638e688bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9d2700a7f8891e5a6c88d638e688bc">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4bd46c168781ebe066834c86aeb2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4bd46c168781ebe066834c86aeb2fe">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c88778e6844860ac523ba464698b06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c88778e6844860ac523ba464698b06d">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec720ccf522b60eb490f2c61dfc5f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec720ccf522b60eb490f2c61dfc5f0b">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44b45f048684e4bcfd58b270c5d52bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b45f048684e4bcfd58b270c5d52bc4">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7bfe8bebdf1b9ca25eb735438222459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bfe8bebdf1b9ca25eb735438222459">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef99d3baf4f66614f22ab8c5018f2db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef99d3baf4f66614f22ab8c5018f2db2">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc5bbcdc4a0366a3996d7bb120497df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc5bbcdc4a0366a3996d7bb120497df">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e036789b1734168fe22cd4ecf66048a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e036789b1734168fe22cd4ecf66048a">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab0c6794a8078f9eff861e4624bd41d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0c6794a8078f9eff861e4624bd41d6">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3a0b1cacc6af75b1876c5098fa5a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3a0b1cacc6af75b1876c5098fa5a0a">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fb33ab3c93f131c9bc480f14b9d8acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb33ab3c93f131c9bc480f14b9d8acd">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eb657fb28d054ffc14275c7241efa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb657fb28d054ffc14275c7241efa5d">&#9670;&nbsp;</a></span>CE_BGR_REG_CE_SYS_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_BGR_REG_CE_SYS_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cb7379cabf0bcb22f4028e35517fcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb7379cabf0bcb22f4028e35517fcd7">&#9670;&nbsp;</a></span>CE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG&#160;&#160;&#160;0x00000680</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80ddf4980bf119f861c3b50c73081321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ddf4980bf119f861c3b50c73081321">&#9670;&nbsp;</a></span>CE_CLK_REG_CE_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CE_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1374762214bac0d56eebe2b57aa3b798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1374762214bac0d56eebe2b57aa3b798">&#9670;&nbsp;</a></span>CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a662f38f8aaa93f43e502e264d6be5893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662f38f8aaa93f43e502e264d6be5893">&#9670;&nbsp;</a></span>CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a112449efee5ae7f0e7bfcaeffe0895bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112449efee5ae7f0e7bfcaeffe0895bd">&#9670;&nbsp;</a></span>CE_CLK_REG_CE_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CE_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4975b9f26983d6894ffb372298dcbaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4975b9f26983d6894ffb372298dcbaf7">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab56c93a445da15aa50a7cbf70bbaf7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56c93a445da15aa50a7cbf70bbaf7a8">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0b0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dc477c501cf180b79f8ff4619f67053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc477c501cf180b79f8ff4619f67053">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f84f006f3fb6cda1a911e599f771384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f84f006f3fb6cda1a911e599f771384">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0b11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9cb91d738462e68166fd69c6515a94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9cb91d738462e68166fd69c6515a94f">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0b10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08cd57d33ad87c18c9d0464a7e69eb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd57d33ad87c18c9d0464a7e69eb79">&#9670;&nbsp;</a></span>CE_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0b1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24cbf54e938341043290bbd652ba150d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24cbf54e938341043290bbd652ba150d">&#9670;&nbsp;</a></span>CE_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77c4df781801fec9d48f636498d97eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77c4df781801fec9d48f636498d97eb">&#9670;&nbsp;</a></span>CE_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CE_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d7324ab45a4a1dcc7ff3df2a2f8480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d7324ab45a4a1dcc7ff3df2a2f8480">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG&#160;&#160;&#160;0x00000e0c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5de364c5dba4fcfc3dacec749cefdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5de364c5dba4fcfc3dacec749cefdf9">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa291f52ac134aae63dc8efa6c73350db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa291f52ac134aae63dc8efa6c73350db">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fee4e530b24722011f8e523d6b74047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fee4e530b24722011f8e523d6b74047">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dfb4fc0a069451c0428d343e411d460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfb4fc0a069451c0428d343e411d460">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7c62f9a4c9b70f95b74ae7407ad317d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c62f9a4c9b70f95b74ae7407ad317d">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_USB_24M_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79273d0ac6d6df69120578433ce7f728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79273d0ac6d6df69120578433ce7f728">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_USB_24M_GATE_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a84e1f1f48f4dd48f0a50f626568799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a84e1f1f48f4dd48f0a50f626568799">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_USB_24M_GATE_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad316030c1043ad80081bdc8b73e5c2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad316030c1043ad80081bdc8b73e5c2b0">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_USB_24M_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41fec5e06ef46325270fa24dc6bb584c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fec5e06ef46325270fa24dc6bb584c">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc2ee3904fa76f971241ede1102847d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc2ee3904fa76f971241ede1102847d">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a747c17345b0f2207bad39e878fce690d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747c17345b0f2207bad39e878fce690d">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bd6ed3b0d8bf8c26cc58dba87143bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd6ed3b0d8bf8c26cc58dba87143bfa">&#9670;&nbsp;</a></span>CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fb53e93ec6939e88336410b9e137ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb53e93ec6939e88336410b9e137ec2">&#9670;&nbsp;</a></span>CLK27M_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG&#160;&#160;&#160;0x00000f34</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff9790d284125a260ed25f6cac4e97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff9790d284125a260ed25f6cac4e97f3">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_DIV0_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_DIV0_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2df03eb56aea52156b5a1b521999dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2df03eb56aea52156b5a1b521999dfc">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_DIV0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_DIV0_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47aa020ec88aad7430601b44ab7044d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47aa020ec88aad7430601b44ab7044d9">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_DIV1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_DIV1_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ad0dc9e5a9d901f20c8865ade79cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ad0dc9e5a9d901f20c8865ade79cb5">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_DIV1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_DIV1_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae979ccf7fa18152057716a6d35c8bbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae979ccf7fa18152057716a6d35c8bbdd">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a530cca4a9e09097b6c12518210be995e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530cca4a9e09097b6c12518210be995e">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056dce0ea7431fe770d1f0cf38375753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056dce0ea7431fe770d1f0cf38375753">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22ca2fe4bface5da70d89654ab21007c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ca2fe4bface5da70d89654ab21007c">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad985f1150b712335e5af31c20a1743f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad985f1150b712335e5af31c20a1743f0">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24b0ed3f3450f7f4359e95a3f8adc7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b0ed3f3450f7f4359e95a3f8adc7ef">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66b67d972c5cf3ab3c600a56a13a4302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b67d972c5cf3ab3c600a56a13a4302">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO0PLL1X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO0PLL1X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b40c99e80b83406f9f24a1d0d33550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b40c99e80b83406f9f24a1d0d33550">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO1PLL1X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO1PLL1X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb07c84e8883653965deabadf4c31f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb07c84e8883653965deabadf4c31f84">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO2PLL1X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO2PLL1X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01d7d1866bc4c38dfa70f1e683fd310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01d7d1866bc4c38dfa70f1e683fd310">&#9670;&nbsp;</a></span>CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO3PLL1X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO3PLL1X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4874fef6b34b42718e13e27208bfaaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4874fef6b34b42718e13e27208bfaaff">&#9670;&nbsp;</a></span>CLK_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG&#160;&#160;&#160;0x00000f38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a828ff896124532a97058597aa824ad18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828ff896124532a97058597aa824ad18">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV1_CLEAR_MASK&#160;&#160;&#160;0x000003e0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a012a69a097c8dfe381963d2632890864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012a69a097c8dfe381963d2632890864">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV1_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affbbc24cfdb066929533825bd0c1445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbbc24cfdb066929533825bd0c1445d">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bb9b8ed6f755c8df43bf4ef2e34dc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb9b8ed6f755c8df43bf4ef2e34dc06">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15e622b6c00a33e78411ebdd116a41d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e622b6c00a33e78411ebdd116a41d7">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf10174cb4b34360f04b24ae7ab88822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10174cb4b34360f04b24ae7ab88822">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03c3c0f9d58b1684ff26d0d6d49149d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c3c0f9d58b1684ff26d0d6d49149d4">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3f14148aaaedede08e1b292efba45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3f14148aaaedede08e1b292efba45c">&#9670;&nbsp;</a></span>CLK_FAN_REG_PCLK_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_FAN_REG_PCLK_DIV_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62bf9fa7a6678807410b00b2fad66dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62bf9fa7a6678807410b00b2fad66dc8">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG&#160;&#160;&#160;0x00000b6c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7154bad9f800a16fddc9e181430d4eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7154bad9f800a16fddc9e181430d4eb7">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a144381eb67e67567b1feafe602dc6c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144381eb67e67567b1feafe602dc6c10">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6873a2f12ba7bddf731fa0043dc551f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6873a2f12ba7bddf731fa0043dc551f">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fc9b0802f52cc47599cdba7f0b16d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc9b0802f52cc47599cdba7f0b16d50">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85f351af9e65dbc5b981bb5883f2fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85f351af9e65dbc5b981bb5883f2fc3">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56642e7cbf9b8278c5c3238fb40c38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56642e7cbf9b8278c5c3238fb40c38e">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3043edb3f5db4aab77445ce793ebbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3043edb3f5db4aab77445ce793ebbba">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045dbcbed808b1665d9986ba2a3e9d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045dbcbed808b1665d9986ba2a3e9d92">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf3ed89f44f6ad47b6ef9cfffc5ab777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3ed89f44f6ad47b6ef9cfffc5ab777">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa749cae232bae94391af9be89787f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa749cae232bae94391af9be89787f21">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55412f0334bc6c64214e588581118c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55412f0334bc6c64214e588581118c05">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5929ec18b1ebdc9600f72b7023b89f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5929ec18b1ebdc9600f72b7023b89f96">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30cdc91547ac84fb6dea8b037c94d59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30cdc91547ac84fb6dea8b037c94d59a">&#9670;&nbsp;</a></span>COMBPHY0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8782bb157734021e28b8e88555dd8c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8782bb157734021e28b8e88555dd8c4e">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG&#160;&#160;&#160;0x00000b70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a790d18c29e795be9219fa8ee6db018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a790d18c29e795be9219fa8ee6db018">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1039087a9e651617988ae8cd90b4cbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1039087a9e651617988ae8cd90b4cbba">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c4e9dfa2bff57e5f1f33b83a47e6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4e9dfa2bff57e5f1f33b83a47e6da5">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dc38c6cf76e08cc54264417f6dfe45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc38c6cf76e08cc54264417f6dfe45c">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf5558486cd95c1dba4baf2580aeed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf5558486cd95c1dba4baf2580aeed8">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae836d1c68c4644462b1ade996f84a39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae836d1c68c4644462b1ade996f84a39c">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee5f53d3144d03f59ec9912d9949e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee5f53d3144d03f59ec9912d9949e64">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5deaf4865705a8b5f1de3e212820209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5deaf4865705a8b5f1de3e212820209">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af19e0d54a31d81f05c9fff0416bf61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19e0d54a31d81f05c9fff0416bf61a7">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84840f305aba6d3e36e4d0ec669b0d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84840f305aba6d3e36e4d0ec669b0d1c">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb42296905de5c03047c203967a21b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb42296905de5c03047c203967a21b0f">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf31b2477ffab61ce17454307a9e036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf31b2477ffab61ce17454307a9e036">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76bba863f795610f69c737691998c0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76bba863f795610f69c737691998c0c0">&#9670;&nbsp;</a></span>COMBPHY1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMBPHY1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef701f9a2b4ea786e32af2a0e704eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef701f9a2b4ea786e32af2a0e704eca">&#9670;&nbsp;</a></span>CPU_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG&#160;&#160;&#160;0x00000500</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80f234abd0b90b600318e6b59cd362ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f234abd0b90b600318e6b59cd362ae">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_APB_DIV_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_APB_DIV_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f70885ee6f329ce1b6a2cfa331b8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f70885ee6f329ce1b6a2cfa331b8b7">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_APB_DIV_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_APB_DIV_CFG_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71d9fc500169b6cf57bb0a915db940c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71d9fc500169b6cf57bb0a915db940c">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_AXI_DIV_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_AXI_DIV_CFG_CLEAR_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6b0c06a430c12081c5e96a9816e0511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b0c06a430c12081c5e96a9816e0511">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_AXI_DIV_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_AXI_DIV_CFG_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8028ea66222a856127fae3bab518e898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8028ea66222a856127fae3bab518e898">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab92410c5209679d0a71a330bd5bf9074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92410c5209679d0a71a330bd5bf9074">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_CLK16M_RC&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec1d61b17cd328e1122656c956e6126f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1d61b17cd328e1122656c956e6126f">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_CLK32K&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e654ec1baeeae5b4a81bb7a422c9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e654ec1baeeae5b4a81bb7a422c9ca">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_CPU0PLL_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_CPU0PLL_P&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b7f65904b8079d66d10b6d8cf4b9dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7f65904b8079d66d10b6d8cf4b9dc7">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_CPU2PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_CPU2PLL&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a039cdc69842b41117cb9a4b8ae6b0310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039cdc69842b41117cb9a4b8ae6b0310">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c685e916778cdec305cf595ab77b796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c685e916778cdec305cf595ab77b796">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c8a130be8a369cbed1c2af442b87172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8a130be8a369cbed1c2af442b87172">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_CLK_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_CLK_SEL_PERI0_600M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1445d79daf816ee006439420a32e2f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1445d79daf816ee006439420a32e2f83">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_PERI_DIV_CFG__M__FACTOR_M1__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_PERI_DIV_CFG__M__FACTOR_M1__1&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acef093118a8ae1532e2ce2f5c3d14f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef093118a8ae1532e2ce2f5c3d14f39">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_PERI_DIV_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_PERI_DIV_CFG_CLEAR_MASK&#160;&#160;&#160;0x0000000c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e21a15516ea35b985a7655be461d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e21a15516ea35b985a7655be461d8a">&#9670;&nbsp;</a></span>CPU_CLK_REG_CPU_PERI_DIV_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_CPU_PERI_DIV_CFG_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9bd39c30b200ff070bf03e7d94474f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bd39c30b200ff070bf03e7d94474f6">&#9670;&nbsp;</a></span>CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e995257bb2e26b8faf7e7cd2fbcf1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e995257bb2e26b8faf7e7cd2fbcf1e0">&#9670;&nbsp;</a></span>CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_2&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9302893fc5d8c2a0beaf14bf3242121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9302893fc5d8c2a0beaf14bf3242121">&#9670;&nbsp;</a></span>CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_4&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cf8616b1ebed8d822563a8cc256ebb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf8616b1ebed8d822563a8cc256ebb8">&#9670;&nbsp;</a></span>CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_CLEAR_MASK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f1cb4a91e2976a846e5394b8c39a88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1cb4a91e2976a846e5394b8c39a88e">&#9670;&nbsp;</a></span>CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0267c21e13959ab8bb7ed68ace7f76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0267c21e13959ab8bb7ed68ace7f76d">&#9670;&nbsp;</a></span>CPU_GATING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG&#160;&#160;&#160;0x00000504</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad646f234af1275464e343b79f21e3209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad646f234af1275464e343b79f21e3209">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a193814459580b92281226a7b2eeead9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193814459580b92281226a7b2eeead9b">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa5808e32a9cf218f321174e4ec8391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa5808e32a9cf218f321174e4ec8391">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52b3afd36c2a5483bd0b7a3f2c382b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b3afd36c2a5483bd0b7a3f2c382b4e">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU0_CLK_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77372524b18fa12cc46c925c51112e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77372524b18fa12cc46c925c51112e27">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU_GATING_FIELD_0_SIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU_GATING_FIELD_0_SIGNAL&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9033d9243e3c16fef4ed8df987283134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9033d9243e3c16fef4ed8df987283134">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU_GATING_FIELD_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU_GATING_FIELD_CLEAR_MASK&#160;&#160;&#160;0xffff0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac588a4fed8db20c003bb4ca371f44fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac588a4fed8db20c003bb4ca371f44fd">&#9670;&nbsp;</a></span>CPU_GATING_REG_CPU_GATING_FIELD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_CPU_GATING_FIELD_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3c3e0c8e50a33f2e0437142e62f13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3c3e0c8e50a33f2e0437142e62f13b">&#9670;&nbsp;</a></span>CPU_GATING_REG_DSU_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_DSU_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa57415b0a7decf884aa2e60a81d0cc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57415b0a7decf884aa2e60a81d0cc71">&#9670;&nbsp;</a></span>CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22274bb2b5cb98c45c8586ee3f97eb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22274bb2b5cb98c45c8586ee3f97eb7c">&#9670;&nbsp;</a></span>CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf0876183d02a9ec59a20ff0431fce82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0876183d02a9ec59a20ff0431fce82">&#9670;&nbsp;</a></span>CPU_GATING_REG_DSU_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_GATING_REG_DSU_CLK_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50518a327abe2a4f2a8ff72bf48135a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50518a327abe2a4f2a8ff72bf48135a0">&#9670;&nbsp;</a></span>CSI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG&#160;&#160;&#160;0x00000c1c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e46cb49813d83891a2938874794191e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e46cb49813d83891a2938874794191e">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa32be9f79a2d318d5f47788d50cb43bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32be9f79a2d318d5f47788d50cb43bf">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85bd4f325fee77a924dc787fa0489c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bd4f325fee77a924dc787fa0489c44">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a693e02837e64a5dfd8d06c15513e3637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a693e02837e64a5dfd8d06c15513e3637">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a10cef9c07bd3d70cf5abe89789fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a10cef9c07bd3d70cf5abe89789fdc">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62725c9093b4606408b1d75185f5dab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62725c9093b4606408b1d75185f5dab0">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab64e1ac11025c17f07ae1c453dc0f9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64e1ac11025c17f07ae1c453dc0f9a0">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f013c0eb6121159c548e7ff6eb49f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f013c0eb6121159c548e7ff6eb49f5e">&#9670;&nbsp;</a></span>CSI_BGR_REG_CSI_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_BGR_REG_CSI_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae215dde540f12914eef4d7a36194bcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae215dde540f12914eef4d7a36194bcfe">&#9670;&nbsp;</a></span>CSI_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG&#160;&#160;&#160;0x00000c04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4411578e80f41197d3cb99a10180f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4411578e80f41197d3cb99a10180f88">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea21020413013a98cd57a0aadd4c7b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea21020413013a98cd57a0aadd4c7b3c">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee594d227415ea497d99d72f68ac0256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee594d227415ea497d99d72f68ac0256">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c2edf299772d731ea933518f4f4214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c2edf299772d731ea933518f4f4214">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a451eec42a2a39136714ee6eb425b621c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451eec42a2a39136714ee6eb425b621c">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc3d88ed708ce16df77606a85701c68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3d88ed708ce16df77606a85701c68b">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71b2f11ed575b7af65d2a9b5e370518f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b2f11ed575b7af65d2a9b5e370518f">&#9670;&nbsp;</a></span>CSI_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abed588a5722c88db8929abbd5e5cbb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed588a5722c88db8929abbd5e5cbb7c">&#9670;&nbsp;</a></span>CSI_CLK_REG_CSI_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CSI_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462c52d3685ba724d855a240a9fa5ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462c52d3685ba724d855a240a9fa5ea6">&#9670;&nbsp;</a></span>CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e47cc369dd98d16d55f88b43daff7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e47cc369dd98d16d55f88b43daff7af">&#9670;&nbsp;</a></span>CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b922343cb1d40c2bb7dd09065398cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b922343cb1d40c2bb7dd09065398cc9">&#9670;&nbsp;</a></span>CSI_CLK_REG_CSI_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_CSI_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba16dd8369efc010fc69cdd51843251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba16dd8369efc010fc69cdd51843251">&#9670;&nbsp;</a></span>CSI_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29769956d8de12febc4550a664ec8d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29769956d8de12febc4550a664ec8d88">&#9670;&nbsp;</a></span>CSI_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12e430e3bd91d692eb9af069829c7a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e430e3bd91d692eb9af069829c7a54">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG&#160;&#160;&#160;0x00000c08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eece2e693005109c5909b0fbd44605a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eece2e693005109c5909b0fbd44605a">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eaa1bd75acdc27bf5c1d00218bc422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaa1bd75acdc27bf5c1d00218bc422c">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae157637a59a7430ff00d12896176946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae157637a59a7430ff00d12896176946">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a405133caf8926b81b45d82a64061c2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405133caf8926b81b45d82a64061c2e1">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1503fdae384d289f025a089b4671679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1503fdae384d289f025a089b4671679">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab2605e311e8ccfc2c5f367e6017b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab2605e311e8ccfc2c5f367e6017b5a">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca19e116d42f1181611dae580648154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca19e116d42f1181611dae580648154">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2341f603a1470db5990c2ed48363854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2341f603a1470db5990c2ed48363854">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a823298fdaa4e22f2b4e4c7d19552f844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823298fdaa4e22f2b4e4c7d19552f844">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66ce4dc40bd52f62b6ac9dfb2d3e5833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ce4dc40bd52f62b6ac9dfb2d3e5833">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94f05342bcb8724bcc83ffd79421c8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f05342bcb8724bcc83ffd79421c8eb">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14709437022611a5f4fc2547a74ed03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14709437022611a5f4fc2547a74ed03f">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6737ee666a12a08dd6a0e1641f150b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6737ee666a12a08dd6a0e1641f150b56">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b596e4c4f31a8a06c29707c9ca53e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b596e4c4f31a8a06c29707c9ca53e0">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7298343e316591a186e04e37d318f16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7298343e316591a186e04e37d318f16f">&#9670;&nbsp;</a></span>CSI_MASTER0_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER0_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3974f34c04a50c519b05fcf43058db35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3974f34c04a50c519b05fcf43058db35">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG&#160;&#160;&#160;0x00000c0c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd85653e6e5af74a7191e21dceb16e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd85653e6e5af74a7191e21dceb16e6">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a21d2d4690ca5f056f4b5ddefae735d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a21d2d4690ca5f056f4b5ddefae735d">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3900fd8f795ff1748e4744ec45868116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3900fd8f795ff1748e4744ec45868116">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88cfe3b0b77b8f066f4ed8e84fa49752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88cfe3b0b77b8f066f4ed8e84fa49752">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7d80ea0d0a087643f3af82ff10381a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7d80ea0d0a087643f3af82ff10381a">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a75cb726f2fca72f2c2f9ab5e7224a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a75cb726f2fca72f2c2f9ab5e7224a5">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a391d14fbe1bae32e07ef8c2c01fa1f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391d14fbe1bae32e07ef8c2c01fa1f89">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5929a748d5e73f6ad314353eec22419d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5929a748d5e73f6ad314353eec22419d">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d039bc5c15cd0b3dd34db0367c4a738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d039bc5c15cd0b3dd34db0367c4a738">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30e89b5695fba7692b6962f3f8c50b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e89b5695fba7692b6962f3f8c50b4c">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa7e3f5b47a72507b0fcc06d2f0d273a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7e3f5b47a72507b0fcc06d2f0d273a">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b253c2def4dd8f826e6947ebf571d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b253c2def4dd8f826e6947ebf571d1c">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac74ba0eed89c63b3fde2cef1d1948b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74ba0eed89c63b3fde2cef1d1948b46">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94b8b3e7b3d9feb1e474d51c01e25eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b8b3e7b3d9feb1e474d51c01e25eb9">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56548c6f7f1d32f5d0d012bb63c38a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56548c6f7f1d32f5d0d012bb63c38a8">&#9670;&nbsp;</a></span>CSI_MASTER1_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER1_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaa92fab1384ac0ec863e3bcfaf1d811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa92fab1384ac0ec863e3bcfaf1d811">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG&#160;&#160;&#160;0x00000c10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4530135a5e6159e09a7769af45bdee4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4530135a5e6159e09a7769af45bdee4a">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0acfc829a4d1b47ce67f99040af824a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acfc829a4d1b47ce67f99040af824a7">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d45c8b2b1622eed923b764bf05fe1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d45c8b2b1622eed923b764bf05fe1ae">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af17789459b8664c261a00ef506e6671c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17789459b8664c261a00ef506e6671c">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae6fb806f9c9184e1b4a728907b57ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6fb806f9c9184e1b4a728907b57ebd">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af71e804969a3ad470384145435f644e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71e804969a3ad470384145435f644e0">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42e7d532b1ed3841257cec21b78deaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e7d532b1ed3841257cec21b78deaff">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fbfeff70643b3c791c932a84280508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fbfeff70643b3c791c932a84280508">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af60cb6237f1d91b5d45c7b1145b223f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60cb6237f1d91b5d45c7b1145b223f7">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67990b05053e0bfd6908c61b9c7cabb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67990b05053e0bfd6908c61b9c7cabb0">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4af59e8998991a3373d5848b981e7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4af59e8998991a3373d5848b981e7f2">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62f1f1597011cbe08c2d3db636147eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f1f1597011cbe08c2d3db636147eef">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89a0117aa54799357dce8b1f3d799d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a0117aa54799357dce8b1f3d799d8f">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ed9c685d882c77fd1a18d2580b6712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ed9c685d882c77fd1a18d2580b6712">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3797df2582cf51007665925179f7c2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3797df2582cf51007665925179f7c2d9">&#9670;&nbsp;</a></span>CSI_MASTER2_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER2_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd0aefb7769bc14b12c7dbf57a57e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd0aefb7769bc14b12c7dbf57a57e89">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG&#160;&#160;&#160;0x00000c14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5080ca6c98e5d75911226dac765189e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5080ca6c98e5d75911226dac765189e8">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f54af87bc261d1faadcb133dd8e683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f54af87bc261d1faadcb133dd8e683">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af26f39119fc682151b87754283755f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26f39119fc682151b87754283755f0d">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4579444934a00cc9a3cb3ae889c024e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4579444934a00cc9a3cb3ae889c024e">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0385d34f415f7a32170a35ca0c12d973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0385d34f415f7a32170a35ca0c12d973">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e2b334c85cacb2cac28f9c5cddc5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e2b334c85cacb2cac28f9c5cddc5d0">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3c3648c67917263abc9865575a6b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3c3648c67917263abc9865575a6b4f">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21d57455e1dc6813f971e458af4dd0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d57455e1dc6813f971e458af4dd0d8">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3021927e272c14305051ad58f0e82b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3021927e272c14305051ad58f0e82b31">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f7fe791fbf7ce3b0f61e4e553ccc881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7fe791fbf7ce3b0f61e4e553ccc881">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a160a5a37396dbdc556fcff1563fa89cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160a5a37396dbdc556fcff1563fa89cd">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e624d767093a38e3d848ab604d8eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e624d767093a38e3d848ab604d8eca1">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aadc4e744fb63425fbd4201f8b51fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aadc4e744fb63425fbd4201f8b51fd3">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b176df5f58a5ee9bba6688d9ec954cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b176df5f58a5ee9bba6688d9ec954cb">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a861772053cce1e45951e2c831f5e0ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861772053cce1e45951e2c831f5e0ab4">&#9670;&nbsp;</a></span>CSI_MASTER3_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSI_MASTER3_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ea32574df3203cb06b5d2ba4f1d0952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea32574df3203cb06b5d2ba4f1d0952">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG&#160;&#160;&#160;0x0000078c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4c1512f04d908acddd495d87140ae12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4c1512f04d908acddd495d87140ae12">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acca06747cbe374eb606f77ad7b29944f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca06747cbe374eb606f77ad7b29944f">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9627cf332195bc3b6aa430d14da84e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9627cf332195bc3b6aa430d14da84e38">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad44f061aea7ce0872c827d2652bb88b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44f061aea7ce0872c827d2652bb88b7">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4cb2575728090eb563e7b7ebcd542b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4cb2575728090eb563e7b7ebcd542b6">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36a155e326bcb80ab4ddf169cef9a100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a155e326bcb80ab4ddf169cef9a100">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad14d99c50179f4f8eb3b93372f5a31c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14d99c50179f4f8eb3b93372f5a31c5">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa6cbcd3320095fbaaf95cab533cc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa6cbcd3320095fbaaf95cab533cc72">&#9670;&nbsp;</a></span>DBGSYS_BGR_REG_DBGSYS_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGSYS_BGR_REG_DBGSYS_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8674d5d5be55942900b5c5a3bd7c5c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8674d5d5be55942900b5c5a3bd7c5c69">&#9670;&nbsp;</a></span>DE0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG&#160;&#160;&#160;0x00000600</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaa582f381bdb07973b84b907284082e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa582f381bdb07973b84b907284082e">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba4aae9ed79b1a6502991238307b420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba4aae9ed79b1a6502991238307b420">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad53fd14ed7543937a4066dcbada6bf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53fd14ed7543937a4066dcbada6bf29">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9ec5a90cda929a496ad116bd5572a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ec5a90cda929a496ad116bd5572a82">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a8cc3ee055f0b826ace3d5a43bbd846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8cc3ee055f0b826ace3d5a43bbd846">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b01834464fd4de0bfec9a4239e19aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b01834464fd4de0bfec9a4239e19aee">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a024968db9fe32d4201ad008fd4360332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024968db9fe32d4201ad008fd4360332">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384567de80a34b675ad004c8d129297a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384567de80a34b675ad004c8d129297a">&#9670;&nbsp;</a></span>DE0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e4f32e90aa361e04078eac7a402c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e4f32e90aa361e04078eac7a402c7b">&#9670;&nbsp;</a></span>DE0_CLK_REG_DE_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_DE_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a590d1fcb56dcfe5f67c0828e96628a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590d1fcb56dcfe5f67c0828e96628a5d">&#9670;&nbsp;</a></span>DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420dd632f2502fa8d3413d7bc3e933f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420dd632f2502fa8d3413d7bc3e933f8">&#9670;&nbsp;</a></span>DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc1d0515291d2f749e12341397230ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1d0515291d2f749e12341397230ccf">&#9670;&nbsp;</a></span>DE0_CLK_REG_DE_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_DE_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac268ff7aa70ac5f2c22e79ed0ace22ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac268ff7aa70ac5f2c22e79ed0ace22ac">&#9670;&nbsp;</a></span>DE0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafff654e8155853586aaabe407765f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafff654e8155853586aaabe407765f3d">&#9670;&nbsp;</a></span>DE0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94ecf965c972459c6a5f9e7ee192555e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ecf965c972459c6a5f9e7ee192555e">&#9670;&nbsp;</a></span>DE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG&#160;&#160;&#160;0x0000060c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92bb8571952a49cdf1c0e6f871b01e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bb8571952a49cdf1c0e6f871b01e63">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3eee291e9866619f9674b51f40db226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3eee291e9866619f9674b51f40db226">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fb4c6d140723dd959aa8ca2ffe82b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb4c6d140723dd959aa8ca2ffe82b8e">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ee9acd3c09615f2a60514a30ea8f9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee9acd3c09615f2a60514a30ea8f9bf">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ba6b187113e1f79a3b852c5bc2f342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ba6b187113e1f79a3b852c5bc2f342">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58fb744c9dfadf02b0be1e43ba6b380a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fb744c9dfadf02b0be1e43ba6b380a">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac809434c4c2f933bc5d88e3500eef4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac809434c4c2f933bc5d88e3500eef4ab">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d764b7cbba6624d350704ef01bee25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d764b7cbba6624d350704ef01bee25">&#9670;&nbsp;</a></span>DE_BGR_REG_DE0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DE_BGR_REG_DE0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85ccb6ae4d64e2b9137fa5264071b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85ccb6ae4d64e2b9137fa5264071b78">&#9670;&nbsp;</a></span>DI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG&#160;&#160;&#160;0x0000062c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af835d3f3abcdfeabeb6f3e50bf1c864c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af835d3f3abcdfeabeb6f3e50bf1c864c">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0c33e9c0d8be7bcaa6469a3037e030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0c33e9c0d8be7bcaa6469a3037e030">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a603b78c7a529c7b84a5e639899b60323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603b78c7a529c7b84a5e639899b60323">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affcb02d595347d48810f9eace6e11756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affcb02d595347d48810f9eace6e11756">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ff32153c42fa7e20953287884e459bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff32153c42fa7e20953287884e459bf">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0ee6cf1705dd28d5829aae28e2eb830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ee6cf1705dd28d5829aae28e2eb830">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d637eff5b833927ade1276a52a98c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d637eff5b833927ade1276a52a98c02">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b3067bd6803d2acb451744387ac4c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3067bd6803d2acb451744387ac4c56">&#9670;&nbsp;</a></span>DI_BGR_REG_DI_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_BGR_REG_DI_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a894c8685bf4665dfd99d5f26b54984f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894c8685bf4665dfd99d5f26b54984f4">&#9670;&nbsp;</a></span>DI_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac764a6377ab924dea1d86c1ab77be7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac764a6377ab924dea1d86c1ab77be7e">&#9670;&nbsp;</a></span>DI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaf07eff352c158508becd7570f98677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf07eff352c158508becd7570f98677">&#9670;&nbsp;</a></span>DI_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c22f23d544089f0c0951998c4f6e79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c22f23d544089f0c0951998c4f6e79c">&#9670;&nbsp;</a></span>DI_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe2d65c160e49debd06c519333a68726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2d65c160e49debd06c519333a68726">&#9670;&nbsp;</a></span>DI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab63f0d3955f484f367fdf8fa64d7269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63f0d3955f484f367fdf8fa64d7269f">&#9670;&nbsp;</a></span>DI_CLK_REG_DI_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_DI_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d66c326d10952e7349fc6221127bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d66c326d10952e7349fc6221127bfe">&#9670;&nbsp;</a></span>DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adac725ade565d05a24a4af6c3024c045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac725ade565d05a24a4af6c3024c045">&#9670;&nbsp;</a></span>DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e2777e2eab571e3c70e8dfca19abdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e2777e2eab571e3c70e8dfca19abdc">&#9670;&nbsp;</a></span>DI_CLK_REG_DI_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_DI_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a670b33c16db145482c0ac65995f16552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670b33c16db145482c0ac65995f16552">&#9670;&nbsp;</a></span>DI_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5466708322b47b613f08ef25e7be7b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5466708322b47b613f08ef25e7be7b9d">&#9670;&nbsp;</a></span>DI_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DI_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abee814a969803774d151840fb6bb9564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee814a969803774d151840fb6bb9564">&#9670;&nbsp;</a></span>DMA_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG&#160;&#160;&#160;0x0000070c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a353af1edaa578f20493c06fcabb338d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353af1edaa578f20493c06fcabb338d2">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d46ef03cd7f3aee14ca2388701702c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d46ef03cd7f3aee14ca2388701702c">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a210fda3b16780ad9d3f989ff667459dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210fda3b16780ad9d3f989ff667459dd">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e1f0d7d15552a9a05eee595091b28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e1f0d7d15552a9a05eee595091b28c">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacc96f7a44db0eba7bb00560d5b451fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc96f7a44db0eba7bb00560d5b451fb">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5df692938d51eb1d0155ba215bef0de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df692938d51eb1d0155ba215bef0de8">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc54c21397540235dac9093af2cae94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc54c21397540235dac9093af2cae94">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9a9dae643a5d6d8c8a2637a01faf942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a9dae643a5d6d8c8a2637a01faf942">&#9670;&nbsp;</a></span>DMA_BGR_REG_DMA_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BGR_REG_DMA_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a063841e4aee1a1436edb077cf16da6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063841e4aee1a1436edb077cf16da6da">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG&#160;&#160;&#160;0x00000abc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d4fe21a1e702dfefc33302a33a6f8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4fe21a1e702dfefc33302a33a6f8dd">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c741ca8c2edbd13df60ad71a8f96b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c741ca8c2edbd13df60ad71a8f96b6">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a730959d142aa9ec9395d8dc30c168a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730959d142aa9ec9395d8dc30c168a0f">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83a60af9a15963752be23db5975f07f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a60af9a15963752be23db5975f07f1">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdcacca6a205b7ae6ca0e4aa212151c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcacca6a205b7ae6ca0e4aa212151c5">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d5206a65322b017ba0d1e27d82b4368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5206a65322b017ba0d1e27d82b4368">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e39bb14e8464fc599d0202944b39829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e39bb14e8464fc599d0202944b39829">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bed8f1ab8dd330b3581dfcc1b787c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bed8f1ab8dd330b3581dfcc1b787c77">&#9670;&nbsp;</a></span>DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a158b3aa0bc864a62bc2bb90a1f9a67d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158b3aa0bc864a62bc2bb90a1f9a67d7">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG&#160;&#160;&#160;0x00000acc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e5fbeb9f7e23f13d0ba55616c0689b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5fbeb9f7e23f13d0ba55616c0689b5">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae559233417bef046dff6a9a25cc48e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae559233417bef046dff6a9a25cc48e5f">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5964f552eade788eb1af5f79cac8bc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5964f552eade788eb1af5f79cac8bc07">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f847203b3639dccad3ec3d3a40a375e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f847203b3639dccad3ec3d3a40a375e">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626bfed9939a937b18b05d09138a082a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626bfed9939a937b18b05d09138a082a">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b95d915588e7aea107427f94fc5d572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b95d915588e7aea107427f94fc5d572">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f53bdccef57e6ea9ded22ee935588cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f53bdccef57e6ea9ded22ee935588cb">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd90d2d9b1f8473964c14db975a3454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd90d2d9b1f8473964c14db975a3454">&#9670;&nbsp;</a></span>DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19814a65c30f7c0636342552fa139995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19814a65c30f7c0636342552fa139995">&#9670;&nbsp;</a></span>DRAM_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG&#160;&#160;&#160;0x0000080c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07927ff902f5d2d7db65e62ec089c2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07927ff902f5d2d7db65e62ec089c2bd">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd56b762c264da20aa6ac4938d181214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd56b762c264da20aa6ac4938d181214">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a601405aca805ad48154dc8c6e962aaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601405aca805ad48154dc8c6e962aaae">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17f4df9edaa01b20fa01aac27d24639d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f4df9edaa01b20fa01aac27d24639d">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c5eb0369de087aae5b61300b39248e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5eb0369de087aae5b61300b39248e6">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a860f9a1b810305f78f4dbe16db0adcd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860f9a1b810305f78f4dbe16db0adcd2">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ea548e869973ea5acb62611482dc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ea548e869973ea5acb62611482dc3d">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a846cf47bfad97a704aed0720d2ff5a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846cf47bfad97a704aed0720d2ff5a35">&#9670;&nbsp;</a></span>DRAM_BGR_REG_DRAM_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_BGR_REG_DRAM_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93cc2b1dc5a702ae872350ecbd26b680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cc2b1dc5a702ae872350ecbd26b680">&#9670;&nbsp;</a></span>DRAM_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae39cc5eeb540516babb9615ea534ca02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39cc5eeb540516babb9615ea534ca02">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83dc431a1ce8e4037d5831f48003822d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83dc431a1ce8e4037d5831f48003822d">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ab31acd339f1a9eb7f1c92b9f9507a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ab31acd339f1a9eb7f1c92b9f9507a">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0781c962b6be57406995bd3fc938153b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0781c962b6be57406995bd3fc938153b">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae00875651e973ae3689b8385cc9b4493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00875651e973ae3689b8385cc9b4493">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990a68acf442a58a9961c184746f7c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990a68acf442a58a9961c184746f7c34">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_DDRPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_DDRPLL&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af501ec033efc43d905873aff5eb0614b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af501ec033efc43d905873aff5eb0614b">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c01f53a56852703c4b232ead3e8632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c01f53a56852703c4b232ead3e8632">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_150M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_150M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4763b647c350a76c58fe8b260dd4f0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4763b647c350a76c58fe8b260dd4f0f8">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab27bbe6b21a4d468956ad55120636a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab27bbe6b21a4d468956ad55120636a6">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_480M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a592c797686106b0ed83263e00ee8e8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592c797686106b0ed83263e00ee8e8bf">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_600M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8fb7524b9600555eb0258c9bbe9bdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8fb7524b9600555eb0258c9bbe9bdc4">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_DIV1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_DIV1_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac894f1a490eff411e2f226d33307cb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac894f1a490eff411e2f226d33307cb81">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_DIV1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_DIV1_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a177a2d9e21a516698a9db3c4a57fa2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177a2d9e21a516698a9db3c4a57fa2de">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_UPD_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_UPD_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad75519c92173264da2824d514943cb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75519c92173264da2824d514943cb82">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_UPD_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_UPD_INVALID&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa42b604d0fdd2ab78833e7582c01dca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42b604d0fdd2ab78833e7582c01dca2">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_UPD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_UPD_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742495fbbb81e08ac958afee537135ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742495fbbb81e08ac958afee537135ae">&#9670;&nbsp;</a></span>DRAM_CLK_REG_DRAM_UPD_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM_CLK_REG_DRAM_UPD_VALID&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae737fa3cd7fbd8120b36e927d9c210fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae737fa3cd7fbd8120b36e927d9c210fd">&#9670;&nbsp;</a></span>DSI0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG&#160;&#160;&#160;0x00000b24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a710b525ea35d559fd491cfc89c2e11e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710b525ea35d559fd491cfc89c2e11e8">&#9670;&nbsp;</a></span>DSI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6d9140bccaae70384fd256e8cedfe8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d9140bccaae70384fd256e8cedfe8f">&#9670;&nbsp;</a></span>DSI0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc22402e6aad5268deada557c0aedaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc22402e6aad5268deada557c0aedaaf">&#9670;&nbsp;</a></span>DSI0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af59e2e8eea85404a7b08db74f113c4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59e2e8eea85404a7b08db74f113c4a2">&#9670;&nbsp;</a></span>DSI0_CLK_REG_CLK_SRC_SEL_PERI0_150M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_CLK_SRC_SEL_PERI0_150M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0146ff0033e30b63f71dc0cedbc47f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0146ff0033e30b63f71dc0cedbc47f4b">&#9670;&nbsp;</a></span>DSI0_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a973891a74796f31f62b0cea21d358422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973891a74796f31f62b0cea21d358422">&#9670;&nbsp;</a></span>DSI0_CLK_REG_DSI0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2742bf9479a90c843fcfa965d055d652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2742bf9479a90c843fcfa965d055d652">&#9670;&nbsp;</a></span>DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1454c674ccb5f5f8bfa83d6aabca41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1454c674ccb5f5f8bfa83d6aabca41f">&#9670;&nbsp;</a></span>DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d4b6f50d05bc491eef334c8eef3865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d4b6f50d05bc491eef334c8eef3865">&#9670;&nbsp;</a></span>DSI0_CLK_REG_DSI0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_DSI0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd49abed36e2032401cb9d1fe5b4f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd49abed36e2032401cb9d1fe5b4f4f">&#9670;&nbsp;</a></span>DSI0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3083148a7f3c94fbafee5913e521288c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3083148a7f3c94fbafee5913e521288c">&#9670;&nbsp;</a></span>DSI0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb4300896f6b5eebef4186fb92458499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4300896f6b5eebef4186fb92458499">&#9670;&nbsp;</a></span>DSI1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG&#160;&#160;&#160;0x00000b28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addd502f3c255119a7c31e4409a05cd33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd502f3c255119a7c31e4409a05cd33">&#9670;&nbsp;</a></span>DSI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2131668512f7a6bf3745542338596db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2131668512f7a6bf3745542338596db1">&#9670;&nbsp;</a></span>DSI1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d27c42e826689c9cba699d70da240a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d27c42e826689c9cba699d70da240a3">&#9670;&nbsp;</a></span>DSI1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b07e76d56e9248cdb6601e8cf769f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b07e76d56e9248cdb6601e8cf769f65">&#9670;&nbsp;</a></span>DSI1_CLK_REG_CLK_SRC_SEL_PERI0_150M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_CLK_SRC_SEL_PERI0_150M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e3968c524caf8013c66295081e26fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e3968c524caf8013c66295081e26fb">&#9670;&nbsp;</a></span>DSI1_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ddd1d0839e3ab12c31c74d1b78c5f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ddd1d0839e3ab12c31c74d1b78c5f61">&#9670;&nbsp;</a></span>DSI1_CLK_REG_DSI1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03ba67d71e9dde8396f157386d8f5fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ba67d71e9dde8396f157386d8f5fe0">&#9670;&nbsp;</a></span>DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c1060f6f6bfd06f77f28cc60e8d1449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1060f6f6bfd06f77f28cc60e8d1449">&#9670;&nbsp;</a></span>DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24dd69b8748360029b903ceb358f3803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24dd69b8748360029b903ceb358f3803">&#9670;&nbsp;</a></span>DSI1_CLK_REG_DSI1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_DSI1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e778f79658f39e89d1d9a7ddf66b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e778f79658f39e89d1d9a7ddf66b0e">&#9670;&nbsp;</a></span>DSI1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0fec4f6daba834b8a2a749ff50e5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0fec4f6daba834b8a2a749ff50e5ff">&#9670;&nbsp;</a></span>DSI1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd3c239739b3d0f75e4c1be717698c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3c239739b3d0f75e4c1be717698c66">&#9670;&nbsp;</a></span>DSI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG&#160;&#160;&#160;0x00000b4c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53bdb305793f0877cf558e1ee155ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53bdb305793f0877cf558e1ee155ea5">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad06a26e94901c5e6ef6bd02486c390d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06a26e94901c5e6ef6bd02486c390d3">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3597bf616b0022bb4cdd96ed51dd92c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3597bf616b0022bb4cdd96ed51dd92c9">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b490c3aeffbbf42e31a6caebb99c5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b490c3aeffbbf42e31a6caebb99c5d0">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a621f5020b3fd13d967e790670b95741b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621f5020b3fd13d967e790670b95741b">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d721394d5c14223ed73a2ca5d2c57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d721394d5c14223ed73a2ca5d2c57d">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae62f223295cc19f25a9abef2a0b3039e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62f223295cc19f25a9abef2a0b3039e">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f0b27d8d4990bbf3072bdd1bbd05dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0b27d8d4990bbf3072bdd1bbd05dbf">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e2a337059b5e1aaee0bde0799a7a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e2a337059b5e1aaee0bde0799a7a00">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab497608c67ac3188a646aa0d31b42742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab497608c67ac3188a646aa0d31b42742">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8f5ff0a644f5dd8f4b8d19c20e6becf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f5ff0a644f5dd8f4b8d19c20e6becf">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f92fb52dd27b89c681cb0f1ef14fc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f92fb52dd27b89c681cb0f1ef14fc7b">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4caf270aedd63ce6d26d33ce072354f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4caf270aedd63ce6d26d33ce072354f2">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ed432a8c361057c647442cb28fe676f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed432a8c361057c647442cb28fe676f">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd28e39ba0b75acbeb22b593b2ca301f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd28e39ba0b75acbeb22b593b2ca301f">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38571b521e935ea0e8f4956875c7bd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38571b521e935ea0e8f4956875c7bd57">&#9670;&nbsp;</a></span>DSI_BGR_REG_DSI1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_BGR_REG_DSI1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6bf081146059ca3a49d6dcca841af8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6bf081146059ca3a49d6dcca841af8e">&#9670;&nbsp;</a></span>DSP_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG&#160;&#160;&#160;0x00000c70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7997fbdac4ada763bfbcdc1f18f8988d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7997fbdac4ada763bfbcdc1f18f8988d">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc487e05eae901da9ba43917c8322179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc487e05eae901da9ba43917c8322179">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a185517428e3694ede629927a7ae319d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185517428e3694ede629927a7ae319d9">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac684dcc5b37aaa916c471df9740a204a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac684dcc5b37aaa916c471df9740a204a">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8a72746b159b10a9f0b21d649d8b1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a72746b159b10a9f0b21d649d8b1c8">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb90c800126e2dc07997c1a568d19cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb90c800126e2dc07997c1a568d19cbc">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8bf3eaba5e1dee55607a75255b70520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8bf3eaba5e1dee55607a75255b70520">&#9670;&nbsp;</a></span>DSP_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d3b55a09bd291d9eb907fbbdd32b85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3b55a09bd291d9eb907fbbdd32b85d">&#9670;&nbsp;</a></span>DSP_CLK_REG_DSP_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_DSP_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5c0ce2191c4347c08a3d6675c00cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5c0ce2191c4347c08a3d6675c00cee">&#9670;&nbsp;</a></span>DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f79de75d76495a7fd1e46ace46b4cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f79de75d76495a7fd1e46ace46b4cb6">&#9670;&nbsp;</a></span>DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c87e48d350f7a514f08feb0930e297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c87e48d350f7a514f08feb0930e297">&#9670;&nbsp;</a></span>DSP_CLK_REG_DSP_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_DSP_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1013ec739129d09c26ce8093d94ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1013ec739129d09c26ce8093d94ab6">&#9670;&nbsp;</a></span>DSP_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8080b2bdca1c32be7fb339c900c7fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8080b2bdca1c32be7fb339c900c7fc6">&#9670;&nbsp;</a></span>DSP_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a17172c8a48ece67c4c1a6fa5a1925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a17172c8a48ece67c4c1a6fa5a1925">&#9670;&nbsp;</a></span>DSU_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG&#160;&#160;&#160;0x0000050c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9061d54d56f1261c377d433588673ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9061d54d56f1261c377d433588673ef">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5786bd00247267d97391d0fa58df669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5786bd00247267d97391d0fa58df669b">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_CLK16M_RC&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba651c37c08d35ec3649e5983405010f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba651c37c08d35ec3649e5983405010f">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_CLK32K&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15da6dfcdc276feab46e9f929adf54e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15da6dfcdc276feab46e9f929adf54e8">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_CPU1PLL_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_CPU1PLL_P&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e2249ba899ed89c10dcd6a86cdcffc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2249ba899ed89c10dcd6a86cdcffc3">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d85d471d3f2b4b487b03d0256a1ceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d85d471d3f2b4b487b03d0256a1ceb0">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c83ead1b369a3ed02e3f41be777c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c83ead1b369a3ed02e3f41be777c1d">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_PERI0_600M&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad497113fcfcccace8bc104a0aae35e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad497113fcfcccace8bc104a0aae35e12">&#9670;&nbsp;</a></span>DSU_CLK_REG_DSU_CLK_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_DSU_CLK_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaef94cc3b9ca38d5932ded6764c1a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaef94cc3b9ca38d5932ded6764c1a26">&#9670;&nbsp;</a></span>DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a370646b9c4c39a86f5bbe3813abdb941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370646b9c4c39a86f5bbe3813abdb941">&#9670;&nbsp;</a></span>DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_2&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60cdbf4e279be87e3344eeb606e368f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cdbf4e279be87e3344eeb606e368f9">&#9670;&nbsp;</a></span>DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_4&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091757e8e8474dfb828e38db3808145a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091757e8e8474dfb828e38db3808145a">&#9670;&nbsp;</a></span>DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_CLEAR_MASK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab67b5ca512e38aa194d89cf67b5259fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67b5ca512e38aa194d89cf67b5259fa">&#9670;&nbsp;</a></span>DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add68f76d144d2e99524387f835bbad0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add68f76d144d2e99524387f835bbad0a">&#9670;&nbsp;</a></span>G2D_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG&#160;&#160;&#160;0x0000063c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a543b6e34ea300c0f90706b9e5060e076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543b6e34ea300c0f90706b9e5060e076">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d78e4ebdc836d22b94586fc6107b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d78e4ebdc836d22b94586fc6107b893">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac6944a635778c8a296ba50f14c92d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6944a635778c8a296ba50f14c92d4e">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae54104d3aeabb74990567ccf072b7b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54104d3aeabb74990567ccf072b7b94">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8f2d2d7fa4a1d605dcb47816ed956b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8f2d2d7fa4a1d605dcb47816ed956b">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d84712ada10da2228d5e2f1a36df816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d84712ada10da2228d5e2f1a36df816">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab2dedf5c37ad6209b2a2c6e457cdef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab2dedf5c37ad6209b2a2c6e457cdef">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0266a9d6407563be10a243c8144f6460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0266a9d6407563be10a243c8144f6460">&#9670;&nbsp;</a></span>G2D_BGR_REG_G2D_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_BGR_REG_G2D_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61e2f9039a7d69e95030245fcff91049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e2f9039a7d69e95030245fcff91049">&#9670;&nbsp;</a></span>G2D_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG&#160;&#160;&#160;0x00000630</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd50f1174b7d65710f88b1181a4dca59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd50f1174b7d65710f88b1181a4dca59">&#9670;&nbsp;</a></span>G2D_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adab18a893de35892b3f770aa346339ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab18a893de35892b3f770aa346339ec">&#9670;&nbsp;</a></span>G2D_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3da220a6220926bd2f0778fd3edf238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3da220a6220926bd2f0778fd3edf238">&#9670;&nbsp;</a></span>G2D_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ed173e2bfe57b0f04f2c14dc40dac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ed173e2bfe57b0f04f2c14dc40dac2">&#9670;&nbsp;</a></span>G2D_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf4776763b3c16ab2e92a477a3bc6378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf4776763b3c16ab2e92a477a3bc6378">&#9670;&nbsp;</a></span>G2D_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1775ee05988123ad9455a6c71f1dc71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1775ee05988123ad9455a6c71f1dc71b">&#9670;&nbsp;</a></span>G2D_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c43abf9c9fde6b3c1c29cf7f8c5b323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c43abf9c9fde6b3c1c29cf7f8c5b323">&#9670;&nbsp;</a></span>G2D_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f13b89448f94c7541d6c3be42a9fc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f13b89448f94c7541d6c3be42a9fc97">&#9670;&nbsp;</a></span>G2D_CLK_REG_G2D_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_G2D_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd1f1e9f844f3a9a5e6238f2fd52de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd1f1e9f844f3a9a5e6238f2fd52de4">&#9670;&nbsp;</a></span>G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d05fe39370947236785dcb0bf430eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d05fe39370947236785dcb0bf430eca">&#9670;&nbsp;</a></span>G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7dd138aee3a32efd51cf5683fcf1b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7dd138aee3a32efd51cf5683fcf1b71">&#9670;&nbsp;</a></span>G2D_CLK_REG_G2D_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define G2D_CLK_REG_G2D_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad384f69a0727e87a6efc701601cef9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad384f69a0727e87a6efc701601cef9c9">&#9670;&nbsp;</a></span>GIC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG&#160;&#160;&#160;0x00000550</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f29c4c199f10864c84a900700dd94a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f29c4c199f10864c84a900700dd94a4">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4690d253748bbc8fe70dc99a62f48eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4690d253748bbc8fe70dc99a62f48eb">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8979a52b562460054e882d977bfce66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8979a52b562460054e882d977bfce66f">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94e516deacc310d201721eac2b050322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e516deacc310d201721eac2b050322">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ea75c3f12f6027c3f361fe08b933e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea75c3f12f6027c3f361fe08b933e4d">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add20d3e4c52ada8291542d585bbccbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add20d3e4c52ada8291542d585bbccbbe">&#9670;&nbsp;</a></span>GIC_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a513ad80582e2bd5dc700f8529052b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a513ad80582e2bd5dc700f8529052b">&#9670;&nbsp;</a></span>GIC_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a716858a2c00826627fb554976dd2138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716858a2c00826627fb554976dd2138d">&#9670;&nbsp;</a></span>GIC_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34c147c8b531080d06fd8e67c0f8ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34c147c8b531080d06fd8e67c0f8ff0">&#9670;&nbsp;</a></span>GIC_CLK_REG_GIC_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_GIC_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8eae7c00e7fd183061e8679e067b16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8eae7c00e7fd183061e8679e067b16b">&#9670;&nbsp;</a></span>GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad264b2ff1f770bec4b9d753a362b799e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad264b2ff1f770bec4b9d753a362b799e">&#9670;&nbsp;</a></span>GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a3008633f01f4d94088ef80b6a421e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3008633f01f4d94088ef80b6a421e4">&#9670;&nbsp;</a></span>GIC_CLK_REG_GIC_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIC_CLK_REG_GIC_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd5f97d5effef1ea419af3f23bbdb501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5f97d5effef1ea419af3f23bbdb501">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG&#160;&#160;&#160;0x00000970</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2837fd24052ba4ec803cc06171a76284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2837fd24052ba4ec803cc06171a76284">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7d3dae4357feda5f8b599ee76a0f85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d3dae4357feda5f8b599ee76a0f85b">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5146f05b2852d126a9b28af648dbe04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5146f05b2852d126a9b28af648dbe04">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab164bed222467534d20227de6d5fd9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab164bed222467534d20227de6d5fd9fe">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20c27639269450e5c946da6279b1fcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c27639269450e5c946da6279b1fcea">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe1c3952be9eaa4438150c507360294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe1c3952be9eaa4438150c507360294">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df9e491ef5b28da34983f59958f0286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df9e491ef5b28da34983f59958f0286">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb57f7e6ef307b41c6267ba7441bddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb57f7e6ef307b41c6267ba7441bddf">&#9670;&nbsp;</a></span>GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1671f257f11ba6572a7ad8d8a62d77a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1671f257f11ba6572a7ad8d8a62d77a0">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG&#160;&#160;&#160;0x00000974</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b299bb5e515dbf93c6a5b999dafa9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b299bb5e515dbf93c6a5b999dafa9f5">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae69008ce50cc4d615e245f9685568aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69008ce50cc4d615e245f9685568aa4">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40abf2e12c5d8ea84e5797ad91c2e2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40abf2e12c5d8ea84e5797ad91c2e2a4">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88f310ab895342307661e52e753ab6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f310ab895342307661e52e753ab6eb">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf240e4bebcfacf6ca0816a3bafd907d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf240e4bebcfacf6ca0816a3bafd907d">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51374395996227296c91c4ce9efbc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51374395996227296c91c4ce9efbc32">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a159d34576894c44e96221fd3e8e121a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159d34576894c44e96221fd3e8e121a5">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17d892dde3feac678522be39270fe1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d892dde3feac678522be39270fe1f2">&#9670;&nbsp;</a></span>GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e70c1c083ecb28073c5cf29d042fb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e70c1c083ecb28073c5cf29d042fb34">&#9670;&nbsp;</a></span>GMAC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG&#160;&#160;&#160;0x0000097c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8901da76876a4363092159c77a588033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8901da76876a4363092159c77a588033">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2140f9b01130f7594cb87badbc93da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2140f9b01130f7594cb87badbc93da8">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa77f99ba3a10b2f53a2ab6152f636473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77f99ba3a10b2f53a2ab6152f636473">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247fe0e755d2e02dfaafdce0a503374d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247fe0e755d2e02dfaafdce0a503374d">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d989eca2d5cd4e053aa61e3b26d4f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d989eca2d5cd4e053aa61e3b26d4f7a">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b3aa2caebc692af6e370ba8a141d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b3aa2caebc692af6e370ba8a141d2a">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b87b1d1ae20fbfb470839a45a48e56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b87b1d1ae20fbfb470839a45a48e56e">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6aeeae4f762b761a34e5465b121757d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6aeeae4f762b761a34e5465b121757d">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a260d0ec49bf6b06fa17792c08f831948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260d0ec49bf6b06fa17792c08f831948">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d110983d24fe17781b0d0ccf1c95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d110983d24fe17781b0d0ccf1c95e8">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_GATING_MASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_GATING_MASKS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a714086a9ec60fc03beda2ed1b2e5996c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a714086a9ec60fc03beda2ed1b2e5996c">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a582a179fc3891b35252d80c3e9125449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582a179fc3891b35252d80c3e9125449">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3731137d23c5331e865d5e30bee938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3731137d23c5331e865d5e30bee938">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c5cadbb9a7fb6d4a5444d6cabaffec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5cadbb9a7fb6d4a5444d6cabaffec3">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf68f4082603a22da4a7bf83bcd0ff97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf68f4082603a22da4a7bf83bcd0ff97">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a0b0db4591f37191f38dfa6decf5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a0b0db4591f37191f38dfa6decf5ac">&#9670;&nbsp;</a></span>GMAC_BGR_REG_GMAC1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GMAC_BGR_REG_GMAC1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e1aac677e28d813f97383642b6c6c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1aac677e28d813f97383642b6c6c94">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG&#160;&#160;&#160;0x000009e0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d2af18150c76751f43822ecd1cce5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d2af18150c76751f43822ecd1cce5c">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fbedda6677b13173dacfd020b8483df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbedda6677b13173dacfd020b8483df">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a0a499ee82dd37e876d56346d92fee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0a499ee82dd37e876d56346d92fee1">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9600cf06b431a934ec02d0ac3d15c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9600cf06b431a934ec02d0ac3d15c31">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945ec39026c3bbaac507e22ad2caab91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945ec39026c3bbaac507e22ad2caab91">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc6dc4b93c0420b53f7752c696cec22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc6dc4b93c0420b53f7752c696cec22">&#9670;&nbsp;</a></span>GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae98c7c087f5ba75bdff1edae5c814075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98c7c087f5ba75bdff1edae5c814075">&#9670;&nbsp;</a></span>GPADC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG&#160;&#160;&#160;0x000009ec</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247f5a32146f1fab0a886f1aede0a481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247f5a32146f1fab0a886f1aede0a481">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadf091be2ea0ae278e77b4ac9c93c9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf091be2ea0ae278e77b4ac9c93c9a3">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7adfb5a0c7d8ee3e9742d42fe12f24d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7adfb5a0c7d8ee3e9742d42fe12f24d4">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac50488357d79da046e14110bf6d6dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac50488357d79da046e14110bf6d6dba">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad787083ac923495fd0a31801b2b97511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad787083ac923495fd0a31801b2b97511">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c0e0991186b710cf99572525ec1c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c0e0991186b710cf99572525ec1c94">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab007e7128bd21e0eb2ea57591aee41f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab007e7128bd21e0eb2ea57591aee41f9">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5146abd6d3d16715ea2fc7457fc15cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5146abd6d3d16715ea2fc7457fc15cf">&#9670;&nbsp;</a></span>GPADC_BGR_REG_GPADC_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_BGR_REG_GPADC_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0374c058ec2f571d89e1f0b132c66272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0374c058ec2f571d89e1f0b132c66272">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG&#160;&#160;&#160;0x00000670</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9a91968d79e32205d3aa02a8b02436e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a91968d79e32205d3aa02a8b02436e">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83400da140fb0c242f2198f492c6e39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83400da140fb0c242f2198f492c6e39f">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_GPUPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_GPUPLL&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a008a0149b0fa34ad283cd2c104079166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008a0149b0fa34ad283cd2c104079166">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb95f1e9199e7a5f7c06eef7d4a0d4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb95f1e9199e7a5f7c06eef7d4a0d4c3">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba8ff8a87880145956b72a5730236435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8ff8a87880145956b72a5730236435">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d5ded5b3df4c594531f434fc589a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d5ded5b3df4c594531f434fc589a89">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0904337a544b0f0c2d07eab5c085473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0904337a544b0f0c2d07eab5c085473">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fe4cd82b8680ea1cab41edbf61ff01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fe4cd82b8680ea1cab41edbf61ff01">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_800M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_800M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e9157ffb136fdbc64a3c4f17518db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e9157ffb136fdbc64a3c4f17518db1">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada9c6dcc9cc9b8bee0605110e35c8715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9c6dcc9cc9b8bee0605110e35c8715">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_FACTOR_M_MASK_1_CYCLE_AT_16_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_FACTOR_M_MASK_1_CYCLE_AT_16_CYCLES&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b388061f3b007fbe1b9604189e8ef30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b388061f3b007fbe1b9604189e8ef30">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_FACTOR_M_MASK_2_CYCLES_AT_16_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_FACTOR_M_MASK_2_CYCLES_AT_16_CYCLES&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a570e9ae0c3a6d23530126e555d247b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570e9ae0c3a6d23530126e555d247b2e">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_FACTOR_M_NOT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_FACTOR_M_NOT_MASK&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba1cc0f49d949eae5d3b1d3689003df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba1cc0f49d949eae5d3b1d3689003df">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0517a4f41daeba7c1ec5df7d9ecf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0517a4f41daeba7c1ec5df7d9ecf9d">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61f499ec2b15356b5eac65a6b03e107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61f499ec2b15356b5eac65a6b03e107">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aa7f569e04305bb41f7ca8ac12609be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa7f569e04305bb41f7ca8ac12609be">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff3ddda0a1791e9e0dd2c5da3511b969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3ddda0a1791e9e0dd2c5da3511b969">&#9670;&nbsp;</a></span>GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9263c3488284c533cbe76137badf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9263c3488284c533cbe76137badf88">&#9670;&nbsp;</a></span>GPU_GATING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG&#160;&#160;&#160;0x0000067c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf87fe9458c24bd7abfa01c22928468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf87fe9458c24bd7abfa01c22928468a">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62fb4b5f633a4089ac291f623f44a3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62fb4b5f633a4089ac291f623f44a3ed">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f68ebb5836a20bcd971238ad48b2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f68ebb5836a20bcd971238ad48b2c9">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a86cf930679832c4923f9005d585456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a86cf930679832c4923f9005d585456">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15ddc69c2ad288e1878c8614e011a6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ddc69c2ad288e1878c8614e011a6bd">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a902f8dfa88c33c3c2d1dde0301d9fc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902f8dfa88c33c3c2d1dde0301d9fc90">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a09e5c39569c9d7955789e939c99a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a09e5c39569c9d7955789e939c99a1d">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f49024e48d86e12bbda4595b9ed5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f49024e48d86e12bbda4595b9ed5c6">&#9670;&nbsp;</a></span>GPU_GATING_REG_GPU_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPU_GATING_REG_GPU_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc145801f32412ce3b4c5bab038a5eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc145801f32412ce3b4c5bab038a5eed">&#9670;&nbsp;</a></span>HDMI_24M_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_24M_CLK_REG&#160;&#160;&#160;0x00000b04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a456a4d44577376eaef48fb76357274c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456a4d44577376eaef48fb76357274c9">&#9670;&nbsp;</a></span>HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe00df3b0c3b83f0cf21f1036b206c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe00df3b0c3b83f0cf21f1036b206c7d">&#9670;&nbsp;</a></span>HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a548e4a92c5604ef40bdb759d5e8c12e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548e4a92c5604ef40bdb759d5e8c12e4">&#9670;&nbsp;</a></span>HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a2c5ac9fcdb7ef7398b79b9c3a5c777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2c5ac9fcdb7ef7398b79b9c3a5c777">&#9670;&nbsp;</a></span>HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af92bd4ccd1bb4873a6a66555de80bd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92bd4ccd1bb4873a6a66555de80bd55">&#9670;&nbsp;</a></span>HDMI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG&#160;&#160;&#160;0x00000b1c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8f030dc44cd9c06827ec224b65ee6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f030dc44cd9c06827ec224b65ee6ac">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84a4e0c36e6a821b33e7f379a37680fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a4e0c36e6a821b33e7f379a37680fe">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c00ad61c5e0ad77c328a3facca3c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c00ad61c5e0ad77c328a3facca3c37">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2420f06317946ae7dc2af9421b742cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2420f06317946ae7dc2af9421b742cab">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a712277608dc3a5f022f32aeada1410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a712277608dc3a5f022f32aeada1410">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_MAIN_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_MAIN_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94587c4668a11d63a8f448c7acb3d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94587c4668a11d63a8f448c7acb3d50">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_MAIN_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_MAIN_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90697466eb6673863280b08f80be059e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90697466eb6673863280b08f80be059e">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_MAIN_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_MAIN_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178f3b4c149a22391b740cc6cffbe141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178f3b4c149a22391b740cc6cffbe141">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_MAIN_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_MAIN_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8bb1cd6fe292c23d03f17605dd82d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8bb1cd6fe292c23d03f17605dd82d1f">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_SUB_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_SUB_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27dfafa838718252c552aa94228c5bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dfafa838718252c552aa94228c5bff">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_SUB_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_SUB_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9d062f25b16a35eb1dd963bdba5b450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d062f25b16a35eb1dd963bdba5b450">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_SUB_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_SUB_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e3bf77080a3c52e2f7c9511b792a64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3bf77080a3c52e2f7c9511b792a64b">&#9670;&nbsp;</a></span>HDMI_BGR_REG_HDMI_SUB_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_BGR_REG_HDMI_SUB_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30f376c15257a6072f018757708efa55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f376c15257a6072f018757708efa55">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG&#160;&#160;&#160;0x00000b10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af89d769f018fdac0b363366897097a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89d769f018fdac0b363366897097a8b">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec397ebf685734b5c9b07df2f8d08814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec397ebf685734b5c9b07df2f8d08814">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab94a534c5e49937987f0f0b2dfec5a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94a534c5e49937987f0f0b2dfec5a51">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_CLK_SRC_SEL_HDMI_CEC_CLK32K__PLL_PERI_2X__36621___32_768KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_HDMI_CEC_CLK32K__PLL_PERI_2X__36621___32_768KHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae14019bfa805fcbbbb2acd3e6b6a71d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14019bfa805fcbbbb2acd3e6b6a71d6">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a191fdec81acbc2fe8c2408d7bf62f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a191fdec81acbc2fe8c2408d7bf62f4">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a7112c25abd0bcc772918f80418417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a7112c25abd0bcc772918f80418417">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd6d47dcb9ae2f4f45a56d5115dc48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd6d47dcb9ae2f4f45a56d5115dc48f">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4d5b0465ed9fed1614da04b79703e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d5b0465ed9fed1614da04b79703e28">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bf057fbd4cb04f6fd8fba09346c835a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf057fbd4cb04f6fd8fba09346c835a">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_PERI_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_PERI_GATING_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b6dac5c7994e47d4204166db67f05ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6dac5c7994e47d4204166db67f05ab">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac082261025b5315877ee9545b788258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac082261025b5315877ee9545b788258">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1f6963375da66d1872ab6109d83f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1f6963375da66d1872ab6109d83f0a">&#9670;&nbsp;</a></span>HDMI_CEC_CLK_REG_PERI_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDMI_CEC_CLK_REG_PERI_GATING_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa494368e391feee5f6f50bd4eb02d187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa494368e391feee5f6f50bd4eb02d187">&#9670;&nbsp;</a></span>IOMMU_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMMU_BGR_REG&#160;&#160;&#160;0x000007bc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f1c0def4c7badd0122be578cf34fdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1c0def4c7badd0122be578cf34fdca">&#9670;&nbsp;</a></span>IOMMU_BGR_REG_IOMMU_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMMU_BGR_REG_IOMMU_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed152ec9081e309ff864bd7ec86a9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed152ec9081e309ff864bd7ec86a9dc">&#9670;&nbsp;</a></span>IOMMU_BGR_REG_IOMMU_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMMU_BGR_REG_IOMMU_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81ce62ee8b54f21f07af56a9651ed880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ce62ee8b54f21f07af56a9651ed880">&#9670;&nbsp;</a></span>IOMMU_BGR_REG_IOMMU_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMMU_BGR_REG_IOMMU_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac563ff50431eb00c49365bfe72713ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac563ff50431eb00c49365bfe72713ec4">&#9670;&nbsp;</a></span>IOMMU_BGR_REG_IOMMU_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMMU_BGR_REG_IOMMU_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa1caaf26d23cc05777df172e3140e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa1caaf26d23cc05777df172e3140e1">&#9670;&nbsp;</a></span>IRRX_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG&#160;&#160;&#160;0x0000099c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c23c5b46e9cd28da406ffcb3a06ff73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c23c5b46e9cd28da406ffcb3a06ff73">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda15ee001e47a3d66a4e2d8dbef87ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda15ee001e47a3d66a4e2d8dbef87ec">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c0cd25857038987288193d5916cc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c0cd25857038987288193d5916cc41">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb2304b4a6ea1e6104b4e7c80395121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb2304b4a6ea1e6104b4e7c80395121">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cb30ff0fbf83ce46002b2f0ad1c166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb30ff0fbf83ce46002b2f0ad1c166b">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa4475e94b8dee674628deb8e363a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa4475e94b8dee674628deb8e363a5d">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac6f80ce85c15deec940d1745c03b7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6f80ce85c15deec940d1745c03b7ca">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a385bf18d86f33e12963824893dc1ed56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385bf18d86f33e12963824893dc1ed56">&#9670;&nbsp;</a></span>IRRX_BGR_REG_IRRX_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_BGR_REG_IRRX_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9393b41ebc54c231fc92ed2549996d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9393b41ebc54c231fc92ed2549996d3b">&#9670;&nbsp;</a></span>IRRX_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG&#160;&#160;&#160;0x00000990</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e32a6fa5b7dd89b8febab7ffdb7097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e32a6fa5b7dd89b8febab7ffdb7097">&#9670;&nbsp;</a></span>IRRX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8827fe6610134da4b0af76933c0f02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8827fe6610134da4b0af76933c0f02fd">&#9670;&nbsp;</a></span>IRRX_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e54908bb17d9df51e944a4b6337f42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e54908bb17d9df51e944a4b6337f42a">&#9670;&nbsp;</a></span>IRRX_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb9810a639b3d33b430e8aee95d716d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9810a639b3d33b430e8aee95d716d3">&#9670;&nbsp;</a></span>IRRX_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35165222a01ccfec04cf0c7e489ca55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35165222a01ccfec04cf0c7e489ca55d">&#9670;&nbsp;</a></span>IRRX_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5ee08fafdfcc3bf3923a37098b4a166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ee08fafdfcc3bf3923a37098b4a166">&#9670;&nbsp;</a></span>IRRX_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2016bcc852812aa9331bcbbe96e94675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2016bcc852812aa9331bcbbe96e94675">&#9670;&nbsp;</a></span>IRRX_CLK_REG_IRRX_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb372222a802caae2a092647f8494345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb372222a802caae2a092647f8494345">&#9670;&nbsp;</a></span>IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2432cc23696d925deabfffd62157fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2432cc23696d925deabfffd62157fe6">&#9670;&nbsp;</a></span>IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92cdb350b9b3e50e9b039e80306d2058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cdb350b9b3e50e9b039e80306d2058">&#9670;&nbsp;</a></span>IRRX_CLK_REG_IRRX_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRRX_CLK_REG_IRRX_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3203b878d0d9a012b5798ac683dada0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3203b878d0d9a012b5798ac683dada0">&#9670;&nbsp;</a></span>IRTX_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG&#160;&#160;&#160;0x000009cc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca93c7f4bab95b4b83aec2e5ad8ca656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca93c7f4bab95b4b83aec2e5ad8ca656">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdfa1f5bc752400e799ce0c43d2d23db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfa1f5bc752400e799ce0c43d2d23db">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77d7f4ab01472a261b0c5b1c589d920a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d7f4ab01472a261b0c5b1c589d920a">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2fdc6bbf0f12da5c2be0d89f41e4178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2fdc6bbf0f12da5c2be0d89f41e4178">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a568529c2416887c06e338e2ad65e4050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568529c2416887c06e338e2ad65e4050">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40bccf77938405d2263aaa8ae20adac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bccf77938405d2263aaa8ae20adac1">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af37bab8a9b0b60a14bd3ddeb269f4b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37bab8a9b0b60a14bd3ddeb269f4b16">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eaec983b7bfbd2d29a1604780006e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaec983b7bfbd2d29a1604780006e5b">&#9670;&nbsp;</a></span>IRTX_BGR_REG_IRTX_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_BGR_REG_IRTX_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76478d04b48ab6074ef9be880a5ea33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76478d04b48ab6074ef9be880a5ea33e">&#9670;&nbsp;</a></span>IRTX_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG&#160;&#160;&#160;0x000009c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad65218289c9c4fb35872cf8df1375a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65218289c9c4fb35872cf8df1375a06">&#9670;&nbsp;</a></span>IRTX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ced1568a9418cfa6abf798f7c35ebc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ced1568a9418cfa6abf798f7c35ebc7">&#9670;&nbsp;</a></span>IRTX_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a219adfab06a97bec9412d8a565a25773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219adfab06a97bec9412d8a565a25773">&#9670;&nbsp;</a></span>IRTX_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aa50339d23b44908f7a85a718e25483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa50339d23b44908f7a85a718e25483">&#9670;&nbsp;</a></span>IRTX_CLK_REG_CLK_SRC_SEL_PERI1_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_CLK_SRC_SEL_PERI1_600M&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18820d17a98d9e5a8927cfc2e6da1a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18820d17a98d9e5a8927cfc2e6da1a1f">&#9670;&nbsp;</a></span>IRTX_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b571467c58403112832f8b520a74f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b571467c58403112832f8b520a74f4a">&#9670;&nbsp;</a></span>IRTX_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a943e9f9cbf06b6bb3bb36cded7b4fd67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943e9f9cbf06b6bb3bb36cded7b4fd67">&#9670;&nbsp;</a></span>IRTX_CLK_REG_IRTX_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2499f650bd3e75261f4992460c4a1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2499f650bd3e75261f4992460c4a1f8">&#9670;&nbsp;</a></span>IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c4edda61a5b26a309e6838e6a27d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c4edda61a5b26a309e6838e6a27d16">&#9670;&nbsp;</a></span>IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af41190b78d5e9fe0a31a19eacefabdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41190b78d5e9fe0a31a19eacefabdd5">&#9670;&nbsp;</a></span>IRTX_CLK_REG_IRTX_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTX_CLK_REG_IRTX_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e98aa11c67b9e45391a3beda40f050f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e98aa11c67b9e45391a3beda40f050f">&#9670;&nbsp;</a></span>ISP_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_BGR_REG&#160;&#160;&#160;0x00000c2c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab212347d22c63d60ecf3d6cef8485c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab212347d22c63d60ecf3d6cef8485c27">&#9670;&nbsp;</a></span>ISP_BGR_REG_ISP_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_BGR_REG_ISP_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab465569f8514acad13a57829f1cceb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab465569f8514acad13a57829f1cceb75">&#9670;&nbsp;</a></span>ISP_BGR_REG_ISP_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_BGR_REG_ISP_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1a0869b1c24b9ca68b027f2726bddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1a0869b1c24b9ca68b027f2726bddf">&#9670;&nbsp;</a></span>ISP_BGR_REG_ISP_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_BGR_REG_ISP_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f04073f5f3c1d65fa97336891734bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f04073f5f3c1d65fa97336891734bdf">&#9670;&nbsp;</a></span>ISP_BGR_REG_ISP_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_BGR_REG_ISP_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b3efabd26c33f4fc70e8dd46336e81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3efabd26c33f4fc70e8dd46336e81a">&#9670;&nbsp;</a></span>ISP_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG&#160;&#160;&#160;0x00000c20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f67b693b68b2854883c3499c8a41a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f67b693b68b2854883c3499c8a41a9a">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b1074368d1e6cd479fb54733f0683e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1074368d1e6cd479fb54733f0683e7">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae31e21d3d5187e01707ff3427e69846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae31e21d3d5187e01707ff3427e69846">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f27c07315ee09b770e00926a1051f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f27c07315ee09b770e00926a1051f30">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2be4e5a356342efb8ae9a6dc89bcc822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be4e5a356342efb8ae9a6dc89bcc822">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a501af27ba5c28544c7f30bdb3fa35e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501af27ba5c28544c7f30bdb3fa35e84">&#9670;&nbsp;</a></span>ISP_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8276c63ad7a71d9137c5cba81d887ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8276c63ad7a71d9137c5cba81d887ea">&#9670;&nbsp;</a></span>ISP_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4389788b05364bb0cb79374342058818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4389788b05364bb0cb79374342058818">&#9670;&nbsp;</a></span>ISP_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaee3775d46d0b652a454cadbcf75b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaee3775d46d0b652a454cadbcf75b47">&#9670;&nbsp;</a></span>ISP_CLK_REG_ISP_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_ISP_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafec7f4c781c07efe5eff590b9281493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafec7f4c781c07efe5eff590b9281493">&#9670;&nbsp;</a></span>ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230fc3fca4f5f0717780e7947d968614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230fc3fca4f5f0717780e7947d968614">&#9670;&nbsp;</a></span>ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47f4524f536cbaedd745bce344cee904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f4524f536cbaedd745bce344cee904">&#9670;&nbsp;</a></span>ISP_CLK_REG_ISP_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_CLK_REG_ISP_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6992f2c74e326765cd6a0fb1a8ca87ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6992f2c74e326765cd6a0fb1a8ca87ab">&#9670;&nbsp;</a></span>LEDC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG&#160;&#160;&#160;0x00000bfc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41b48f85b5ae53294b589a6a8161c602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b48f85b5ae53294b589a6a8161c602">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a7ba1dd7df43201d22aa152885d9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a7ba1dd7df43201d22aa152885d9b2">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a320589325bc1e896c14e999ebb3e4b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320589325bc1e896c14e999ebb3e4b59">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40ecd610c661ebc50a57521bb2ff0e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ecd610c661ebc50a57521bb2ff0e15">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd26ffc8da4e72d17adc36868bef02f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd26ffc8da4e72d17adc36868bef02f7">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a549590eb8d2555e633906de9d1b10c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549590eb8d2555e633906de9d1b10c78">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cd5d737a29e8a07269f23f9364bfe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd5d737a29e8a07269f23f9364bfe17">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aca65adba466858b452b2fd96f92f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aca65adba466858b452b2fd96f92f74">&#9670;&nbsp;</a></span>LEDC_BGR_REG_LEDC_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_BGR_REG_LEDC_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17e997735cd328cf2817e5b552858f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e997735cd328cf2817e5b552858f55">&#9670;&nbsp;</a></span>LEDC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG&#160;&#160;&#160;0x00000bf0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7847fe84ace4a71a51fff4247829b3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7847fe84ace4a71a51fff4247829b3a7">&#9670;&nbsp;</a></span>LEDC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6477fbefa8bb06fe75aa8b4dc597a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6477fbefa8bb06fe75aa8b4dc597a01">&#9670;&nbsp;</a></span>LEDC_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3498ec58d5d61156f2e03beca49e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3498ec58d5d61156f2e03beca49e70">&#9670;&nbsp;</a></span>LEDC_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acab0e020a9e55a3c148e6a9de4276a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab0e020a9e55a3c148e6a9de4276a50">&#9670;&nbsp;</a></span>LEDC_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ae6d9be3f6cdb2742ed4a5a8df2718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ae6d9be3f6cdb2742ed4a5a8df2718">&#9670;&nbsp;</a></span>LEDC_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc31c9c865e859d46a7799605058f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc31c9c865e859d46a7799605058f31">&#9670;&nbsp;</a></span>LEDC_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1707ef37386c9615764c3b177a08167e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1707ef37386c9615764c3b177a08167e">&#9670;&nbsp;</a></span>LEDC_CLK_REG_LEDC_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc286dcc45e075a4e1fec6332c18222c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc286dcc45e075a4e1fec6332c18222c">&#9670;&nbsp;</a></span>LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7884f66809aa9d52d01eae872c8106ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7884f66809aa9d52d01eae872c8106ae">&#9670;&nbsp;</a></span>LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5341f28af80311f5ac03be68a314f694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5341f28af80311f5ac03be68a314f694">&#9670;&nbsp;</a></span>LEDC_CLK_REG_LEDC_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDC_CLK_REG_LEDC_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25745a7dcdb04b403502da0459532ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25745a7dcdb04b403502da0459532ebb">&#9670;&nbsp;</a></span>LRADC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG&#160;&#160;&#160;0x00000a9c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a643ca69098baf20008eab660f0c9e11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643ca69098baf20008eab660f0c9e11f">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cba9d6b3da15a7bca9b5379f4eb1803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cba9d6b3da15a7bca9b5379f4eb1803">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a6b81d49838b1397635aa5d9920ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a6b81d49838b1397635aa5d9920ac7">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee8c0b8174faa092e81df7cf276a1861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8c0b8174faa092e81df7cf276a1861">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7ea64c9c0732cfee95c49815eaa31fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ea64c9c0732cfee95c49815eaa31fc">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b031b9071c6e2d3d79af62f665e0983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b031b9071c6e2d3d79af62f665e0983">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2301cb75290409ff1ab509b35321b4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2301cb75290409ff1ab509b35321b4ad">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6d2acee01b7578e0e9c03c453744534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d2acee01b7578e0e9c03c453744534">&#9670;&nbsp;</a></span>LRADC_BGR_REG_LRADC_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LRADC_BGR_REG_LRADC_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b0a71580363e0bb113a79ef7f114d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0a71580363e0bb113a79ef7f114d96">&#9670;&nbsp;</a></span>LVDS_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG&#160;&#160;&#160;0x00000bac</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5edae8ff9b324ab4b4051ce57e05ee47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5edae8ff9b324ab4b4051ce57e05ee47">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79da9395bf280bc09e165b99f4c8aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79da9395bf280bc09e165b99f4c8aa6">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a1f9bb7e306163625e8ccb32d23a095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1f9bb7e306163625e8ccb32d23a095">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0d03b8e989d7aff06b7aa089728037d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d03b8e989d7aff06b7aa089728037d">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbfa907fc314910c9625f7713af93249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfa907fc314910c9625f7713af93249">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b476d94543b4e958e761735c47d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b476d94543b4e958e761735c47d244">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8061ca38853089a3c67ed23c7aa5021d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8061ca38853089a3c67ed23c7aa5021d">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0036120b0f5b623b25179b6b9d30530d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0036120b0f5b623b25179b6b9d30530d">&#9670;&nbsp;</a></span>LVDS_BGR_REG_LVDS1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LVDS_BGR_REG_LVDS1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0bafa5302dea8dd5ba3af5fd7e8c76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bafa5302dea8dd5ba3af5fd7e8c76f">&#9670;&nbsp;</a></span>MBUS_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG&#160;&#160;&#160;0x00000540</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1caa651c3e3906540b3a668ef9b598f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1caa651c3e3906540b3a668ef9b598f">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32888b270f4c28bdb25b1a808f27a7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32888b270f4c28bdb25b1a808f27a7ca">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_DDRPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_DDRPLL&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab15ca0cb76912ea9a9c084d60da17392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15ca0cb76912ea9a9c084d60da17392">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21d5d1e1407da663331b9eaeed46563e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d5d1e1407da663331b9eaeed46563e">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88083bbbf80ea6492e8cd988923a4a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88083bbbf80ea6492e8cd988923a4a0f">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b4372d5e75cd4bd58c703f2ef35e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b4372d5e75cd4bd58c703f2ef35e27">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4052f397a27adc8f98e65f93d088961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4052f397a27adc8f98e65f93d088961">&#9670;&nbsp;</a></span>MBUS_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65f63b29f51ff0d2ce41a260aba64815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f63b29f51ff0d2ce41a260aba64815">&#9670;&nbsp;</a></span>MBUS_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fef65407a68e4672bffa646c9cb8e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fef65407a68e4672bffa646c9cb8e49">&#9670;&nbsp;</a></span>MBUS_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b793dfa83c7e8b23475abd9542b431b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b793dfa83c7e8b23475abd9542b431b">&#9670;&nbsp;</a></span>MBUS_CLK_REG_MBUS_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_MBUS_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae832ebd1c9469b626e9f6c9d5e8a50e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae832ebd1c9469b626e9f6c9d5e8a50e9">&#9670;&nbsp;</a></span>MBUS_CLK_REG_MBUS_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_MBUS_RST_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732d691d9f3138edf928921ecc0ce79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732d691d9f3138edf928921ecc0ce79e">&#9670;&nbsp;</a></span>MBUS_CLK_REG_MBUS_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_MBUS_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b5db2530f199653f54a198a6fe14fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5db2530f199653f54a198a6fe14fb2">&#9670;&nbsp;</a></span>MBUS_CLK_REG_MBUS_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_MBUS_RST_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3499f3a2d92fe728f5618958cf0c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3499f3a2d92fe728f5618958cf0c86">&#9670;&nbsp;</a></span>MBUS_CLK_REG_SCLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_SCLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7a73abfc2a7f0a265dbcf819bb039f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a73abfc2a7f0a265dbcf819bb039f6">&#9670;&nbsp;</a></span>MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a389195287829e12c1e82d10d4bd86b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389195287829e12c1e82d10d4bd86b99">&#9670;&nbsp;</a></span>MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad17f183b8aec52e9e1538fbfa2bc8568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17f183b8aec52e9e1538fbfa2bc8568">&#9670;&nbsp;</a></span>MBUS_CLK_REG_SCLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_CLK_REG_SCLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae172708537d748d2a427b9901e21e720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae172708537d748d2a427b9901e21e720">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG&#160;&#160;&#160;0x00000804</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384d1df9aee3a3bc07c8cb1c5a1b0054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384d1df9aee3a3bc07c8cb1c5a1b0054">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea5eaaae1312dd9960ed6bd63d1aa892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5eaaae1312dd9960ed6bd63d1aa892">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d2a360cd4f85937f7f752796e542309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2a360cd4f85937f7f752796e542309">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9a6dcf3698d6d8097535716e0e5624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9a6dcf3698d6d8097535716e0e5624">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7679dbd2cdd009f1f29192d6ace84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7679dbd2cdd009f1f29192d6ace84f">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e725e002369616bf10a76d2c088616e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e725e002369616bf10a76d2c088616e">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e4c4af5551188f75cfe9daaea9dd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e4c4af5551188f75cfe9daaea9dd8a">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b7c7fa71c4718cf366cca24efecc5f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7c7fa71c4718cf366cca24efecc5f5">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0da48db462317934a40879fdc68c7f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da48db462317934a40879fdc68c7f23">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab3aeaa1d8d9cb8c86f39b4e4eda64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab3aeaa1d8d9cb8c86f39b4e4eda64e">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaea0ed7a86047f287e1d7aaf8fad358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaea0ed7a86047f287e1d7aaf8fad358">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65a1dbb3a9cae26f50747c418cc01708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a1dbb3a9cae26f50747c418cc01708">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad05779420b473e42930bbb0907160b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05779420b473e42930bbb0907160b26">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab17fd01060ddf48649da9ef1786b0047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17fd01060ddf48649da9ef1786b0047">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00700428cbd11d379a1598d242869502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00700428cbd11d379a1598d242869502">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac88ddb6b99b3112a708287febe09674c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88ddb6b99b3112a708287febe09674c">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8394738ab21df807a86bdc9d68c3a5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8394738ab21df807a86bdc9d68c3a5f9">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1abf938b194443e071bbae3373930717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abf938b194443e071bbae3373930717">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f7737ab96ba5bfc1febf1f5c7717ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f7737ab96ba5bfc1febf1f5c7717ff">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2456e530e440991f3b36c827f7e8b913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2456e530e440991f3b36c827f7e8b913">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82613aeb153ac0c4f70c63f7dcbda30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82613aeb153ac0c4f70c63f7dcbda30d">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a502c32dccfa79cd3faf55ab629452e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502c32dccfa79cd3faf55ab629452e61">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b367b9a8716a7ce6ee5c94754c8f49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b367b9a8716a7ce6ee5c94754c8f49f">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_OFFSET&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8143e83eb84beb85d130b7fba9059545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8143e83eb84beb85d130b7fba9059545">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2f7258b85664cbbb5559cef681b52d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f7258b85664cbbb5559cef681b52d3">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f7805a0bf725a89d2cc529bdd53a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f7805a0bf725a89d2cc529bdd53a54">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b82c55069b57a723664c99a17025c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b82c55069b57a723664c99a17025c24">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a479b5766e3cd9f5e166c06753f7d69b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479b5766e3cd9f5e166c06753f7d69b0">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8393a92f0893d6b0a8e276bd691fd41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8393a92f0893d6b0a8e276bd691fd41e">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad5637998be7960a99f8fa1305bf4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad5637998be7960a99f8fa1305bf4c2">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5971c411b5c528011d662f1b9ce0f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5971c411b5c528011d662f1b9ce0f70">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6036c84f14d3a94d401b099e12ae5954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6036c84f14d3a94d401b099e12ae5954">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb3e1e6c787ab48d63ea39e45d98ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb3e1e6c787ab48d63ea39e45d98ccd">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e151d1b7dd8fc7a4bfdc12b76d4302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e151d1b7dd8fc7a4bfdc12b76d4302">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac457848288fe5c735d4a2c7c0f9a28b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac457848288fe5c735d4a2c7c0f9a28b7">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51f9185d4a024efcd49fc252d562cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51f9185d4a024efcd49fc252d562cf8">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaac57f92c6ff503fedd43e292a14ed68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac57f92c6ff503fedd43e292a14ed68">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf13880ccdcb23c364154d5885b291ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf13880ccdcb23c364154d5885b291ac">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab817fdb019339383ff7fb9989dbd1d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab817fdb019339383ff7fb9989dbd1d69">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bc1123db1515e9677e2fd6a8aff15c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc1123db1515e9677e2fd6a8aff15c6">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8718e4d0436aaca5265db67774e53dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8718e4d0436aaca5265db67774e53dfb">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9dfea89ce893c1f02a96c92c2ee0edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9dfea89ce893c1f02a96c92c2ee0edb">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6d69847f3b7b13ac92c46922e8ddfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d69847f3b7b13ac92c46922e8ddfad">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a445aacd34a552f84d981fd7214be1fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445aacd34a552f84d981fd7214be1fa7">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a924098b453a9cc702e4e0943894815e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924098b453a9cc702e4e0943894815e4">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf1fad79256e047da23114b2e36935a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1fad79256e047da23114b2e36935a1">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62c2313da174a113d137468c5b0926e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c2313da174a113d137468c5b0926e6">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4716cf0fbeb4affd6a9eb4d3a87e95bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4716cf0fbeb4affd6a9eb4d3a87e95bd">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a417718519a6d5d5839b6363f8c18b394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417718519a6d5d5839b6363f8c18b394">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1310d133464acc8393371b93f13b0e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1310d133464acc8393371b93f13b0e1f">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118a39090ee51ad43761e06e73807086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118a39090ee51ad43761e06e73807086">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe69bf1e31bc387d6f5e20de626f5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe69bf1e31bc387d6f5e20de626f5a7">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f3723334b25638c2552e980c840150a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3723334b25638c2552e980c840150a">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57382485c1d44ae56db2a91a7193730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57382485c1d44ae56db2a91a7193730">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8795a797a9a60ad22643d45eea05580e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8795a797a9a60ad22643d45eea05580e">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f702d10d6aaa9f661d5713b214a159c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f702d10d6aaa9f661d5713b214a159c">&#9670;&nbsp;</a></span>MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fb2c6acd1ae3c25539c1422abd08004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb2c6acd1ae3c25539c1422abd08004">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG&#160;&#160;&#160;0x0000071c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4ac51800cf4d6c3d19500f6cf0ead2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ac51800cf4d6c3d19500f6cf0ead2e">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95a33ead8e99f83fea5ddd1a72d8e9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a33ead8e99f83fea5ddd1a72d8e9b3">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b44acd700b3e5b2731d0cb084632a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b44acd700b3e5b2731d0cb084632a5e">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e8883db575ed40584bd08e97918bb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8883db575ed40584bd08e97918bb4a">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3780f21dabcf7ba7d8e86dd9e01bf7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3780f21dabcf7ba7d8e86dd9e01bf7fb">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15749fdb6cf1265c2e075e4dbb16145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15749fdb6cf1265c2e075e4dbb16145c">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa2f56b722f86d8629bf1bd69ad50ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2f56b722f86d8629bf1bd69ad50ff4">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa15d45dda1dbf67703ea961c45e94162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa15d45dda1dbf67703ea961c45e94162">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9edd7749da6bbded45d4d406bafb1ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edd7749da6bbded45d4d406bafb1ce4">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30bcf6204126653ad275137413ccceed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bcf6204126653ad275137413ccceed">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41dda8afe9f6d8cae193b091b2a72fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41dda8afe9f6d8cae193b091b2a72fa4">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addb50fd22442e12cd404689347dcbbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb50fd22442e12cd404689347dcbbf8">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9676b3e6cbd4855ac473e0c67ae08be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9676b3e6cbd4855ac473e0c67ae08be3">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1999c020f9ae4701b44c2457d58cec6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1999c020f9ae4701b44c2457d58cec6a">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83bf3a305ce78bd847d90e405e992632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83bf3a305ce78bd847d90e405e992632">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0035d67a71d7af025699d4b134d76a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0035d67a71d7af025699d4b134d76a01">&#9670;&nbsp;</a></span>MSGBOX_BGR_REG_MSGBOX1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSGBOX_BGR_REG_MSGBOX1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9efa1c9c7913e5aac1623dd46df34dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efa1c9c7913e5aac1623dd46df34dd4">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG&#160;&#160;&#160;0x00000810</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577a621328c1a9f886e4184b4b2e366f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577a621328c1a9f886e4184b4b2e366f">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4531c9645d367f0675e6ce05c30b4b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4531c9645d367f0675e6ce05c30b4b18">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1608678f379c28d44da9eea2dbc3b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1608678f379c28d44da9eea2dbc3b41">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c8934b81d93a156eb9d9c5f98eb30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c8934b81d93a156eb9d9c5f98eb30d">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4700c320a232c10e7885436734af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4700c320a232c10e7885436734af93">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ab78d3a07d967bd27bc14ff1ae4f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ab78d3a07d967bd27bc14ff1ae4f97">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5fb13515410aba571dd9c653b3793c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fb13515410aba571dd9c653b3793c6">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d6e32d227cb62896ba5dcdb33bc78a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6e32d227cb62896ba5dcdb33bc78a6">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadac149a45deb7485e01736f5e7b4024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadac149a45deb7485e01736f5e7b4024">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6c7167b7690bc06ffa46f6bec1a7b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c7167b7690bc06ffa46f6bec1a7b3a">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9062ba3b25980fdd315fa17df3aa13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9062ba3b25980fdd315fa17df3aa13e">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad35f9c64f8e58886335384151f49308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad35f9c64f8e58886335384151f49308">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c63e39766ed9f8349542d305871574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c63e39766ed9f8349542d305871574">&#9670;&nbsp;</a></span>NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1091605be0ef8c73a2a96e1a80dcd41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1091605be0ef8c73a2a96e1a80dcd41f">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG&#160;&#160;&#160;0x00000814</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ade9e5415d354c434ddab6857d90ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ade9e5415d354c434ddab6857d90ef">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a474cb08f142701842d6a64f519de17b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474cb08f142701842d6a64f519de17b7">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af73d7606da0d2f4981a07383c2af8629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73d7606da0d2f4981a07383c2af8629">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a808663751d8cabc37d2002ca54bd2f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808663751d8cabc37d2002ca54bd2f37">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17dae5cc422204ef23768cb95b1ccbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dae5cc422204ef23768cb95b1ccbc9">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a062bc116db700d275d3f482132c64b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062bc116db700d275d3f482132c64b58">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73acb1687d093e6c11140d617dac91b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73acb1687d093e6c11140d617dac91b1">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cbd6648fd3adf2c3acdb414151f0276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbd6648fd3adf2c3acdb414151f0276">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a774736895c2eabd4ee55ee39b2324e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774736895c2eabd4ee55ee39b2324e9d">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dbdf62d3a08f150d88a97d0ac5d2fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbdf62d3a08f150d88a97d0ac5d2fd0">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0725852de0e19f69c1cd2c2795abb8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0725852de0e19f69c1cd2c2795abb8d8">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3ffeff7d997c95626432c605afa78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3ffeff7d997c95626432c605afa78d">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4da49643b0a915ae6fae62f6dca582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4da49643b0a915ae6fae62f6dca582e">&#9670;&nbsp;</a></span>NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287bb187127b2b74c300ae370a187a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287bb187127b2b74c300ae370a187a7e">&#9670;&nbsp;</a></span>NAND_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG&#160;&#160;&#160;0x0000082c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a350af97c7ebc94aa1a2e42fe224223e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350af97c7ebc94aa1a2e42fe224223e1">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7ed1f1f9b3512a227e864985319de17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ed1f1f9b3512a227e864985319de17">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95be0c6c0df022191c756ad311d47fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95be0c6c0df022191c756ad311d47fde">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af586cb5568c8c0c7f0f757395e4ff376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af586cb5568c8c0c7f0f757395e4ff376">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa873b268f2db5f62a5e04173c18e0eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa873b268f2db5f62a5e04173c18e0eef">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5fb4b4e677364267f6430cc476292ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fb4b4e677364267f6430cc476292ed">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3cf682845b6c6ce2b4218574ce45e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cf682845b6c6ce2b4218574ce45e50">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a1c3af82bd0c769f326c7a20118c35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1c3af82bd0c769f326c7a20118c35d">&#9670;&nbsp;</a></span>NAND_BGR_REG_NAND0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_BGR_REG_NAND0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462180ea68bf1805e7484c4a8800572d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462180ea68bf1805e7484c4a8800572d">&#9670;&nbsp;</a></span>NPU_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG&#160;&#160;&#160;0x000006e0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1f7603a274f03a611ac9a5c08d4b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1f7603a274f03a611ac9a5c08d4b1c">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a897ea8875df946544d4aa37d69737711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897ea8875df946544d4aa37d69737711">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_NPUPLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_NPUPLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a755fd682d4644dac498124f170686ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755fd682d4644dac498124f170686ce6">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa18361681b4591f51719ac61810504b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18361681b4591f51719ac61810504b4">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d09935b19ceea1aa7d6d0bb4f5624a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d09935b19ceea1aa7d6d0bb4f5624a">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf1d0152b2fe9892e9b242109b74a3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1d0152b2fe9892e9b242109b74a3d0">&#9670;&nbsp;</a></span>NPU_CLK_REG_CLK_SRC_SEL_PERI0_800M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_800M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d96153ff1d5e445db1e36310a8dec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d96153ff1d5e445db1e36310a8dec5">&#9670;&nbsp;</a></span>NPU_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6c26f76dd1486b5f7cb5822e2b6d15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c26f76dd1486b5f7cb5822e2b6d15c">&#9670;&nbsp;</a></span>NPU_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3014880fb5a5e9230394b6cd5d517bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3014880fb5a5e9230394b6cd5d517bd">&#9670;&nbsp;</a></span>NPU_CLK_REG_NPU_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_NPU_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae88afa32e58db9389e5f8b7a42a99df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88afa32e58db9389e5f8b7a42a99df5">&#9670;&nbsp;</a></span>NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1da930b58d1f0ce26e41a428d1dd0e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da930b58d1f0ce26e41a428d1dd0e7c">&#9670;&nbsp;</a></span>NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a552e249cc2e63e0b2d31052714464030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552e249cc2e63e0b2d31052714464030">&#9670;&nbsp;</a></span>NPU_CLK_REG_NPU_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NPU_CLK_REG_NPU_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af63202efd8187548809e9413e82bfb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63202efd8187548809e9413e82bfb71">&#9670;&nbsp;</a></span>NSI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG&#160;&#160;&#160;0x0000054c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf785a7f5d1c5f5d8290b033055bfa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf785a7f5d1c5f5d8290b033055bfa48">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc9f4e128c63f22a718c1d3ca277b92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9f4e128c63f22a718c1d3ca277b92a">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc1c0b79d74639d5a3668513a6020e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1c0b79d74639d5a3668513a6020e29">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0965dbcc9c39330f404786c73724ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0965dbcc9c39330f404786c73724ee">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadbb0155a98d0bf9e555f2001f5a5a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbb0155a98d0bf9e555f2001f5a5a80">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a6a5a68a28ba608b9354b719790217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a6a5a68a28ba608b9354b719790217">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97ffcad6918a4918622c0559e6ec6844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ffcad6918a4918622c0559e6ec6844">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b3e79a592385df0634169b1cb0f666f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3e79a592385df0634169b1cb0f666f">&#9670;&nbsp;</a></span>NSI_BGR_REG_NSI_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NSI_BGR_REG_NSI_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36b59b5a92ad868c3602171d0837eecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b59b5a92ad868c3602171d0837eecb">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG&#160;&#160;&#160;0x00000aa0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7e50dc32617f4ad98f16e944c8a65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7e50dc32617f4ad98f16e944c8a65d">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a9594793eaf322b8ffa7ba088e04ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9594793eaf322b8ffa7ba088e04ff0">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6f6fc399605b4751bae3167c1e5605d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f6fc399605b4751bae3167c1e5605d">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbda45e50c5cd2347e099464ee4534bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbda45e50c5cd2347e099464ee4534bf">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae128955dc8d524f2566c1a3c1a70d444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae128955dc8d524f2566c1a3c1a70d444">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59cf056bfaa7b0c54c76b27173eeea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cf056bfaa7b0c54c76b27173eeea70">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5513616fd2536d92935849508aee386d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5513616fd2536d92935849508aee386d">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a306f80bd0237db18fd629e64f72a98fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306f80bd0237db18fd629e64f72a98fd">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a46f1e47e0c6a835e9ec554fa2d415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a46f1e47e0c6a835e9ec554fa2d415">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14333d636e30445b05fcf8e99b1ba01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14333d636e30445b05fcf8e99b1ba01e">&#9670;&nbsp;</a></span>PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab94777b88e2ca765ba3b4c1f09a70320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94777b88e2ca765ba3b4c1f09a70320">&#9670;&nbsp;</a></span>PCIE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG&#160;&#160;&#160;0x00000aac</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af56a3510bdfd1078921c910e658b10f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56a3510bdfd1078921c910e658b10f7">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a813990b6bf55c43231bcfd05702b6f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813990b6bf55c43231bcfd05702b6f45">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05077784f6508d2cfe88529cffb7844f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05077784f6508d2cfe88529cffb7844f">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79893d6eb6ef2070f04f6efbd61b7840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79893d6eb6ef2070f04f6efbd61b7840">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad5d6bf459b4276f19fcb3701909820b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad5d6bf459b4276f19fcb3701909820b">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_PE_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_PE_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae00e7ef855beab26cb8f3f87dc185403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00e7ef855beab26cb8f3f87dc185403">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_PE_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_PE_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38df7e7a51dae2b26e742b0177f93e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38df7e7a51dae2b26e742b0177f93e4a">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_PE_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_PE_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96d30357adaa117b41e014b5b45163ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d30357adaa117b41e014b5b45163ff">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_PE_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_PE_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab14b68f582974919d5acb4a545eeb439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14b68f582974919d5acb4a545eeb439">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_POWER_UP_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4172662eb8e5f42b852b335d17b203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4172662eb8e5f42b852b335d17b203">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_POWER_UP_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ebed306f313900ce5d8c9e2d7af1fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebed306f313900ce5d8c9e2d7af1fe2">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_POWER_UP_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e42fc4e46a77643fe349532ae413cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e42fc4e46a77643fe349532ae413cde">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_POWER_UP_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f66fdc9ad0098440f8f0cd58ca7f3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f66fdc9ad0098440f8f0cd58ca7f3c6">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a788d1a4fd5092f580d4c0de8d9b5a0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788d1a4fd5092f580d4c0de8d9b5a0ed">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d00668cff5b06e218c516a0b08ea0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d00668cff5b06e218c516a0b08ea0b">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a234bf6296a761815c252048e29bb752f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a234bf6296a761815c252048e29bb752f">&#9670;&nbsp;</a></span>PCIE_BGR_REG_PCIE_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BGR_REG_PCIE_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a612229e027f3aeb4559332df411859e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612229e027f3aeb4559332df411859e1">&#9670;&nbsp;</a></span>PCIE_REF_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_REF_CLK_REG&#160;&#160;&#160;0x00000aa4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5138813ac7b1f4ff296335c8261eb93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5138813ac7b1f4ff296335c8261eb93">&#9670;&nbsp;</a></span>PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4bd3d9f40bc98c574ab4636558837a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bd3d9f40bc98c574ab4636558837a5">&#9670;&nbsp;</a></span>PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a764a1bd0a473e32f99ad9dfdaab4d8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764a1bd0a473e32f99ad9dfdaab4d8e2">&#9670;&nbsp;</a></span>PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d23bd884623221fd7ade382fdeb4d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d23bd884623221fd7ade382fdeb4d1">&#9670;&nbsp;</a></span>PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3781c3fc57c67780dd0885e53d8daa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3781c3fc57c67780dd0885e53d8daa50">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG&#160;&#160;&#160;0x00000e08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4c849197858d4d6ac81a04c8a787b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c849197858d4d6ac81a04c8a787b34">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5292ea2eab33d778bfab3305d8867a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5292ea2eab33d778bfab3305d8867a2e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a874996e8f1254b6a087d20ca47a3822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874996e8f1254b6a087d20ca47a3822f">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a71e36090395c1d717235fa1373084e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a71e36090395c1d717235fa1373084e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a174dfb24867802d3ff2f30b0a71f9897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174dfb24867802d3ff2f30b0a71f9897">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3207567b674365d68ca1c7f4ae5f8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3207567b674365d68ca1c7f4ae5f8ad">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0e32f4c7e451868c195f1a5dd80c93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e32f4c7e451868c195f1a5dd80c93b">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace410f3d4d3138045a327248d744e314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace410f3d4d3138045a327248d744e314">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a388984457614c97cfa19d6d26c03627e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388984457614c97cfa19d6d26c03627e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45886faf48a30a7cf869eed5ce2cf806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45886faf48a30a7cf869eed5ce2cf806">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2352698a44e6f106b0f388d2adf346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2352698a44e6f106b0f388d2adf346">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c589ea3d2e5a74e84e9aa77ac93f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c589ea3d2e5a74e84e9aa77ac93f35">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea6c3ac1a1b7be93096d618e81c52a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6c3ac1a1b7be93096d618e81c52a35">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86186ba91be0dcf907c67e3ac7b07dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86186ba91be0dcf907c67e3ac7b07dd1">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e2cf3c2e639cb07edcfc8e903dc5a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2cf3c2e639cb07edcfc8e903dc5a93">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec32b4656352513675e2779401413557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec32b4656352513675e2779401413557">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f9010bc2b6640a8156f996a438a7e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9010bc2b6640a8156f996a438a7e12">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1dddb3eaf1883649ce874c2c43ac7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1dddb3eaf1883649ce874c2c43ac7a">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce58b445276692bf03f440bae6e26d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce58b445276692bf03f440bae6e26d2">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3c4f4118e537a0591ff7da320a9250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3c4f4118e537a0591ff7da320a9250">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4b70ce8caf1c80889a41dd55840add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4b70ce8caf1c80889a41dd55840add">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ff511c2292d51a8ccc5318c0a8327e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ff511c2292d51a8ccc5318c0a8327e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea26233d5e2bea778a3be27c27d15a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea26233d5e2bea778a3be27c27d15a8">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada3e5922b63843da82eb921062c33e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3e5922b63843da82eb921062c33e22">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5996139ac9e83c63990983b32eeb1399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5996139ac9e83c63990983b32eeb1399">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f58b63ecd593e500a12211cf9fdd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f58b63ecd593e500a12211cf9fdd3d">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4defca9f403e5b32c9e6f402261b8206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4defca9f403e5b32c9e6f402261b8206">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fbd8d29e9f7e1885975083c2185d02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbd8d29e9f7e1885975083c2185d02f">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf88a7a154c30fac823aa1885b62faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf88a7a154c30fac823aa1885b62faa">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9526972b6e172e16dde5a5e9c81685a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9526972b6e172e16dde5a5e9c81685a">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4af25da8e9af4f46b74e5ba41534bfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af25da8e9af4f46b74e5ba41534bfca">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f1561433fddb82cfc16e1083c1bc84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1561433fddb82cfc16e1083c1bc84b">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12277fc52979965c177d0be10c19b138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12277fc52979965c177d0be10c19b138">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e9f1643a1d52069e82fbf348dde9f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9f1643a1d52069e82fbf348dde9f6f">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a112a56ff3ab1bc6a7cdaa65ca32844d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112a56ff3ab1bc6a7cdaa65ca32844d0">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ad6eb051e49da7a7c895b1611d8b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ad6eb051e49da7a7c895b1611d8b85">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4932987f80a8737631aab0e371eefac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4932987f80a8737631aab0e371eefac6">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec0065d45bd873d671d97228701a091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec0065d45bd873d671d97228701a091">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9584115a65a228ab53b86832ec225763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9584115a65a228ab53b86832ec225763">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cdc0b284607e3223d239eaecd136ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdc0b284607e3223d239eaecd136ea6">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad25e015d1ac17e56dc392c00846293b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25e015d1ac17e56dc392c00846293b4">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34341abbcead2b2b159f178c06b51d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34341abbcead2b2b159f178c06b51d77">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cba5642e695ae86c2948faae5e86d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cba5642e695ae86c2948faae5e86d9e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65ecf0e3af6fc41c432d93094b48f101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ecf0e3af6fc41c432d93094b48f101">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e6abcac1067764c4b6bcb1617e3d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e6abcac1067764c4b6bcb1617e3d55">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f35965ec875d0da3b11d568a9e9d652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f35965ec875d0da3b11d568a9e9d652">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa92ad95d8bec5b6f6401295d784c7f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92ad95d8bec5b6f6401295d784c7f7f">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafd633051c5d4060f5249b038f5c0296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd633051c5d4060f5249b038f5c0296">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a984b1325ae1636828a3fde8d6edb1570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984b1325ae1636828a3fde8d6edb1570">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c31c47e3e88a8d8ca98c405f6d216d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c31c47e3e88a8d8ca98c405f6d216d3">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6b63e4a1b0a88341b6db23623fe8fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b63e4a1b0a88341b6db23623fe8fa4">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa76958cce207bd69852d14201ae3782e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa76958cce207bd69852d14201ae3782e">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358a8caf4f2477a4113f402db99ed77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358a8caf4f2477a4113f402db99ed77b">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2da26ad1f0d7f0f569cd6460342ef1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da26ad1f0d7f0f569cd6460342ef1a7">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a522eebd34b419da4e3182f8daf35ff10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522eebd34b419da4e3182f8daf35ff10">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a978b595960af6790aa3fd6c4d71c2eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978b595960af6790aa3fd6c4d71c2eef">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b5cf1e7808a7595f208430eb052fe4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5cf1e7808a7595f208430eb052fe4d">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a296339eb7a0ba79b1cf270dd3684b565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296339eb7a0ba79b1cf270dd3684b565">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_CLEAR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6247fa90a545c5cb15eca9e2a9c41825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6247fa90a545c5cb15eca9e2a9c41825">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a770af6a1e1d5e27dace8317fdd6cf05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770af6a1e1d5e27dace8317fdd6cf05c">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56a1289ce19415f4f4478116edd6e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56a1289ce19415f4f4478116edd6e00">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3f24e5af02a11d2b6e1e3a1819442fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f24e5af02a11d2b6e1e3a1819442fd">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7852df9119987dde8e748167627112fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7852df9119987dde8e748167627112fd">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9a87793ac8db9500d19cce08cbb9d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a87793ac8db9500d19cce08cbb9d03">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629c7b7f36b8878ff6b93f1ef90d376c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629c7b7f36b8878ff6b93f1ef90d376c">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a812d2fa6c5e2838ccd96a3d99bf6c475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812d2fa6c5e2838ccd96a3d99bf6c475">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dad8e56e91d0f045c738a33477605d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dad8e56e91d0f045c738a33477605d5">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66bda23510e22b5fdcc2875420ed1389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66bda23510e22b5fdcc2875420ed1389">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab924904c2e6f551b9365b7af979be657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab924904c2e6f551b9365b7af979be657">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf811c18bdfcb1c5ee6388766b4f65c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf811c18bdfcb1c5ee6388766b4f65c5">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb42584d7c6c47841833ce32d76d76b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb42584d7c6c47841833ce32d76d76b6">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a8dd66e0579aa61618a78b1bb26da68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8dd66e0579aa61618a78b1bb26da68">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f31a105a5cd8496487d8ee2d0df0203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f31a105a5cd8496487d8ee2d0df0203">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3def212857e223a71367baa89d855673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3def212857e223a71367baa89d855673">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1079531602808087433ede0bca441ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1079531602808087433ede0bca441ce3">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc5e8f5a879ba3c24d9eb484a96563f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5e8f5a879ba3c24d9eb484a96563f6">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac510743f06af4232bd1d0bbac2aa628c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac510743f06af4232bd1d0bbac2aa628c">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d1f3b1879b12dee5320016e4180964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d1f3b1879b12dee5320016e4180964">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19583ed4a92670c942a39797c8cabb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19583ed4a92670c942a39797c8cabb41">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae963ad5089bc05dddbbafcde99f42c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae963ad5089bc05dddbbafcde99f42c75">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84dd09fb933aa521540fe315e3026ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84dd09fb933aa521540fe315e3026ca6">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4d95f8fd526e41290da1d2ce39b30c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d95f8fd526e41290da1d2ce39b30c2">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad27ddc8d7d6e7d6f09bb0b61fc1324ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27ddc8d7d6e7d6f09bb0b61fc1324ee">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835b3f8e944df86e57d59280ac1c6508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835b3f8e944df86e57d59280ac1c6508">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4da6649b3892df29bd89e37b9ce0d1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da6649b3892df29bd89e37b9ce0d1c5">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0ada53e089da746c5243cb53b43c7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ada53e089da746c5243cb53b43c7c4">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ea7ffadd27a0db908dbdbaaf3c1d730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea7ffadd27a0db908dbdbaaf3c1d730">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82982f1ebc66468ff7a068cf7b367e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82982f1ebc66468ff7a068cf7b367e9c">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_OFFSET&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879c0a0507ccd8d42f9f9029ada9d2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879c0a0507ccd8d42f9f9029ada9d2bc">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_AUTO&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a541852a72647927e1a136564ae5a8a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541852a72647927e1a136564ae5a8a3d">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_CLEAR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e8e5e2ad2fcda166b59fd1c0cb99eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8e5e2ad2fcda166b59fd1c0cb99eb2">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_NO_AUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_NO_AUTO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a695feeedc0b3202d1d9ec47f644b8b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695feeedc0b3202d1d9ec47f644b8b6b">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_OFFSET&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a473674c4e1ccd9339b99ed33d4359d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473674c4e1ccd9339b99ed33d4359d42">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59dcd64f5af7a3d596c6b802db1ba2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59dcd64f5af7a3d596c6b802db1ba2e3">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad62889d89e863d5e98e331e22aebe036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62889d89e863d5e98e331e22aebe036">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08cd3949d6442c51718bfa73a8ecf5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd3949d6442c51718bfa73a8ecf5ab">&#9670;&nbsp;</a></span>PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8133cb6bd63cc7db8079b36185a62d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8133cb6bd63cc7db8079b36185a62d2d">&#9670;&nbsp;</a></span>PLL_AUDIO_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_BIAS_REG&#160;&#160;&#160;0x00000378</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a666844a9b08a06ded9dd4f67b526b685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666844a9b08a06ded9dd4f67b526b685">&#9670;&nbsp;</a></span>PLL_AUDIO_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54c18c55c9e7a35f1d9da187ba34bdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c18c55c9e7a35f1d9da187ba34bdb3">&#9670;&nbsp;</a></span>PLL_AUDIO_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55950c7182127bb179300e89b929dbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55950c7182127bb179300e89b929dbca">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG&#160;&#160;&#160;0x00000078</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0749d37e461f9e39daa8260442577c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0749d37e461f9e39daa8260442577c2">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84389763f722a9116181615641724cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84389763f722a9116181615641724cad">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4852bb4b8ed277efda64a97d97d53af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4852bb4b8ed277efda64a97d97d53af5">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4d0485d5e3050808c53be79c06de73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4d0485d5e3050808c53be79c06de73">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d70fb9c3c09a77e43451775e8f6b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d70fb9c3c09a77e43451775e8f6b2d">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d459a8d840906da6ea760072a02c0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d459a8d840906da6ea760072a02c0e8">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4717a22eb8a26a9a4f93138358f9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4717a22eb8a26a9a4f93138358f9fc">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fbac16e878309cfdd1673c6eb01bbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbac16e878309cfdd1673c6eb01bbda">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa1b8f777c4a01cfbf130f4dce096c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1b8f777c4a01cfbf130f4dce096c37">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab281270b07b4f7653015601355b61d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab281270b07b4f7653015601355b61d20">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf53ebab1ec8d5bb5240ffd41141b40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf53ebab1ec8d5bb5240ffd41141b40e">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935a4218dba36e0aedf966bacd5ee049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935a4218dba36e0aedf966bacd5ee049">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcebf919ad53275724fb8660b6a9eef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcebf919ad53275724fb8660b6a9eef3">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bd2f48f81135a8618f1c79e0796a8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd2f48f81135a8618f1c79e0796a8bc">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f76b7035b46833d9a4b523a5b55779e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f76b7035b46833d9a4b523a5b55779e">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d679de9193371c655289b6e7e8f8515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d679de9193371c655289b6e7e8f8515">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26df02bb726809af9429b3bc488b7124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26df02bb726809af9429b3bc488b7124">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacc8b05e3aeeb07cf0f2798ff32bb6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc8b05e3aeeb07cf0f2798ff32bb6c3">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a678dfcef02992e6460f35d97f0ac1637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678dfcef02992e6460f35d97f0ac1637">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc7e37c4a6790210157bf213d432fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc7e37c4a6790210157bf213d432fff">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8793f65692d204f822b4ab5ef6ea6139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8793f65692d204f822b4ab5ef6ea6139">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d5238124e64e38e9c96f4225d65331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d5238124e64e38e9c96f4225d65331">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf76743d4daf0a3d72dac0a855509264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf76743d4daf0a3d72dac0a855509264">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa95f1557cd47a1f90530461b3a788abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95f1557cd47a1f90530461b3a788abc">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ab168e9634a543aad2d1e7b6ab5c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ab168e9634a543aad2d1e7b6ab5c16">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf913079a57fae1a37bafcecbda608b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf913079a57fae1a37bafcecbda608b9">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85c229b5df19eb31df1c37566454f2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c229b5df19eb31df1c37566454f2ba">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c3ff497ba8c2a23931374498e7ac1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c3ff497ba8c2a23931374498e7ac1d9">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70db2657c5af18573553696385c5ba37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70db2657c5af18573553696385c5ba37">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b929de907a53701b290bdb3e2335881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b929de907a53701b290bdb3e2335881">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ed86118ee578ffc3e6d7c5098253b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ed86118ee578ffc3e6d7c5098253b0">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_P_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_P_CLEAR_MASK&#160;&#160;&#160;0x003f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58fcd77d99cd7379af7e1bde0a2c11f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fcd77d99cd7379af7e1bde0a2c11f9">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_P_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_P_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b6a2e3565292bb531ee2336dcc34450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6a2e3565292bb531ee2336dcc34450">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ffb63f5b3297f780944d8ad68b2283f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ffb63f5b3297f780944d8ad68b2283f">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10727fb9893646122f5e64e14c9f8c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10727fb9893646122f5e64e14c9f8c5f">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd2f7c3dd55e85723730d5d2e232469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2f7c3dd55e85723730d5d2e232469a">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4fdd4cfb6ad605bcc5a0b0ce325daee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fdd4cfb6ad605bcc5a0b0ce325daee">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2677d6b727356ffd45849625b18b1d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2677d6b727356ffd45849625b18b1d2e">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff19becc67e816dd760f6b95c6bc4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff19becc67e816dd760f6b95c6bc4f8">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacdfccacffe51fe9076c1c4778a9c9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdfccacffe51fe9076c1c4778a9c9fe">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93e020c2644c1a4eae764cb4d912c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93e020c2644c1a4eae764cb4d912c45">&#9670;&nbsp;</a></span>PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7919f3a42cc62821577fc7ed6b66383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7919f3a42cc62821577fc7ed6b66383">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG&#160;&#160;&#160;0x00000178</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d44313b5072e6e7e6aecf6874dfc55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d44313b5072e6e7e6aecf6874dfc55f">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a444cd1c48f06dede666bde6baf212768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444cd1c48f06dede666bde6baf212768">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a805baeb88bea79b8f68d2188da5fdd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805baeb88bea79b8f68d2188da5fdd0a">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82909141cbca346c6bf6dc60cf7f54d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82909141cbca346c6bf6dc60cf7f54d2">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad281174fd65b2f2550135b9e73ba8c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad281174fd65b2f2550135b9e73ba8c3e">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b3c9807e39150a0b46d18e673365a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3c9807e39150a0b46d18e673365a50">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a924cf9b278dd25eb11b258915db2d322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924cf9b278dd25eb11b258915db2d322">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af569be0162b794371219ccc7b97f2fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af569be0162b794371219ccc7b97f2fcc">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe0c2552d261fc8061621100c37e180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe0c2552d261fc8061621100c37e180">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b3636e266156d830a8ac48b9d9e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b3636e266156d830a8ac48b9d9e9a1">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae04ba3b484373f616af0df310dcd7430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04ba3b484373f616af0df310dcd7430">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfd5c8e3f29909799c7a3f3c0032d315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd5c8e3f29909799c7a3f3c0032d315">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a243cd1ec9c23892a85e14cc6112d2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243cd1ec9c23892a85e14cc6112d2bb4">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e4424e329989e22ccb91ca430f0203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e4424e329989e22ccb91ca430f0203">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44e040f714bb75ea47d95b69a4b05fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e040f714bb75ea47d95b69a4b05fb2">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf0a59523ec13982d699a51c1d95e339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0a59523ec13982d699a51c1d95e339">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab401fcd39325558af112eace380eceea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab401fcd39325558af112eace380eceea">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12927425a64d58b9b7625a0385ca571f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12927425a64d58b9b7625a0385ca571f">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7747733578e10e04f46a0c04575e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7747733578e10e04f46a0c04575e90f">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33729662c744d695d7cf1e4718a7d264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33729662c744d695d7cf1e4718a7d264">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ee39d8adf1ac7c8b3a3d84c01c38ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee39d8adf1ac7c8b3a3d84c01c38ad8">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad408649c7753aa4d784f37badb186f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad408649c7753aa4d784f37badb186f2b">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a402859ae21deb58b51cb9546132162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a402859ae21deb58b51cb9546132162">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG&#160;&#160;&#160;0x0000017c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ed7c7e8d10c516c15fad9ac75ae5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ed7c7e8d10c516c15fad9ac75ae5dc">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1e754025f609e5d924f53e6e890980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1e754025f609e5d924f53e6e890980">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea26699227b1754cde826a66b6cc84de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea26699227b1754cde826a66b6cc84de">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf9428fb4016cd7fe95dc5867fe4e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf9428fb4016cd7fe95dc5867fe4e19">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b285cc1b07d01983329b9d3c78f0da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b285cc1b07d01983329b9d3c78f0da7">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af39fb28358e555f7ffa0f141b66a791b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39fb28358e555f7ffa0f141b66a791b">&#9670;&nbsp;</a></span>PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3a761647715166157a711955a6288b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3a761647715166157a711955a6288b">&#9670;&nbsp;</a></span>PLL_CFG0_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG0_REG&#160;&#160;&#160;0x00000f40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa39c6e67b84fd13d34aaefac12b07397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39c6e67b84fd13d34aaefac12b07397">&#9670;&nbsp;</a></span>PLL_CFG0_REG_PLL_CONFIG0_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG0_REG_PLL_CONFIG0_CLEAR_MASK&#160;&#160;&#160;0xffffffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a623e9906ebd4c5e24be05afdad244e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623e9906ebd4c5e24be05afdad244e32">&#9670;&nbsp;</a></span>PLL_CFG0_REG_PLL_CONFIG0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG0_REG_PLL_CONFIG0_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ef7140db94bc3bff8234c45ee6510c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef7140db94bc3bff8234c45ee6510c1">&#9670;&nbsp;</a></span>PLL_CFG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG1_REG&#160;&#160;&#160;0x00000f44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b4c238ae2d962fceb9fadd7a6a5469b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4c238ae2d962fceb9fadd7a6a5469b">&#9670;&nbsp;</a></span>PLL_CFG1_REG_PLL_CONFIG1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG1_REG_PLL_CONFIG1_CLEAR_MASK&#160;&#160;&#160;0xffffffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa87810a60cb60b0c0df3e8cc034115c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87810a60cb60b0c0df3e8cc034115c9">&#9670;&nbsp;</a></span>PLL_CFG1_REG_PLL_CONFIG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG1_REG_PLL_CONFIG1_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1d6758fbd236bbcda33f115516f5fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d6758fbd236bbcda33f115516f5fb8">&#9670;&nbsp;</a></span>PLL_CFG2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG2_REG&#160;&#160;&#160;0x00000f48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2bc6f7cdb7519f18b20ec6551f65c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bc6f7cdb7519f18b20ec6551f65c6f">&#9670;&nbsp;</a></span>PLL_CFG2_REG_PLL_CONFIG2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG2_REG_PLL_CONFIG2_CLEAR_MASK&#160;&#160;&#160;0xffffffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d0ecf469ec4c233b647058867cb222a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0ecf469ec4c233b647058867cb222a">&#9670;&nbsp;</a></span>PLL_CFG2_REG_PLL_CONFIG2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CFG2_REG_PLL_CONFIG2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8825881f74bf622bd92c58b7f5b769e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8825881f74bf622bd92c58b7f5b769e0">&#9670;&nbsp;</a></span>PLL_CPU0_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_BIAS_REG&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ee48341b130d61f0fc5cda19408c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ee48341b130d61f0fc5cda19408c84">&#9670;&nbsp;</a></span>PLL_CPU0_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37c7eddafe2837030d9a052215b96716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c7eddafe2837030d9a052215b96716">&#9670;&nbsp;</a></span>PLL_CPU0_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01a9a0817ebde3ae0e578131eef57bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a9a0817ebde3ae0e578131eef57bde">&#9670;&nbsp;</a></span>PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df8598c8d52c3ad79d47f66ece4b253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df8598c8d52c3ad79d47f66ece4b253">&#9670;&nbsp;</a></span>PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a142318cef814d4b39ab2ee6e7d5a8e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142318cef814d4b39ab2ee6e7d5a8e0d">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b380ba2d55ce8a369fbfacff7ec9e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b380ba2d55ce8a369fbfacff7ec9e7a">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6690db34966aa27e8d06b459d4e2acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6690db34966aa27e8d06b459d4e2acb">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f6c0413844aac75dba92ee17c985369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6c0413844aac75dba92ee17c985369">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5757ee1180fd31706a2dbb5f820164d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5757ee1180fd31706a2dbb5f820164d">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa746eafa63298d23588d730cbed1ae28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa746eafa63298d23588d730cbed1ae28">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9901532adeee089536398e346ca0f0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9901532adeee089536398e346ca0f0e2">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87ea2f8244eca92b5b9b27a655975863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ea2f8244eca92b5b9b27a655975863">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7664ed6676d36158ba6c5e7018ec7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7664ed6676d36158ba6c5e7018ec7b">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa47547b103e410206fc2babfae0f40ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47547b103e410206fc2babfae0f40ed">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0cb7f9f7289d1660a535c9e9ecfb148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0cb7f9f7289d1660a535c9e9ecfb148">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2d6a968b8c09e6a003152fb4bf3152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2d6a968b8c09e6a003152fb4bf3152">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebac45982d81f60bf8f54c9c06ac09ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac45982d81f60bf8f54c9c06ac09ee">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35f88bf107d1a2f9a5099cf489786cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f88bf107d1a2f9a5099cf489786cbd">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5986edf1f478988e171c0745083a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5986edf1f478988e171c0745083a91">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87802784c3539bb37b5baa61e32ad761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87802784c3539bb37b5baa61e32ad761">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3feb2eaf6e965017a50b81a66157eaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3feb2eaf6e965017a50b81a66157eaa6">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20d4eff87acae8871ead8a3e66fd4077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d4eff87acae8871ead8a3e66fd4077">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108e30a875ca23b0886856744e397ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108e30a875ca23b0886856744e397ffc">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac943bdfd1f1b6f79c35168f57171fb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac943bdfd1f1b6f79c35168f57171fb5b">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba15b506443234feaca6891b26431ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba15b506443234feaca6891b26431ff">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742ed63cfe53acf96feb3ca6be935300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ed63cfe53acf96feb3ca6be935300">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01f1b8ebd1ea6e1a7b1bf81ab22e3871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f1b8ebd1ea6e1a7b1bf81ab22e3871">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a761f67bb37682fbf422a5457202e5926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761f67bb37682fbf422a5457202e5926">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_M_CLEAR_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41ea759350ee9d9f803936a912fb21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41ea759350ee9d9f803936a912fb21e">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0f170146f2e226b8f0efb63a01be295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f170146f2e226b8f0efb63a01be295">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4caa4ff97e0eb7052ff22585b330e23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4caa4ff97e0eb7052ff22585b330e23d">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ec210a01e6b05a6edbdb4f2607a7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ec210a01e6b05a6edbdb4f2607a7c5">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66db8959dd830b5bb5afec1ba4aa2649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66db8959dd830b5bb5afec1ba4aa2649">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2116852ff4aa84c1f8ba653f0e2d149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2116852ff4aa84c1f8ba653f0e2d149">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a670b9cc5f5d598c7f8d97dc4b6d1d149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670b9cc5f5d598c7f8d97dc4b6d1d149">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f1a64900c1160f2f3056d1133e70ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f1a64900c1160f2f3056d1133e70ca">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca7a3c7720088dfe240526dc700827bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7a3c7720088dfe240526dc700827bc">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4144da3d6430e35fce5e52142864c71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4144da3d6430e35fce5e52142864c71b">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadaf103a4bebe3fa6c05b6d14fbe047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadaf103a4bebe3fa6c05b6d14fbe047e">&#9670;&nbsp;</a></span>PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae75cab638828df6bf5b4f9fa2bc4be2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75cab638828df6bf5b4f9fa2bc4be2c">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad75d0975b475e344b0dc1666b800f8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75d0975b475e344b0dc1666b800f8e7">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_B_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_B_IN_CLEAR_MASK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac99659a8e6d71c7cd6bb47755b1c3112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99659a8e6d71c7cd6bb47755b1c3112">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_B_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_B_IN_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2815dfa26856d380ee92b129b025a94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2815dfa26856d380ee92b129b025a94c">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_B_OUT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_B_OUT_CLEAR_MASK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1e5921092b21d8fe48bd1f70c8ebb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e5921092b21d8fe48bd1f70c8ebb7c">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_B_OUT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_B_OUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6534c882c868a9f52b6d6ecad213acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6534c882c868a9f52b6d6ecad213acb">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_CNT_INT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_CNT_INT_CLEAR_MASK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa8b53a89e204d7b73629e89df574e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa8b53a89e204d7b73629e89df574e9">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_CNT_INT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_CNT_INT_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650e2a101f6408ce5bd21200ce6c666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650e2a101f6408ce5bd21200ce6c666e">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_REG_OD1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_REG_OD1_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82d85ffa44d37be3a9d7ffb38f1a2012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d85ffa44d37be3a9d7ffb38f1a2012">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_REG_OD1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_REG_OD1_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaadcd3947397252fe3e89a2162590c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaadcd3947397252fe3e89a2162590c2">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_REG_OD_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_REG_OD_CLEAR_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32b557fd75dccc82cb28142f1d9b6193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b557fd75dccc82cb28142f1d9b6193">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_REG_OD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_REG_OD_OFFSET&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46a2683ed68e6d07d64b286a38ebacf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a2683ed68e6d07d64b286a38ebacf7">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_VCO_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_VCO_CLEAR_MASK&#160;&#160;&#160;0x70000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62f32b4e39b712a94328fb4a3c3b779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62f32b4e39b712a94328fb4a3c3b779">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f6ab8e9ebd3db9c6b84308ef1b2773d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6ab8e9ebd3db9c6b84308ef1b2773d">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_VCO_GAIN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_VCO_GAIN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae04c26cde2986ff9eea86a6f50014a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04c26cde2986ff9eea86a6f50014a34">&#9670;&nbsp;</a></span>PLL_CPU0_TUN_REG_PLL_VCO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU0_TUN_REG_PLL_VCO_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5868e9ce8aa91db6350389df26c0a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5868e9ce8aa91db6350389df26c0a7a">&#9670;&nbsp;</a></span>PLL_CPU1_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_BIAS_REG&#160;&#160;&#160;0x00000308</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaafe2460894b44c8e1596dcccf6d656d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafe2460894b44c8e1596dcccf6d656d">&#9670;&nbsp;</a></span>PLL_CPU1_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a479bf3c6b7dc7704da5a07a178fcd229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479bf3c6b7dc7704da5a07a178fcd229">&#9670;&nbsp;</a></span>PLL_CPU1_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e672b0e29246999e19338f530462e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e672b0e29246999e19338f530462e33">&#9670;&nbsp;</a></span>PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68de2b32ae886380a18b759ed4b30b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68de2b32ae886380a18b759ed4b30b0">&#9670;&nbsp;</a></span>PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebc2a6a6c92ccd4d4a4e9392cfc6b110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc2a6a6c92ccd4d4a4e9392cfc6b110">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90eacd37c2958803113282304f5a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90eacd37c2958803113282304f5a26b">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ec54f19963fcc31f7d50536db8ae34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ec54f19963fcc31f7d50536db8ae34">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b99d6ef9f0014b6e163800334b4b0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b99d6ef9f0014b6e163800334b4b0ad">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a770588738e4a6532ab949d9c558574c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770588738e4a6532ab949d9c558574c2">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a266f30da4f3698a702d213c4d3190c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266f30da4f3698a702d213c4d3190c68">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af17be6773226c2bd0ab98a71eabb1b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17be6773226c2bd0ab98a71eabb1b1c">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cf9874d91bf0fb84f8486fc5978923d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf9874d91bf0fb84f8486fc5978923d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9af5313902939d6539ab83355da2896e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af5313902939d6539ab83355da2896e">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd56dcab21c0a590c07865b15c4e516d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd56dcab21c0a590c07865b15c4e516d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9595090fe7d0c2f7a37b41f1d9caf0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9595090fe7d0c2f7a37b41f1d9caf0c">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17d5b419612df425a65a154ac3213b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d5b419612df425a65a154ac3213b4d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5b5cf0f327eafae1b056a17dc2a9843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b5cf0f327eafae1b056a17dc2a9843">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66e76135c6427533fd41b67258b7f259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e76135c6427533fd41b67258b7f259">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa237efbee2147d34e829b85d22453ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa237efbee2147d34e829b85d22453ca">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29fcd0643cce5abb488490d5500aa693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fcd0643cce5abb488490d5500aa693">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24642bd6613ffde5fefd01c503b0216a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24642bd6613ffde5fefd01c503b0216a">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae49d05d715a02bb5cb06a6a4b66e02ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49d05d715a02bb5cb06a6a4b66e02ec">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a86a6a0618e559bc930f8de9c74fae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86a6a0618e559bc930f8de9c74fae4">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bcd662091f02d00d5aa3558ee7defea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcd662091f02d00d5aa3558ee7defea">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab97df276eb10fdd5a26b511de7358d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97df276eb10fdd5a26b511de7358d3c">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19dad75cd0a5b6c3db467406c213df2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dad75cd0a5b6c3db467406c213df2d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a63831721bbfbf0aa3d25aba53d9552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a63831721bbfbf0aa3d25aba53d9552">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b483d8811a1ab37ba6d85cd2033335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b483d8811a1ab37ba6d85cd2033335e">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_M_CLEAR_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a507ccc65975ed49eae6f4d06f838791d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507ccc65975ed49eae6f4d06f838791d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc0be9264fa1473df4147af906707ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0be9264fa1473df4147af906707ba4">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c08939d44cb221e73cfedbe072f440d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c08939d44cb221e73cfedbe072f440d">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa93f8cd6fdcae7e5941982ac0dcdbb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93f8cd6fdcae7e5941982ac0dcdbb13">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ab4aa9ea69d0e5df396141e12cbe87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ab4aa9ea69d0e5df396141e12cbe87">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab18ca9dbb36a85cad1c71bdc8caa5cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18ca9dbb36a85cad1c71bdc8caa5cf3">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17a7dcfe31f33efb59aeef2e0a83db9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a7dcfe31f33efb59aeef2e0a83db9a">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7710c6f7f1b2c681ba39357d40aa59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7710c6f7f1b2c681ba39357d40aa59">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb800468de328a20108f1eb5f05e3f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb800468de328a20108f1eb5f05e3f6b">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d89bb5c3416d5d7ec5b073ee02d0da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d89bb5c3416d5d7ec5b073ee02d0da9">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac32b181578c4fb340f3cb84a6c44b5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32b181578c4fb340f3cb84a6c44b5c2">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d7ee140b91c92e010bc35cbb56dec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d7ee140b91c92e010bc35cbb56dec5">&#9670;&nbsp;</a></span>PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111062a04ce6cc7182695312bf7c742a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111062a04ce6cc7182695312bf7c742a">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG&#160;&#160;&#160;0x00000408</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8263cbc5c4c1932dd16821bd9d18aaf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8263cbc5c4c1932dd16821bd9d18aaf6">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_B_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_B_IN_CLEAR_MASK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af20888eae26341d2066f2d9a052e84b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af20888eae26341d2066f2d9a052e84b1">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_B_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_B_IN_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eb338d528586d510a16fe544e5d51de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb338d528586d510a16fe544e5d51de">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_B_OUT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_B_OUT_CLEAR_MASK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e0868c9f1b51231ae61230bbc1117ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0868c9f1b51231ae61230bbc1117ba">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_B_OUT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_B_OUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06af82869ae76ceb3af871d92143ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06af82869ae76ceb3af871d92143ba9">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_CNT_INT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_CNT_INT_CLEAR_MASK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42457dce29fd67f6d0751f4e7cc5ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42457dce29fd67f6d0751f4e7cc5ff7b">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_CNT_INT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_CNT_INT_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a359a3a77e6e9069b05db83a0de03c87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359a3a77e6e9069b05db83a0de03c87e">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_REG_OD1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_REG_OD1_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af90ff280e6b791f68c60ff34b0b4e0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90ff280e6b791f68c60ff34b0b4e0a7">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_REG_OD1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_REG_OD1_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90813f6292167be163e3801c9e311abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90813f6292167be163e3801c9e311abd">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_REG_OD_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_REG_OD_CLEAR_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16697a0a9c096313c282012dd90c999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16697a0a9c096313c282012dd90c999e">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_REG_OD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_REG_OD_OFFSET&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f360e3f3b0e77394acc41c80ed63d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f360e3f3b0e77394acc41c80ed63d4c">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_VCO_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_VCO_CLEAR_MASK&#160;&#160;&#160;0x70000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f85a8f1c1e261af6fbbbacdcf8f0e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f85a8f1c1e261af6fbbbacdcf8f0e2a">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab104cab3f316da94a2680ef54432e050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab104cab3f316da94a2680ef54432e050">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_VCO_GAIN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_VCO_GAIN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44cb997fee123443b6c6fee31af0a157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cb997fee123443b6c6fee31af0a157">&#9670;&nbsp;</a></span>PLL_CPU1_TUN_REG_PLL_VCO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU1_TUN_REG_PLL_VCO_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc26c19570efe1fcce7e103b354b4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc26c19570efe1fcce7e103b354b4d8">&#9670;&nbsp;</a></span>PLL_CPU2_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_BIAS_REG&#160;&#160;&#160;0x0000030c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a886de7717d295ff07f203442550965c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886de7717d295ff07f203442550965c8">&#9670;&nbsp;</a></span>PLL_CPU2_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0403c68993f50deddc1dd438a0a59bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0403c68993f50deddc1dd438a0a59bc1">&#9670;&nbsp;</a></span>PLL_CPU2_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0157b586b6291a4ffd27fc7f31eb7604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0157b586b6291a4ffd27fc7f31eb7604">&#9670;&nbsp;</a></span>PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29248079f341bd6d3115b4e2f802540f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29248079f341bd6d3115b4e2f802540f">&#9670;&nbsp;</a></span>PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8dca66242eadd26312b75a00236760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8dca66242eadd26312b75a00236760">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60a4621c5cf578a4b4be5db80a72eebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a4621c5cf578a4b4be5db80a72eebc">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ef62f321c5849edb4ca0937cbe8880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ef62f321c5849edb4ca0937cbe8880">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a381f2746b945d76d51e9ffa80299d281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381f2746b945d76d51e9ffa80299d281">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a841897f0b455414c1d976dcfe67ba209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841897f0b455414c1d976dcfe67ba209">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f2426e1f7edd460ab13198b5dfcca3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2426e1f7edd460ab13198b5dfcca3a">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3421b7ff780275b8f642970d47d07733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3421b7ff780275b8f642970d47d07733">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c09aab345a6fe9d21568da0e143eab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c09aab345a6fe9d21568da0e143eab5">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ca5b7c4cfd0de1edb82ad00b3d199d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ca5b7c4cfd0de1edb82ad00b3d199d">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af012b9e9dc8406266804001c6f88810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af012b9e9dc8406266804001c6f88810d">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef1b542c2d91763c763795c267e06610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1b542c2d91763c763795c267e06610">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a6f0fea7dcdd259222799bd59ce4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a6f0fea7dcdd259222799bd59ce4c9">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d6683ed489def95fcf059c18c84a0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6683ed489def95fcf059c18c84a0bc">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affd94292b263e577c10718b91173a3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd94292b263e577c10718b91173a3db">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4bd623819e2b4ecd79a1c2e85b2cce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bd623819e2b4ecd79a1c2e85b2cce9">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a9920907f6832d68403aeb747c72ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9920907f6832d68403aeb747c72ba0">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6b99fac1960b5a22e694181a36b6ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b99fac1960b5a22e694181a36b6ac5">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9bbdcc37c3f1b401afbf0ce860d72f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bbdcc37c3f1b401afbf0ce860d72f8">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fe8626da966ed59409c3de1c065988f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe8626da966ed59409c3de1c065988f">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1302e7d06a6b13f761784deaa381a201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1302e7d06a6b13f761784deaa381a201">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d2ae4fd3869da5346e27906d24a8f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2ae4fd3869da5346e27906d24a8f3c">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaad0237003e701dd776f9ef5003462b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad0237003e701dd776f9ef5003462b8">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a054dea18cf0037734d8e962c21cf4f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a054dea18cf0037734d8e962c21cf4f9a">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8568f17880df82ec93517ffb5f7a0a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8568f17880df82ec93517ffb5f7a0a3c">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_M_CLEAR_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d53662e00be1ee143c60d5db8a02f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d53662e00be1ee143c60d5db8a02f97">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95c2bc069539ed6dcb264f17b24657b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c2bc069539ed6dcb264f17b24657b2">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69162007958c7f366a2735b536a1ba0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69162007958c7f366a2735b536a1ba0a">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1243cc875ab19c8577aee28275fbbf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1243cc875ab19c8577aee28275fbbf3a">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e319f8845823953f1306d4e84a0ea31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e319f8845823953f1306d4e84a0ea31">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a582864873fc5ececd7b1e6260384fc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582864873fc5ececd7b1e6260384fc68">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d5cd3ed3219916f7d0938f572af8c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5cd3ed3219916f7d0938f572af8c83">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67a64472c530cd381a52608b881ff1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a64472c530cd381a52608b881ff1cb">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93193081e46f9c77e01849ddf3f45043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93193081e46f9c77e01849ddf3f45043">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69ede08bfc3e95819426d99398e79c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ede08bfc3e95819426d99398e79c46">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee09ff1099a5ec34c03733989c976934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee09ff1099a5ec34c03733989c976934">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1400fd42b4bd79c0c106e8d959e01457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1400fd42b4bd79c0c106e8d959e01457">&#9670;&nbsp;</a></span>PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca840298b6c11299386edb6d5ac7be71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca840298b6c11299386edb6d5ac7be71">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG&#160;&#160;&#160;0x0000040c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5e73e5e515f6ef7649df55b37aea8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5e73e5e515f6ef7649df55b37aea8e">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_B_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_B_IN_CLEAR_MASK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2dbb7e10c877a56152b4a4c72223664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dbb7e10c877a56152b4a4c72223664">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_B_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_B_IN_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05e36dee010f7df9214e5d2664bd0617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e36dee010f7df9214e5d2664bd0617">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_B_OUT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_B_OUT_CLEAR_MASK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92d349657c325e20d3cd4df99a840e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d349657c325e20d3cd4df99a840e87">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_B_OUT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_B_OUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a434fd901bc96693ce4af2afeffa78807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434fd901bc96693ce4af2afeffa78807">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_CNT_INT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_CNT_INT_CLEAR_MASK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ea490dd4c896c793027347146c3e3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea490dd4c896c793027347146c3e3d0">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_CNT_INT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_CNT_INT_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a2b6c794f75ec9e659f34cbd1b11f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a2b6c794f75ec9e659f34cbd1b11f0">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_REG_OD1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_REG_OD1_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c043f4ba0887c94351ca0c56db6f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c043f4ba0887c94351ca0c56db6f16">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_REG_OD1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_REG_OD1_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a94057643edbe027ef31c62a0e71cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a94057643edbe027ef31c62a0e71cd">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_REG_OD_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_REG_OD_CLEAR_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f2276de53b6db31e613dc0704f0abd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2276de53b6db31e613dc0704f0abd9">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_REG_OD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_REG_OD_OFFSET&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ac234c3d8f3cf46a55b50b81d1fd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ac234c3d8f3cf46a55b50b81d1fd64">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_VCO_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_VCO_CLEAR_MASK&#160;&#160;&#160;0x70000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68faa9b256e45908cf6bd5d113e38a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68faa9b256e45908cf6bd5d113e38a44">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f54e70318cc3a5fee05023a436e8f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f54e70318cc3a5fee05023a436e8f3e">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_VCO_GAIN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_VCO_GAIN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d91b23c6ffb71d208d9637c0c74b616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d91b23c6ffb71d208d9637c0c74b616">&#9670;&nbsp;</a></span>PLL_CPU2_TUN_REG_PLL_VCO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU2_TUN_REG_PLL_VCO_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4730cab60319b886f7fe9edc58b1a66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4730cab60319b886f7fe9edc58b1a66a">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2540a2ddf1b15aa1c10ee71c07c4a696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2540a2ddf1b15aa1c10ee71c07c4a696">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a5989d4cb030bb02c2627c54d48952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a5989d4cb030bb02c2627c54d48952">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a9a798ba3dabfdfbac5b4f28a177056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9a798ba3dabfdfbac5b4f28a177056">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c074e3c071f8cb9756a7a9a85edbf49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c074e3c071f8cb9756a7a9a85edbf49">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7795432c04b917e37f6d080b18059615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7795432c04b917e37f6d080b18059615">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c06d37734f2aaa64a88a9a95c531778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c06d37734f2aaa64a88a9a95c531778">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe221fdf42c6abcc84abc0c20bb6859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe221fdf42c6abcc84abc0c20bb6859">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59db5721b6916e0f9ae1a9c97be80992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59db5721b6916e0f9ae1a9c97be80992">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8feab4439fbfcae81cc659285a9752ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8feab4439fbfcae81cc659285a9752ce">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae227ac86d43235efb308f8635abf3b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae227ac86d43235efb308f8635abf3b9a">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abafcad80a55ae35c9096284dfffc8ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abafcad80a55ae35c9096284dfffc8ef4">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d02d72fbe4962e16cd824d9ddfd750b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d02d72fbe4962e16cd824d9ddfd750b">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a454efd14f9421897e16fcc5f2de50e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454efd14f9421897e16fcc5f2de50e36">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4de160d29db8ae061887d60e86fd735b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de160d29db8ae061887d60e86fd735b">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa069efd8c40920bcdd8ab7b61766e43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa069efd8c40920bcdd8ab7b61766e43d">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a421df237d5af583a88e127b66ca0d290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421df237d5af583a88e127b66ca0d290">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6179995dc27bb74668b20c45f279d3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6179995dc27bb74668b20c45f279d3d3">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92400465cc7377e452720eab96800973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92400465cc7377e452720eab96800973">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0ee16e7660dc1bc1a44712199739db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ee16e7660dc1bc1a44712199739db8">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae20f29b08cbef20e44967badd94cab90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20f29b08cbef20e44967badd94cab90">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd19f9a5c7ff93830c523f3e56af16cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd19f9a5c7ff93830c523f3e56af16cd">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e754c049511a20d352a56a3a7dddb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e754c049511a20d352a56a3a7dddb90">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1adbfe6e0e94024bd9f6a6fd6cc00822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adbfe6e0e94024bd9f6a6fd6cc00822">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab16b98b6a50c9f433a95d1a4ad199642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16b98b6a50c9f433a95d1a4ad199642">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e668b78b5458db425decd1034952ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e668b78b5458db425decd1034952ce">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6802b26f850411df2424f22159c252ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6802b26f850411df2424f22159c252ef">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9d8c9f7eb24a6aaec30788e38e420af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d8c9f7eb24a6aaec30788e38e420af">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7e0a37d91225130a31446beb1527c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e0a37d91225130a31446beb1527c9e">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfafc1c73d88652a452b8cd028371821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfafc1c73d88652a452b8cd028371821">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84eaea5d80e2ade5a66a79c9f0efc92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84eaea5d80e2ade5a66a79c9f0efc92f">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c8d82daa5c5e9faf1188c3c503c873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c8d82daa5c5e9faf1188c3c503c873">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e5382ad0a9bf233295f6451771053ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5382ad0a9bf233295f6451771053ba">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8765b396420648d63f16e30bd0e4769e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8765b396420648d63f16e30bd0e4769e">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a796d572b9c7e21dba8af2df0c559e310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796d572b9c7e21dba8af2df0c559e310">&#9670;&nbsp;</a></span>PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfb592abbe524d7f0358d0f81263552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb592abbe524d7f0358d0f81263552f">&#9670;&nbsp;</a></span>PLL_DDR_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_BIAS_REG&#160;&#160;&#160;0x00000310</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc922945acc2c28054ca76262f7bdca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc922945acc2c28054ca76262f7bdca9">&#9670;&nbsp;</a></span>PLL_DDR_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8214d09fa93713ba5f2f08a1d22425d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8214d09fa93713ba5f2f08a1d22425d">&#9670;&nbsp;</a></span>PLL_DDR_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affdab93522157d2807f8ef433ff2dda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdab93522157d2807f8ef433ff2dda8">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d36f9e2ca4f23459ccc3ee7b10c0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d36f9e2ca4f23459ccc3ee7b10c0b1">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a883e1f4b1ef1b08c46cdda970af16e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883e1f4b1ef1b08c46cdda970af16e28">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2361e17abc6b3ae8ac810a021ebd730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2361e17abc6b3ae8ac810a021ebd730">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8139a1e0ca8d814a8032b73d0d6ce33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8139a1e0ca8d814a8032b73d0d6ce33d">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21d88112cc817e993e2cf09e0b5d60c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d88112cc817e993e2cf09e0b5d60c7">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37aef289c74bb9dd4b6d48c7a93b9f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37aef289c74bb9dd4b6d48c7a93b9f44">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178103e36cd7d5667f679382bee49948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178103e36cd7d5667f679382bee49948">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d57c42512946a2a10a5ff90d41ae920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d57c42512946a2a10a5ff90d41ae920">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dba7a940fe8084d987ebfbf8d1c1f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dba7a940fe8084d987ebfbf8d1c1f7e">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac727f8d2ae2fd40345e8fb6da17de124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac727f8d2ae2fd40345e8fb6da17de124">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0379506ae1b6271238897b949741f653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0379506ae1b6271238897b949741f653">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63831c275d067fd290a65833c77187f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63831c275d067fd290a65833c77187f7">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a983e26ec8ac0c1ada22f1da4b63c1a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983e26ec8ac0c1ada22f1da4b63c1a87">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22de9007a16a6ddd7ef605a3ea2fa29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22de9007a16a6ddd7ef605a3ea2fa29">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a749f2bd37b3ce0bfbc1af88159585ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749f2bd37b3ce0bfbc1af88159585ab4">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad48630780d799379c7f8c8ea183fee0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48630780d799379c7f8c8ea183fee0c">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ed71a8142ca8b5a79b501f0a1ffb09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed71a8142ca8b5a79b501f0a1ffb09d">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ca911602ee3cb44dd358cb3b01371a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ca911602ee3cb44dd358cb3b01371a">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7654ae4997bc4034eee2950198f7485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7654ae4997bc4034eee2950198f7485">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c8ad42a9faba6f13f78f565c337ef89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c8ad42a9faba6f13f78f565c337ef89">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a22b494b41a7f1d5c6abc9efc2f4ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a22b494b41a7f1d5c6abc9efc2f4ee2">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acec3c2cc3232591dd444f1d4c4e3c20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec3c2cc3232591dd444f1d4c4e3c20c">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cfcdbd80466fd6953920e1713b2defa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfcdbd80466fd6953920e1713b2defa">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fc2036e249741c43f8926e3660811e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc2036e249741c43f8926e3660811e6">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4239f2dc5e9accb7dc7b24bdc5c98afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4239f2dc5e9accb7dc7b24bdc5c98afa">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a892f56d5a760bdda3efa6b2cf0fe617d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a892f56d5a760bdda3efa6b2cf0fe617d">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd59005ba51c675baab2e3dad89a4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd59005ba51c675baab2e3dad89a4a3">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b73a806fca1bc2fe35af542770e0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b73a806fca1bc2fe35af542770e0af">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a902e0ec5f03dbae7d89d90b2a709c25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902e0ec5f03dbae7d89d90b2a709c25f">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a679ab7d1f201979bef643048861032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a679ab7d1f201979bef643048861032">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f73f30caca0f5307c3867617f89527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f73f30caca0f5307c3867617f89527">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a823ebd7afbc1674e0a64b396bacdca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823ebd7afbc1674e0a64b396bacdca5d">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2b14e14afbd40ee83b8961191b41d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b14e14afbd40ee83b8961191b41d55">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1613d5c5d6b1bd6e5ed21a6f4d552c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1613d5c5d6b1bd6e5ed21a6f4d552c4">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace41387af59098a79d938e4f981277ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace41387af59098a79d938e4f981277ee">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa21fb4759458495818c74726828f7949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21fb4759458495818c74726828f7949">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9747d91ba71d268b2708e5ac0a4ceae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9747d91ba71d268b2708e5ac0a4ceae0">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b683d76a087eab7d9af0c1cc7f8b0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b683d76a087eab7d9af0c1cc7f8b0ce">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94d285086c24a19c97a5ea043597bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94d285086c24a19c97a5ea043597bab">&#9670;&nbsp;</a></span>PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f97c72c3f9640a218f98ee6fa17ca24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f97c72c3f9640a218f98ee6fa17ca24">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG&#160;&#160;&#160;0x00000110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ad32511e08a7d13a7ba2e79fccc67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ad32511e08a7d13a7ba2e79fccc67d">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac5f8ea7b41d28e8697bf0cfd681107b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5f8ea7b41d28e8697bf0cfd681107b">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7d507b9eefc31cbbdf0f1fc81ffb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7d507b9eefc31cbbdf0f1fc81ffb40">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33ff24ed31f0abc7c431329ab38e5a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ff24ed31f0abc7c431329ab38e5a4d">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28576cb453865bf75202556aa2877e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28576cb453865bf75202556aa2877e40">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff39db46628a6510b0d5844b1497afaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff39db46628a6510b0d5844b1497afaa">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade11ffe26361a08977e2891e8622293f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade11ffe26361a08977e2891e8622293f">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dd475c330d473118e978e50f4db5130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd475c330d473118e978e50f4db5130">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a715924f857d93d1181c9e0ea55f8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a715924f857d93d1181c9e0ea55f8b2">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8059e9922b427cbe240b04f6988d0447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8059e9922b427cbe240b04f6988d0447">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c7c2d9dc151e1cc99e27d47e98efcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7c2d9dc151e1cc99e27d47e98efcdb">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56795c9731f00b67992fd56471dd2092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56795c9731f00b67992fd56471dd2092">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11d8c26e516c1201f1ef83fc7a0dddd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d8c26e516c1201f1ef83fc7a0dddd9">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26aecff187c2db66cc05e9c4bad8ae1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26aecff187c2db66cc05e9c4bad8ae1c">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699159380ac6a64b03954eccae9a1f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699159380ac6a64b03954eccae9a1f64">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae883e761581a363d7e148b41a8a07f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae883e761581a363d7e148b41a8a07f5">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715a72ca4cc3adf9ad4a041726c250c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715a72ca4cc3adf9ad4a041726c250c6">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f723e09b3cf632e3d0ee0e433d5951b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f723e09b3cf632e3d0ee0e433d5951b">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8180d813048a61c657b82a3031e7b45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8180d813048a61c657b82a3031e7b45a">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11459f3de745638fd49f70832fbc0f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11459f3de745638fd49f70832fbc0f83">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a927715b91d63970c28e443b1f31d8543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927715b91d63970c28e443b1f31d8543">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4d878343837af445ed4da27213b625d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d878343837af445ed4da27213b625d">&#9670;&nbsp;</a></span>PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a198f4a358b7eb1cf591aa1c2a99c7d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198f4a358b7eb1cf591aa1c2a99c7d4d">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG&#160;&#160;&#160;0x00000114</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4aa6925d7ba9fe2756d67aadbb0f842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4aa6925d7ba9fe2756d67aadbb0f842">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad610b71019b9a6bb970ade4e999b6d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad610b71019b9a6bb970ade4e999b6d77">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa732e94b630a3eb23234a49e9cc29714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa732e94b630a3eb23234a49e9cc29714">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38d55d26d8104b9cba8305e30b7260ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d55d26d8104b9cba8305e30b7260ef">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb2a010bac1fad954ce30ef0668a8cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2a010bac1fad954ce30ef0668a8cd3">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b8ddbd5edd1c264e41ad94d97fd78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b8ddbd5edd1c264e41ad94d97fd78b">&#9670;&nbsp;</a></span>PLL_DDR_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66c03d64e39e3f3b324a061d73aaae80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c03d64e39e3f3b324a061d73aaae80">&#9670;&nbsp;</a></span>PLL_GPU_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_BIAS_REG&#160;&#160;&#160;0x00000330</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc1d98c40675c1986c7e6fc9f4557f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1d98c40675c1986c7e6fc9f4557f2b">&#9670;&nbsp;</a></span>PLL_GPU_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbdd19d63b4010ec598944ef0c6840e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbdd19d63b4010ec598944ef0c6840e1">&#9670;&nbsp;</a></span>PLL_GPU_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13ddc741f1c51e5692dc5e39c7c162f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ddc741f1c51e5692dc5e39c7c162f0">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabc9b4d7a2812c1bc9438462d87eb70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc9b4d7a2812c1bc9438462d87eb70c">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa647a4c14d462b045f803e50f653dd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa647a4c14d462b045f803e50f653dd3e">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab6ab9ea36ec352fae464fc4fe5ad2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6ab9ea36ec352fae464fc4fe5ad2a1">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20b5e294def13ddb106807ed3b6c6822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b5e294def13ddb106807ed3b6c6822">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a281e55463dddb6ddeb146d095ec05625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a281e55463dddb6ddeb146d095ec05625">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fa60c89037a5a339a3f9fbf548b335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa60c89037a5a339a3f9fbf548b335e">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc60c06cd46f9ae5ceaf10575106855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc60c06cd46f9ae5ceaf10575106855">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a808df15059718e5f0559550f65db16a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808df15059718e5f0559550f65db16a7">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb501c48e0eebccbf9a0cf6c8a0eb5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb501c48e0eebccbf9a0cf6c8a0eb5a0">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac845f837d4c7f78f20041c396e504a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac845f837d4c7f78f20041c396e504a04">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad716f29d18196dd98ca734f848d0fa0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad716f29d18196dd98ca734f848d0fa0a">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a927893b63ed6f1547c8f0ecff60d6a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927893b63ed6f1547c8f0ecff60d6a85">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dd774f3d5e0c6be22be2af3918894a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd774f3d5e0c6be22be2af3918894a7">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04680864c61524bd0183f633a80514d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04680864c61524bd0183f633a80514d8">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a7f1d923b21e0fed117f67076121d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7f1d923b21e0fed117f67076121d91">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8bfe72f6d6af6e3bd328ca19440e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8bfe72f6d6af6e3bd328ca19440e67">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b2bd091f7b61f6795e906bc1b02d1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2bd091f7b61f6795e906bc1b02d1a4">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae21e5c2f913945d0d4f4eba61cc1a347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21e5c2f913945d0d4f4eba61cc1a347">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6347bb8c988f2eb4837e155f04c82d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6347bb8c988f2eb4837e155f04c82d77">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef45edc6fba3d6704fc93de973dd4797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef45edc6fba3d6704fc93de973dd4797">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f83f55270b46f9de3c358127fe865d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f83f55270b46f9de3c358127fe865d7">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ad3cf55fe7408a736b9db06d89e91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ad3cf55fe7408a736b9db06d89e91d">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36d175af0ee0354e4f184c18e6526010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d175af0ee0354e4f184c18e6526010">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9d7163238efb7f7eca9f4619552fb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d7163238efb7f7eca9f4619552fb05">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb5028ab81fe5d9c6091a27eea95c4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5028ab81fe5d9c6091a27eea95c4e3">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c2960689afa1d4179aa60670b98eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c2960689afa1d4179aa60670b98eac">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a063ced5f9ecd5a171668a34280e337da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063ced5f9ecd5a171668a34280e337da">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0012cb7300b5bb6ff1b2e88bb1b6bec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0012cb7300b5bb6ff1b2e88bb1b6bec5">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af59162064c26b54fb2819043a654c8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59162064c26b54fb2819043a654c8dc">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09d89c3213d8eb67437a139822d8a309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d89c3213d8eb67437a139822d8a309">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0518771003024cf6e5866567df117b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0518771003024cf6e5866567df117b5d">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a6f22603d2118b645ba0057255c8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6f22603d2118b645ba0057255c8df">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa439dcfe43a9b45a3620f6e3a4b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa439dcfe43a9b45a3620f6e3a4b063">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29b73351a8bd3a5bbb14eab4be12dd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b73351a8bd3a5bbb14eab4be12dd45">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f0da309349f5614ab0a4634390d5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f0da309349f5614ab0a4634390d5b4">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a7e42e294cfb2266c3840b1f623bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a7e42e294cfb2266c3840b1f623bb4">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b93b6a4b0a1771868b6709999aa3a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b93b6a4b0a1771868b6709999aa3a39">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0298df62d4696235a387b3cdc40d4e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0298df62d4696235a387b3cdc40d4e8b">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa93119bde5c0064ce6686f805ea660e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93119bde5c0064ce6686f805ea660e0">&#9670;&nbsp;</a></span>PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0a3b3d335595343320e83e14ae4b796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a3b3d335595343320e83e14ae4b796">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG&#160;&#160;&#160;0x00000130</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ebe3489bd3af981ea47a1acb93843b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ebe3489bd3af981ea47a1acb93843b">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae940b134ea654b263f86731d0f74de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae940b134ea654b263f86731d0f74de">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20dd6630942ea5b3a6a8446bbbb116f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dd6630942ea5b3a6a8446bbbb116f2">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef0c547f0c5d8605cba3ff1d7610544e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0c547f0c5d8605cba3ff1d7610544e">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9f2e2b03f37fda86c5a4dd14c1ef967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f2e2b03f37fda86c5a4dd14c1ef967">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a447fb5bfeba3fb2e4c28a7d5fade8e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447fb5bfeba3fb2e4c28a7d5fade8e01">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b90530a2527d6a2da35e1440ee7e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b90530a2527d6a2da35e1440ee7e5f">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac270e2538b0514ec5a6e2611446d8720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac270e2538b0514ec5a6e2611446d8720">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1967651c3bf3897961f6debae86c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1967651c3bf3897961f6debae86c68">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b1412c88b364235d7b6480a566f655d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1412c88b364235d7b6480a566f655d">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afddcb1daabee2b8b8cf8a6295eff6cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afddcb1daabee2b8b8cf8a6295eff6cd2">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab26eabb0d47eca9cda772f41083105d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26eabb0d47eca9cda772f41083105d0">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6972a9524346f444021ff9f8622cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6972a9524346f444021ff9f8622cb8">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff2dbd1b73abe782b28ed449c7b7cea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2dbd1b73abe782b28ed449c7b7cea1">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a744a9ed4de1e49142ea0628f86aec29b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744a9ed4de1e49142ea0628f86aec29b">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab381fc5c5d321b08fe3a9e1ec57b3091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab381fc5c5d321b08fe3a9e1ec57b3091">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09ebc7f06ec2d711490b0390b7ebf25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ebc7f06ec2d711490b0390b7ebf25b">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb594f5df78dece88ea896d3ba23618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb594f5df78dece88ea896d3ba23618">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8f6f0433dd809a96695eabccc660a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8f6f0433dd809a96695eabccc660a7">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1dbe06e7c01db9300f04985a056af92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1dbe06e7c01db9300f04985a056af92">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26579e05c1e0ffca013cd63f069d3cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26579e05c1e0ffca013cd63f069d3cdc">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acadc038e8e0c99619a7563f76899b94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadc038e8e0c99619a7563f76899b94c">&#9670;&nbsp;</a></span>PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae07889f323410eaf8050888c645527b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07889f323410eaf8050888c645527b8">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG&#160;&#160;&#160;0x00000134</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0de427acaa9b399919049b0a505bcb8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de427acaa9b399919049b0a505bcb8d">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4722704b0f762829b7244992f9c642e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4722704b0f762829b7244992f9c642e5">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900447de85bb17b7c9495f460f705318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900447de85bb17b7c9495f460f705318">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211c9ca9330193b1410bff7dc8e95dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211c9ca9330193b1410bff7dc8e95dc6">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c4b3f62a5749aac02aecfb5cdc656c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4b3f62a5749aac02aecfb5cdc656c8">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6adf1ed7eb0bbdf49a9691782a10f2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6adf1ed7eb0bbdf49a9691782a10f2ed">&#9670;&nbsp;</a></span>PLL_GPU_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd28e377557849c82b16630704faadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd28e377557849c82b16630704faadb">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG&#160;&#160;&#160;0x00000f04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e3ec17f64436fb19a897af29708e3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3ec17f64436fb19a897af29708e3e0">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a425b5320f361f69a97e8574f0b497876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425b5320f361f69a97e8574f0b497876">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4595119491159ee753c3bc7d32bd7a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4595119491159ee753c3bc7d32bd7a87">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ecddb9614b63c4b1f540c02b658a186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecddb9614b63c4b1f540c02b658a186">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6583a1027164e01fecec05a84133013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6583a1027164e01fecec05a84133013">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_AUDIOPLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_AUDIOPLL4X&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04c863438812fb0e988d22213bf6f5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c863438812fb0e988d22213bf6f5f3">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CLEAR_MASK&#160;&#160;&#160;0x00700000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc22f447464ca7b2c5b5b8a23f3fb663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc22f447464ca7b2c5b5b8a23f3fb663">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CPUPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CPUPLL&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d0405eed6270a60c3a7e040e7c0c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d0405eed6270a60c3a7e040e7c0c96">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CSIPLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CSIPLL4X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e1b5a4530e99b0e0dd18f1b63cc215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e1b5a4530e99b0e0dd18f1b63cc215">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_DDRPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_DDRPLL&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f117fc452083367cae8b4ec44f1b07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f117fc452083367cae8b4ec44f1b07d">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_NPUPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_NPUPLL&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa13192c79d43efbe5af3a06abe726450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13192c79d43efbe5af3a06abe726450">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13494488f8cda6041e30431d83437e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13494488f8cda6041e30431d83437e02">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_PERIPLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_PERIPLL2X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa123ffa83049be4ad7812da034366fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa123ffa83049be4ad7812da034366fe">&#9670;&nbsp;</a></span>PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa603a0b6cbbfe30a4851ef33964c2a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa603a0b6cbbfe30a4851ef33964c2a65">&#9670;&nbsp;</a></span>PLL_NPU_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_BIAS_REG&#160;&#160;&#160;0x00000380</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e25ee277a6b3a9b954b2c7afa51f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e25ee277a6b3a9b954b2c7afa51f3a">&#9670;&nbsp;</a></span>PLL_NPU_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5956383b171bb36d175d4125a9477a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5956383b171bb36d175d4125a9477a79">&#9670;&nbsp;</a></span>PLL_NPU_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f29e9b09d4c625d7d8ac94bc9b2be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f29e9b09d4c625d7d8ac94bc9b2be2">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85577047d32bb86a792821de6da61588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85577047d32bb86a792821de6da61588">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139fbc9d7cdf0218b655ad182c4fcb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139fbc9d7cdf0218b655ad182c4fcb91">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a494cd4f80ba295145c030ae9ec46873f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494cd4f80ba295145c030ae9ec46873f">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e8dcfa2ecba3043aeb9df786088782f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8dcfa2ecba3043aeb9df786088782f">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a298da2aa53021cbe656f00c40499da42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298da2aa53021cbe656f00c40499da42">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8023c8ed09119a7dc0e1b299622302b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8023c8ed09119a7dc0e1b299622302b3">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6820684d368b2d6bde392e0e604443b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6820684d368b2d6bde392e0e604443b9">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac815cf3aa47879937323bff1df4a4b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac815cf3aa47879937323bff1df4a4b84">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a106c40c65d44534e794c5144da3b17f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106c40c65d44534e794c5144da3b17f8">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1150b5e4176691c12a2bdb85669fafee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1150b5e4176691c12a2bdb85669fafee">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b9f146c53152a208b6cb919d3a5206a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9f146c53152a208b6cb919d3a5206a">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949f8e7ca2a1f5b807111ac70cb8d8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949f8e7ca2a1f5b807111ac70cb8d8af">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0bb98229b281b5c0056d5dcfd76843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0bb98229b281b5c0056d5dcfd76843">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0758d4af73719c69c2c589e829aefa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0758d4af73719c69c2c589e829aefa92">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19f3d7a9f1755fb95faf7a88244462e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f3d7a9f1755fb95faf7a88244462e6">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4622a34023726f155e504012e3f50daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4622a34023726f155e504012e3f50daa">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99ff26fd4715c778fad7fd823a2b7750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ff26fd4715c778fad7fd823a2b7750">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9103813c792c2a0ef3b0a11be359af8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9103813c792c2a0ef3b0a11be359af8d">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9aab1c56f6cc33368e7dba0a4b0985e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9aab1c56f6cc33368e7dba0a4b0985e">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac26421904a31d5e616744b3ef6a2bebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26421904a31d5e616744b3ef6a2bebe">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bb4f4a383c42d55567b417aa49ecc30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb4f4a383c42d55567b417aa49ecc30">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af91e542c060d9bb611ec3b46f736b0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91e542c060d9bb611ec3b46f736b0a9">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2f04a4dff26030b3e6e9923f9317019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f04a4dff26030b3e6e9923f9317019">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4961e3ad4d9c8aa981451697c17b6d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4961e3ad4d9c8aa981451697c17b6d04">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeabd98b56ba39cba965abb645a2614c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeabd98b56ba39cba965abb645a2614c7">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506703caf386e926fb7ce67033ddae0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506703caf386e926fb7ce67033ddae0f">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab05fbe94415c62f695f271e0711cbb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05fbe94415c62f695f271e0711cbb14">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a465b048fdf7d77abb6b30c860955276f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a465b048fdf7d77abb6b30c860955276f">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae455cb094ddc5e19d168dc8a59e21bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae455cb094ddc5e19d168dc8a59e21bc9">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54aa21938de37756c85cdf00050e4597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54aa21938de37756c85cdf00050e4597">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7be9ad2682c8e431dc75d01303273cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7be9ad2682c8e431dc75d01303273cd">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e82afa1b000f0fe6647df699bf46f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e82afa1b000f0fe6647df699bf46f90">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa419c597622c0ae7d612b101d226cdb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa419c597622c0ae7d612b101d226cdb8">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae08e47b0f2f0bad1884c0c24bfdaf659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08e47b0f2f0bad1884c0c24bfdaf659">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af77150c35e01e5595c1b2853feb2d27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77150c35e01e5595c1b2853feb2d27a">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d29c06e0ab9744a0d19108574256ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d29c06e0ab9744a0d19108574256ea8">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4942d94115449d3b166ce29aaed0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4942d94115449d3b166ce29aaed0e">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b8614f8f0401494f3ea033a46c51177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8614f8f0401494f3ea033a46c51177">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5472133af6efa36e51dc109beb53c357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5472133af6efa36e51dc109beb53c357">&#9670;&nbsp;</a></span>PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1ece4fce14bbafa45c6b05f170b70b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ece4fce14bbafa45c6b05f170b70b8">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG&#160;&#160;&#160;0x00000180</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac167536930cd06ed5cf87da1d66f2f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac167536930cd06ed5cf87da1d66f2f29">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fcf63687fc0db3883564f6eb0016748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcf63687fc0db3883564f6eb0016748">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af45443c1e272043e61409a2ccad8dfbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45443c1e272043e61409a2ccad8dfbd">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8df03b5c0d8ca4f9ff6dfd22422fb979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df03b5c0d8ca4f9ff6dfd22422fb979">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a827bfbe1c4947587664b78cde168d329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827bfbe1c4947587664b78cde168d329">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d89fd43feec22b46a377c51d3e691a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89fd43feec22b46a377c51d3e691a0">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6277fa30dc150f9d490069857548a779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6277fa30dc150f9d490069857548a779">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c362064b5edd91dbc748086c100087e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c362064b5edd91dbc748086c100087e">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a848598bbb198ef629bc35f094535acf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848598bbb198ef629bc35f094535acf8">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98132c2707f6a5461ce4961b535908de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98132c2707f6a5461ce4961b535908de">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d69a8dd9e333f8b21ee67e18e036cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d69a8dd9e333f8b21ee67e18e036cd">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08319497f1dc8ed47e7d8e89f0038971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08319497f1dc8ed47e7d8e89f0038971">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9333d50ee84beee087199200a6d4edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9333d50ee84beee087199200a6d4edbf">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4dcc44035be8ae1da751aec06ebd8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dcc44035be8ae1da751aec06ebd8b5">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab216b18dab337efb614d67587ea4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab216b18dab337efb614d67587ea4dc">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e0c0a8600cb660ce648abfcd312459d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0c0a8600cb660ce648abfcd312459d">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698a241b6504a4d15c98f1a770fd8a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698a241b6504a4d15c98f1a770fd8a64">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac15c4146e3dcf648a9b61f139550c2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15c4146e3dcf648a9b61f139550c2fe">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49314e1aa3295941bfdd3deb544c72a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49314e1aa3295941bfdd3deb544c72a6">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a708ab57de25dfa2e7b1e72f15e0d7a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708ab57de25dfa2e7b1e72f15e0d7a2b">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac80b3725e101e48aa4bd7a7892683c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac80b3725e101e48aa4bd7a7892683c">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134cfacec1d7368505a55f90b8f18418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134cfacec1d7368505a55f90b8f18418">&#9670;&nbsp;</a></span>PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4c1b820a7f857a300285589de78e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4c1b820a7f857a300285589de78e6c">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG&#160;&#160;&#160;0x00000184</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9919aa9ff75cd1cb04eb92beb1e8eff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9919aa9ff75cd1cb04eb92beb1e8eff2">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bce461dfee099d02472018331f645a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bce461dfee099d02472018331f645a6">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d2b67eaf863baa67ab544136f1f01e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2b67eaf863baa67ab544136f1f01e2">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b9606c0dfb57e3baf70a50460e765a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b9606c0dfb57e3baf70a50460e765a">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69800e62c86672a5d2663706cbcdef64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69800e62c86672a5d2663706cbcdef64">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afad73e12ec9c610b2d97c4db12edc5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad73e12ec9c610b2d97c4db12edc5ea">&#9670;&nbsp;</a></span>PLL_NPU_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_NPU_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00527bba2c6c677c435ef3d3965787d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00527bba2c6c677c435ef3d3965787d">&#9670;&nbsp;</a></span>PLL_PERI0_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_BIAS_REG&#160;&#160;&#160;0x00000320</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab26f796779ad12ca2315843e1a1089ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26f796779ad12ca2315843e1a1089ac">&#9670;&nbsp;</a></span>PLL_PERI0_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48528720a44913ff30061657e4a29a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48528720a44913ff30061657e4a29a2c">&#9670;&nbsp;</a></span>PLL_PERI0_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d963282a0065e62d15b42f76d386bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d963282a0065e62d15b42f76d386bb">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad6f20c127ceff8b03af2f5eb49205c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad6f20c127ceff8b03af2f5eb49205c">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01a096156fe56be9acf5880cd099226b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a096156fe56be9acf5880cd099226b">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8360273284a76c2f87cccc3166cb4327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8360273284a76c2f87cccc3166cb4327">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3430a71e57892c28d4ed7676e498872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3430a71e57892c28d4ed7676e498872">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefbf3d7215e3181659b070140d2f8e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbf3d7215e3181659b070140d2f8e05">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac52f042a044a94231475e76aacb0878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac52f042a044a94231475e76aacb0878">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96e9ff1f75405f05d1d1650a20c8675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e9ff1f75405f05d1d1650a20c8675f">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742d60d68fe170852e44269b19ed5394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742d60d68fe170852e44269b19ed5394">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50843ed33053c7b20558fe0c6a401e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50843ed33053c7b20558fe0c6a401e83">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c9b2e45f00c87bd622b14c404e5aa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9b2e45f00c87bd622b14c404e5aa1b">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55e82e575b9a34315fe65b3db1ca87ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e82e575b9a34315fe65b3db1ca87ec">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669c0cd5abb3a7d8f430a477a47ad902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669c0cd5abb3a7d8f430a477a47ad902">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8262781df05548c78f26253cf049314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8262781df05548c78f26253cf049314">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c03899597f3f8ce3b72bf00505a2217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c03899597f3f8ce3b72bf00505a2217">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5527a8142a364b16347626fcba2ef4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5527a8142a364b16347626fcba2ef4fa">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40dd3eb181b528579e17a395bf96c6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40dd3eb181b528579e17a395bf96c6df">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac90c02483791cee82f9067712910130e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90c02483791cee82f9067712910130e">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fa0892c77efeb0affe944be8be5991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fa0892c77efeb0affe944be8be5991">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a98355456066b5a30063e3965ccde46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a98355456066b5a30063e3965ccde46">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f8d23f311f27860054821e69264a97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8d23f311f27860054821e69264a97c">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5c5eb881b0b5efc2d16431d4fe2b7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c5eb881b0b5efc2d16431d4fe2b7dc">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa5aa8050b9cb4ddb6ad0527ebd99860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa5aa8050b9cb4ddb6ad0527ebd99860">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbd888621ac377e94874a3d24cc88f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd888621ac377e94874a3d24cc88f75">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a924a65b61f9d653c6ec3b32b3c507c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a924a65b61f9d653c6ec3b32b3c507c">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc0f7da722e9da464ee9ccba1977eb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0f7da722e9da464ee9ccba1977eb1d">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2ff4ff5556351701cbfef6a11f731c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2ff4ff5556351701cbfef6a11f731c">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056ae4a43aec10cf9a6af1697a4c29d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056ae4a43aec10cf9a6af1697a4c29d2">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce12974bb7dd3c7a71a0e8bb03f44c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce12974bb7dd3c7a71a0e8bb03f44c3">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57d87b1ab6ceb1275fd4381c0b603fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57d87b1ab6ceb1275fd4381c0b603fb">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P0_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P0_CLEAR_MASK&#160;&#160;&#160;0x00070000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b8551f2672917da1edc19a0b075348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b8551f2672917da1edc19a0b075348">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P0_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c92a15e3a5d6020b11e28eced5f928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c92a15e3a5d6020b11e28eced5f928">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P1_CLEAR_MASK&#160;&#160;&#160;0x00700000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa225cde3edf97193b52630dc7c250004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa225cde3edf97193b52630dc7c250004">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P1_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c0d8740bc5555902d02cd2eec314193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0d8740bc5555902d02cd2eec314193">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P2_CLEAR_MASK&#160;&#160;&#160;0x0000001c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600e7ab73b9d6bbe82bba2cb2056cfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600e7ab73b9d6bbe82bba2cb2056cfd7">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_P2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_P2_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa28123fbba60a4d50ab13e5f795f8710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28123fbba60a4d50ab13e5f795f8710">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80081892e8860f8f7312cd465c892118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80081892e8860f8f7312cd465c892118">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8c8be4e5268f6376fd6359e32a6edca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c8be4e5268f6376fd6359e32a6edca">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61211b0086b768472c3917a7e41a00f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61211b0086b768472c3917a7e41a00f3">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86f4ca234e55bada45aac3327dee6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86f4ca234e55bada45aac3327dee6c3">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9afa5e01a4d6396e42f3874a21e5e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9afa5e01a4d6396e42f3874a21e5e0e">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1d33261bb7df75689c734235f1af212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d33261bb7df75689c734235f1af212">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9b740fdfda845a56bca5b773b1e0380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b740fdfda845a56bca5b773b1e0380">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fbda74c36a58a39474484e9b266d793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbda74c36a58a39474484e9b266d793">&#9670;&nbsp;</a></span>PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee5e8630b240dee2f9de371aebbad18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5e8630b240dee2f9de371aebbad18f">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG&#160;&#160;&#160;0x00000120</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7b29a0c0d81eab71d8e729ee6aef86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7b29a0c0d81eab71d8e729ee6aef86">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54bfb511bc791d6288125eddfdc5475a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bfb511bc791d6288125eddfdc5475a">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6fef15667f16470695e6b9ca1a9f8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fef15667f16470695e6b9ca1a9f8a3">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d643dbaac3f34580f33c6515445e9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d643dbaac3f34580f33c6515445e9a6">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a312e4803b4073c22fffcc74916169fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312e4803b4073c22fffcc74916169fb8">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32c7fde3960eb82e5da7adb723696b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c7fde3960eb82e5da7adb723696b95">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608e481b3739b85fd8d351d16fcc1fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608e481b3739b85fd8d351d16fcc1fd1">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd5223c649a12aca62978f481629649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd5223c649a12aca62978f481629649">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a007aeec0c3bdbef20967490d9904c754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007aeec0c3bdbef20967490d9904c754">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d00f932b55b67ed6ad7beed59e6fb38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d00f932b55b67ed6ad7beed59e6fb38">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a004585fd0a5a2d5400b67306c9fdf4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004585fd0a5a2d5400b67306c9fdf4c0">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f31fcda8ab2431d16c150c27be72d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f31fcda8ab2431d16c150c27be72d9c">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd0b4ffa5c506321c5516e4b8cca1ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0b4ffa5c506321c5516e4b8cca1ad9">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fe0135aa729f8d2d24a178c13045ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe0135aa729f8d2d24a178c13045ab2">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0930faff2640621b96921d44c11875d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0930faff2640621b96921d44c11875d6">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c38dbb4df19e31d2f0ee787f4f8e728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c38dbb4df19e31d2f0ee787f4f8e728">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad16150bf6de6c5235cf5c99c4ab51a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16150bf6de6c5235cf5c99c4ab51a9a">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41167d4aca3b85e568bf6a65d4b7b526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41167d4aca3b85e568bf6a65d4b7b526">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10c7c3aa95af8acebe9f98af7d22693c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c7c3aa95af8acebe9f98af7d22693c">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdc797280bf63ef117958c30283e3b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc797280bf63ef117958c30283e3b81">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a077ee7bb89897137498a4f67800db258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077ee7bb89897137498a4f67800db258">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c559365460a778b3b8ed8c69103aa31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c559365460a778b3b8ed8c69103aa31">&#9670;&nbsp;</a></span>PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d8ca747d4ea70b057645b2ab858ff7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8ca747d4ea70b057645b2ab858ff7e">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG&#160;&#160;&#160;0x00000124</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeb9a1b9550bab5fe607943cbecf5605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb9a1b9550bab5fe607943cbecf5605">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c72f4f78d6b1e3f918321e4128011f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c72f4f78d6b1e3f918321e4128011f7">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c1bf31dd96acffd0f0708246bdb701f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1bf31dd96acffd0f0708246bdb701f">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e9833383eafe9a29e91a2156114918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e9833383eafe9a29e91a2156114918">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f844eb2f92a8d8c4a67e933643b170a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f844eb2f92a8d8c4a67e933643b170a">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d6e402b01fb083678212d48769df8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6e402b01fb083678212d48769df8cf">&#9670;&nbsp;</a></span>PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a167b7fd6ca761818da7187e8b0e3c713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167b7fd6ca761818da7187e8b0e3c713">&#9670;&nbsp;</a></span>PLL_PERI1_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_BIAS_REG&#160;&#160;&#160;0x00000328</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e0e551efbc2437927dd5325cd7fc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e0e551efbc2437927dd5325cd7fc6d">&#9670;&nbsp;</a></span>PLL_PERI1_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac271e96b7ba34f9c232929d2cf7121d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac271e96b7ba34f9c232929d2cf7121d5">&#9670;&nbsp;</a></span>PLL_PERI1_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4020436edd18d79707dd45989279b060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4020436edd18d79707dd45989279b060">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a062740d57c8138070e13500eee87a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062740d57c8138070e13500eee87a7f9">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a789470524b1971efafbb04ac02654d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a789470524b1971efafbb04ac02654d0e">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95886a14de78ddf409b0053519d61d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95886a14de78ddf409b0053519d61d20">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd0b541dcdf1138b4845981ca207be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd0b541dcdf1138b4845981ca207be9">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dfd55f710b67bcffbbd6560de93076f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfd55f710b67bcffbbd6560de93076f">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef6003cc49d5793e548f89fc1d40a05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6003cc49d5793e548f89fc1d40a05b">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3455064880fd950227ed1c04474b01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3455064880fd950227ed1c04474b01f">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39eeaa3197abefc7d705eec92f123d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39eeaa3197abefc7d705eec92f123d0e">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f0631abb4cce476d6d61aac114c894f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0631abb4cce476d6d61aac114c894f">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b4e76e09a93174e71b0eeb2ae4edf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b4e76e09a93174e71b0eeb2ae4edf3">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061bcd98b3d5efd07556177410e7a86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061bcd98b3d5efd07556177410e7a86e">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab869f89aa55aefebdb55861694b6f4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab869f89aa55aefebdb55861694b6f4f9">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a741e5efad94a4473c85a299104f33d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741e5efad94a4473c85a299104f33d25">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f1d193cc19c1d20df22ece313a1aac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1d193cc19c1d20df22ece313a1aac2">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49879bbc8d42200881726f392c0ae0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49879bbc8d42200881726f392c0ae0c4">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ecd7be01628c690e58ef2fd24843c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecd7be01628c690e58ef2fd24843c69">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2316b5bf2914142e1feeaed205227ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2316b5bf2914142e1feeaed205227ecc">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8cd4eda349e6ca5993c0415d1e5629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8cd4eda349e6ca5993c0415d1e5629">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a918f3fc35a017776a3a33df50c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a918f3fc35a017776a3a33df50c62d">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd74195f8f69e70364142f36ddc134e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd74195f8f69e70364142f36ddc134e9">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb1ea4173168ee7b091beac5031b69ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1ea4173168ee7b091beac5031b69ff">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32646b1c97c68789ba6152a0795eaf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32646b1c97c68789ba6152a0795eaf31">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad46820a2d0a11b315c0683b0cdf8a296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46820a2d0a11b315c0683b0cdf8a296">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb2f0e1d8115c291ad8433aad579b891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2f0e1d8115c291ad8433aad579b891">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a640bf795a6ef74975b1e847935717f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640bf795a6ef74975b1e847935717f27">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a546d50b05ee5986986e4fc2fd28cf99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546d50b05ee5986986e4fc2fd28cf99e">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b491cf95bbd7d5b5b7d92fbe1301184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b491cf95bbd7d5b5b7d92fbe1301184">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab19f917fc9473b872b96895965d05b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19f917fc9473b872b96895965d05b3f">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4400e4bc6a30501b300869a902100b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4400e4bc6a30501b300869a902100b9a">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P0_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P0_CLEAR_MASK&#160;&#160;&#160;0x00070000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe1ea6c6795036da314a9a8c7a05bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe1ea6c6795036da314a9a8c7a05bfd">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P0_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b5430f53e2cceb09a43dba169f7eddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5430f53e2cceb09a43dba169f7eddb">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P1_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P1_CLEAR_MASK&#160;&#160;&#160;0x00700000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae34a7596a5ec070a054e187be1f7113e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34a7596a5ec070a054e187be1f7113e">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P1_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3119508e46917e379051adb6a03430b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3119508e46917e379051adb6a03430b4">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P2_CLEAR_MASK&#160;&#160;&#160;0x0000001c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6d3c955d7c734ed27b14c2aa19c3228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d3c955d7c734ed27b14c2aa19c3228">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_P2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_P2_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b4f739f76e1717ab14a2d92f39c3445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4f739f76e1717ab14a2d92f39c3445">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a175e5d56631efeeb0bf05c4d4a3e76e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175e5d56631efeeb0bf05c4d4a3e76e3">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8452e501f48257644d08b590e8f134e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8452e501f48257644d08b590e8f134e5">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda3763bcdd0f77c5fa67590d21d9f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda3763bcdd0f77c5fa67590d21d9f0a">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dcabd33f65e85606968807be43735b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dcabd33f65e85606968807be43735b5">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80b899422124d81f9c821ea8f5de5f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b899422124d81f9c821ea8f5de5f0a">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae84c55fba9743623b49a70480fb3fca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84c55fba9743623b49a70480fb3fca3">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a428a2835306b4b42df24be4d017f954c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428a2835306b4b42df24be4d017f954c">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6293494ab1f07507726e7e45cbae92ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6293494ab1f07507726e7e45cbae92ff">&#9670;&nbsp;</a></span>PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd0bcefb7e0673342e0a562900443b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd0bcefb7e0673342e0a562900443b3">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG&#160;&#160;&#160;0x00000128</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6364e445053d4f7deaa76ed6773dc57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6364e445053d4f7deaa76ed6773dc57c">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf8b49ffc497c5c09ace2a29317dcc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8b49ffc497c5c09ace2a29317dcc71">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1755ffbcaeb444cc4e95f72416975fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1755ffbcaeb444cc4e95f72416975fee">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23caf20936335f2978c4c690f36f8557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23caf20936335f2978c4c690f36f8557">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a235664372f7a377663e82b21f7040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a235664372f7a377663e82b21f7040">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7a9ec90473c4a081ff3acb97a10f300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a9ec90473c4a081ff3acb97a10f300">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c9470de14b12aa1b45eb27dcdbe444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c9470de14b12aa1b45eb27dcdbe444">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d605a3bc755cd150945686340fe756b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d605a3bc755cd150945686340fe756b">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb64fa001782a91ba21057ed951308b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb64fa001782a91ba21057ed951308b1">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b739aedc3c5b307d4d811651ceb6ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b739aedc3c5b307d4d811651ceb6ff5">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6368668aabd1786cd44d0d4d25277a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6368668aabd1786cd44d0d4d25277a96">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3f811079311248bc281dabccf1877f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3f811079311248bc281dabccf1877f9">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb25f07eb50d3ea0586d0c6c67a1f8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb25f07eb50d3ea0586d0c6c67a1f8f7">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afafa04aedf76e877ea391cdb15fe1bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafa04aedf76e877ea391cdb15fe1bad">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab82da14dc922592233c6bde0ee4b5e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82da14dc922592233c6bde0ee4b5e6d">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82f0f40ded78ffa0578a7d9326e0a612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f0f40ded78ffa0578a7d9326e0a612">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a941622aa03e8c739bb192790664c7559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941622aa03e8c739bb192790664c7559">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648e6a2613651d8f01a028f9b04bd587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648e6a2613651d8f01a028f9b04bd587">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a411d78ee93baffd306780f759c2cd89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411d78ee93baffd306780f759c2cd89f">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac568144912eedb433c3c04125ecf6738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac568144912eedb433c3c04125ecf6738">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a18caf05239fc44910f41b912704f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a18caf05239fc44910f41b912704f38">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b3a35c28495ef3428f532bb521c7740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3a35c28495ef3428f532bb521c7740">&#9670;&nbsp;</a></span>PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96d5d172d5ea085df1b25c77e607833d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d5d172d5ea085df1b25c77e607833d">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG&#160;&#160;&#160;0x0000012c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a300b4418940aa7248dd00a3a3cb88499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300b4418940aa7248dd00a3a3cb88499">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adab82dfcb1e54693c8aa203b744ffbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab82dfcb1e54693c8aa203b744ffbf2">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab67ac0f2c6f37fbf6834c7a6e2b8b762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67ac0f2c6f37fbf6834c7a6e2b8b762">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c337d401c68c6d4a6671856ffa2e7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c337d401c68c6d4a6671856ffa2e7e7">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae21ed5fcc9dd54823111b07c0383f4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21ed5fcc9dd54823111b07c0383f4a8">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9acd24aceb5ffd5b8858f0f02cf991a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acd24aceb5ffd5b8858f0f02cf991a8">&#9670;&nbsp;</a></span>PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a946643e88d522e400b624339b8c2428a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946643e88d522e400b624339b8c2428a">&#9670;&nbsp;</a></span>PLL_VE_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_BIAS_REG&#160;&#160;&#160;0x00000358</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97b1f2db13df5eb13cafaf147e4359f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97b1f2db13df5eb13cafaf147e4359f">&#9670;&nbsp;</a></span>PLL_VE_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a173c9a37cb8899b7827650f2bd4d2980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173c9a37cb8899b7827650f2bd4d2980">&#9670;&nbsp;</a></span>PLL_VE_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45e232ac057ba8a63dadc92b8682ac46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e232ac057ba8a63dadc92b8682ac46">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG&#160;&#160;&#160;0x00000058</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fd3aa3f7c56ab7bca08049f723264fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd3aa3f7c56ab7bca08049f723264fe">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb91f5ab180a0eb97d78b8b0b866103a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb91f5ab180a0eb97d78b8b0b866103a">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4987085501c7c2b5062ca64a16799fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4987085501c7c2b5062ca64a16799fcf">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38986b09f7d6597e3ecba7a050245f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38986b09f7d6597e3ecba7a050245f37">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73d3f9610df06cba465e22f294f5beae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d3f9610df06cba465e22f294f5beae">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d35596186bc38c1420df48540defdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d35596186bc38c1420df48540defdd">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aece2b434867e81a5ccc4e1ffb6604953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2b434867e81a5ccc4e1ffb6604953">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7003bb856429c8e68120eb2700c0a03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7003bb856429c8e68120eb2700c0a03c">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff5746e60574bf15c84968a219936fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5746e60574bf15c84968a219936fcc">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332eeb4a26c577d4bf211099292eabe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332eeb4a26c577d4bf211099292eabe7">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26af11a115ea9e9506f4ca10d113bf09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26af11a115ea9e9506f4ca10d113bf09">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7dca098cfe7a98d527bda74b74b47c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7dca098cfe7a98d527bda74b74b47c9">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0106ddc516d4a6de30088cf2bd402ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0106ddc516d4a6de30088cf2bd402ea3">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e6bfe95a608673ffc531e4e257a4cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6bfe95a608673ffc531e4e257a4cc8">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe154a32d57467b85896192c5d32d65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe154a32d57467b85896192c5d32d65d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88e9a3a6a1d8e9fb48eab7bfe29bc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88e9a3a6a1d8e9fb48eab7bfe29bc0d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8574c251ee187a11210d6bdd4d2a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8574c251ee187a11210d6bdd4d2a52">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec090817c2731b2884037090c73ad60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec090817c2731b2884037090c73ad60">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a4e2ce17eb0f869cbf8dc5de20a696d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4e2ce17eb0f869cbf8dc5de20a696d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c7b2c7180a1e64398a4c02afddeb5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7b2c7180a1e64398a4c02afddeb5ec">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18c1cb848b2fcbe849dbadc04bc6f08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c1cb848b2fcbe849dbadc04bc6f08d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792817065daafcf3dca73e9fab5eb020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792817065daafcf3dca73e9fab5eb020">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7289dc8b75cb4d5d4bafbb485e2ff5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7289dc8b75cb4d5d4bafbb485e2ff5e3">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843468f2fa50a2e094beb9a552c1f9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843468f2fa50a2e094beb9a552c1f9ec">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6890a066eecacace9975729ecb27acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6890a066eecacace9975729ecb27acd2">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0daf9abfb2d99ce2e0c4256a3a7874bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0daf9abfb2d99ce2e0c4256a3a7874bc">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98026c1c912085f9e10e0d252e8dc776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98026c1c912085f9e10e0d252e8dc776">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb3f0642205ee2a865b04c81e58ae380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3f0642205ee2a865b04c81e58ae380">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1435375caddbf5af194f8cbf2cd33389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1435375caddbf5af194f8cbf2cd33389">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a981f1b8a45a79906db6f767e6438c397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981f1b8a45a79906db6f767e6438c397">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a153528c06e7d4c9d8e330d363bcbe7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153528c06e7d4c9d8e330d363bcbe7a1">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a130bf81041d461933e7a4c886b5c82de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130bf81041d461933e7a4c886b5c82de">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a647be045fa037236aadd0fd170edd812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647be045fa037236aadd0fd170edd812">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61589847dcf22e79c4e62780ed55122d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61589847dcf22e79c4e62780ed55122d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50944329f41bbcb0204c84c3a82e5a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50944329f41bbcb0204c84c3a82e5a4c">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6df696cb007f60104599bb4ff18cc7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df696cb007f60104599bb4ff18cc7d7">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0e99e5d4c0a3a750c67cda4189a5ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0e99e5d4c0a3a750c67cda4189a5ec4">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada4f30eb22f44718a9b1533439efb32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4f30eb22f44718a9b1533439efb32d">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac13741186c5801b4712e200ba4665dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13741186c5801b4712e200ba4665dec">&#9670;&nbsp;</a></span>PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3437415474eebf6399843c2c3931da83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3437415474eebf6399843c2c3931da83">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG&#160;&#160;&#160;0x00000158</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab10d81c52cc799489f7c6621237cdd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10d81c52cc799489f7c6621237cdd89">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af44882ef4092b39eb053b637860e8c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44882ef4092b39eb053b637860e8c3e">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69953ea894548c630f26789dd951a6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69953ea894548c630f26789dd951a6e6">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d9c168bfad9fabe4070faa732325c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d9c168bfad9fabe4070faa732325c7">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40bfd989cc6cc82e3428f39b4fdb1cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bfd989cc6cc82e3428f39b4fdb1cd6">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85286555858b4406c605b1bdffebbc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85286555858b4406c605b1bdffebbc94">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85ee2f81ee9cceea0329fba7840a3938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ee2f81ee9cceea0329fba7840a3938">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1bf1b5a066d1c049871d6fdde266a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1bf1b5a066d1c049871d6fdde266a9">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc3a87d2dce8f6ca421c186fbf2e77b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3a87d2dce8f6ca421c186fbf2e77b0">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc0f22bc525cd40b4ae7efb5866ab9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc0f22bc525cd40b4ae7efb5866ab9f">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a566aff2e978a5c2072ea3e672d36ea2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566aff2e978a5c2072ea3e672d36ea2c">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a209d0c7baeba5bbd619e379eab9ccd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209d0c7baeba5bbd619e379eab9ccd17">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31786482301d3e0b28a26fa29ca0a611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31786482301d3e0b28a26fa29ca0a611">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab515cdaa6b5f03bf7e59f787af1f93d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab515cdaa6b5f03bf7e59f787af1f93d9">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa49da40825ece6c444d61c149ba24b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49da40825ece6c444d61c149ba24b23">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af267a499f91fb37db810d7b592f925fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af267a499f91fb37db810d7b592f925fe">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac917f58d907f2374aa17b6d45736f69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac917f58d907f2374aa17b6d45736f69a">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bc549bd569a8d6c769a5a768fdadd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc549bd569a8d6c769a5a768fdadd84">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a219c642b6baf9aca08fee27d9a7df9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219c642b6baf9aca08fee27d9a7df9a5">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac62fb33db7361c5ca2a551615b8149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac62fb33db7361c5ca2a551615b8149">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4526fae331277b470362a851f1645f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4526fae331277b470362a851f1645f3">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33339070dd4d45a898dd6202c793d8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33339070dd4d45a898dd6202c793d8eb">&#9670;&nbsp;</a></span>PLL_VE_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016d7c73b48435058e0698e314c849ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016d7c73b48435058e0698e314c849ff">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG&#160;&#160;&#160;0x0000015c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5dcf738586b832c7d1a2c9725f61360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dcf738586b832c7d1a2c9725f61360">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab32e2b3aa04ee2c12e8523134ec5f743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32e2b3aa04ee2c12e8523134ec5f743">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09aaa58c7c06eebc872dbc4cc94d6ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aaa58c7c06eebc872dbc4cc94d6ec2">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa245029a90c58c175223c20c2cab63e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa245029a90c58c175223c20c2cab63e9">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a915547f19ec0c26612ff11c4ce2980f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915547f19ec0c26612ff11c4ce2980f5">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ad779263e65ce2031360cfe92292cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad779263e65ce2031360cfe92292cb4">&#9670;&nbsp;</a></span>PLL_VE_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VE_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a110e39d5449d0fa2e94028b3aad01725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110e39d5449d0fa2e94028b3aad01725">&#9670;&nbsp;</a></span>PLL_VIDEO0_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_BIAS_REG&#160;&#160;&#160;0x00000340</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c6acc80955213624894f8afbff6409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c6acc80955213624894f8afbff6409">&#9670;&nbsp;</a></span>PLL_VIDEO0_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65b14e63f038b2da2b41dd0263cd5d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b14e63f038b2da2b41dd0263cd5d49">&#9670;&nbsp;</a></span>PLL_VIDEO0_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f7bfea145f48a1af3f159cfdb49298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f7bfea145f48a1af3f159cfdb49298">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e61d962aa49f2bcb1b9d7c63358ef86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e61d962aa49f2bcb1b9d7c63358ef86">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a265a1304f8279080890974e93dff4d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265a1304f8279080890974e93dff4d2a">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06dbaf1f8c7d4d85da99fc2ff6ffa70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dbaf1f8c7d4d85da99fc2ff6ffa70f">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a295e372c5d0d5f5b1a37e5d6c3fdfb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295e372c5d0d5f5b1a37e5d6c3fdfb01">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25dd99b1c660b09807c1a7a8d2b9a0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25dd99b1c660b09807c1a7a8d2b9a0a0">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4483e1d899ddc14b012d7419192a045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4483e1d899ddc14b012d7419192a045">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a294949f98af4266093edcdf9213b80cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294949f98af4266093edcdf9213b80cc">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a106243506f98b92c5d233123aa17a7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106243506f98b92c5d233123aa17a7ec">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc3f340b9344fddac70e0c769d9b577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc3f340b9344fddac70e0c769d9b577">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0479dd3eb78dd8bb9f32307bd7c2b6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0479dd3eb78dd8bb9f32307bd7c2b6bd">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a820f519235890d1267f0d37599a5d909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820f519235890d1267f0d37599a5d909">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25bfe60a2ee321dee001c4434f0f275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bfe60a2ee321dee001c4434f0f275c">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b329249fcb669f2d17549e5c0aded2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b329249fcb669f2d17549e5c0aded2">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8438d3d20e3daffc18a39b17cf538a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8438d3d20e3daffc18a39b17cf538a">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29b8d53cfb75c5f4a9f2b9b66b29e3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b8d53cfb75c5f4a9f2b9b66b29e3d9">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1bc9f8dc5306250f6915949f8827b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bc9f8dc5306250f6915949f8827b35">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a128e6bedf03763d561b059d400f6dac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128e6bedf03763d561b059d400f6dac4">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd086cf76d869f7d6e98022fbd4ae4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd086cf76d869f7d6e98022fbd4ae4b2">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74bcc39d45d78c2c54f5a49016a78930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bcc39d45d78c2c54f5a49016a78930">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab75f4e44a173ae5683817afa99e226fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75f4e44a173ae5683817afa99e226fa">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe307c34c89edb29d762f8e1e61d0cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe307c34c89edb29d762f8e1e61d0cb8">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55925ccc84338599539dd043284a7d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55925ccc84338599539dd043284a7d83">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7098f80ee691d74f4af8211e5442c46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7098f80ee691d74f4af8211e5442c46e">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3187c0af1a7341251e54242bbe17d817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3187c0af1a7341251e54242bbe17d817">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa410bb1e08b708bcb4fc2aaf8e8a2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa410bb1e08b708bcb4fc2aaf8e8a2a7">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff8f91b230a24570406e814a2014e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff8f91b230a24570406e814a2014e8b">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e35102c1969b0411c54469cc430268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e35102c1969b0411c54469cc430268">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2409e6195eae2edcdbed4bb83b92f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2409e6195eae2edcdbed4bb83b92f3a">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e5f4b5271249ea439813a7785bfcdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5f4b5271249ea439813a7785bfcdba">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4aa29f5040e5ec8c17e67feaa96fa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4aa29f5040e5ec8c17e67feaa96fa4c">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07607d654251d77adabeeaf33d1f19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07607d654251d77adabeeaf33d1f19db">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01c9d6221e87ef38594479075f9df706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c9d6221e87ef38594479075f9df706">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ff3573cd95e8e3d07047fedbfae949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ff3573cd95e8e3d07047fedbfae949">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38935d7a7a9fe6b5397e5d512fff8b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38935d7a7a9fe6b5397e5d512fff8b13">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8443bfa31b1c93b631ee7c751d488ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8443bfa31b1c93b631ee7c751d488ee2">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f4464f6b3dc423959bbd43a44f5fca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4464f6b3dc423959bbd43a44f5fca4">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a725e58f30279fb8bc36f801b6b4d8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a725e58f30279fb8bc36f801b6b4d8c12">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a70a9404ea84629dcb12b5c70272d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a70a9404ea84629dcb12b5c70272d70">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c361e85b8bbeaa42988e268f2a170f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c361e85b8bbeaa42988e268f2a170f2">&#9670;&nbsp;</a></span>PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04dcfd392f2ea66331be5d7ab465bd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dcfd392f2ea66331be5d7ab465bd1b">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG&#160;&#160;&#160;0x00000140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73f545b5b396cf82bee48bb944c8afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73f545b5b396cf82bee48bb944c8afd">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b24b3b9bd5e49303dd10dc40efa5dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b24b3b9bd5e49303dd10dc40efa5dbc">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a467145362d36f46dc5b4a76f2742ce95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467145362d36f46dc5b4a76f2742ce95">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacceaccee84d9bc1f9bc06832875860a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacceaccee84d9bc1f9bc06832875860a">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2264217442516e31fce7cc57e3c516c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264217442516e31fce7cc57e3c516c1">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a390856d015ab224b17688d7213db47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a390856d015ab224b17688d7213db47">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7150f8570749e02de290e556990c62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7150f8570749e02de290e556990c62c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa62f79d9c67deb6e05c47dfcab3811e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62f79d9c67deb6e05c47dfcab3811e7">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0af6873dedb65df1392e5582d8ddbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0af6873dedb65df1392e5582d8ddbdc">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ff83f6284af07496f568988fe7f3086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff83f6284af07496f568988fe7f3086">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f34434c3c71cf90adf5d6cdcc7793b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f34434c3c71cf90adf5d6cdcc7793b">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c37cb661d05763ecdbc16c50f425e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c37cb661d05763ecdbc16c50f425e4e">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f3345801e3a887e1c43f6b5c077a2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3345801e3a887e1c43f6b5c077a2dd">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a847cd1fe864d77395776681617b3ab98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847cd1fe864d77395776681617b3ab98">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44d242a10bc1fd86a3dc843a8b95aa5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d242a10bc1fd86a3dc843a8b95aa5b">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ca7fcc28daeec3a58692480abb1b14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca7fcc28daeec3a58692480abb1b14c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abec82d7b1cb0674ff5f213eeba38e24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec82d7b1cb0674ff5f213eeba38e24c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa282a9f29b21d560171144dcb8167d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa282a9f29b21d560171144dcb8167d6c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af915084d2154e10c7458064cb3ce4146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af915084d2154e10c7458064cb3ce4146">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0f664540cc97579b21d74d48f675cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f664540cc97579b21d74d48f675cb7">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a23f7885d37c102c366be208388b02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a23f7885d37c102c366be208388b02c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e0eb6c4b1a69e05c00073915d90dc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0eb6c4b1a69e05c00073915d90dc58">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99dae7dd4be9c752614c8c5afd77d616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dae7dd4be9c752614c8c5afd77d616">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG&#160;&#160;&#160;0x00000144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48ac0e5e98f3f8ce837ead4057404fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ac0e5e98f3f8ce837ead4057404fbd">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdb5a74298af3442154225a7a6c500f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdb5a74298af3442154225a7a6c500f">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59d9c2216e2e1e3893962d2197471a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d9c2216e2e1e3893962d2197471a22">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a0501b8aecf472debb9833bd61fe53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0501b8aecf472debb9833bd61fe53e">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7ebce51ea1259efb39978c6358ea69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ebce51ea1259efb39978c6358ea69c">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74cab1dafe1af4b810f0a1c4c3966641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cab1dafe1af4b810f0a1c4c3966641">&#9670;&nbsp;</a></span>PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65a5c0e95a68ca723397b83bece6635b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a5c0e95a68ca723397b83bece6635b">&#9670;&nbsp;</a></span>PLL_VIDEO1_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_BIAS_REG&#160;&#160;&#160;0x00000348</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed53f0e5f9db7eb3cf09850a26e2016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed53f0e5f9db7eb3cf09850a26e2016">&#9670;&nbsp;</a></span>PLL_VIDEO1_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b1c1bb607626bef08c7c93b4179b9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1c1bb607626bef08c7c93b4179b9a5">&#9670;&nbsp;</a></span>PLL_VIDEO1_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c0e264b339cfa0a36e2ccd27feee00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c0e264b339cfa0a36e2ccd27feee00">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG&#160;&#160;&#160;0x00000048</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bcfa95a691e9dc194f9cfc4d9e2b467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcfa95a691e9dc194f9cfc4d9e2b467">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace89cf1f8d7bbd6f871e3ad1e8c01856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace89cf1f8d7bbd6f871e3ad1e8c01856">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84520be0a669243212f9169fd7dccbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84520be0a669243212f9169fd7dccbf7">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a842b616e14453e1db68c9885cb97d989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842b616e14453e1db68c9885cb97d989">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb2239e659ece039f9fe77cdac0eb9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2239e659ece039f9fe77cdac0eb9ab">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14edd3b6a4dc08f004d1efa3d4ccc017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14edd3b6a4dc08f004d1efa3d4ccc017">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39c1541319b9741a063e8380865613a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c1541319b9741a063e8380865613a4">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c9eec0d7d76a9ff83b803dc5aba2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c9eec0d7d76a9ff83b803dc5aba2e6">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea698a54002877124ad48b88fbce6179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea698a54002877124ad48b88fbce6179">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2312da4b468724ac7a99da875457af3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2312da4b468724ac7a99da875457af3d">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b3f411e19ed530958b8aebdb07e9b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3f411e19ed530958b8aebdb07e9b7f">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9a0f719ef86777804a5ed34151d6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9a0f719ef86777804a5ed34151d6f2">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c25a0f6db42a1d8de885337375273e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c25a0f6db42a1d8de885337375273e">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ef472ea2d74746f1d09a44579b08749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef472ea2d74746f1d09a44579b08749">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17fac28ad65b3268c8df5d0a3f51be73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fac28ad65b3268c8df5d0a3f51be73">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a127c15531b10836b5f30e3e6250de02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127c15531b10836b5f30e3e6250de02f">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34c2fadbeac26aac62f3172e289a2083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c2fadbeac26aac62f3172e289a2083">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01139cbda8f300935c709096a066e468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01139cbda8f300935c709096a066e468">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8567af039907ff3497b98a8a36fa064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8567af039907ff3497b98a8a36fa064">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb3ca8516f8303deab3cd3911e58f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb3ca8516f8303deab3cd3911e58f8b">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43efb4d1849ee08983e172d9ba1ac63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43efb4d1849ee08983e172d9ba1ac63b">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a451bce02bdb152772f20698155a094a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451bce02bdb152772f20698155a094a6">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af94ce40da229a3331ccaa1b9059d28a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94ce40da229a3331ccaa1b9059d28a9">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69b30de7659597fabffa736421cbe96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b30de7659597fabffa736421cbe96d">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae39a2ec60f429cb9d730d9eca2ff4a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39a2ec60f429cb9d730d9eca2ff4a1c">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a702c4a8719c60945114b2395a0e9b6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702c4a8719c60945114b2395a0e9b6f2">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5eac6f10ecfd13e56b61e9a6859faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5eac6f10ecfd13e56b61e9a6859faf">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06c465012127c2c101c0aa1cd6988d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c465012127c2c101c0aa1cd6988d55">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3205100489854744affdd8a4d5c3fe3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3205100489854744affdd8a4d5c3fe3c">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7434dfa700f74d9b24c96dea31c2cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7434dfa700f74d9b24c96dea31c2cef">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad411122a34b9043fbd04b98f829e8b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad411122a34b9043fbd04b98f829e8b6a">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fe1fde61afdfe88f5280786b5981bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fe1fde61afdfe88f5280786b5981bd">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f6c15793388e57a24eef4b06ab59abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6c15793388e57a24eef4b06ab59abd">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5660dd5107ba1d7075417ee7312fc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5660dd5107ba1d7075417ee7312fc48">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b67617b0e9b75249a03d042d47ed2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b67617b0e9b75249a03d042d47ed2f">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abde9ce36ca4fd6b74c977a0dbff1290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde9ce36ca4fd6b74c977a0dbff1290d">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae9549338e156f7e41bcbd69b5abf96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9549338e156f7e41bcbd69b5abf96d">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef389d95802c5ac33b714ae0eff34af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef389d95802c5ac33b714ae0eff34af">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ace98c0ec66dfed3426b8e3f077c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ace98c0ec66dfed3426b8e3f077c6c">&#9670;&nbsp;</a></span>PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ff532cde76cbd03a4fad6a868ccd28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ff532cde76cbd03a4fad6a868ccd28">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG&#160;&#160;&#160;0x00000148</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0865639ec29b4f00a4421a5c9da3004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0865639ec29b4f00a4421a5c9da3004">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1836dcddde5b1cceed21bbe5d3f3ea0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1836dcddde5b1cceed21bbe5d3f3ea0c">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa11feb63cbd423103e6e8bd2e7d63a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa11feb63cbd423103e6e8bd2e7d63a9">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8be4690c5e587184e1e5630f885e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8be4690c5e587184e1e5630f885e8ae">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f6c9495e7f9ae29868ee2e9f6c7578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f6c9495e7f9ae29868ee2e9f6c7578">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc18425339d1b313b7b08fee56df22fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc18425339d1b313b7b08fee56df22fd">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3a0d20a7132516e83440f9e22e00e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a0d20a7132516e83440f9e22e00e0f">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4fdb8b63d329c45429c533a5ce3d992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fdb8b63d329c45429c533a5ce3d992">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc972666e9eaf4f90a6d2a7d4b172588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc972666e9eaf4f90a6d2a7d4b172588">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb3f5f0414348fa3f7eed8ba6c8586f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb3f5f0414348fa3f7eed8ba6c8586f2">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a771e8fba2254859e648b6387e4fd92fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771e8fba2254859e648b6387e4fd92fe">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cba66d13451975a3f2e144c8bc1908f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cba66d13451975a3f2e144c8bc1908f">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e66bf36bd32c197d17f2d83097e0595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e66bf36bd32c197d17f2d83097e0595">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab070c87ac063b3ca9772e3b3eb2a5df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab070c87ac063b3ca9772e3b3eb2a5df1">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abceea828c2c9e18554939a9ad435f805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abceea828c2c9e18554939a9ad435f805">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbaea780243a9fb16124aebfc12a35c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbaea780243a9fb16124aebfc12a35c6">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e52ed7afdf648bec3890e8a3714f66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e52ed7afdf648bec3890e8a3714f66e">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f2b640810fe4bc427beab8bf9f7372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f2b640810fe4bc427beab8bf9f7372">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7d61cb9f424242e1a57f4277fa85328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d61cb9f424242e1a57f4277fa85328">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e15400042dde8e8b96746e6f343c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e15400042dde8e8b96746e6f343c5c">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae51763f4614547bca657f774b181aaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae51763f4614547bca657f774b181aaad">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bbc34eb26299a68ad5c0868c22b7215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbc34eb26299a68ad5c0868c22b7215">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae03550968be8c3f31efc7947a7be1c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03550968be8c3f31efc7947a7be1c01">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG&#160;&#160;&#160;0x0000014c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9fce30279122632bc93bd9bf3804816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fce30279122632bc93bd9bf3804816">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a980bdf5d582a6ce8d30c14276c00f800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980bdf5d582a6ce8d30c14276c00f800">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e42227588c3439178394ee8840dc219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e42227588c3439178394ee8840dc219">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81b945eeceb9d7a6527c5ff05121aef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b945eeceb9d7a6527c5ff05121aef8">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9a32c98de6351c5431efe25ae71a83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a32c98de6351c5431efe25ae71a83d">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c4d0eac5549a7e61a2626cb5731ed14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4d0eac5549a7e61a2626cb5731ed14">&#9670;&nbsp;</a></span>PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abca670bb248c69bad0297530947c96b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca670bb248c69bad0297530947c96b7">&#9670;&nbsp;</a></span>PLL_VIDEO2_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_BIAS_REG&#160;&#160;&#160;0x00000350</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a896aae3b53647f2040f511b2c062dac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896aae3b53647f2040f511b2c062dac7">&#9670;&nbsp;</a></span>PLL_VIDEO2_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc1146b0659872d2851ba10ff8f96532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1146b0659872d2851ba10ff8f96532">&#9670;&nbsp;</a></span>PLL_VIDEO2_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e47132baaa9ad08c72f374c6a5176b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e47132baaa9ad08c72f374c6a5176b">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG&#160;&#160;&#160;0x00000050</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12755e0188c8458826120c16be65074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12755e0188c8458826120c16be65074">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3770105c83374f27121e3d67f929977f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3770105c83374f27121e3d67f929977f">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387c75d51a990c53ad58491843edfa9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387c75d51a990c53ad58491843edfa9e">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f95ce5b889cdcd2e3639575bc775bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f95ce5b889cdcd2e3639575bc775bf5">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05352402e008b3c041dfbd0545c535e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05352402e008b3c041dfbd0545c535e1">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae03e4211e74708d6f8381ac97c1c8681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03e4211e74708d6f8381ac97c1c8681">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2fd1bbf38dd6cae2a912bb3b0195456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fd1bbf38dd6cae2a912bb3b0195456">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af481e35f321bc23ea96665c10b3640b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af481e35f321bc23ea96665c10b3640b1">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95978d0f6c000ac2bc50586afe9427d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95978d0f6c000ac2bc50586afe9427d3">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d4bc9f8f667dd8d9aba680a5630db36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4bc9f8f667dd8d9aba680a5630db36">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed3204ee3ca2ed4f5e51afa1406385a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3204ee3ca2ed4f5e51afa1406385a4">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80a31bebec4581f142828e74c937fd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a31bebec4581f142828e74c937fd2d">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a126876a4ea42a000cc01aecf771444ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126876a4ea42a000cc01aecf771444ae">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8416e1d38fb38545b5cb6b75bbf84fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8416e1d38fb38545b5cb6b75bbf84fef">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a964039a6f12b667eee65dbbcda3efd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964039a6f12b667eee65dbbcda3efd9b">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b378d5f7e3e25576a1c5076b3552e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b378d5f7e3e25576a1c5076b3552e0e">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad55e97fe76fca34e213ae6e998339f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55e97fe76fca34e213ae6e998339f6a">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac31af2df199913a081e99e40ceaf0208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31af2df199913a081e99e40ceaf0208">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a717a745db030991b33827ccef60627a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717a745db030991b33827ccef60627a8">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbfd90381daf1b1119d164983b7c422b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfd90381daf1b1119d164983b7c422b">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58c864045c3caf5a9505764b0cc58507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c864045c3caf5a9505764b0cc58507">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a174a0016115b5b25958295eeeb67e27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174a0016115b5b25958295eeeb67e27a">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3720c50e608b325ef3e6f023df4b2a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3720c50e608b325ef3e6f023df4b2a04">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a40c5c040987a06e1535c968adb1a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a40c5c040987a06e1535c968adb1a6f">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3477494dfb81127b8e83a03924145df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477494dfb81127b8e83a03924145df4">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af864e98966fe07065fd57d294a10446e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af864e98966fe07065fd57d294a10446e">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f11b81f52564b426704e2f3f5ff6be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f11b81f52564b426704e2f3f5ff6be7">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4ee532541022482a248b825191a9e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ee532541022482a248b825191a9e3c">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b0d8290d2d817d4dbc2d7330c9a339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b0d8290d2d817d4dbc2d7330c9a339">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0115f89255789fa0c3483ab128f3b703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0115f89255789fa0c3483ab128f3b703">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3477960798b643adb2aa3ca52bb200b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477960798b643adb2aa3ca52bb200b2">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a374cd893d8578dd743363f132d7b664a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374cd893d8578dd743363f132d7b664a">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58b72dc941036efc05b4e6a118b8aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b72dc941036efc05b4e6a118b8aba7">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89e35694f5a0b3de4523c983af0b50d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e35694f5a0b3de4523c983af0b50d8">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d111c13cf9576b788798766f84f81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d111c13cf9576b788798766f84f81e">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc7522ed2848ef624e94e3c0b1e3855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc7522ed2848ef624e94e3c0b1e3855">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d30d4620fc3268837dea6cb11bd74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d30d4620fc3268837dea6cb11bd74c">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab19d6e9f42457ee8896d8d419a949be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19d6e9f42457ee8896d8d419a949be2">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a386c51511e78c9235e00f8a2c2f7e908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386c51511e78c9235e00f8a2c2f7e908">&#9670;&nbsp;</a></span>PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d3baffda64a880e0d34eed7edb83ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d3baffda64a880e0d34eed7edb83ac">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG&#160;&#160;&#160;0x00000150</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4587dd450490a9e148839f2fe48ea96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4587dd450490a9e148839f2fe48ea96b">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a808724445789d28c2de5ce6442d5a8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808724445789d28c2de5ce6442d5a8e4">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a31e75e9d27aa79dfdd675ee2c5d6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a31e75e9d27aa79dfdd675ee2c5d6e3">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a024bfa71513573e78fab2d8d54ef28b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024bfa71513573e78fab2d8d54ef28b6">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefdf170b530c99aa3c22e08004716031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdf170b530c99aa3c22e08004716031">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa18bc5d5d804529f5cb6eaab6398579e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18bc5d5d804529f5cb6eaab6398579e">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e26a0ba3ce1de44e47b971201cd83bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e26a0ba3ce1de44e47b971201cd83bf">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8acc0d5888d26b702dc934669611608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8acc0d5888d26b702dc934669611608">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f5ad0de0b83cf0a41c47cbf93b77fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5ad0de0b83cf0a41c47cbf93b77fa0">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63d3fed954d47bdd24cdc22d15bc875a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d3fed954d47bdd24cdc22d15bc875a">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323d46670d5c78b83fb5e19239d57c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323d46670d5c78b83fb5e19239d57c42">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af320f9a5ac406b2ae2e494abd61839ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af320f9a5ac406b2ae2e494abd61839ee">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56c6eda9c170f18989f85029409f1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56c6eda9c170f18989f85029409f1d2">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae476d284bad8c30cc61f5a00d5182f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae476d284bad8c30cc61f5a00d5182f19">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c0b991c59aa2f57e9beaa4a1fb3ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c0b991c59aa2f57e9beaa4a1fb3ab4">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad2d1f1c7b940abbdbb9783409d83f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2d1f1c7b940abbdbb9783409d83f58">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f904dcf0c1654496d05385746448cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f904dcf0c1654496d05385746448cd">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a974bedfd4910412f55922119fb657705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974bedfd4910412f55922119fb657705">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedeea371c8221662b1d7554d18ee6f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedeea371c8221662b1d7554d18ee6f64">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5adc8ceda365d608f2491046b9874b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adc8ceda365d608f2491046b9874b5a">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b5dd3a9bbbb22517147d778f3a03be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b5dd3a9bbbb22517147d778f3a03be">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed2169e48c14a77a27139113d954efda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed2169e48c14a77a27139113d954efda">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8b8f6bd5cb5109427a115c666593a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8b8f6bd5cb5109427a115c666593a2">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG&#160;&#160;&#160;0x00000154</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec8725132c66105b8ae2601117c04fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec8725132c66105b8ae2601117c04fb">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3856171d71c618fcfcd0a92d660475a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3856171d71c618fcfcd0a92d660475a">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ac6be9170a251798ed642889c76c0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac6be9170a251798ed642889c76c0cc">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a82b56a03b0460e800b3d46db22b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a82b56a03b0460e800b3d46db22b63">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac6130b70f14a64592f470babecacae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6130b70f14a64592f470babecacae0">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061f3867965f48b5c679cf20a782fd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061f3867965f48b5c679cf20a782fd02">&#9670;&nbsp;</a></span>PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cbf025f3403f04b9d8d420ddedbdcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cbf025f3403f04b9d8d420ddedbdcdf">&#9670;&nbsp;</a></span>PLL_VIDEO3_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_BIAS_REG&#160;&#160;&#160;0x00000368</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e6e5b1d4198d8845c6bb67cd2dcd418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6e5b1d4198d8845c6bb67cd2dcd418">&#9670;&nbsp;</a></span>PLL_VIDEO3_BIAS_REG_PLL_CP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_BIAS_REG_PLL_CP_CLEAR_MASK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168273bb0740a61b9c5b7b86d09985ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168273bb0740a61b9c5b7b86d09985ba">&#9670;&nbsp;</a></span>PLL_VIDEO3_BIAS_REG_PLL_CP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_BIAS_REG_PLL_CP_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d3b476f649f3cc5bb13aee8440cf268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3b476f649f3cc5bb13aee8440cf268">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG&#160;&#160;&#160;0x00000068</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0cbe9bae7dedf01fd6a3d3544fc951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0cbe9bae7dedf01fd6a3d3544fc951">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_CLEAR_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a031ef7cbcee096a2ccf0fb8274d35980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031ef7cbcee096a2ccf0fb8274d35980">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18fea4101e2d6858c01a2956d4f9b4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fea4101e2d6858c01a2956d4f9b4f2">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d0d50f688ab476cfd9f77fe2d4a5c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0d50f688ab476cfd9f77fe2d4a5c43">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af895b92ef5cdea8967e9724c397d1fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af895b92ef5cdea8967e9724c397d1fef">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60220851378f7fa2254ee5f55a67b89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60220851378f7fa2254ee5f55a67b89a">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64aedfeabd4173c88eb32fdc72b738d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64aedfeabd4173c88eb32fdc72b738d8">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_OFFSET&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab59a1cf911a4cf44f7b266453e28fb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59a1cf911a4cf44f7b266453e28fb9f">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_LOCK_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_LOCK_UNLOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12b7238a38df694302de84dceabe0c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b7238a38df694302de84dceabe0c4b">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fbc0294d2495f14c8948a7ec298c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fbc0294d2495f14c8948a7ec298c33">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fbce85572267963d2b760f25bfea42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fbce85572267963d2b760f25bfea42b">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e52118ee43a6db3cc54f677868d829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e52118ee43a6db3cc54f677868d829">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5ad81759b01b50b1879124c67743a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ad81759b01b50b1879124c67743a30">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdb9c0f5cdc73a390ae671f472bf9d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb9c0f5cdc73a390ae671f472bf9d13">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb57590539781d1037dce8cbcd67dc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb57590539781d1037dce8cbcd67dc97">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa4ef9f58a204906ed663429281a404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa4ef9f58a204906ed663429281a404">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4f6c4cbf87a0926b0e842078b6d55f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f6c4cbf87a0926b0e842078b6d55f9">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10baecf5030e2c6e2ac92b1934664c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10baecf5030e2c6e2ac92b1934664c4f">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac680b03ecf8b8535a37465ea7ba7b507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac680b03ecf8b8535a37465ea7ba7b507">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed559ce04d35b7d537a375073ab4b151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed559ce04d35b7d537a375073ab4b151">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bff13b0ef94b9656744618455b45f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bff13b0ef94b9656744618455b45f30">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36a90acccb93dd6138e0ed4337084f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a90acccb93dd6138e0ed4337084f70">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a293404d6a6dfec8e5258d04d05d55eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293404d6a6dfec8e5258d04d05d55eee">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_N_CLEAR_MASK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd2e11094a544f9deb38c07ec6259cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2e11094a544f9deb38c07ec6259cb6">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd89dec49d4f91316879ece2e1980e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd89dec49d4f91316879ece2e1980e5f">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73d2b27cebb8b7720422c83064117f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d2b27cebb8b7720422c83064117f22">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcc9084183914a8ef3b028113f337f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc9084183914a8ef3b028113f337f59">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e9d4ac5944993ac2203ecdbca85c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e9d4ac5944993ac2203ecdbca85c61">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6a0d2bc8d9d8ac03abdea9f154bd202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a0d2bc8d9d8ac03abdea9f154bd202">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e73da5417f5ad8838a352ba2b562ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e73da5417f5ad8838a352ba2b562ec">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb84a03189639eddce37f5b86e84349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb84a03189639eddce37f5b86e84349">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8326a2813dbec5d4663a1342fe478801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8326a2813dbec5d4663a1342fe478801">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18d462624a693b52213c1265f9ccebb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d462624a693b52213c1265f9ccebb1">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e7e5e23b91d14b27b17b282c612dece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7e5e23b91d14b27b17b282c612dece">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a887f52b59486169e2b15058143bd2add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887f52b59486169e2b15058143bd2add">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108957b411e42063a8786891cf79170a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108957b411e42063a8786891cf79170a">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc7739a2dc6e6660d2c1dac1d8ee8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc7739a2dc6e6660d2c1dac1d8ee8c5">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fef9cace54719a141a319b99be73020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fef9cace54719a141a319b99be73020">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01aa75f88a50cb9b49c5c87500d03b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01aa75f88a50cb9b49c5c87500d03b0">&#9670;&nbsp;</a></span>PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7019599224f463b91b753515c3bb4725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7019599224f463b91b753515c3bb4725">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG&#160;&#160;&#160;0x00000168</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b43be1b6cdd637563be9f80bdf61b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b43be1b6cdd637563be9f80bdf61b0a">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_31_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_31_5KHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1268ebbba06e7845923e74ef9b1ab4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1268ebbba06e7845923e74ef9b1ab4ca">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32_5KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32_5KHZ&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac707a791224627a92fcb87fa27d0140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac707a791224627a92fcb87fa27d0140">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32KHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a646135b52ccb0fa960fe09a0e04ff73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646135b52ccb0fa960fe09a0e04ff73d">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_33KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_33KHZ&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ac304ecaec7bbda6f9097d8bcbacaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac304ecaec7bbda6f9097d8bcbacaa3">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_CLEAR_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7126c007a8e9e612514be560674d2f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7126c007a8e9e612514be560674d2f5a">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_FREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e16e0639da32984e82cf591335856ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e16e0639da32984e82cf591335856ba">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d190f38beef6202fb7d9cb82bb86bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d190f38beef6202fb7d9cb82bb86bf">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25eb18b08e2083e41df151c73c743f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25eb18b08e2083e41df151c73c743f3f">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afef50b4c836e0b9f263a30e70fbae09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef50b4c836e0b9f263a30e70fbae09b">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d325b778ec440ae3140e81b4045929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d325b778ec440ae3140e81b4045929e">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29dacfad3a0a9766b15443b0d318e8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dacfad3a0a9766b15443b0d318e8c3">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196cddacb1b3ac7ce93a2a584adb351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196cddacb1b3ac7ce93a2a584adb351">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a147408b6768d34089388c139a56bc576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147408b6768d34089388c139a56bc576">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad06d480787f9798ce6e3c327b928c0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06d480787f9798ce6e3c327b928c0d5">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6af9462826fa7f3eaefe3dea5957ac06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af9462826fa7f3eaefe3dea5957ac06">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd86ea49043e7ec30d2021ba4f7f304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd86ea49043e7ec30d2021ba4f7f304">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e1a9ae8ff1f5ac65e1a8ede7774394f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1a9ae8ff1f5ac65e1a8ede7774394f">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad571bd35ab224d1c5e66be81dbefe67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad571bd35ab224d1c5e66be81dbefe67d">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea2906eb9abd2b4e64812ae7fc262dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2906eb9abd2b4e64812ae7fc262dae">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda42d60ef7b828431bab23f5f825403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda42d60ef7b828431bab23f5f825403">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK&#160;&#160;&#160;0x1ff00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d131ff94004a394b926020572085c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d131ff94004a394b926020572085c08">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108c28dd0ea542f130a71ae6b2b88d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108c28dd0ea542f130a71ae6b2b88d86">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG&#160;&#160;&#160;0x0000016c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b03d079889b4f94d7c03f61aebbcb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b03d079889b4f94d7c03f61aebbcb92">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3746a8cdcc167b4fc0662924a774012c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3746a8cdcc167b4fc0662924a774012c">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3b91e6c9c9f8e0545701a084585c9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b91e6c9c9f8e0545701a084585c9bb">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa72f3012346c066dd87ecee6daf0974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa72f3012346c066dd87ecee6daf0974">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a509cacb7e6d08cf9d23a749bc526c91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a509cacb7e6d08cf9d23a749bc526c91f">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK&#160;&#160;&#160;0x0001ffff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e79a7ec670ce19d3ec907a218c4049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e79a7ec670ce19d3ec907a218c4049">&#9670;&nbsp;</a></span>PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6741ba079c6f311f3e816f4fe5407877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6741ba079c6f311f3e816f4fe5407877">&#9670;&nbsp;</a></span>PWM_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG&#160;&#160;&#160;0x000007ac</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae59820f8de05185ba5c770bf4e92e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59820f8de05185ba5c770bf4e92e0db">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a6ed8312b5b47cebb774147e0f30b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6ed8312b5b47cebb774147e0f30b64">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25e1d371a76ef8bd1c7b4d01b620affc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e1d371a76ef8bd1c7b4d01b620affc">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d928cd94007142d70f7660189bad872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d928cd94007142d70f7660189bad872">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a191c73ddb703e299282e46c1bf2dfe38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191c73ddb703e299282e46c1bf2dfe38">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef7f66cbdda8ceca2f7c4b5f97644f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7f66cbdda8ceca2f7c4b5f97644f9f">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ffe1f98a54fb53b268b9e514e2b6839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffe1f98a54fb53b268b9e514e2b6839">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac673b9b8564895420409b69f192f24ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac673b9b8564895420409b69f192f24ea">&#9670;&nbsp;</a></span>PWM_BGR_REG_PWM_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BGR_REG_PWM_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a596d21fe0d32065871a217893c0806e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596d21fe0d32065871a217893c0806e1">&#9670;&nbsp;</a></span>SMHC0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG&#160;&#160;&#160;0x00000830</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a691394ff70336f8ae16175ad0a5ef891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691394ff70336f8ae16175ad0a5ef891">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2bf71fd7cff33014197651c49ab1b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2bf71fd7cff33014197651c49ab1b30">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f850a8d4224e025b0080517e78fdbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f850a8d4224e025b0080517e78fdbf7">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a8d72acf988352e6225dd21b4daa0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8d72acf988352e6225dd21b4daa0d9">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ffb637a0290ee9e11fd26e478d8e2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ffb637a0290ee9e11fd26e478d8e2c3">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a0daf7656c7b9872b31f2efaf85664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a0daf7656c7b9872b31f2efaf85664">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066af59f338450985b1073c2a25f68a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066af59f338450985b1073c2a25f68a5">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28a76c965ef72bd2d699b5ddcfd1a71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a76c965ef72bd2d699b5ddcfd1a71f">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00bfdb31db6f229c6130d136809eb22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bfdb31db6f229c6130d136809eb22f">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2942043548cf04abbee6b59137dad0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2942043548cf04abbee6b59137dad0f0">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c900e2f34d1bfdc12e50116ce53185f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c900e2f34d1bfdc12e50116ce53185f">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c27024ecf84dabe55b94687fecdd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c27024ecf84dabe55b94687fecdd7e">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_SMHC0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c4a0de8ecb9454b0a35a2ba6afa0d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4a0de8ecb9454b0a35a2ba6afa0d7e">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b728599b5bcdf9fa990f12170a78825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b728599b5bcdf9fa990f12170a78825">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f8d560fd9b34cd16109df9aeef5c1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8d560fd9b34cd16109df9aeef5c1b1">&#9670;&nbsp;</a></span>SMHC0_CLK_REG_SMHC0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a8d8383537090014c2349feb09c955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a8d8383537090014c2349feb09c955">&#9670;&nbsp;</a></span>SMHC1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG&#160;&#160;&#160;0x00000834</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1345a2aeb96db14d80ab54ade65887c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1345a2aeb96db14d80ab54ade65887c1">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9085b4b7eb14f1b51b52db661b5cdf49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9085b4b7eb14f1b51b52db661b5cdf49">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30ec6a5b06240ba6450009eb520bac93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ec6a5b06240ba6450009eb520bac93">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad953f24b6f3c892c031859e655543c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad953f24b6f3c892c031859e655543c16">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcfd0787afa1300cb27cbdfc9684063c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfd0787afa1300cb27cbdfc9684063c">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c59cb869a5b2b0aba58a37ad4e1be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c59cb869a5b2b0aba58a37ad4e1be09">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aedf231085d2c133f84273405b5770a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aedf231085d2c133f84273405b5770a">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_400M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae904217c885acb85d4db45c224107201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae904217c885acb85d4db45c224107201">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af860e7595155772738efc59a1d6f6646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af860e7595155772738efc59a1d6f6646">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed91cf157f146630224f50de96c4ba52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed91cf157f146630224f50de96c4ba52">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5201da9c509906819d883a14be8b73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5201da9c509906819d883a14be8b73a">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a805ec34041f41e5a4c6dc95c239b9c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805ec34041f41e5a4c6dc95c239b9c26">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_SMHC1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49dd61362f692cd3d4849ac658cfdbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49dd61362f692cd3d4849ac658cfdbb3">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef1645fcc72bb058011c4980df05e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef1645fcc72bb058011c4980df05e59">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb0016eea44755d381882e2bfabf2848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0016eea44755d381882e2bfabf2848">&#9670;&nbsp;</a></span>SMHC1_CLK_REG_SMHC1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c56a49f0f15f36ebf9e60abc2ae778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c56a49f0f15f36ebf9e60abc2ae778">&#9670;&nbsp;</a></span>SMHC2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG&#160;&#160;&#160;0x00000838</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee60bb773b786e6ba056d9b61c63e60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee60bb773b786e6ba056d9b61c63e60a">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae07d67454befdba6931e60b9094d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae07d67454befdba6931e60b9094d0c">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a70a1eceebe5c10924ab6790013d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a70a1eceebe5c10924ab6790013d2b">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea099bedacf8746addab12b79c02c158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea099bedacf8746addab12b79c02c158">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_600M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f11818701c5d193d61ded35bd5a4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f11818701c5d193d61ded35bd5a4f1">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_800M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_800M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c6ec28227d9229cd26915933bb0126b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6ec28227d9229cd26915933bb0126b">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_600M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2437eed806368edf02dce8588d60e619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2437eed806368edf02dce8588d60e619">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_800M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_800M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19dbf760b19981142288b39d278afb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dbf760b19981142288b39d278afb7a">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee728e29c54195cf0caf4e90d4ccaad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee728e29c54195cf0caf4e90d4ccaad8">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d00fc45ab44d0f1ed4e6a0f8793ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d00fc45ab44d0f1ed4e6a0f8793ce3">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ec761776625bb25cc88b6660aeb5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ec761776625bb25cc88b6660aeb5b5">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c584e3ce6d3d149490320f0f558ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c584e3ce6d3d149490320f0f558ee3">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_SMHC2_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53535eacffde113f193b5dc2933c9590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53535eacffde113f193b5dc2933c9590">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aa76df772f805f1cca7cfad833f57c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa76df772f805f1cca7cfad833f57c6">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4f186bfce08f70254637f42aee7792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4f186bfce08f70254637f42aee7792">&#9670;&nbsp;</a></span>SMHC2_CLK_REG_SMHC2_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b0e4245be384468dc53376592be995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b0e4245be384468dc53376592be995">&#9670;&nbsp;</a></span>SMHC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG&#160;&#160;&#160;0x0000084c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0701c301c123d8337c8646ab0d6edde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0701c301c123d8337c8646ab0d6edde0">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a802efabb9ed9c263c89ff04a8058d777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802efabb9ed9c263c89ff04a8058d777">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d79885e9cd2373a882b8ef637375b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d79885e9cd2373a882b8ef637375b31">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f94bbe3e2c02d8e6b7adbbe2602f9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f94bbe3e2c02d8e6b7adbbe2602f9da">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a089f1b69fcf30a7adf2b31ae57adceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089f1b69fcf30a7adf2b31ae57adceb0">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1b72f58f123f926f60943b0e1c1680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1b72f58f123f926f60943b0e1c1680">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1ac95922071d7eb6ae10409d391f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1ac95922071d7eb6ae10409d391f48">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a347617d4fb54c66e3c665d11f7d18a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347617d4fb54c66e3c665d11f7d18a5e">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cb1e7abfdeff61206c99ce99efe428f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb1e7abfdeff61206c99ce99efe428f">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5863c5583f0800191cd72d95c62d454c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5863c5583f0800191cd72d95c62d454c">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3847ac0f7b91f6add5beaafd5371b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3847ac0f7b91f6add5beaafd5371b0d">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af179e8767b151cc7e7c6965cd27f8fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af179e8767b151cc7e7c6965cd27f8fe6">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae31c354bb8c2ad82ceaed733af859337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31c354bb8c2ad82ceaed733af859337">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d062475584e11109c07ebfbafeefcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d062475584e11109c07ebfbafeefcae">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfc87b4f4953256694f24e67a8ddf30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc87b4f4953256694f24e67a8ddf30a">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00e4fb904d0a0639111104c0f3726100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e4fb904d0a0639111104c0f3726100">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabc4e20f90bfcfe5e8688e5d89c7f1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc4e20f90bfcfe5e8688e5d89c7f1af">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1eecba9eb7b0efd04bc83c0063993c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1eecba9eb7b0efd04bc83c0063993c">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49f542ef3d25c470e5317ae2243cc785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f542ef3d25c470e5317ae2243cc785">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_GATING_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab7b29b0763303081a252b28455a41e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7b29b0763303081a252b28455a41e4">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec62beab01dedc11d6a18c8f4316396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec62beab01dedc11d6a18c8f4316396">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9060bc00c2f6008cd25a4f61724177bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9060bc00c2f6008cd25a4f61724177bf">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a842cd153b1f11a89c2fed61c7ac401ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842cd153b1f11a89c2fed61c7ac401ca">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfabf36a0546048e41972c5c29d548e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfabf36a0546048e41972c5c29d548e1">&#9670;&nbsp;</a></span>SMHC_BGR_REG_SMHC2_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMHC_BGR_REG_SMHC2_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66e52873b649937538ae0eaa91d18c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e52873b649937538ae0eaa91d18c84">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e3bedea6dc3c933e172395e320b8413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3bedea6dc3c933e172395e320b8413">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78bb52b793b1589fc0b960812c147d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78bb52b793b1589fc0b960812c147d9">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a036b67acb806ca8139915af141a53550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036b67acb806ca8139915af141a53550">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a681675c348b4aad84896d601ba99cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681675c348b4aad84896d601ba99cb15">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3483310c5f46b44c5245b99f8dcb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3483310c5f46b44c5245b99f8dcb3b">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_PERI1_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI1_200M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae88f3c3237e04e198eaddd3d41b17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae88f3c3237e04e198eaddd3d41b17f">&#9670;&nbsp;</a></span>SPI0_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7665f17542c8ceef6a7ef7329b1e5bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7665f17542c8ceef6a7ef7329b1e5bee">&#9670;&nbsp;</a></span>SPI0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08effb1192aef34ebc84702a63454e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08effb1192aef34ebc84702a63454e6d">&#9670;&nbsp;</a></span>SPI0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5cc5c117b4da54fb1eddab3d42e4215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cc5c117b4da54fb1eddab3d42e4215">&#9670;&nbsp;</a></span>SPI0_CLK_REG_SPI0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a800645b0ccd31a4f5d5e98f98e8da8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800645b0ccd31a4f5d5e98f98e8da8a3">&#9670;&nbsp;</a></span>SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a026d9989fad54f8de04de3a3e151c078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026d9989fad54f8de04de3a3e151c078">&#9670;&nbsp;</a></span>SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1094b5cd2b77405644b3c654fe452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1094b5cd2b77405644b3c654fe452d">&#9670;&nbsp;</a></span>SPI0_CLK_REG_SPI0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CLK_REG_SPI0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97bf5ce44f5efe0352975b64adc426f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97bf5ce44f5efe0352975b64adc426f0">&#9670;&nbsp;</a></span>SPI1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG&#160;&#160;&#160;0x00000944</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41e7d48c3bbc84c2597cb037a2fca0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e7d48c3bbc84c2597cb037a2fca0f1">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8894c6b4e990562004a5af684279a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8894c6b4e990562004a5af684279a302">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a623afde128c81994df4059ba9f571290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623afde128c81994df4059ba9f571290">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7af44962dd7ca82b06d9a5cf97550492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af44962dd7ca82b06d9a5cf97550492">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84144dc6fa54dda116f2c7fa0e68bf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84144dc6fa54dda116f2c7fa0e68bf4e">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04a61c16f9245ab0d120f93a360cba88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a61c16f9245ab0d120f93a360cba88">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_PERI1_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI1_200M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a953a0bee767e173f96becbedcf71e3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953a0bee767e173f96becbedcf71e3ec">&#9670;&nbsp;</a></span>SPI1_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6f49308088a29a940508f635886fdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f49308088a29a940508f635886fdd7">&#9670;&nbsp;</a></span>SPI1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9b8de38eac64420aff00e1c16d6be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9b8de38eac64420aff00e1c16d6be5">&#9670;&nbsp;</a></span>SPI1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd53a7534843512bd3ad2a6ab159bfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd53a7534843512bd3ad2a6ab159bfad">&#9670;&nbsp;</a></span>SPI1_CLK_REG_SPI1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c753d697d41d59950529729edf6cc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c753d697d41d59950529729edf6cc06">&#9670;&nbsp;</a></span>SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0ecbaa5cc11d29b63ba20114d7f31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ecbaa5cc11d29b63ba20114d7f31d">&#9670;&nbsp;</a></span>SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1fc384ad5f69cac495f17dbde2b4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1fc384ad5f69cac495f17dbde2b4f1">&#9670;&nbsp;</a></span>SPI1_CLK_REG_SPI1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CLK_REG_SPI1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6695defca0e8c8b5ad635db3cd7926f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6695defca0e8c8b5ad635db3cd7926f7">&#9670;&nbsp;</a></span>SPI2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG&#160;&#160;&#160;0x00000948</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8509e6a0dac0137814e599e36dd96c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8509e6a0dac0137814e599e36dd96c01">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1bd4c5929cc47dee89820936131daaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bd4c5929cc47dee89820936131daaf">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42da22ffd59db4ce5f676011a575aed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42da22ffd59db4ce5f676011a575aed3">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8049ea56f9c8db629496739a25134f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8049ea56f9c8db629496739a25134f">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a147b5c85c69e0ac646a24002d1605ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147b5c85c69e0ac646a24002d1605ad3">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ed4b6657aecba6d2419e33ab98cd909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed4b6657aecba6d2419e33ab98cd909">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_PERI1_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI1_200M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e103a71e9f2567d9f2529d8c4299f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e103a71e9f2567d9f2529d8c4299f6f">&#9670;&nbsp;</a></span>SPI2_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ef9954ae80f9a6ac4bc7aeac63ab07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ef9954ae80f9a6ac4bc7aeac63ab07">&#9670;&nbsp;</a></span>SPI2_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeebdff0f1e2ca7528ee503a2985ae439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebdff0f1e2ca7528ee503a2985ae439">&#9670;&nbsp;</a></span>SPI2_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0079c05963af1dc23071637e19cb463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0079c05963af1dc23071637e19cb463">&#9670;&nbsp;</a></span>SPI2_CLK_REG_SPI2_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f6ec2d0561bb7ba830d9ab8d9bf90e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6ec2d0561bb7ba830d9ab8d9bf90e4">&#9670;&nbsp;</a></span>SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab27810dabc0439272c1f5f3ea122acac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27810dabc0439272c1f5f3ea122acac">&#9670;&nbsp;</a></span>SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6ef0230f824f5ea7b7a8e78c1a957f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6ef0230f824f5ea7b7a8e78c1a957f">&#9670;&nbsp;</a></span>SPI2_CLK_REG_SPI2_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CLK_REG_SPI2_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1e2b76c287c2ab7d4fee5cca84660b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1e2b76c287c2ab7d4fee5cca84660b">&#9670;&nbsp;</a></span>SPI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG&#160;&#160;&#160;0x0000096c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa40f001c8edc37e26089e6c4c6d26f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40f001c8edc37e26089e6c4c6d26f34">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672ddab2b5943e7075f02e241a88ace2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672ddab2b5943e7075f02e241a88ace2">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be3d00b79b081adb3ec83a1ba97155b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be3d00b79b081adb3ec83a1ba97155b">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002e4c7d66bdc04fa3ad758c5256d2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002e4c7d66bdc04fa3ad758c5256d2ec">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ae8efde938ca8cd0b4aa02d42585d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae8efde938ca8cd0b4aa02d42585d5b">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaa4e946a14c39d715834668e7073992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa4e946a14c39d715834668e7073992">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4303cb0e687cda970d8a51536ecf8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4303cb0e687cda970d8a51536ecf8cf">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2970eabce1d3dd219142fbf5bef95712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2970eabce1d3dd219142fbf5bef95712">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad231933d6e472f502cba1ad9159c8f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad231933d6e472f502cba1ad9159c8f37">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5019a89135ce69fd96ca91c1250a0452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5019a89135ce69fd96ca91c1250a0452">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a398deda767c1ad433ab84cc8ee07b5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398deda767c1ad433ab84cc8ee07b5de">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4ad5e6e3391075389c4aa1aea7c2a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ad5e6e3391075389c4aa1aea7c2a64">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ee6054c9ac0684725e8f726dbf0afa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee6054c9ac0684725e8f726dbf0afa6">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a943435e0d7177372fcbdd1363e5f6ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943435e0d7177372fcbdd1363e5f6ef7">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54ec83dddb16aba7e83b02c0db4d74f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ec83dddb16aba7e83b02c0db4d74f3">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00f27cf59596674543944bad559e8198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f27cf59596674543944bad559e8198">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a744d4c7539e1d1261ed94f7df11d404b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744d4c7539e1d1261ed94f7df11d404b">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abab1c04bd65ad52ca25b5013ee1fd9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab1c04bd65ad52ca25b5013ee1fd9e4">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7d086e2f323c78d7e26c6f9882764df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d086e2f323c78d7e26c6f9882764df">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_GATING_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5984442560a29d945ae0a4e5fba10d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5984442560a29d945ae0a4e5fba10d0">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608c95990879b44d325e93c3b088bf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608c95990879b44d325e93c3b088bf2c">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5518bcc790eaf58e15901964766f5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5518bcc790eaf58e15901964766f5ee">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56785f5453496402e374bb432c11d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56785f5453496402e374bb432c11d70">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7810029bdedb25affc53d3a7ba9ecc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7810029bdedb25affc53d3a7ba9ecc5">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPI2_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPI2_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a907a2da1f3b0c78e563fef399edf6070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907a2da1f3b0c78e563fef399edf6070">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955538151b58a9d9868b28c983697363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955538151b58a9d9868b28c983697363">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d5c53001c27a6ad748a12f42ff37116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5c53001c27a6ad748a12f42ff37116">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_GATING_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd8f7b956e611c6c4864e352cbacbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd8f7b956e611c6c4864e352cbacbb1">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a371f9b3057d02f0443efaaf7d9f20e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371f9b3057d02f0443efaaf7d9f20e9f">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa125d2b432f6e58df26c71cc0cd2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa125d2b432f6e58df26c71cc0cd2b79e">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_RST_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7c3a556547d4ae4e1ad40b832d6e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7c3a556547d4ae4e1ad40b832d6e27">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1055318fc831b275080ea75333e96f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1055318fc831b275080ea75333e96f4">&#9670;&nbsp;</a></span>SPI_BGR_REG_SPIF_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BGR_REG_SPIF_RST_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6331affc6aff848ffc4c5eb588394f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6331affc6aff848ffc4c5eb588394f1">&#9670;&nbsp;</a></span>SPIF_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG&#160;&#160;&#160;0x00000950</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaab8ca6530c81ba78df779210e1166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaab8ca6530c81ba78df779210e1166b">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4cf47408d756c1bc2d7fecbd89d640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4cf47408d756c1bc2d7fecbd89d640">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a253d7c52c9c03b9b54ad25d57ed51857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253d7c52c9c03b9b54ad25d57ed51857">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348c74a9252f6a1a8387d83f862ed6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348c74a9252f6a1a8387d83f862ed6a7">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7176cebe189f8b200a97b963d5d72742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7176cebe189f8b200a97b963d5d72742">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af615563b92d96f029084ac1ef6060b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af615563b92d96f029084ac1ef6060b84">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_PERI1_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI1_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acee59d6bd5a22013bcd5e06a4482c457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee59d6bd5a22013bcd5e06a4482c457">&#9670;&nbsp;</a></span>SPIF_CLK_REG_CLK_SRC_SEL_PERI1_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI1_300M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a697c25c0a3d08a4e688138b3b6670e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697c25c0a3d08a4e688138b3b6670e10">&#9670;&nbsp;</a></span>SPIF_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9342e1b408ceb14d8bffbdd3949bc156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9342e1b408ceb14d8bffbdd3949bc156">&#9670;&nbsp;</a></span>SPIF_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6d57d7a4d32a046e71133c14201242a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d57d7a4d32a046e71133c14201242a">&#9670;&nbsp;</a></span>SPIF_CLK_REG_FACTOR_N_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_FACTOR_N_CLEAR_MASK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaf83ccdc3cc1203b5c2950a18412375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf83ccdc3cc1203b5c2950a18412375">&#9670;&nbsp;</a></span>SPIF_CLK_REG_FACTOR_N_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_FACTOR_N_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ca42940e4b8d02fc9c84352657b5090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca42940e4b8d02fc9c84352657b5090">&#9670;&nbsp;</a></span>SPIF_CLK_REG_SPIF_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995f2dc90ac2edfd06346d3d6026a21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995f2dc90ac2edfd06346d3d6026a21b">&#9670;&nbsp;</a></span>SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c0c03c80da214488e363d464cb7c157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0c03c80da214488e363d464cb7c157">&#9670;&nbsp;</a></span>SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a824ea853ac4e104eb563779322c8612a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824ea853ac4e104eb563779322c8612a">&#9670;&nbsp;</a></span>SPIF_CLK_REG_SPIF_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIF_CLK_REG_SPIF_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38250979adfec10d42f2f70684bbef2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38250979adfec10d42f2f70684bbef2c">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG&#160;&#160;&#160;0x0000072c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c926cf5ceba07d0efe568240e99da25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c926cf5ceba07d0efe568240e99da25">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92816053a8d7fe4d491ae54d9de08f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92816053a8d7fe4d491ae54d9de08f94">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50699c62f7d04e20a01d20125a067db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50699c62f7d04e20a01d20125a067db">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65ef2b2f094166341cbef6f8fbe8c808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ef2b2f094166341cbef6f8fbe8c808">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35f87266b14c38ed722903a17966550d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f87266b14c38ed722903a17966550d">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ac300d6a315b047dd9fe0359e02ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ac300d6a315b047dd9fe0359e02ebb">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97aae1c529cf000cb7e9c4bcf38782b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97aae1c529cf000cb7e9c4bcf38782b">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a418b13b005145c02d81fedef463db116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418b13b005145c02d81fedef463db116">&#9670;&nbsp;</a></span>SPINLOCK_BGR_REG_SPINLOCK_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPINLOCK_BGR_REG_SPINLOCK_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a253859b61b8f80653eb041349bf636e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253859b61b8f80653eb041349bf636e1">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG&#160;&#160;&#160;0x0000088c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af780a93aae9a32bea062bc2d6b206234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af780a93aae9a32bea062bc2d6b206234">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a333149d4ce6fa527305bbb789bfb2c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333149d4ce6fa527305bbb789bfb2c91">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4876fdc3ada570c921b8c5426a198a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4876fdc3ada570c921b8c5426a198a74">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5faaba1816d7e191b7f24a1c7d81517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5faaba1816d7e191b7f24a1c7d81517">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed9284c901d588fb43e432b1ca3c40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed9284c901d588fb43e432b1ca3c40c">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e1ad3fc1bf6e77b28fecfde81dc40d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1ad3fc1bf6e77b28fecfde81dc40d9">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9217a1e132880f4cdad23930b2bd11c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9217a1e132880f4cdad23930b2bd11c6">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad15f62e53fa77f9ed2645fa935a60514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15f62e53fa77f9ed2645fa935a60514">&#9670;&nbsp;</a></span>SYSDAP_BGR_REG_SYSDAP_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_BGR_REG_SYSDAP_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b765cbe4d24f165650e6343c174072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b765cbe4d24f165650e6343c174072">&#9670;&nbsp;</a></span>SYSDAP_REQ_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_REQ_CTRL_REG&#160;&#160;&#160;0x00000f08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a589e4b9aaa1150038b8f705a475d28ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589e4b9aaa1150038b8f705a475d28ab">&#9670;&nbsp;</a></span>SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef2bf884edcb3d1290699e47fa3c2418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2bf884edcb3d1290699e47fa3c2418">&#9670;&nbsp;</a></span>SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac099516aad1bef30e7fa6d96df665393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac099516aad1bef30e7fa6d96df665393">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG&#160;&#160;&#160;0x00000b7c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4158ce81846b1109d3d310c29de68343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4158ce81846b1109d3d310c29de68343">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbf0fd1217661626d3c08c3ede59bc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf0fd1217661626d3c08c3ede59bc94">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d1f9eb1e8f8f709639d4459fcb638f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d1f9eb1e8f8f709639d4459fcb638f">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a291146dc28226e899cfdcd6851df684f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291146dc28226e899cfdcd6851df684f">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03a2f4897a6460557abea01bb4457674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a2f4897a6460557abea01bb4457674">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54389f6030535fcd018251bd374b843a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54389f6030535fcd018251bd374b843a">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e63a1e7dda4a0b94f2d49bcfa9ae46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e63a1e7dda4a0b94f2d49bcfa9ae46">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81ffeff638355969ea00ad17e47c3aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ffeff638355969ea00ad17e47c3aac">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a468b94645551b0ef9e70ee0dc71176fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468b94645551b0ef9e70ee0dc71176fa">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b96b2bd63049bc956029a457ec1466b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b96b2bd63049bc956029a457ec1466b">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c46710ae39da002fc9d5ae8ef828f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c46710ae39da002fc9d5ae8ef828f8b">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a285e95d171606e1bacc754ee8b52621f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285e95d171606e1bacc754ee8b52621f">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674260784f8e4aed37e24fd74080518f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674260784f8e4aed37e24fd74080518f">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76b04a1ef17524397e92f72d5b5e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76b04a1ef17524397e92f72d5b5e124">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1272243cb96da3afffbe6a9b12ee299a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1272243cb96da3afffbe6a9b12ee299a">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1010537f4c678f73be4f8b53fc3694b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1010537f4c678f73be4f8b53fc3694b">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac40775760e056653c0ec889ed16f2645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40775760e056653c0ec889ed16f2645">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95cdcf852d81bee47e57ed87e9b0065c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cdcf852d81bee47e57ed87e9b0065c">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb5fc9868198281e574cf02ed77018da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5fc9868198281e574cf02ed77018da">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46cddc2c67dc1b5b313e411d07c42c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cddc2c67dc1b5b313e411d07c42c2c">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad34580534ceef199713c359c4321fdb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34580534ceef199713c359c4321fdb8">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a116cd9bf63176f4d54e7b1d3feff2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a116cd9bf63176f4d54e7b1d3feff2c">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00f21cc0e7794bdd1be012abb5571c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f21cc0e7794bdd1be012abb5571c27">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad74014ee55f6dd9f875b741c99ac533d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74014ee55f6dd9f875b741c99ac533d">&#9670;&nbsp;</a></span>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b8de7e29bc9876aa08ac21b3d1f9901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8de7e29bc9876aa08ac21b3d1f9901">&#9670;&nbsp;</a></span>TCONTV_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG&#160;&#160;&#160;0x00000b9c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada05bb0bd728aec2ddfe45b8f3a50aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada05bb0bd728aec2ddfe45b8f3a50aa2">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c9e82c6abaf59ba1e1b308fdd380c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c9e82c6abaf59ba1e1b308fdd380c9">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec7bb2900ba783ed1c03f9b668b6647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec7bb2900ba783ed1c03f9b668b6647">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada74083eed7db735f9148e0c3c6e0310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada74083eed7db735f9148e0c3c6e0310">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af35988038634ceceb0d3f9c0cbcd0b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35988038634ceceb0d3f9c0cbcd0b73">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4373cc6f8d8083df52c1e0eb4749ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4373cc6f8d8083df52c1e0eb4749ecc">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eacdc4554e3ae199a5229188e6221c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eacdc4554e3ae199a5229188e6221c5">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0746f88ac3a96999be3b6fbb6b7beff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0746f88ac3a96999be3b6fbb6b7beff2">&#9670;&nbsp;</a></span>TCONTV_BGR_REG_TCONTV_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_BGR_REG_TCONTV_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff4d4627f973958ccecb9b6eefe551e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff4d4627f973958ccecb9b6eefe551e">&#9670;&nbsp;</a></span>TCONTV_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG&#160;&#160;&#160;0x00000b80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a382d0c18d0e8a86001a16e7001ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a382d0c18d0e8a86001a16e7001ffc">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89345230ea6a64a5ba1918d56c1ae17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89345230ea6a64a5ba1918d56c1ae17d">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18ca9781cf4ae574d1ec60d9a18d6e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ca9781cf4ae574d1ec60d9a18d6e1a">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c100a5e88f866877f8877ece7df1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c100a5e88f866877f8877ece7df1e6">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc64f56c2cea22a5f9549da8a4b6b596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc64f56c2cea22a5f9549da8a4b6b596">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39effa338725c6f3f26f5ee8d439677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39effa338725c6f3f26f5ee8d439677c">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a394386e5352ba051245a0baa37385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a394386e5352ba051245a0baa37385">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d331294a2c8effc24ceebe5070829e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d331294a2c8effc24ceebe5070829e">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c72d463dd92a1e45cb8f56d87a6c2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c72d463dd92a1e45cb8f56d87a6c2ea">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c24daa6145c74986b6f542cba066ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c24daa6145c74986b6f542cba066ce1">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29b85d92096bbe976e0ba055d5209d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b85d92096bbe976e0ba055d5209d68">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad833a64b6275b358199bc0409c452983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad833a64b6275b358199bc0409c452983">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc0f28a65902aab2881887f0372ac26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc0f28a65902aab2881887f0372ac26">&#9670;&nbsp;</a></span>TCONTV_CLK_REG_TCONTV_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f481d8f09a2993e55e13c28dd3d62ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f481d8f09a2993e55e13c28dd3d62ca">&#9670;&nbsp;</a></span>THS_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG&#160;&#160;&#160;0x000009fc</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b84777609eef60906b4e931f24ee10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b84777609eef60906b4e931f24ee10">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3570ae03291dc3feeb99865019422fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3570ae03291dc3feeb99865019422fb2">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15829af47322d48a45136f507b1cc76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15829af47322d48a45136f507b1cc76d">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee31cf870ad1b020acedacc3ac6408cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee31cf870ad1b020acedacc3ac6408cf">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c2c62f64e2ea7a9c6b2c44323e4c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c2c62f64e2ea7a9c6b2c44323e4c68">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619563662d532ddeaf50e7de30412288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619563662d532ddeaf50e7de30412288">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee9872cda69f9a1067fc8883a7d06288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9872cda69f9a1067fc8883a7d06288">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f8ffe21fcd80ade0bb78ee2daca9746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8ffe21fcd80ade0bb78ee2daca9746">&#9670;&nbsp;</a></span>THS_BGR_REG_THS_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THS_BGR_REG_THS_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e755a71a32abf89034ec69352897a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e755a71a32abf89034ec69352897a64">&#9670;&nbsp;</a></span>TIMER0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG&#160;&#160;&#160;0x00000730</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a288b71ae5b2651e76d974bd014a6935c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288b71ae5b2651e76d974bd014a6935c">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1b9971dcbefba02ee37a20fee6e79fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b9971dcbefba02ee37a20fee6e79fd">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abddc6926b3fe02ae184e099d8f21600e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abddc6926b3fe02ae184e099d8f21600e">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a882dcd023c5302a7783187dd10769179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882dcd023c5302a7783187dd10769179">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2aa42f230bb52be95773a3c5329965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2aa42f230bb52be95773a3c5329965">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00d1041d5dda9cdfe053eb21983b817b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d1041d5dda9cdfe053eb21983b817b">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b43f09aefe4ae31a287268e369b534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b43f09aefe4ae31a287268e369b534">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a167b344391586d6c313bd52462c3fb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167b344391586d6c313bd52462c3fb9d">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ca2141ca097ca197bb4fe7cd9ac504a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca2141ca097ca197bb4fe7cd9ac504a">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ccad26d7b6eb203d967feba47d5761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ccad26d7b6eb203d967feba47d5761">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072dc674f4893d7bb3e2a549c5ce3284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072dc674f4893d7bb3e2a549c5ce3284">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af88e47563f39284ffcae3a9455af823b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88e47563f39284ffcae3a9455af823b">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55eb9af6905ef728726b55b7aedd7600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55eb9af6905ef728726b55b7aedd7600">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b6f9233a212c399ad61a565169fadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b6f9233a212c399ad61a565169fadf">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4246f6f1761054aa79c5cc6d3e22ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4246f6f1761054aa79c5cc6d3e22ef">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af44464b5ba81beec5590dea80ee3fdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44464b5ba81beec5590dea80ee3fdd4">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442eb67acc53c1c144bddcc465f47b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442eb67acc53c1c144bddcc465f47b9f">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_TIMER0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108c1b61ddad13947bd536d38fa22cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108c1b61ddad13947bd536d38fa22cef">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_TIMER0_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c330062e8e3eecc6e19f54830825bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c330062e8e3eecc6e19f54830825bac">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_TIMER0_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e1391beaca492bbb18808ecc55806ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1391beaca492bbb18808ecc55806ec">&#9670;&nbsp;</a></span>TIMER0_CLK_REG_TIMER0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae05d4b0f22c1c03637f76da3ca03e398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05d4b0f22c1c03637f76da3ca03e398">&#9670;&nbsp;</a></span>TIMER1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG&#160;&#160;&#160;0x00000734</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa073167a129624a6b8e4ec572fc29181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa073167a129624a6b8e4ec572fc29181">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c132fcf6299b06e79deac0758b0a86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c132fcf6299b06e79deac0758b0a86b">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedfe7ce6ee5cbd6a835f178a30234fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedfe7ce6ee5cbd6a835f178a30234fcf">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3a7c38c9b02333e53124697d1921c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a7c38c9b02333e53124697d1921c88">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b6a5eb005b7979209275fe69201a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b6a5eb005b7979209275fe69201a3a">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5aa982ae51082cd093fc3ff0151085c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5aa982ae51082cd093fc3ff0151085c">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a779b74fb05072007586ae73ba6584c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779b74fb05072007586ae73ba6584c89">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8093e15d7ae299d38d2a14a3722de339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8093e15d7ae299d38d2a14a3722de339">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad52f3639755d4a36ac84911d00b052fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52f3639755d4a36ac84911d00b052fc">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d2bb02434fae352778b0a24954f2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d2bb02434fae352778b0a24954f2e8">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20947dca1a48f73c0b5710b269dd60f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20947dca1a48f73c0b5710b269dd60f8">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a549149fd29f57bb7a3502af4661c206a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549149fd29f57bb7a3502af4661c206a">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace01ef3e5b2ce9a24e157428d181b8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace01ef3e5b2ce9a24e157428d181b8a2">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fbdcbca8a50635bf64f53dde7650430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbdcbca8a50635bf64f53dde7650430">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6fdccffc9c166a8d901a7871bac135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6fdccffc9c166a8d901a7871bac135">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56504da9d97b0b085774b6cdfdd89f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56504da9d97b0b085774b6cdfdd89f9c">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae255f4c0bea8879e38c1f5faf45b3366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae255f4c0bea8879e38c1f5faf45b3366">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_TIMER1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37cc1ad138971f84a2bfbd3e1f4ae24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cc1ad138971f84a2bfbd3e1f4ae24a">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_TIMER1_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea41ec02e8b3527696d6b786767571a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea41ec02e8b3527696d6b786767571a">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_TIMER1_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7edac87d62466d874a556946165ca99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edac87d62466d874a556946165ca99e">&#9670;&nbsp;</a></span>TIMER1_CLK_REG_TIMER1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81d928563ef2dacf094458c4c9a68429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d928563ef2dacf094458c4c9a68429">&#9670;&nbsp;</a></span>TIMER2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG&#160;&#160;&#160;0x00000738</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab453fd56652591d3a467f7d9af2a9e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab453fd56652591d3a467f7d9af2a9e98">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77ac0d163b8223e7838bbc3b326bb7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ac0d163b8223e7838bbc3b326bb7fc">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7902787d36eebb14b66449bbf1b17d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7902787d36eebb14b66449bbf1b17d6f">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2df3ce4dce4b1e61f5dc5612e0b208c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2df3ce4dce4b1e61f5dc5612e0b208c">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2057be3ba01c58a3862b2ac5b1bd99e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2057be3ba01c58a3862b2ac5b1bd99e7">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad732c1cb53763c36e4c5fd128cce5493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad732c1cb53763c36e4c5fd128cce5493">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a541bdcf991a0588a893b7df493160cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541bdcf991a0588a893b7df493160cb0">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31e08155cc3be9eacbc99cf7be2cf3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e08155cc3be9eacbc99cf7be2cf3ef">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d68182c9c9617cc828a4307149f074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d68182c9c9617cc828a4307149f074">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4406b4d82a682c13ba5ad861f1ce57e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4406b4d82a682c13ba5ad861f1ce57e6">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cb96698f1a504f40e2aad0a747e964e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb96698f1a504f40e2aad0a747e964e">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7644e6f2a97ae1ab3542580ac599acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7644e6f2a97ae1ab3542580ac599acb">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34b7dc0675196cde4dfc02db9fa0edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34b7dc0675196cde4dfc02db9fa0edc">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcba993467f063c663a41e686a8b9213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcba993467f063c663a41e686a8b9213">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462a8cf4acce8c55afc545c3ff88b682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462a8cf4acce8c55afc545c3ff88b682">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a897d24a235d0525ffbc9bdb5b3ead21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897d24a235d0525ffbc9bdb5b3ead21b">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbc1d13788656a7a5c5118793756911c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc1d13788656a7a5c5118793756911c">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_TIMER2_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c458abc1e4454d8690a73182231195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c458abc1e4454d8690a73182231195">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_TIMER2_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cc69f1249144890d043b7b8d6a8462b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc69f1249144890d043b7b8d6a8462b">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_TIMER2_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5a83635d4de1347db52f4c6ab9820d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5a83635d4de1347db52f4c6ab9820d">&#9670;&nbsp;</a></span>TIMER2_CLK_REG_TIMER2_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a236a203c232e6640f0afb4c0ffa3e93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236a203c232e6640f0afb4c0ffa3e93b">&#9670;&nbsp;</a></span>TIMER3_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG&#160;&#160;&#160;0x0000073c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43bdd2d2497595c3b2d977a9fb5c5599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bdd2d2497595c3b2d977a9fb5c5599">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10439ae75a8f5c8bbbcbc574197070bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10439ae75a8f5c8bbbcbc574197070bd">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a854c21946c4d387e648485e8a6b17a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854c21946c4d387e648485e8a6b17a26">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a677ba0e93ebb2776483cf190522557f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677ba0e93ebb2776483cf190522557f0">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958340fb10f5a3e85255acdcd0b99060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958340fb10f5a3e85255acdcd0b99060">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0331594bc76381e4758e2720b0fde9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0331594bc76381e4758e2720b0fde9a2">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2393ca932dc8c32a61eda371c552b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2393ca932dc8c32a61eda371c552b3e">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4bce604a01dac436437a8619cf69c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4bce604a01dac436437a8619cf69c3c">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e6c1d49a7f48f042a1946732e09bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e6c1d49a7f48f042a1946732e09bc4">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59d6e98993b34129a68a8542c5e9eeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d6e98993b34129a68a8542c5e9eeec">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad67a710ebf8020c4cfa386a1ebab4457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67a710ebf8020c4cfa386a1ebab4457">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c16a1f02beec1cdb8482db5ef8ceda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c16a1f02beec1cdb8482db5ef8ceda">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80e211f4f458900529245952cb2f73e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e211f4f458900529245952cb2f73e1">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5090234c1b43343dd819e6df07c9212f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5090234c1b43343dd819e6df07c9212f">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c3032f947a51bbdcb7336d7c8f0a027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3032f947a51bbdcb7336d7c8f0a027">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2885c2ba99bb1aa8246b0fe2a58bba43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2885c2ba99bb1aa8246b0fe2a58bba43">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9920bea60f6b5d73b447c8124163d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9920bea60f6b5d73b447c8124163d9">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_TIMER3_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c65d34a348d546ab2fe8e09824f7ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c65d34a348d546ab2fe8e09824f7ca9">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_TIMER3_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6a17305a7cae6a7d1e56c5912e2c53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a17305a7cae6a7d1e56c5912e2c53e">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_TIMER3_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a09bdf751ddfc7b9d3b56ebc6a73fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a09bdf751ddfc7b9d3b56ebc6a73fef">&#9670;&nbsp;</a></span>TIMER3_CLK_REG_TIMER3_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f4353cab4e5eaf027709de5e16f067d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4353cab4e5eaf027709de5e16f067d">&#9670;&nbsp;</a></span>TIMER4_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG&#160;&#160;&#160;0x00000740</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71820e67af05d0b56beda45b40afb406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71820e67af05d0b56beda45b40afb406">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac72cf43e9ee28796035554f741c5f848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac72cf43e9ee28796035554f741c5f848">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ba23e6cbe3c5eb49a7d8b093404e074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba23e6cbe3c5eb49a7d8b093404e074">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b75a7a92c30d2c9f2e71265cff61951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b75a7a92c30d2c9f2e71265cff61951">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac511efb062792a92ea5bd08fbce6f25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac511efb062792a92ea5bd08fbce6f25d">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2681370e691a67e5151feb70ce6df4d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2681370e691a67e5151feb70ce6df4d5">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cac76eccd553e1631657a2ca478efaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cac76eccd553e1631657a2ca478efaf">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef4bbb8cafcb156ce0e7d6f5e0e298ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef4bbb8cafcb156ce0e7d6f5e0e298ec">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aa4867ef961c9a57d92c8e3d0f20780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa4867ef961c9a57d92c8e3d0f20780">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2274421c41135db1e95f3f82354cb438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2274421c41135db1e95f3f82354cb438">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17333556beaee34377d4233942038238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17333556beaee34377d4233942038238">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bad1f0a16cafc8b9235c65478fad036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bad1f0a16cafc8b9235c65478fad036">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a541403e6c0ef311c16fd4e94618545e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541403e6c0ef311c16fd4e94618545e6">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe16b40b43ac6d9aa82582c797688c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe16b40b43ac6d9aa82582c797688c5d">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e6060d19c9714764d11663f2b4b0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e6060d19c9714764d11663f2b4b0b6">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9812f46d43f975100ddb7a9f367e81ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9812f46d43f975100ddb7a9f367e81ca">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628076a303f6b4165d95a0ecf6b02df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628076a303f6b4165d95a0ecf6b02df4">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_TIMER4_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe3df1e37d9f3a7c5436dfd46c33c286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3df1e37d9f3a7c5436dfd46c33c286">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_TIMER4_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a08e15b4580ae3cb7ccf3f8d9ad2224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a08e15b4580ae3cb7ccf3f8d9ad2224">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_TIMER4_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f9ce2d7cb70074f1367fc724780816f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9ce2d7cb70074f1367fc724780816f">&#9670;&nbsp;</a></span>TIMER4_CLK_REG_TIMER4_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2fc851c1db906b2d2383a636607e346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2fc851c1db906b2d2383a636607e346">&#9670;&nbsp;</a></span>TIMER5_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG&#160;&#160;&#160;0x00000744</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0edeee35e16209fc2d8ce4d1052cc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0edeee35e16209fc2d8ce4d1052cc0d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5974874151c4656af1661687bbdce05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5974874151c4656af1661687bbdce05">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a716a6831961cf43059205cd997d999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a716a6831961cf43059205cd997d999">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4941e315772c83da0a7eb3063a8160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4941e315772c83da0a7eb3063a8160">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8050b7c794571152bf57e78aef99ed8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8050b7c794571152bf57e78aef99ed8f">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f5991650b7686d815477035875f3f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5991650b7686d815477035875f3f2d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_CLK_SRC_SEL_PERI0_200M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_CLK_SRC_SEL_PERI0_200M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5cbd1e2248aca6df15853ee9a33739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cbd1e2248aca6df15853ee9a33739d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__1&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d5874b0f3f07a2e9282e6e1adc3360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d5874b0f3f07a2e9282e6e1adc3360">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__128&#160;&#160;&#160;0x111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d4f829d8082f5c8f0abba552cb2013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d4f829d8082f5c8f0abba552cb2013">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__16&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac10b2084f68119cdd5036f0475ef031d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10b2084f68119cdd5036f0475ef031d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__2&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5929e3f7823f4365e3062f1152ed4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5929e3f7823f4365e3062f1152ed4a0">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__32&#160;&#160;&#160;0x101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a117dc7566c81e78265cac494743406f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117dc7566c81e78265cac494743406f0">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__4&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ba144e1c93f9a4d699a5fd596079a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba144e1c93f9a4d699a5fd596079a01">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__64&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4d90d8d4f0bb55e3af4c98deebf6707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d90d8d4f0bb55e3af4c98deebf6707">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M__8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M__8&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca85772988f60e7cd0e550c3daf1624c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca85772988f60e7cd0e550c3daf1624c">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f29944c9e1c395016aaa330610868d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f29944c9e1c395016aaa330610868d6">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add3c635689be4fc4bb188804a96b4d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3c635689be4fc4bb188804a96b4d1d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_TIMER5_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1158ccc94be89897a5691736711d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1158ccc94be89897a5691736711d66">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_TIMER5_CLK_GATING_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_DISABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f246704e3521b115eddee60f28ec73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f246704e3521b115eddee60f28ec73f">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_TIMER5_CLK_GATING_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_ENABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaeda63b36165a233a26a8d05ea2a86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeda63b36165a233a26a8d05ea2a86d">&#9670;&nbsp;</a></span>TIMER5_CLK_REG_TIMER5_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913522e0bb245eeec850b5d97e6a6ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913522e0bb245eeec850b5d97e6a6ae3">&#9670;&nbsp;</a></span>TIMER_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG&#160;&#160;&#160;0x0000074c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acce4ca7f9306ef1f4b1802b78782e5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce4ca7f9306ef1f4b1802b78782e5bb">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a042277cfce50eb1b3e7ca2a3e4a5ddc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042277cfce50eb1b3e7ca2a3e4a5ddc6">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8025c19902ef53e1e8c39a54830f60b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8025c19902ef53e1e8c39a54830f60b4">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c2ba74257ac939f606b235dd500dd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2ba74257ac939f606b235dd500dd8e">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40dec9e30defdfeb575308002107a1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40dec9e30defdfeb575308002107a1c5">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb0f70c1ad41b44abaef18e6c796ab5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0f70c1ad41b44abaef18e6c796ab5c">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f85b1879484623fc474c5885eb4fe06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f85b1879484623fc474c5885eb4fe06">&#9670;&nbsp;</a></span>TIMER_BGR_REG_TIMER_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_BGR_REG_TIMER_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a610226825659666548c070f1f094fe75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610226825659666548c070f1f094fe75">&#9670;&nbsp;</a></span>TRACE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG&#160;&#160;&#160;0x00000508</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8180d7d8f632ad05af66b477f9031ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8180d7d8f632ad05af66b477f9031ff">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd9d07b8f4dd62331201b29458ed0d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9d07b8f4dd62331201b29458ed0d96">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_CLK16M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_CLK16M_RC&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac341acca2b2dd26deb711dd1894d90b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac341acca2b2dd26deb711dd1894d90b1">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_CLK32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_CLK32K&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23742dd9077d5adbf6a4c49fa7c8fa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23742dd9077d5adbf6a4c49fa7c8fa50">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_HOSC&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae99757ee1e91fab7974aad1a2f96faab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99757ee1e91fab7974aad1a2f96faab">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9ebde744ca9173413d6adb04e676f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9ebde744ca9173413d6adb04e676f9">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aee2bae2d12909214a514099adaafb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aee2bae2d12909214a514099adaafb2">&#9670;&nbsp;</a></span>TRACE_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1fc0db2370dec3964a21f243254df5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1fc0db2370dec3964a21f243254df5d">&#9670;&nbsp;</a></span>TRACE_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d81009487a413e8b5e9c3cd92da80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d81009487a413e8b5e9c3cd92da80e">&#9670;&nbsp;</a></span>TRACE_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608fc68fff6da9fd136a1b789c7e02e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608fc68fff6da9fd136a1b789c7e02e9">&#9670;&nbsp;</a></span>TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eb108409d1afb841acd5c6077d84dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb108409d1afb841acd5c6077d84dea">&#9670;&nbsp;</a></span>TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e9ef1f8880b813591c1f541962a0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e9ef1f8880b813591c1f541962a0e4">&#9670;&nbsp;</a></span>TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6482d23705c6bcfc0e31d50db3c5cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6482d23705c6bcfc0e31d50db3c5cbb">&#9670;&nbsp;</a></span>TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a556089dfa5302da3b5b10fc892c5ede8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556089dfa5302da3b5b10fc892c5ede8">&#9670;&nbsp;</a></span>TWI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG&#160;&#160;&#160;0x0000091c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5f7e83f9d220c33dfd38d133f823891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f7e83f9d220c33dfd38d133f823891">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66c0e5c0ec0cef11a84b9fc965d0b249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c0e5c0ec0cef11a84b9fc965d0b249">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af10425e1ed5959f7e0828c47f163c228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10425e1ed5959f7e0828c47f163c228">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1701107cbaa60a640a8e781f25d5ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1701107cbaa60a640a8e781f25d5ebc">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae48523912990c4506c5aaa2875c7fbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48523912990c4506c5aaa2875c7fbfc">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b3ab90c798d6aef4cd6ecdac58c0875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3ab90c798d6aef4cd6ecdac58c0875">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20cf19d0f5118b5d4dedaae3b5058215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20cf19d0f5118b5d4dedaae3b5058215">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca62412030392ebdbc85c3f48c86a975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca62412030392ebdbc85c3f48c86a975">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a255c6a5aee394930ba55fdcae123d017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255c6a5aee394930ba55fdcae123d017">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ffbe9345c68c69fe3a82d06a06f66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ffbe9345c68c69fe3a82d06a06f66a">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac099acd75977cd31cfd5fa586d0e9f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac099acd75977cd31cfd5fa586d0e9f39">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebfe6dc3ecb242bffed0c040e3b60c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfe6dc3ecb242bffed0c040e3b60c2f">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc4701031dd4977e3d0f09460b08a57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4701031dd4977e3d0f09460b08a57e">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6806623342a1a1504828f61d3d5f346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6806623342a1a1504828f61d3d5f346">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58e92ae11558b11ed258c0e103081783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e92ae11558b11ed258c0e103081783">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43d9ad53f632b1cd64a40159b9be391e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d9ad53f632b1cd64a40159b9be391e">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a3aea6b1e1f8dadb3e93a4905852be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a3aea6b1e1f8dadb3e93a4905852be">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a2b6fbcfd6e6cf13074541d4a2d95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a2b6fbcfd6e6cf13074541d4a2d95a">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a8573f5441981e3c6cbf765bf45d129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8573f5441981e3c6cbf765bf45d129">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_GATING_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10cb24b0277c7535c63fc54e241c27c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cb24b0277c7535c63fc54e241c27c2">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a341a3d0697d963ecb93ee39c857710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a341a3d0697d963ecb93ee39c857710">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13342efc7f5fc121a6f9eaa17ef34b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13342efc7f5fc121a6f9eaa17ef34b72">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7769ec272b51063209a8d9576bc2ad5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7769ec272b51063209a8d9576bc2ad5c">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aedb4256ab0dd6ff5c2484122a027c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aedb4256ab0dd6ff5c2484122a027c7">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI2_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI2_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a107b321058df2dc34f430df37cd015e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107b321058df2dc34f430df37cd015e3">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ff4d41b7839e94ae116e92579657e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ff4d41b7839e94ae116e92579657e1">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae91679bc8b2ab6f843f86fd3f8c21c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae91679bc8b2ab6f843f86fd3f8c21c5">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_GATING_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9677dc57843e85d8413be02c7dcbe684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9677dc57843e85d8413be02c7dcbe684">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86cc3b1c3de7bbc0ba4aa9ec8157e8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86cc3b1c3de7bbc0ba4aa9ec8157e8db">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2774e5e853b47ee9c11b43b38d15a08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2774e5e853b47ee9c11b43b38d15a08b">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_RST_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ecc162a4da8b66e690df41f54d6e618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecc162a4da8b66e690df41f54d6e618">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4169bceefb2c074db76129fe953d2a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4169bceefb2c074db76129fe953d2a96">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI3_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI3_RST_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9668fb7408c72c28f5559ff485ab9339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9668fb7408c72c28f5559ff485ab9339">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7caf6d50a33e401a306680bcc94d4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7caf6d50a33e401a306680bcc94d4ed">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a785775d7051446113bcde16fdc24a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785775d7051446113bcde16fdc24a358">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_GATING_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a833eac5494a9585208d1b42050ece1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833eac5494a9585208d1b42050ece1c1">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d281a8c685e6d4c5b03bde7d1891a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d281a8c685e6d4c5b03bde7d1891a3a">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6afc051f8f99224b17b6ff750b35209f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afc051f8f99224b17b6ff750b35209f">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_RST_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d4576bc9156568e496de5b6565014e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4576bc9156568e496de5b6565014e6">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae534a254a4d64c7ecea46147889e684b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae534a254a4d64c7ecea46147889e684b">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI4_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI4_RST_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9b7867fda51fcfbe4bd37bdea9dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b7867fda51fcfbe4bd37bdea9dbc8d">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d025bd4e507f4e131b7c7a463c3122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d025bd4e507f4e131b7c7a463c3122">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b70a004553aad13d51b09ab7c3e3077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b70a004553aad13d51b09ab7c3e3077">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_GATING_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76b4d72f021756e12c3d84c14b22c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76b4d72f021756e12c3d84c14b22c03">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c61d27303eff769519bd9634c682e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c61d27303eff769519bd9634c682e7c">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ee69dfc84d6bf99f260610ce0bf5310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee69dfc84d6bf99f260610ce0bf5310">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_RST_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a01c085e1d4189e9b76bd948bcaadba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a01c085e1d4189e9b76bd948bcaadba">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46b9488bd3bc8b8979db43e9c87ccb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b9488bd3bc8b8979db43e9c87ccb9d">&#9670;&nbsp;</a></span>TWI_BGR_REG_TWI5_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BGR_REG_TWI5_RST_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2afab22eb4735e6d469ad55e0d4d71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2afab22eb4735e6d469ad55e0d4d71a">&#9670;&nbsp;</a></span>UART_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG&#160;&#160;&#160;0x0000090c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04007ca2ae3a10cb9b10511db9a453f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04007ca2ae3a10cb9b10511db9a453f3">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc5b7819a74f09306a291627fa2490c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5b7819a74f09306a291627fa2490c4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4d447b3a0f4f0a57da8169ae0078ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d447b3a0f4f0a57da8169ae0078ba4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf55c7660388c5c0eba8114a231816a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf55c7660388c5c0eba8114a231816a8">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51cfbbdb2c43096c9544f1148d09d227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cfbbdb2c43096c9544f1148d09d227">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f30fb337fee9a2e6d3f937fcb2ef3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f30fb337fee9a2e6d3f937fcb2ef3e">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d748496e4ecde339d863a7f8090048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d748496e4ecde339d863a7f8090048">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe7fbd07266d489f046f45d5e5fc45ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7fbd07266d489f046f45d5e5fc45ed">&#9670;&nbsp;</a></span>UART_BGR_REG_UART0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d95c16aed8ac53041edb4de0df297ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d95c16aed8ac53041edb4de0df297ad">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a511bbde491925145b1827e7dfd4897f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511bbde491925145b1827e7dfd4897f7">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb959408c714a1fedff10e61bcbadc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb959408c714a1fedff10e61bcbadc6">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba64b3629001ced8ab96e2c052e3ba1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba64b3629001ced8ab96e2c052e3ba1a">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d2bdf7af70a0af0775ba6e89441840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d2bdf7af70a0af0775ba6e89441840">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17d33d76d6f166b589e5db49dcf78502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d33d76d6f166b589e5db49dcf78502">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36fb7ac26d154d0b1fcaecc701e3be4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36fb7ac26d154d0b1fcaecc701e3be4e">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20f611e196b7051c9d316404a938dc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f611e196b7051c9d316404a938dc39">&#9670;&nbsp;</a></span>UART_BGR_REG_UART1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a639af17b738bbc7a1466f726075b4450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639af17b738bbc7a1466f726075b4450">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebb21f34e0cbae14d1a7c260f694006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb21f34e0cbae14d1a7c260f694006d">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b157a5c165f19f2f43d48c0ae4fed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b157a5c165f19f2f43d48c0ae4fed4b">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_GATING_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62037b25dafffc2137bd8b1290e45b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62037b25dafffc2137bd8b1290e45b7f">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca26f783a9d43ba11b88ae5854de8cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca26f783a9d43ba11b88ae5854de8cc6">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d82b91697822e2da804c0648950113c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d82b91697822e2da804c0648950113c">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_RST_CLEAR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40aa1443e5c4492adcf989037242de80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aa1443e5c4492adcf989037242de80">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a834d907bd5e802a018c1493e49b21683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834d907bd5e802a018c1493e49b21683">&#9670;&nbsp;</a></span>UART_BGR_REG_UART2_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART2_RST_OFFSET&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace79f0b6d8977dac4f1531bfc9ecccbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace79f0b6d8977dac4f1531bfc9ecccbd">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a229fabf36e4a142fbedf6451ab88c0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229fabf36e4a142fbedf6451ab88c0b0">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d8e8a10e2d1c2fab0808d7cfc4777a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8e8a10e2d1c2fab0808d7cfc4777a5">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_GATING_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e6644ebb964f1884a11b4c145b3dc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6644ebb964f1884a11b4c145b3dc6e">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae964138d62cd843d4716bd3b80ad25fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae964138d62cd843d4716bd3b80ad25fc">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e113f1ee96753c5503e2e8b24df07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e113f1ee96753c5503e2e8b24df07a">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_RST_CLEAR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a1eea9e6ca9788e5e413d95e6b834a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1eea9e6ca9788e5e413d95e6b834a8">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d21c92542feda80b8aea7c74d778bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d21c92542feda80b8aea7c74d778bf4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART3_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART3_RST_OFFSET&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb2b3004aff335b5266b69f9f956e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb2b3004aff335b5266b69f9f956e3a">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33f3d973082716c06ed6a1462f569aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f3d973082716c06ed6a1462f569aae">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab710c6dd1a1a5bd0d13734473cb3e1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab710c6dd1a1a5bd0d13734473cb3e1a4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_GATING_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaab01ebb6517652777ce2dd9dd13203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaab01ebb6517652777ce2dd9dd13203">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff398b78938d73662dad5f39ecb40345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff398b78938d73662dad5f39ecb40345">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aace7555b671a00b2caaf54eb081b0306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace7555b671a00b2caaf54eb081b0306">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_RST_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2191990a1abe1d9171dd6fb8daf79dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2191990a1abe1d9171dd6fb8daf79dd2">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f93e6bc9f50b7799d7bc28965284e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f93e6bc9f50b7799d7bc28965284e39">&#9670;&nbsp;</a></span>UART_BGR_REG_UART4_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART4_RST_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01c7ae7c5f66850e52f9d8e4334690b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c7ae7c5f66850e52f9d8e4334690b5">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28075d2188d004bb65b8b9a2c10b75b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28075d2188d004bb65b8b9a2c10b75b4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751e1aff5bceaab44618fe28ada63ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751e1aff5bceaab44618fe28ada63ee7">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_GATING_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7898ba3da9cf5c31ec7ec977d0c4a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7898ba3da9cf5c31ec7ec977d0c4a44">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c0d1d6587b21622b2eb143b15b4f4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0d1d6587b21622b2eb143b15b4f4c4">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f9678d483005ac6e7f6d5e2f42e987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f9678d483005ac6e7f6d5e2f42e987">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_RST_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d815aebabc6a6073696dd3f0f108190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d815aebabc6a6073696dd3f0f108190">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a344453ea6c7985bd6ef2bb04e29a2856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a344453ea6c7985bd6ef2bb04e29a2856">&#9670;&nbsp;</a></span>UART_BGR_REG_UART5_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART5_RST_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3cb09040cec65e297947c549e428fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3cb09040cec65e297947c549e428fdc">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a395d6d6101eef2dff52f74e86ffdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a395d6d6101eef2dff52f74e86ffdca">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656e4d6b85c6b2589bcc80dc07815c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656e4d6b85c6b2589bcc80dc07815c84">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_GATING_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41f9cd505820a6c2196d2e128c12e039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f9cd505820a6c2196d2e128c12e039">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8a9d12b1fbbcdbd7bf2b6beb8e9328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8a9d12b1fbbcdbd7bf2b6beb8e9328">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24a98d4a5e495d67ba3639c47c9ec95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a98d4a5e495d67ba3639c47c9ec95d">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_RST_CLEAR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9374b42097ed4266280e217e46082ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9374b42097ed4266280e217e46082ff">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1d212f7c8e0169b6a9a2c71e3a99851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d212f7c8e0169b6a9a2c71e3a99851">&#9670;&nbsp;</a></span>UART_BGR_REG_UART6_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART6_RST_OFFSET&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12a2c08e1cc4639af81980c92a8c60e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a2c08e1cc4639af81980c92a8c60e6">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b84da5894910c6aa803183b80f2fced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b84da5894910c6aa803183b80f2fced">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d020aa9ba832796bf852ad4a6bd519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d020aa9ba832796bf852ad4a6bd519">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_GATING_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a231415dce9f9da9c38b9425edc5c4dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231415dce9f9da9c38b9425edc5c4dd8">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0373abd4f6611fffcb019cbdbc618e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0373abd4f6611fffcb019cbdbc618e25">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e37e64df72503d884d2c29886b760cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e37e64df72503d884d2c29886b760cc">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_RST_CLEAR_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa948948cce1494cfaff8f61fc77118de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa948948cce1494cfaff8f61fc77118de">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36979ad75daf60913a0c6689ec986dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36979ad75daf60913a0c6689ec986dbd">&#9670;&nbsp;</a></span>UART_BGR_REG_UART7_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BGR_REG_UART7_RST_OFFSET&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad42d8725ac84f67509832accbc2d137b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42d8725ac84f67509832accbc2d137b">&#9670;&nbsp;</a></span>USB0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG&#160;&#160;&#160;0x00000a70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9fb43f65924dfd051ab4e1d074afe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9fb43f65924dfd051ab4e1d074afe59">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7827abe8e6b2e49dca0cf54b49ae153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7827abe8e6b2e49dca0cf54b49ae153">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318cb743eb59da80da1a8640798477cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318cb743eb59da80da1a8640798477cf">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLK12M_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLK12M_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27a48d8d21f34212c7b80e2d39d75570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a48d8d21f34212c7b80e2d39d75570">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLK12M_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLK12M_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8fd0b7749c71993ded703db15c3dad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fd0b7749c71993ded703db15c3dad6">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLK12M_SEL_RTC_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLK12M_SEL_RTC_32K&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6b54decca294b2fe7e7518f2bb68296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b54decca294b2fe7e7518f2bb68296">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLKEN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLKEN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a214322ba5957ad6cc385107bc93a87e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214322ba5957ad6cc385107bc93a87e2">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1a8dd66d904b7dce95bcda6a21ab50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1a8dd66d904b7dce95bcda6a21ab50">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a804b1e817d4698d1bf14676be7c52398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804b1e817d4698d1bf14676be7c52398">&#9670;&nbsp;</a></span>USB0_CLK_REG_USB0_CLKEN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USB0_CLKEN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a688f13de4447f6b54367fc1a4f54a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a688f13de4447f6b54367fc1a4f54a0">&#9670;&nbsp;</a></span>USB0_CLK_REG_USBPHY0_RSTN_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USBPHY0_RSTN_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7b01b3298f9752179b24a8fd722dc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b01b3298f9752179b24a8fd722dc6f">&#9670;&nbsp;</a></span>USB0_CLK_REG_USBPHY0_RSTN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USBPHY0_RSTN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42fb2764cd6a94d1096a264dea76cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42fb2764cd6a94d1096a264dea76cf4">&#9670;&nbsp;</a></span>USB0_CLK_REG_USBPHY0_RSTN_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USBPHY0_RSTN_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a042350db870581b9d05e02d4b66b1e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042350db870581b9d05e02d4b66b1e09">&#9670;&nbsp;</a></span>USB0_CLK_REG_USBPHY0_RSTN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB0_CLK_REG_USBPHY0_RSTN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afac9806a6b9ab9beb531753650cdd7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac9806a6b9ab9beb531753650cdd7e4">&#9670;&nbsp;</a></span>USB1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG&#160;&#160;&#160;0x00000a74</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace649143a3641d173488b514ae8adb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace649143a3641d173488b514ae8adb5b">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a0e03fcffeaa0cb0cb8b853a842cefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0e03fcffeaa0cb0cb8b853a842cefa">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad932d5d5d1d18901d5cae1f7d9466a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad932d5d5d1d18901d5cae1f7d9466a22">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLK12M_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLK12M_SEL_CLEAR_MASK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d87b3094e4f611867c5e56ac727b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d87b3094e4f611867c5e56ac727b78a">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLK12M_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLK12M_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a044bc325e8382f968e481cb6c0d27ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044bc325e8382f968e481cb6c0d27ba1">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLK12M_SEL_RTC_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLK12M_SEL_RTC_32K&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84e0509e8ff9953d9657ca29101a215b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e0509e8ff9953d9657ca29101a215b">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLKEN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLKEN_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec86baedee553f0da339cc77a7d9d956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec86baedee553f0da339cc77a7d9d956">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5af86ac9dcc9986b8867241ee14e031d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af86ac9dcc9986b8867241ee14e031d">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a610d8be6313b2dd14296baa3f268138b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610d8be6313b2dd14296baa3f268138b">&#9670;&nbsp;</a></span>USB1_CLK_REG_USB1_CLKEN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USB1_CLKEN_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2841e83cd7461820eb21d62ac06d8535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2841e83cd7461820eb21d62ac06d8535">&#9670;&nbsp;</a></span>USB1_CLK_REG_USBPHY1_RSTN_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USBPHY1_RSTN_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb82cf3f8cbb4153359e384a498482ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb82cf3f8cbb4153359e384a498482ea">&#9670;&nbsp;</a></span>USB1_CLK_REG_USBPHY1_RSTN_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USBPHY1_RSTN_CLEAR_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae867fa8802e7518b0878d544d151b72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae867fa8802e7518b0878d544d151b72e">&#9670;&nbsp;</a></span>USB1_CLK_REG_USBPHY1_RSTN_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USBPHY1_RSTN_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2dac2585e8a1db48672b8e561feed7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dac2585e8a1db48672b8e561feed7d">&#9670;&nbsp;</a></span>USB1_CLK_REG_USBPHY1_RSTN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB1_CLK_REG_USBPHY1_RSTN_OFFSET&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f05dcf716c4bec449bd04e73a313ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f05dcf716c4bec449bd04e73a313ac">&#9670;&nbsp;</a></span>USB2_REF_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_REF_CLK_REG&#160;&#160;&#160;0x00000a78</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660cab02b0967303922d1737df609eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660cab02b0967303922d1737df609eda">&#9670;&nbsp;</a></span>USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db9a92ca02cf122d94bda426c8d9033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db9a92ca02cf122d94bda426c8d9033">&#9670;&nbsp;</a></span>USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85085a865e2a835f44a20f8aa9dc0fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85085a865e2a835f44a20f8aa9dc0fa5">&#9670;&nbsp;</a></span>USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae227d935884ed0dafc2e09316214267d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae227d935884ed0dafc2e09316214267d">&#9670;&nbsp;</a></span>USB2_REF_CLK_REG_USB2_REF_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e068136798ff1c417c6945b41bf8cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e068136798ff1c417c6945b41bf8cab">&#9670;&nbsp;</a></span>USB2_SUSPEND_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_SUSPEND_CLK_REG&#160;&#160;&#160;0x00000a7c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5445c7214ad6d6b6cb7cd1a286e3875f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5445c7214ad6d6b6cb7cd1a286e3875f">&#9670;&nbsp;</a></span>USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21dd38f001291300bd5e354781083cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21dd38f001291300bd5e354781083cb7">&#9670;&nbsp;</a></span>USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c7d08054df43268e10621b0e4a0c5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7d08054df43268e10621b0e4a0c5d3">&#9670;&nbsp;</a></span>USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f3c58600867385f2b12588145fdf1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3c58600867385f2b12588145fdf1f3">&#9670;&nbsp;</a></span>USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dba2f1df6ad33979f355e04694b5cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dba2f1df6ad33979f355e04694b5cfa">&#9670;&nbsp;</a></span>USB_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG&#160;&#160;&#160;0x00000a8c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae983adfe811f9574527403d56f761168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae983adfe811f9574527403d56f761168">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dcaa874e6bbcd92bbeba60643af2b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcaa874e6bbcd92bbeba60643af2b5e">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53e67b5f6d2e61ee954e20612a3bbd18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e67b5f6d2e61ee954e20612a3bbd18">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_GATING_OFFSET&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6af1b6b13f6d0136b482114dfaeed6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af1b6b13f6d0136b482114dfaeed6b8">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f8362b786e8eac653b8c23b08b29ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8362b786e8eac653b8c23b08b29ab7">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_PHY_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_PHY_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af52d012a60f16998cbac3423346886ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52d012a60f16998cbac3423346886ba">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_PHY_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_PHY_RST_CLEAR_MASK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360c51f2c4701dcef0e525963dd0c725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360c51f2c4701dcef0e525963dd0c725">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_PHY_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_PHY_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ebc3b2fcd930bd73b84ede3acf6f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ebc3b2fcd930bd73b84ede3acf6f75">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_PHY_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_PHY_RST_OFFSET&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a598d7c488f256324d7d4d73b332ae821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a598d7c488f256324d7d4d73b332ae821">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c6909053b4bb380007629d129d09fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6909053b4bb380007629d129d09fec">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_RST_CLEAR_MASK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe5a7e8ea48d5362e77dca42679f5d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5a7e8ea48d5362e77dca42679f5d18">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc231b5894da63e34e691f7222a065ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc231b5894da63e34e691f7222a065ef">&#9670;&nbsp;</a></span>USB_BGR_REG_USB2_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USB2_RST_OFFSET&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51d8f6e32f53c4d2bf8fc4bbe8bc7988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d8f6e32f53c4d2bf8fc4bbe8bc7988">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66ba3c470198e078a824996fa87f0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66ba3c470198e078a824996fa87f0bc">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6812917b4ea4d5380274f493aef87515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6812917b4ea4d5380274f493aef87515">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_GATING_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9256a8c14a854ca7652a86dcfc5e8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9256a8c14a854ca7652a86dcfc5e8f1">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32f7bb50cf089f7a567677f8210cd6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32f7bb50cf089f7a567677f8210cd6eb">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab184b4170a36a5a7f9065a8842f566b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab184b4170a36a5a7f9065a8842f566b3">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_RST_CLEAR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a771430d306dbece11fa09e53afd8538a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771430d306dbece11fa09e53afd8538a">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d0e18188932ed37956aee790b109da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0e18188932ed37956aee790b109da3">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI0_RST_OFFSET&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc49f48315fdb3502ad629fb3055b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc49f48315fdb3502ad629fb3055b20">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f9da49013a38090aae96239a88afaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9da49013a38090aae96239a88afaf9">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6112933e664bb5e6a3a02d02f9e693f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6112933e664bb5e6a3a02d02f9e693f9">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_GATING_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a69c5aef7b6aaf7ffe88e83fe43a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a69c5aef7b6aaf7ffe88e83fe43a3a">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd408fee74d8cb6b44b41b0e92f68d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd408fee74d8cb6b44b41b0e92f68d2f">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af51d5b70b908f904b614aa12018a6714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51d5b70b908f904b614aa12018a6714">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_RST_CLEAR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae969c158865d6dc539d71d07a756194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae969c158865d6dc539d71d07a756194">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0464e392e0bb0cda00165cd02b24872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0464e392e0bb0cda00165cd02b24872">&#9670;&nbsp;</a></span>USB_BGR_REG_USBEHCI1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBEHCI1_RST_OFFSET&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a006959a8536784ab98674d313b7da4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006959a8536784ab98674d313b7da4ef">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a466ec2f1d394bbb019da473d49ea1314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466ec2f1d394bbb019da473d49ea1314">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0582cc1842df1a0b98f96c8f6cfe7e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0582cc1842df1a0b98f96c8f6cfe7e9c">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0249ec6258e8ff7ed5deb7cec9f588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0249ec6258e8ff7ed5deb7cec9f588">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92647a644bf673e6377ce1324087bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92647a644bf673e6377ce1324087bff3">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addd375fe3251c3a30e5963b2bc9e53a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd375fe3251c3a30e5963b2bc9e53a7">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2dc04482d0055fcbc292bae380052e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2dc04482d0055fcbc292bae380052e2">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa517a53b5ed64d525d73b287395d6c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa517a53b5ed64d525d73b287395d6c1b">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI0_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41e84b8ba9b6913c72c85b6917d01da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e84b8ba9b6913c72c85b6917d01da0">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e3358b86ceff873783821480a0a3ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3358b86ceff873783821480a0a3ee6">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba986a702f0b34a041e0b45d9584203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba986a702f0b34a041e0b45d9584203">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_GATING_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e055d9f89fb94bdc031de9619ce850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e055d9f89fb94bdc031de9619ce850">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0def8f1fbb06f04743228d3a3ddc6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0def8f1fbb06f04743228d3a3ddc6b8">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc91f9c5431bb8c8e7be0c0f52e1b4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc91f9c5431bb8c8e7be0c0f52e1b4b9">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_RST_CLEAR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff074bc569c1d71e5a3b523021ee97d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff074bc569c1d71e5a3b523021ee97d3">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11472e4750c4e490ae8a41158e267639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11472e4750c4e490ae8a41158e267639">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOHCI1_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOHCI1_RST_OFFSET&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7495efd616f486aabcd19074be4715eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7495efd616f486aabcd19074be4715eb">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa07c13b2d5512e32d8ee0a0c54954b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07c13b2d5512e32d8ee0a0c54954b1e">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e92ac207c70b39bcd876a624dce198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e92ac207c70b39bcd876a624dce198">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_GATING_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d319f8d19771b1da5777c46d42ff06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d319f8d19771b1da5777c46d42ff06">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4692f4bdbe306b073e59cb75fb7e7ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4692f4bdbe306b073e59cb75fb7e7ac0">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b58bb28358f84086bbea912ea718b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b58bb28358f84086bbea912ea718b4">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_RST_CLEAR_MASK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f27d9bf4fbc45e8bd041f649aaef9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f27d9bf4fbc45e8bd041f649aaef9e">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadb21ce4535f5a2b14c4525d1c7e1673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb21ce4535f5a2b14c4525d1c7e1673">&#9670;&nbsp;</a></span>USB_BGR_REG_USBOTG0_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BGR_REG_USBOTG0_RST_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8c16c2b371e0d1fd80bec70fa597f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c16c2b371e0d1fd80bec70fa597f04">&#9670;&nbsp;</a></span>VE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG&#160;&#160;&#160;0x0000069c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7344f661a938f11cf27011f15bd46d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7344f661a938f11cf27011f15bd46d7">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_GATING_CLEAR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4412e055aaf60175e1ff8d087c95df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4412e055aaf60175e1ff8d087c95df1">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_GATING_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_GATING_MASK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a889ee0cd95e5d79eaeb5f512f91c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a889ee0cd95e5d79eaeb5f512f91c9b">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_GATING_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134c5944c5b619652992d00c4a03b233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134c5944c5b619652992d00c4a03b233">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_GATING_PASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_GATING_PASS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab868afb92887a4fe2ede3d7cbb92afe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab868afb92887a4fe2ede3d7cbb92afe3">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_RST_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_RST_ASSERT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade3d03f7ffa6a5562bb7267a13fbedd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3d03f7ffa6a5562bb7267a13fbedd2">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_RST_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_RST_CLEAR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75c25102695f9affe7aa0ad46b579388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c25102695f9affe7aa0ad46b579388">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_RST_DE_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_RST_DE_ASSERT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb359684d55469ba68ebace9f04b2939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb359684d55469ba68ebace9f04b2939">&#9670;&nbsp;</a></span>VE_BGR_REG_VE_RST_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_BGR_REG_VE_RST_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd83991aa70bced073510993d40dbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd83991aa70bced073510993d40dbd6">&#9670;&nbsp;</a></span>VE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da014718c8ff3754470a92c4f5a3657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da014718c8ff3754470a92c4f5a3657">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6ef56d18c0ca17e3cdd3d1b38c26bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ef56d18c0ca17e3cdd3d1b38c26bf2">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066e3fb6bd2b36dc903338df2a454e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066e3fb6bd2b36dc903338df2a454e1d">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_PERI0_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_300M&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4022327dd62a161276d6d3f737f50bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4022327dd62a161276d6d3f737f50bed">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_PERI0_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_400M&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8384e620516014256cddeb50da624558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8384e620516014256cddeb50da624558">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_PERI0_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_480M&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb0a1a8308636c0ccdf647c5ccc37b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0a1a8308636c0ccdf647c5ccc37b49">&#9670;&nbsp;</a></span>VE_CLK_REG_CLK_SRC_SEL_VEPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_CLK_SRC_SEL_VEPLL&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab835e14871dab8192a326da78be5a31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab835e14871dab8192a326da78be5a31c">&#9670;&nbsp;</a></span>VE_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee329a6604a4694b43a535bddbc40d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee329a6604a4694b43a535bddbc40d40">&#9670;&nbsp;</a></span>VE_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2374176500195b51b9f6d5be5072019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2374176500195b51b9f6d5be5072019">&#9670;&nbsp;</a></span>VE_CLK_REG_VE_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_VE_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c644e0466a07ddef6f16de262ce99c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c644e0466a07ddef6f16de262ce99c0">&#9670;&nbsp;</a></span>VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a028eaf38c647905e70a223f67555151e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028eaf38c647905e70a223f67555151e">&#9670;&nbsp;</a></span>VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4d2e24d2432f2621d295a2d2308e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4d2e24d2432f2621d295a2d2308e08">&#9670;&nbsp;</a></span>VE_CLK_REG_VE_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VE_CLK_REG_VE_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a893e5dd690236db9183f566da32f035c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893e5dd690236db9183f566da32f035c">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG&#160;&#160;&#160;0x00000b60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4af32aa5bfbebfa41fe55db354d427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4af32aa5bfbebfa41fe55db354d427">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68274762bcedbdb89c0f9d014884d203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68274762bcedbdb89c0f9d014884d203">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202a7b0783b8dc5ee9c4d84d0a222ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202a7b0783b8dc5ee9c4d84d0a222ce9">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef1d303eb6f9a02f33ee1f5ec14bfe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef1d303eb6f9a02f33ee1f5ec14bfe0">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179b865e7007f659ebe6d525dfd8ab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179b865e7007f659ebe6d525dfd8ab72">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24b4164ec04a0aa1c704cc188238b964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b4164ec04a0aa1c704cc188238b964">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2569b7f8c2cb36019eb48f3cec85fd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2569b7f8c2cb36019eb48f3cec85fd89">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40295d2f30cabd3bac9e3e26c4f784ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40295d2f30cabd3bac9e3e26c4f784ea">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa08d03e934e95de2444b92b8d0228e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08d03e934e95de2444b92b8d0228e2f">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26db7a3bff718b46bf7081adba68c81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26db7a3bff718b46bf7081adba68c81c">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78577e51f28167109fe49bb6beb14d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78577e51f28167109fe49bb6beb14d09">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45ceff62bf9b1e61e457cf54b3d1379f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45ceff62bf9b1e61e457cf54b3d1379f">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1315236f756dd4cf5e84d65731e611a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1315236f756dd4cf5e84d65731e611a">&#9670;&nbsp;</a></span>VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3940b9a711b470116597272cce1397e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3940b9a711b470116597272cce1397e2">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG&#160;&#160;&#160;0x00000b64</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedf4464051091964c6b7e17bac96df1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf4464051091964c6b7e17bac96df1b">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7a5b5a230c61a6d4c5cf6c1e89f85c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a5b5a230c61a6d4c5cf6c1e89f85c6">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0a6f30a39cd1b18df8ee2fb6aca681e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a6f30a39cd1b18df8ee2fb6aca681e">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a60cb27658c2317c77a9888240a3684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a60cb27658c2317c77a9888240a3684">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4c96cecce3b0368a41166480fa1f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4c96cecce3b0368a41166480fa1f37">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a267a75248d6cf47512399f3d9f8115dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267a75248d6cf47512399f3d9f8115dc">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a631faf3f8dc47baa9b65f35f91aa82b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631faf3f8dc47baa9b65f35f91aa82b3">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad3674228c5b235352f603374d195174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3674228c5b235352f603374d195174">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2b0113e44cdefd44e6d2e75a43204d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b0113e44cdefd44e6d2e75a43204d8">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a758b0773a035c1b1c5a5bdbfd1bfb7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758b0773a035c1b1c5a5bdbfd1bfb7c9">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc97e513d7ffece7e3d9e990285f2df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc97e513d7ffece7e3d9e990285f2df5">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22823e9a6653e6997100ab29ca9d0ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22823e9a6653e6997100ab29ca9d0ba1">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960441f73b76cd2a0698dc62343e6b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960441f73b76cd2a0698dc62343e6b63">&#9670;&nbsp;</a></span>VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62ad3eafad52b66b31791956ad828ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ad3eafad52b66b31791956ad828ba6">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG&#160;&#160;&#160;0x00000b68</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a811cb2b8128d2318b7e8f80da03756c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cb2b8128d2318b7e8f80da03756c9">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ecdcbebbf584ccc1956d8285a51910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ecdcbebbf584ccc1956d8285a51910">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ef72b54cbeb95cfed4d7a0bc851f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ef72b54cbeb95cfed4d7a0bc851f92">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e36498a0631e65b5a17a5e57f9b79ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e36498a0631e65b5a17a5e57f9b79ee">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac88fa7ae736717def3ebc3c9dc6a2af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88fa7ae736717def3ebc3c9dc6a2af4">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X&#160;&#160;&#160;0x001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ee81352fb52b9e13b543f35c1891f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee81352fb52b9e13b543f35c1891f45">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d41f0d339878e2d16976e2251e91f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d41f0d339878e2d16976e2251e91f3">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X&#160;&#160;&#160;0x011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a932ad45c8095a91f3f6dafac505443c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932ad45c8095a91f3f6dafac505443c0">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7860502059ccf14e578ea9ba834d90d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7860502059ccf14e578ea9ba834d90d1">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_FACTOR_M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_FACTOR_M_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57dba9a288a803f91671baa99e854c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57dba9a288a803f91671baa99e854c19">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLEAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLEAR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7faf599c18687e4b04ac9410a56a99c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7faf599c18687e4b04ac9410a56a99c3">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f3b5f93d45a39c258a688d6566515b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3b5f93d45a39c258a688d6566515b0">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a365f9f73f2d0c03bdb7b64d18ffc035a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365f9f73f2d0c03bdb7b64d18ffc035a">&#9670;&nbsp;</a></span>VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_OFFSET&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
