Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan  7 17:01:09 2024
| Host         : HOME-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           17 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|            Clock Signal           |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|  internal_clk_BUFG                | sensor/echo_old_i_1_n_0        |                                |                1 |              1 |
|  internal_clk_BUFG                | sensor/trig_i_2_n_0            | sensor/trig                    |                1 |              1 |
|  sensor/internal_clk_0[1]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[2]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[3]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[4]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[5]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[6]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[9]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[7]         |                                |                                |                1 |              1 |
|  sensor/internal_clk_0[8]         |                                |                                |                1 |              1 |
|  uart/internal_clk                | uart/sig_r                     | rst_IBUF                       |                1 |              1 |
|  uart/internal_clk                |                                |                                |                1 |              2 |
|  internal_clk_BUFG                | bcd/bcd[7]_i_1_n_0             |                                |                2 |              4 |
|  internal_clk_BUFG                | bcd/bcd[11]_i_1_n_0            |                                |                2 |              4 |
|  internal_clk_BUFG                | bcd/bcd[3]_i_1_n_0             |                                |                2 |              4 |
|  internal_clk_BUFG                | bcd/i                          |                                |                1 |              4 |
|  sensor/next_state_reg[3]_i_2_n_0 |                                |                                |                1 |              4 |
|  uart/internal_clk                | uart/byte_number[3]_i_1_n_0    |                                |                1 |              4 |
|  internal_clk_BUFG                |                                |                                |                4 |              5 |
|  internal_clk_BUFG                | sensor/data_out[4]_i_1_n_0     |                                |                2 |              5 |
|  uart/internal_clk                | uart/data_r[4]_i_2_n_0         | uart/data_r[4]_i_1_n_0         |                1 |              5 |
|  bcd/next_state                   |                                |                                |                2 |              6 |
|  internal_clk_BUFG                |                                | rst_IBUF                       |                3 |             10 |
|  internal_clk_BUFG                | bcd/dec_out[11]_i_2_n_0        | bcd/dec_out[11]_i_1_n_0        |                3 |             12 |
|  internal_clk_BUFG                | bcd/bin                        |                                |                4 |             14 |
|  internal_clk_BUFG                | sensor/data_to_bcd[13]_i_2_n_0 | sensor/data_to_bcd[13]_i_1_n_0 |                2 |             14 |
|  internal_clk_BUFG                | sensor/CEA2                    | sensor/echo_cnt[15]_i_1_n_0    |                5 |             16 |
|  internal_clk_BUFG                | sensor/cnt[0]_i_2_n_0          | sensor/cnt                     |                5 |             19 |
|  clk_IBUF_BUFG                    |                                | rst_IBUF                       |                7 |             19 |
+-----------------------------------+--------------------------------+--------------------------------+------------------+----------------+


