Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Nov  9 17:42:26 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/2tl2aprx/l2norm_FPGA_project/fmax/abssq08algtiming_report.txt
| Design            : abssq08_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.828        0.000                      0                   16        2.256        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                36.828        0.000                      0                   16        2.256        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       36.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[8]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        13.137ns  (logic 4.493ns (34.203%)  route 8.644ns (65.797%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.199    10.150    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[8]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090    10.240 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.845    12.085    gate_out1_OBUF[8]
    BF10                                                              r  gate_out1_OBUF[8]_inst/I
    BF10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.052    13.137 r  gate_out1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.137    gate_out1[8]
    BF10                                                              r  gate_out1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             37.165ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[4]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.800ns  (logic 4.201ns (32.821%)  route 8.599ns (67.179%))
  Logic Levels:           25  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.239    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[4]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     9.290 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           1.049    10.339    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[4]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[4]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    10.428 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.327    11.755    gate_out1_OBUF[4]
    BD9                                                               r  gate_out1_OBUF[4]_inst/I
    BD9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.045    12.800 r  gate_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.800    gate_out1[4]
    BD9                                                               r  gate_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 37.165    

Slack (MET) :             37.314ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 4.471ns (35.346%)  route 8.179ns (64.654%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.244    10.194    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X117Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[7]_inst_i_1/I2
    SLICE_X117Y442       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068    10.262 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.336    11.598    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    12.650 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.650    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                 37.314    

Slack (MET) :             37.364ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.601ns  (logic 4.454ns (35.346%)  route 8.147ns (64.653%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.244    10.194    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X117Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[6]_inst_i_1/I2
    SLICE_X117Y442       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050    10.244 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.304    11.548    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    12.601 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.601    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                 37.364    

Slack (MET) :             37.464ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[10]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 4.495ns (35.956%)  route 8.006ns (64.044%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.201    10.152    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    10.242 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.205    11.447    gate_out1_OBUF[10]
    BE7                                                               r  gate_out1_OBUF[10]_inst/I
    BE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    12.500 r  gate_out1_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.500    gate_out1[10]
    BE7                                                               r  gate_out1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                 37.464    

Slack (MET) :             37.467ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 4.511ns (36.092%)  route 7.987ns (63.908%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.201    10.152    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[11]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096    10.248 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.186    11.434    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.063    12.497 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.497    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 37.467    

Slack (MET) :             37.474ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 4.486ns (35.916%)  route 8.005ns (64.084%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.162    10.113    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    10.210 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.243    11.453    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.038    12.491 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.491    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                 37.474    

Slack (MET) :             37.474ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[15]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.490ns  (logic 4.474ns (35.822%)  route 8.016ns (64.178%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.242    10.192    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X117Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[15]_inst_i_1/I2
    SLICE_X117Y442       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    10.258 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.175    11.433    gate_out1_OBUF[15]
    BF8                                                               r  gate_out1_OBUF[15]_inst/I
    BF8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.057    12.490 r  gate_out1_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.490    gate_out1[15]
    BF8                                                               r  gate_out1[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                 37.474    

Slack (MET) :             37.476ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.488ns  (logic 4.503ns (36.055%)  route 7.986ns (63.945%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.199    10.150    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.099    10.249 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.187    11.436    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    12.488 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.488    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                 37.476    

Slack (MET) :             37.478ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[3]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 4.547ns (36.416%)  route 7.940ns (63.584%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=51, routed)          3.137     3.797    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y434                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/I4
    SLICE_X118Y434       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.895 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b5/O
                         net (fo=2, routed)           0.154     4.049    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/DI[0]
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/I0
    SLICE_X117Y435       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.198 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.009     4.207    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_i_4_n_0
    SLICE_X117Y435                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/S[0]
    SLICE_X117Y435       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.397 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     4.423    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[6]_INST_0_n_0
    SLICE_X117Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/CI
    SLICE_X117Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.505 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.193     4.698    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/a1g[1].s_i[11]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/I4
    SLICE_X118Y436       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     4.846 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/g0_b4__2/O
                         net (fo=1, routed)           0.022     4.868    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[19][4]
    SLICE_X118Y436                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/S[5]
    SLICE_X118Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.027 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0/CO[7]
                         net (fo=1, routed)           0.026     5.053    abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[12]_INST_0_n_0
    SLICE_X118Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/CI
    SLICE_X118Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.109 r  abssq08_fixpt16_struct/subsystem16bitalg/cmult6/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[20]_INST_0/O[0]
                         net (fo=2, routed)           0.331     5.440    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[20]
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/I0
    SLICE_X120Y437       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.563 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.007     5.570    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X120Y437                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X120Y437       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.723 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y438       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.835 f  abssq08_fixpt16_struct/subsystem16bitalg/addsub6/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.359     6.194    abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3[28]
    SLICE_X121Y438                                                    f  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/I0
    SLICE_X121Y438       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.293 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5/O
                         net (fo=1, routed)           0.025     6.318    abssq08_fixpt16_struct/subsystem16bitalg/abs6/i__carry__2_i_5_n_0
    SLICE_X121Y438                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/S[3]
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.467 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2/O[4]
                         net (fo=1, routed)           0.498     6.965    abssq08_fixpt16_struct/subsystem16bitalg/abs6/_inferred__0/i__carry__2_n_11
    SLICE_X120Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/I1
    SLICE_X120Y440       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     7.033 r  abssq08_fixpt16_struct/subsystem16bitalg/abs6/comp3.core_instance3_i_38/O
                         net (fo=1, routed)           0.179     7.212    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[29]
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/I0
    SLICE_X122Y440       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.310 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1/O
                         net (fo=1, routed)           0.022     7.332    abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29].carryxor_i_1_n_0
    SLICE_X122Y440                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     7.390 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub9/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=4, routed)           0.317     7.708    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__0_0[15]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/I3
    SLICE_X121Y443       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.833 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9/O
                         net (fo=1, routed)           0.015     7.848    abssq08_fixpt16_struct/subsystem16bitalg/bool1/S[7]
    SLICE_X121Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[7]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.972 r  abssq08_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=40, routed)          0.308     8.279    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/CO[0]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/I2
    SLICE_X120Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     8.440 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21/O
                         net (fo=2, routed)           0.167     8.608    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_21_n_0
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/I5
    SLICE_X120Y445       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.731 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_5__0/O
                         net (fo=1, routed)           0.163     8.894    abssq08_fixpt16_struct/subsystem16bitalg/bool2/gate_out1_OBUF[15]_inst_i_2[3]
    SLICE_X120Y444                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/DI[3]
    SLICE_X120Y444       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.108     9.002 r  abssq08_fixpt16_struct/subsystem16bitalg/bool2/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.237     9.238    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1_1[0]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I4
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     9.327 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.367     9.695    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/I0
    SLICE_X119Y443       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.819 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/result_16_3_rel_carry_i_9__1/O
                         net (fo=1, routed)           0.010     9.829    abssq08_fixpt16_struct/subsystem16bitalg/bool3/gate_out1_OBUF[15]_inst_i_1_0[7]
    SLICE_X119Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/S[7]
    SLICE_X119Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     9.951 r  abssq08_fixpt16_struct/subsystem16bitalg/bool3/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.176    10.127    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1[0][0]
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_1/I2
    SLICE_X118Y443       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159    10.286 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.164    11.450    gate_out1_OBUF[3]
    BA9                                                               r  gate_out1_OBUF[3]_inst/I
    BA9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.037    12.487 r  gate_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.487    gate_out1[3]
    BA9                                                               r  gate_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                 37.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.256ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[0]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.029ns (45.625%)  route 1.227ns (54.375%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.041     0.920 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=5, routed)           0.196     1.116    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[14]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[0]_inst_i_2/I0
    SLICE_X120Y442       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.157 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.097     1.254    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[0]_inst_i_2_n_0
    SLICE_X118Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[0]_inst_i_1/I0
    SLICE_X118Y442       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     1.276 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.721    gate_out1_OBUF[0]
    BB9                                                               r  gate_out1_OBUF[0]_inst/I
    BB9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.256 r  gate_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.256    gate_out1[0]
    BB9                                                               r  gate_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[1]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.061ns (46.164%)  route 1.237ns (53.836%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.051     0.930 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=4, routed)           0.175     1.105    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[15]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[1]_inst_i_2/I0
    SLICE_X120Y442       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.145 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.099     1.244    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[1]_inst_i_2_n_0
    SLICE_X118Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[1]_inst_i_1/I0
    SLICE_X118Y442       LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.049     1.293 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.768    gate_out1_OBUF[1]
    BC9                                                               r  gate_out1_OBUF[1]_inst/I
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.531     2.299 r  gate_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.299    gate_out1[1]
    BC9                                                               r  gate_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[3]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.057ns (44.890%)  route 1.297ns (55.110%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.031     0.944 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=4, routed)           0.185     1.130    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[17]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_2/I0
    SLICE_X120Y443       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.180 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.095     1.274    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     1.315 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.826    gate_out1_OBUF[3]
    BA9                                                               r  gate_out1_OBUF[3]_inst/I
    BA9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.528     2.354 r  gate_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.354    gate_out1[3]
    BA9                                                               r  gate_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.371ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[2]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.023ns (43.144%)  route 1.348ns (56.856%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.932 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[0]
                         net (fo=5, routed)           0.201     1.133    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[16]
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[2]_inst_i_2/I0
    SLICE_X120Y445       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.168 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.154     1.322    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[2]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[2]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.357 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.844    gate_out1_OBUF[2]
    BA10                                                              r  gate_out1_OBUF[2]_inst/I
    BA10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.371 r  gate_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.371    gate_out1[2]
    BA10                                                              r  gate_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.065ns (44.343%)  route 1.336ns (55.657%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.051     0.964 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=4, routed)           0.158     1.122    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[23]
    SLICE_X120Y445                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_2/I0
    SLICE_X120Y445       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.163 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.144     1.307    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     1.330 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.859    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.401 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.401    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.404ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[5]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.076ns (44.780%)  route 1.327ns (55.220%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.033     0.946 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=4, routed)           0.182     1.128    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[19]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[5]_inst_i_2/I0
    SLICE_X120Y443       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     1.178 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.099     1.276    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[5]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[5]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     1.325 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     1.866    gate_out1_OBUF[5]
    BD8                                                               r  gate_out1_OBUF[5]_inst/I
    BD8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.537     2.404 r  gate_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.404    gate_out1[5]
    BD8                                                               r  gate_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[14]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.060ns (43.534%)  route 1.376ns (56.466%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.930 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.933    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y451                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.035     0.968 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.193     1.161    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[28]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/I0
    SLICE_X120Y442       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.175 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.135     1.310    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_2_n_0
    SLICE_X117Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_1/I0
    SLICE_X117Y442       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.351 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.890    gate_out1_OBUF[14]
    BE8                                                               r  gate_out1_OBUF[14]_inst/I
    BE8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.546     2.436 r  gate_out1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.436    gate_out1[14]
    BE8                                                               r  gate_out1[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[10]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.060ns (43.390%)  route 1.383ns (56.610%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.930 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.933    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y451                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.952 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[0]
                         net (fo=5, routed)           0.214     1.166    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[24]
    SLICE_X120Y442                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_2/I0
    SLICE_X120Y442       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.188 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.122     1.310    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.361 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.538     1.899    gate_out1_OBUF[10]
    BE7                                                               r  gate_out1_OBUF[10]_inst/I
    BE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.544     2.443 r  gate_out1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.443    gate_out1[10]
    BE7                                                               r  gate_out1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.051ns (42.910%)  route 1.398ns (57.090%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.930 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.933    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y451                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.033     0.966 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=4, routed)           0.209     1.175    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[27]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_2/I0
    SLICE_X120Y443       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.216 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.126     1.342    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.366 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.554     1.920    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.529     2.448 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.448    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 gate_in2[5]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[12]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.048ns (42.781%)  route 1.402ns (57.219%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BA11                                              0.000     0.000 r  gate_in2[5] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[5]_inst/I
    BA11                                                              r  gate_in2_IBUF[5]_inst/INBUF_INST/PAD
    BA11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292     0.292 r  gate_in2_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.292    gate_in2_IBUF[5]_inst/OUT
    BA11                                                              r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/I
    BA11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.292 r  gate_in2_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=47, routed)          0.431     0.723    abssq08_fixpt16_struct/subsystem16bitalg/abs8/P[6]
    SLICE_X119Y446                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/I0
    SLICE_X119Y446       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.764 r  abssq08_fixpt16_struct/subsystem16bitalg/abs8/comp1.core_instance1_i_59/O
                         net (fo=1, routed)           0.048     0.812    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[6]
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/I0
    SLICE_X119Y448       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.834 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.007     0.841    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X119Y448                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[6]
    SLICE_X119Y448       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.035     0.876 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.879    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X119Y449                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.896 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.017     0.913    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X119Y450                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.930 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.933    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y451                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     0.957 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.222     1.179    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/core_s[26]
    SLICE_X120Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[12]_inst_i_2/I0
    SLICE_X120Y443       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.193 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.128     1.321    abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[12]_inst_i_2_n_0
    SLICE_X118Y443                                                    r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[12]_inst_i_1/I0
    SLICE_X118Y443       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.380 r  abssq08_fixpt16_struct/subsystem16bitalg/addsub10/gate_out1_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.923    gate_out1_OBUF[12]
    BD10                                                              r  gate_out1_OBUF[12]_inst/I
    BD10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.450 r  gate_out1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.450    gate_out1[12]
    BD10                                                              r  gate_out1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  2.450    






