// Seed: 3657118205
module module_0;
  tri0 id_1, id_2, id_3;
  assign id_2 = -1;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  nor primCall (id_1, id_2, id_3);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input tri1 id_3,
    output supply1 id_4
);
  id_6(
      .id_0((-1)), .id_1(-1), .id_2(), .id_3(1'h0)
  );
  module_0 modCall_1 ();
endmodule
