{
  "module_name": "dcn31_dccg.h",
  "hash_id": "db6b63de11af89149f1870f424c570db77c5dc68eaeec05013e93f7224ef4d72",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_dccg.h",
  "human_readable_source": " \n\n#ifndef __DCN31_DCCG_H__\n#define __DCN31_DCCG_H__\n\n#include \"dcn30/dcn30_dccg.h\"\n\n#define DCCG_REG_LIST_DCN31() \\\n\tSR(DPPCLK_DTO_CTRL),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 0),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 1),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 2),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 3),\\\n\tSR(PHYASYMCLK_CLOCK_CNTL),\\\n\tSR(PHYBSYMCLK_CLOCK_CNTL),\\\n\tSR(PHYCSYMCLK_CLOCK_CNTL),\\\n\tSR(PHYDSYMCLK_CLOCK_CNTL),\\\n\tSR(PHYESYMCLK_CLOCK_CNTL),\\\n\tSR(DPSTREAMCLK_CNTL),\\\n\tSR(SYMCLK32_SE_CNTL),\\\n\tSR(SYMCLK32_LE_CNTL),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 0),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 1),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 2),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 3),\\\n\tDCCG_SRII(MODULO, DTBCLK_DTO, 0),\\\n\tDCCG_SRII(MODULO, DTBCLK_DTO, 1),\\\n\tDCCG_SRII(MODULO, DTBCLK_DTO, 2),\\\n\tDCCG_SRII(MODULO, DTBCLK_DTO, 3),\\\n\tDCCG_SRII(PHASE, DTBCLK_DTO, 0),\\\n\tDCCG_SRII(PHASE, DTBCLK_DTO, 1),\\\n\tDCCG_SRII(PHASE, DTBCLK_DTO, 2),\\\n\tDCCG_SRII(PHASE, DTBCLK_DTO, 3),\\\n\tSR(DCCG_AUDIO_DTBCLK_DTO_MODULO),\\\n\tSR(DCCG_AUDIO_DTBCLK_DTO_PHASE),\\\n\tSR(DCCG_AUDIO_DTO_SOURCE),\\\n\tSR(DENTIST_DISPCLK_CNTL),\\\n\tSR(DSCCLK0_DTO_PARAM),\\\n\tSR(DSCCLK1_DTO_PARAM),\\\n\tSR(DSCCLK2_DTO_PARAM),\\\n\tSR(DSCCLK_DTO_CTRL),\\\n\tSR(DCCG_GATE_DISABLE_CNTL2),\\\n\tSR(DCCG_GATE_DISABLE_CNTL3),\\\n\tSR(HDMISTREAMCLK0_DTO_PARAM)\n\n\n#define DCCG_MASK_SH_LIST_DCN31(mask_sh) \\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 0, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 0, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 1, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 1, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 2, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 2, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 3, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 3, mask_sh),\\\n\tDCCG_SF(DPPCLK0_DTO_PARAM, DPPCLK0_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(DPPCLK0_DTO_PARAM, DPPCLK0_DTO_MODULO, mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYDSYMCLK_CLOCK_CNTL, PHYDSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYDSYMCLK_CLOCK_CNTL, PHYDSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYESYMCLK_CLOCK_CNTL, PHYESYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(DPSTREAMCLK_CNTL, DPSTREAMCLK_PIPE0_EN, mask_sh),\\\n\tDCCG_SF(DPSTREAMCLK_CNTL, DPSTREAMCLK_PIPE1_EN, mask_sh),\\\n\tDCCG_SF(DPSTREAMCLK_CNTL, DPSTREAMCLK_PIPE2_EN, mask_sh),\\\n\tDCCG_SF(DPSTREAMCLK_CNTL, DPSTREAMCLK_PIPE3_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE0_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE1_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE2_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE3_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE0_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE1_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE2_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_SE_CNTL, SYMCLK32_SE3_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_LE_CNTL, SYMCLK32_LE0_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_LE_CNTL, SYMCLK32_LE1_SRC_SEL, mask_sh),\\\n\tDCCG_SF(SYMCLK32_LE_CNTL, SYMCLK32_LE0_EN, mask_sh),\\\n\tDCCG_SF(SYMCLK32_LE_CNTL, SYMCLK32_LE1_EN, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, ENABLE, 0, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, ENABLE, 1, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, ENABLE, 2, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, ENABLE, 3, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLKDTO, ENABLE_STATUS, 0, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLKDTO, ENABLE_STATUS, 1, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLKDTO, ENABLE_STATUS, 2, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLKDTO, ENABLE_STATUS, 3, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, PIPE, DTO_SRC_SEL, 0, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, PIPE, DTO_SRC_SEL, 1, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, PIPE, DTO_SRC_SEL, 2, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, PIPE, DTO_SRC_SEL, 3, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, DIV, 0, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, DIV, 1, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, DIV, 2, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, DTBCLK_DTO, DIV, 3, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, OTG, ADD_PIXEL, 0, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, OTG, ADD_PIXEL, 1, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, OTG, ADD_PIXEL, 2, mask_sh),\\\n\tDCCG_SFII(OTG, PIXEL_RATE_CNTL, OTG, ADD_PIXEL, 3, mask_sh),\\\n\tDCCG_SF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO_SEL, mask_sh),\\\n\tDCCG_SF(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL, mask_sh),\\\n\tDCCG_SF(DENTIST_DISPCLK_CNTL, DENTIST_DISPCLK_CHG_MODE, mask_sh), \\\n\tDCCG_SF(DSCCLK0_DTO_PARAM, DSCCLK0_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(DSCCLK0_DTO_PARAM, DSCCLK0_DTO_MODULO, mask_sh),\\\n\tDCCG_SF(DSCCLK1_DTO_PARAM, DSCCLK1_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(DSCCLK1_DTO_PARAM, DSCCLK1_DTO_MODULO, mask_sh),\\\n\tDCCG_SF(DSCCLK2_DTO_PARAM, DSCCLK2_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(DSCCLK2_DTO_PARAM, DSCCLK2_DTO_MODULO, mask_sh),\\\n\tDCCG_SF(DSCCLK_DTO_CTRL, DSCCLK0_DTO_ENABLE, mask_sh),\\\n\tDCCG_SF(DSCCLK_DTO_CTRL, DSCCLK1_DTO_ENABLE, mask_sh),\\\n\tDCCG_SF(DSCCLK_DTO_CTRL, DSCCLK2_DTO_ENABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL2, PHYASYMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL2, PHYBSYMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL2, PHYCSYMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL2, PHYDSYMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL2, PHYESYMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, DPSTREAMCLK_ROOT_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, DPSTREAMCLK_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_SE0_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_SE1_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_SE2_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_SE3_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_LE0_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(DCCG_GATE_DISABLE_CNTL3, SYMCLK32_ROOT_LE1_GATE_DISABLE, mask_sh),\\\n\tDCCG_SF(HDMISTREAMCLK0_DTO_PARAM, HDMISTREAMCLK0_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(HDMISTREAMCLK0_DTO_PARAM, HDMISTREAMCLK0_DTO_MODULO, mask_sh)\n\n\nstruct dccg *dccg31_create(\n\tstruct dc_context *ctx,\n\tconst struct dccg_registers *regs,\n\tconst struct dccg_shift *dccg_shift,\n\tconst struct dccg_mask *dccg_mask);\n\nvoid dccg31_init(struct dccg *dccg);\n\nvoid dccg31_enable_symclk32_se(\n\t\tstruct dccg *dccg,\n\t\tint hpo_se_inst,\n\t\tenum phyd32clk_clock_source phyd32clk);\n\nvoid dccg31_disable_symclk32_se(\n\t\tstruct dccg *dccg,\n\t\tint hpo_se_inst);\n\nvoid dccg31_enable_symclk32_le(\n\t\tstruct dccg *dccg,\n\t\tint hpo_le_inst,\n\t\tenum phyd32clk_clock_source phyd32clk);\n\nvoid dccg31_disable_symclk32_le(\n\t\tstruct dccg *dccg,\n\t\tint hpo_le_inst);\n\nvoid dccg31_set_symclk32_le_root_clock_gating(\n\t\tstruct dccg *dccg,\n\t\tint hpo_le_inst,\n\t\tbool enable);\n\nvoid dccg31_set_physymclk(\n\t\tstruct dccg *dccg,\n\t\tint phy_inst,\n\t\tenum physymclk_clock_source clk_src,\n\t\tbool force_enable);\n\nvoid dccg31_set_audio_dtbclk_dto(\n\t\tstruct dccg *dccg,\n\t\tconst struct dtbclk_dto_params *params);\n\nvoid dccg31_update_dpp_dto(\n\tstruct dccg *dccg,\n\tint dpp_inst,\n\tint req_dppclk);\n\nvoid dccg31_get_dccg_ref_freq(\n\tstruct dccg *dccg,\n\tunsigned int xtalin_freq_inKhz,\n\tunsigned int *dccg_ref_freq_inKhz);\n\nvoid dccg31_set_dpstreamclk(\n\tstruct dccg *dccg,\n\tenum streamclk_source src,\n\tint otg_inst,\n\tint dp_hpo_inst);\n\nvoid dccg31_set_dtbclk_dto(\n\t\tstruct dccg *dccg,\n\t\tconst struct dtbclk_dto_params *params);\n\nvoid dccg31_otg_add_pixel(\n\tstruct dccg *dccg,\n\tuint32_t otg_inst);\n\nvoid dccg31_otg_drop_pixel(\n\tstruct dccg *dccg,\n\tuint32_t otg_inst);\n\nvoid dccg31_set_dispclk_change_mode(\n\tstruct dccg *dccg,\n\tenum dentist_dispclk_change_mode change_mode);\n\nvoid dccg31_disable_dscclk(struct dccg *dccg, int inst);\n\nvoid dccg31_enable_dscclk(struct dccg *dccg, int inst);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}