{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515799814317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515799814357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 12 19:30:13 2018 " "Processing started: Fri Jan 12 19:30:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515799814357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799814357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProIA -c ProIA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProIA -c ProIA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799814358 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1515799820609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProIA-behavior " "Found design unit 1: ProIA-behavior" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProIA " "Found entity 1: ProIA" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg8-Behavior " "Found design unit 1: breg8-Behavior" {  } { { "breg8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/breg8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916043 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg8 " "Found entity 1: breg8" {  } { { "breg8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/breg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Found design unit 1: pc-behavior" {  } { { "pc.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916087 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram8-behavior " "Found design unit 1: ram8-behavior" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram8 " "Found entity 1: ram8" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom8-behavior " "Found design unit 1: rom8-behavior" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916190 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom8 " "Found entity 1: rom8" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A-behavior " "Found design unit 1: A-behavior" {  } { { "A.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/A.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916246 ""} { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B-behavior " "Found design unit 1: B-behavior" {  } { { "B.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/B.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916293 ""} { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAout-behavior " "Found design unit 1: ULAout-behavior" {  } { { "ULAout.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ULAout.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916339 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAout " "Found entity 1: ULAout" {  } { { "ULAout.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ULAout.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behavior " "Found design unit 1: MDR-behavior" {  } { { "MDR.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916410 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxA-multiplexador " "Found design unit 1: muxA-multiplexador" {  } { { "muxA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916462 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "muxA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxB-multiplexador " "Found design unit 1: muxB-multiplexador" {  } { { "muxB.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916512 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "muxB.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxUM-multiplexador " "Found design unit 1: muxUM-multiplexador" {  } { { "muxUM.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxUM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916563 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxUM " "Found entity 1: muxUM" {  } { { "muxUM.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxUM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpuj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpuj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPUJ-multiplexador " "Found design unit 1: muxPUJ-multiplexador" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916611 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPUJ " "Found entity 1: muxPUJ" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exsinal2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exsinal2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exSinal2x8-extensor " "Found design unit 1: exSinal2x8-extensor" {  } { { "exSinal2x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal2x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916657 ""} { "Info" "ISGN_ENTITY_NAME" "1 exSinal2x8 " "Found entity 1: exSinal2x8" {  } { { "exSinal2x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal2x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exsinal4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exsinal4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exSinal4x8-extensor " "Found design unit 1: exSinal4x8-extensor" {  } { { "exSinal4x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal4x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916712 ""} { "Info" "ISGN_ENTITY_NAME" "1 exSinal4x8 " "Found entity 1: exSinal4x8" {  } { { "exSinal4x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal4x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unicontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unicontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniControl-behavior " "Found design unit 1: UniControl-behavior" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916775 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniControl " "Found entity 1: UniControl" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAnd-logic_and " "Found design unit 1: MAnd-logic_and" {  } { { "MAnd.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916827 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAnd " "Found entity 1: MAnd" {  } { { "MAnd.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOr-logic_or " "Found design unit 1: MOr-logic_or" {  } { { "MOr.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MOr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916872 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOr " "Found entity 1: MOr" {  } { { "MOr.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/MOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exsinal_2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exsinal_2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exSinal_2x8-extensor " "Found design unit 1: exSinal_2x8-extensor" {  } { { "exSinal_2x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal_2x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916925 ""} { "Info" "ISGN_ENTITY_NAME" "1 exSinal_2x8 " "Found entity 1: exSinal_2x8" {  } { { "exSinal_2x8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/exSinal_2x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-funcao " "Found design unit 1: ula-funcao" {  } { { "ula.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515799916974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799916974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProIA " "Elaborating entity \"ProIA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515799917462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_out_reg_A ProIA.vhd(286) " "Verilog HDL or VHDL warning at ProIA.vhd(286): object \"t_out_reg_A\" assigned a value but never read" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515799917475 "|ProIA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_out_reg_B ProIA.vhd(289) " "Verilog HDL or VHDL warning at ProIA.vhd(289): object \"t_out_reg_B\" assigned a value but never read" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515799917475 "|ProIA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAnd MAnd:And_component " "Elaborating entity \"MAnd\" for hierarchy \"MAnd:And_component\"" {  } { { "ProIA.vhd" "And_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOr MOr:Or_component " "Elaborating entity \"MOr\" for hierarchy \"MOr:Or_component\"" {  } { { "ProIA.vhd" "Or_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_component " "Elaborating entity \"pc\" for hierarchy \"pc:pc_component\"" {  } { { "ProIA.vhd" "pc_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom8 rom8:rom8_component " "Elaborating entity \"rom8\" for hierarchy \"rom8:rom8_component\"" {  } { { "ProIA.vhd" "rom8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniControl UniControl:UniControl_component " "Elaborating entity \"UniControl\" for hierarchy \"UniControl:UniControl_component\"" {  } { { "ProIA.vhd" "UniControl_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917543 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_flag UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"pc_flag\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917562 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_cond UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"pc_cond\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917562 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ler_men UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ler_men\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917562 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "esc_men UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"esc_men\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917563 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memParaReg UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"memParaReg\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917563 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULAop UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ULAop\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917563 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "esc_reg UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"esc_reg\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917563 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_fonteA UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ula_fonteA\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917564 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_fonteB UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"ula_fonteB\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917565 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fonte_PC UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"fonte_PC\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917566 "|ProIA|UniControl:UniControl_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "recv_opcode UniControl.vhd(44) " "VHDL Process Statement warning at UniControl.vhd(44): inferring latch(es) for signal or variable \"recv_opcode\", which holds its previous value in one or more paths through the process" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1515799917566 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fonte_PC\[0\] UniControl.vhd(44) " "Inferred latch for \"fonte_PC\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917574 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fonte_PC\[1\] UniControl.vhd(44) " "Inferred latch for \"fonte_PC\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917574 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteB\[0\] UniControl.vhd(44) " "Inferred latch for \"ula_fonteB\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917575 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteB\[1\] UniControl.vhd(44) " "Inferred latch for \"ula_fonteB\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917576 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_fonteA UniControl.vhd(44) " "Inferred latch for \"ula_fonteA\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917577 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "esc_reg UniControl.vhd(44) " "Inferred latch for \"esc_reg\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917577 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[0\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[0\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917577 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[1\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[1\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917578 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[2\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[2\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917578 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAop\[3\] UniControl.vhd(44) " "Inferred latch for \"ULAop\[3\]\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917579 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memParaReg UniControl.vhd(44) " "Inferred latch for \"memParaReg\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917584 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "esc_men UniControl.vhd(44) " "Inferred latch for \"esc_men\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917585 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ler_men UniControl.vhd(44) " "Inferred latch for \"ler_men\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917586 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_cond UniControl.vhd(44) " "Inferred latch for \"pc_cond\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917587 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_flag UniControl.vhd(44) " "Inferred latch for \"pc_flag\" at UniControl.vhd(44)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917588 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[0\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[0\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917589 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[1\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[1\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917589 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[2\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[2\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917589 "|ProIA|UniControl:UniControl_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "recv_opcode\[3\] UniControl.vhd(48) " "Inferred latch for \"recv_opcode\[3\]\" at UniControl.vhd(48)" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799917589 "|ProIA|UniControl:UniControl_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg8 breg8:breg8_component " "Elaborating entity \"breg8\" for hierarchy \"breg8:breg8_component\"" {  } { { "ProIA.vhd" "breg8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exSinal_2x8 exSinal_2x8:exSinal_2x8_component " "Elaborating entity \"exSinal_2x8\" for hierarchy \"exSinal_2x8:exSinal_2x8_component\"" {  } { { "ProIA.vhd" "exSinal_2x8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exSinal2x8 exSinal2x8:exSinal2x8_component " "Elaborating entity \"exSinal2x8\" for hierarchy \"exSinal2x8:exSinal2x8_component\"" {  } { { "ProIA.vhd" "exSinal2x8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exSinal4x8 exSinal4x8:exSinal4x8_component " "Elaborating entity \"exSinal4x8\" for hierarchy \"exSinal4x8:exSinal4x8_component\"" {  } { { "ProIA.vhd" "exSinal4x8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A A:A_component " "Elaborating entity \"A\" for hierarchy \"A:A_component\"" {  } { { "ProIA.vhd" "A_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B B:B_component " "Elaborating entity \"B\" for hierarchy \"B:B_component\"" {  } { { "ProIA.vhd" "B_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA muxA:muxA_component " "Elaborating entity \"muxA\" for hierarchy \"muxA:muxA_component\"" {  } { { "ProIA.vhd" "muxA_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB muxB:muxB_component " "Elaborating entity \"muxB\" for hierarchy \"muxB:muxB_component\"" {  } { { "ProIA.vhd" "muxB_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dadoC muxB.vhd(21) " "VHDL Process Statement warning at muxB.vhd(21): signal \"dadoC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxB.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxB.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515799917876 "|ProIA|muxB:muxB_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_component " "Elaborating entity \"ula\" for hierarchy \"ula:ula_component\"" {  } { { "ProIA.vhd" "ula_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAout ULAout:ULAout_component " "Elaborating entity \"ULAout\" for hierarchy \"ULAout:ULAout_component\"" {  } { { "ProIA.vhd" "ULAout_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxUM muxUM:muxUM_component " "Elaborating entity \"muxUM\" for hierarchy \"muxUM:muxUM_component\"" {  } { { "ProIA.vhd" "muxUM_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPUJ muxPUJ:muxPUJ_component " "Elaborating entity \"muxPUJ\" for hierarchy \"muxPUJ:muxPUJ_component\"" {  } { { "ProIA.vhd" "muxPUJ_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917954 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dadoC muxPUJ.vhd(20) " "VHDL Process Statement warning at muxPUJ.vhd(20): signal \"dadoC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515799917959 "|ProIA|muxPUJ:muxPUJ_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8 ram8:ram8_component " "Elaborating entity \"ram8\" for hierarchy \"ram8:ram8_component\"" {  } { { "ProIA.vhd" "ram8_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR_component " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR_component\"" {  } { { "ProIA.vhd" "MDR_component" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799917989 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram8:ram8_component\|mem " "RAM logic \"ram8:ram8_component\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram8.vhd" "mem" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1515799920493 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "breg8:breg8_component\|reg " "RAM logic \"breg8:breg8_component\|reg\" is uninferred due to inappropriate RAM size" {  } { { "breg8.vhd" "reg" { Text "C:/Users/WizIBK inck/Desktop/Processador/breg8.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1515799920493 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1515799920493 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rom8:rom8_component\|data\[2\] breg8:breg8_component\|reg " "Converted the fanout from the open-drain buffer \"rom8:rom8_component\|data\[2\]\" to the node \"breg8:breg8_component\|reg\" into a wire" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1515799923289 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rom8:rom8_component\|data\[3\] muxPUJ:muxPUJ_component\|Mux3 " "Converted the fanout from the open-drain buffer \"rom8:rom8_component\|data\[3\]\" to the node \"muxPUJ:muxPUJ_component\|Mux3\" into a wire" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1515799923289 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rom8:rom8_component\|data\[0\] breg8:breg8_component\|reg " "Converted the fanout from the open-drain buffer \"rom8:rom8_component\|data\[0\]\" to the node \"breg8:breg8_component\|reg\" into a wire" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1515799923289 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rom8:rom8_component\|data\[1\] muxPUJ:muxPUJ_component\|Mux1 " "Converted the fanout from the open-drain buffer \"rom8:rom8_component\|data\[1\]\" to the node \"muxPUJ:muxPUJ_component\|Mux1\" into a wire" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1515799923289 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1515799923289 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[0\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[0\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[1\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[1\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[2\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[2\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[3\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[3\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[4\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[4\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[5\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[5\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[6\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[6\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|esc_reg breg8:breg8_component\|SaidaB\[0\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|esc_reg\" to the node \"breg8:breg8_component\|SaidaB\[0\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|memParaReg muxUM:muxUM_component\|saida\[0\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|memParaReg\" to the node \"muxUM:muxUM_component\|saida\[0\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[0\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[0\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[1\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[1\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[2\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[2\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[3\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[3\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[4\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[4\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[5\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[5\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[6\] pc:pc_component\|cont " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[6\]\" to the node \"pc:pc_component\|cont\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "muxPUJ:muxPUJ_component\|saida\[7\] pc:pc_component\|next_instruction " "Converted the fan-out from the tri-state buffer \"muxPUJ:muxPUJ_component\|saida\[7\]\" to the node \"pc:pc_component\|next_instruction\" into an OR gate" {  } { { "muxPUJ.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/muxPUJ.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|pc_cond MAnd:And_component\|R " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|pc_cond\" to the node \"MAnd:And_component\|R\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|pc_flag MOr:Or_component\|R " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|pc_flag\" to the node \"MOr:Or_component\|R\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom8:rom8_component\|data\[4\] UniControl:UniControl_component\|recv_opcode\[0\] " "Converted the fan-out from the tri-state buffer \"rom8:rom8_component\|data\[4\]\" to the node \"UniControl:UniControl_component\|recv_opcode\[0\]\" into an OR gate" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom8:rom8_component\|data\[5\] UniControl:UniControl_component\|recv_opcode\[1\] " "Converted the fan-out from the tri-state buffer \"rom8:rom8_component\|data\[5\]\" to the node \"UniControl:UniControl_component\|recv_opcode\[1\]\" into an OR gate" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom8:rom8_component\|data\[6\] UniControl:UniControl_component\|recv_opcode\[2\] " "Converted the fan-out from the tri-state buffer \"rom8:rom8_component\|data\[6\]\" to the node \"UniControl:UniControl_component\|recv_opcode\[2\]\" into an OR gate" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom8:rom8_component\|data\[7\] UniControl:UniControl_component\|recv_opcode\[3\] " "Converted the fan-out from the tri-state buffer \"rom8:rom8_component\|data\[7\]\" to the node \"UniControl:UniControl_component\|recv_opcode\[3\]\" into an OR gate" {  } { { "rom8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/rom8.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|esc_men ram8:ram8_component\|mem " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|esc_men\" to the node \"ram8:ram8_component\|mem\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ULAop\[0\] ula:ula_component\|Equal2 " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ULAop\[0\]\" to the node \"ula:ula_component\|Equal2\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ULAop\[1\] ula:ula_component\|resultado\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ULAop\[1\]\" to the node \"ula:ula_component\|resultado\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ULAop\[2\] ula:ula_component\|resultado\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ULAop\[2\]\" to the node \"ula:ula_component\|resultado\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ULAop\[3\] ula:ula_component\|resultado\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ULAop\[3\]\" to the node \"ula:ula_component\|resultado\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ula_fonteA muxA:muxA_component\|saida\[0\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ula_fonteA\" to the node \"muxA:muxA_component\|saida\[0\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ula_fonteB\[0\] muxB:muxB_component\|Mux5 " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ula_fonteB\[0\]\" to the node \"muxB:muxB_component\|Mux5\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ula_fonteB\[1\] muxB:muxB_component\|Mux5 " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ula_fonteB\[1\]\" to the node \"muxB:muxB_component\|Mux5\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|fonte_PC\[0\] muxPUJ:muxPUJ_component\|Mux8 " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|fonte_PC\[0\]\" to the node \"muxPUJ:muxPUJ_component\|Mux8\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|fonte_PC\[1\] muxPUJ:muxPUJ_component\|Mux8 " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|fonte_PC\[1\]\" to the node \"muxPUJ:muxPUJ_component\|Mux8\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[0\] MDR:MDR_component\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[0\]\" to the node \"MDR:MDR_component\|Q\[0\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[1\] MDR:MDR_component\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[1\]\" to the node \"MDR:MDR_component\|Q\[1\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[2\] MDR:MDR_component\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[2\]\" to the node \"MDR:MDR_component\|Q\[2\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[3\] MDR:MDR_component\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[3\]\" to the node \"MDR:MDR_component\|Q\[3\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[4\] MDR:MDR_component\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[4\]\" to the node \"MDR:MDR_component\|Q\[4\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[5\] MDR:MDR_component\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[5\]\" to the node \"MDR:MDR_component\|Q\[5\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[6\] MDR:MDR_component\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[6\]\" to the node \"MDR:MDR_component\|Q\[6\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram8:ram8_component\|data_saida\[7\] MDR:MDR_component\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"ram8:ram8_component\|data_saida\[7\]\" to the node \"MDR:MDR_component\|Q\[7\]\" into an OR gate" {  } { { "ram8.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ram8.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[0\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[0\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[1\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[1\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[2\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[2\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[3\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[3\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[4\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[4\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[5\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[5\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[6\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[6\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "UniControl:UniControl_component\|ler_men ram8:ram8_component\|data_saida\[7\] " "Converted the fan-out from the tri-state buffer \"UniControl:UniControl_component\|ler_men\" to the node \"ram8:ram8_component\|data_saida\[7\]\" into an OR gate" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1515799923290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1515799923290 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|fonte_PC\[1\]_703 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|fonte_PC\[1\]_703\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|fonte_PC\[0\]_666 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|fonte_PC\[0\]_666\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ula_fonteA_909 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ula_fonteA_909\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ULAop\[0\]_993 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ULAop\[0\]_993\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ULAop\[1\]_1034 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ULAop\[1\]_1034\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ULAop\[2\]_1072 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ULAop\[2\]_1072\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ULAop\[3\]_1112 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ULAop\[3\]_1112\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|memParaReg_1153 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|memParaReg_1153\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|esc_men_1190 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|esc_men_1190\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ler_men_1228 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ler_men_1228\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|pc_flag_1313 UniControl:UniControl_component\|esc_reg_952 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|pc_flag_1313\" merged with LATCH primitive \"UniControl:UniControl_component\|esc_reg_952\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UniControl:UniControl_component\|ula_fonteB\[1\]_863 UniControl:UniControl_component\|ula_fonteB\[0\]_783 " "Duplicate LATCH primitive \"UniControl:UniControl_component\|ula_fonteB\[1\]_863\" merged with LATCH primitive \"UniControl:UniControl_component\|ula_fonteB\[0\]_783\"" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1515799923335 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1515799923335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|esc_reg\$latch " "Latch UniControl:UniControl_component\|esc_reg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS7 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS7" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923425 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|esc_reg_952 " "Latch UniControl:UniControl_component\|esc_reg_952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[0\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923430 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|memParaReg\$latch " "Latch UniControl:UniControl_component\|memParaReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS7 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS7" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923431 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|pc_cond\$latch " "Latch UniControl:UniControl_component\|pc_cond\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS8 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS8" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923467 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|pc_flag\$latch " "Latch UniControl:UniControl_component\|pc_flag\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923472 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ler_men\$latch " "Latch UniControl:UniControl_component\|ler_men\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923486 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|esc_men\$latch " "Latch UniControl:UniControl_component\|esc_men\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS5 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS5" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923492 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ULAop\[0\]\$latch " "Latch UniControl:UniControl_component\|ULAop\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923492 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ULAop\[1\]\$latch " "Latch UniControl:UniControl_component\|ULAop\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923494 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ULAop\[2\]\$latch " "Latch UniControl:UniControl_component\|ULAop\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923506 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ULAop\[3\]\$latch " "Latch UniControl:UniControl_component\|ULAop\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923507 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ula_fonteA\$latch " "Latch UniControl:UniControl_component\|ula_fonteA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923524 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ula_fonteB\[0\]\$latch " "Latch UniControl:UniControl_component\|ula_fonteB\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS6 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS6" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923524 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ula_fonteB\[0\]_783 " "Latch UniControl:UniControl_component\|ula_fonteB\[0\]_783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS1 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS1" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923540 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|ula_fonteB\[1\]\$latch " "Latch UniControl:UniControl_component\|ula_fonteB\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|recv_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|recv_opcode\[3\]" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923558 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UniControl:UniControl_component\|fonte_PC\[1\]\$latch " "Latch UniControl:UniControl_component\|fonte_PC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UniControl:UniControl_component\|state.estadoS9 " "Ports D and ENA on the latch are fed by the same signal UniControl:UniControl_component\|state.estadoS9" {  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1515799923564 ""}  } { { "UniControl.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/UniControl.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1515799923564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[2\] GND " "Pin \"out_Ram_data_in\[2\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[3\] GND " "Pin \"out_Ram_data_in\[3\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[4\] GND " "Pin \"out_Ram_data_in\[4\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[5\] GND " "Pin \"out_Ram_data_in\[5\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[6\] GND " "Pin \"out_Ram_data_in\[6\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Ram_data_in\[7\] GND " "Pin \"out_Ram_data_in\[7\]\" is stuck at GND" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515799925297 "|ProIA|out_Ram_data_in[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1515799925297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1515799925738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515799928483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515799929417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515799929417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ProIAreset " "No output dependent on input pin \"ProIAreset\"" {  } { { "ProIA.vhd" "" { Text "C:/Users/WizIBK inck/Desktop/Processador/ProIA.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515799929999 "|ProIA|ProIAreset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1515799929999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "588 " "Implemented 588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515799930010 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515799930010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "443 " "Implemented 443 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515799930010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515799930010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515799930565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 12 19:32:10 2018 " "Processing ended: Fri Jan 12 19:32:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515799930565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515799930565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515799930565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515799930565 ""}
