	component processor is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			lda_vga_b_export       : out std_logic_vector(7 downto 0);                    -- export
			lda_vga_blank_n_export : out std_logic;                                       -- export
			lda_vga_clk_export     : out std_logic;                                       -- export
			lda_vga_g_export       : out std_logic_vector(7 downto 0);                    -- export
			lda_vga_hs_export      : out std_logic;                                       -- export
			lda_vga_r_export       : out std_logic_vector(7 downto 0);                    -- export
			lda_vga_sync_n_export  : out std_logic;                                       -- export
			lda_vga_vs_export      : out std_logic;                                       -- export
			led_o_export           : out std_logic_vector(9 downto 0);                    -- export
			quad_hex0_export       : out std_logic_vector(6 downto 0);                    -- export
			quad_hex1_export       : out std_logic_vector(6 downto 0);                    -- export
			quad_hex2_export       : out std_logic_vector(6 downto 0);                    -- export
			quad_hex3_export       : out std_logic_vector(6 downto 0);                    -- export
			reset_reset_n          : in  std_logic                    := 'X';             -- reset_n
			sw_i_export            : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component processor;

