****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:05:09 2022
****************************************


  Startpoint: inp[4] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[4] (in)                             0.000      0.000 r
  U136/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U137/Y (INVX1)                       705440.000 2912548.000 f
  U258/Y (NAND2X1)                     918764.000 3831312.000 r
  U221/Y (AND2X1)                      2169732.000
                                                  6001044.000 r
  U222/Y (INVX1)                       721164.000 6722208.000 f
  U213/Y (AND2X1)                      2458084.000
                                                  9180292.000 f
  U214/Y (INVX1)                       -1175004.000
                                                  8005288.000 r
  U126/Y (NAND2X1)                     1057028.000
                                                  9062316.000 f
  U187/Y (XNOR2X1)                     6608792.000
                                                  15671108.000 f
  U188/Y (INVX1)                       -1193432.000
                                                  14477676.000 r
  U177/Y (XNOR2X1)                     5854070.000
                                                  20331746.000 r
  U178/Y (INVX1)                       820202.000 21151948.000 f
  U132/Y (AND2X1)                      2458116.000
                                                  23610064.000 f
  U133/Y (INVX1)                       -1174858.000
                                                  22435206.000 r
  U151/Y (AND2X1)                      1881340.000
                                                  24316546.000 r
  U152/Y (INVX1)                       710274.000 25026820.000 f
  U275/Y (AND2X1)                      2241092.000
                                                  27267912.000 f
  U143/Y (NAND2X1)                     864342.000 28132254.000 r
  U183/Y (AND2X1)                      1818788.000
                                                  29951042.000 r
  U184/Y (INVX1)                       707876.000 30658918.000 f
  U225/Y (AND2X1)                      2463772.000
                                                  33122690.000 f
  U226/Y (INVX1)                       -1178770.000
                                                  31943920.000 r
  U130/Y (AND2X1)                      2198880.000
                                                  34142800.000 r
  U131/Y (INVX1)                       707872.000 34850672.000 f
  U233/Y (AND2X1)                      2037104.000
                                                  36887776.000 f
  U234/Y (INVX1)                       -1177072.000
                                                  35710704.000 r
  U286/Y (NOR2X1)                      548776.000 36259480.000 f
  U169/Y (AND2X1)                      2441928.000
                                                  38701408.000 f
  U170/Y (INVX1)                       -1291632.000
                                                  37409776.000 r
  U171/Y (AND2X1)                      2199096.000
                                                  39608872.000 r
  U172/Y (INVX1)                       707576.000 40316448.000 f
  U140/Y (NAND2X1)                     1285632.000
                                                  41602080.000 r
  U167/Y (AND2X1)                      1818784.000
                                                  43420864.000 r
  U168/Y (INVX1)                       713164.000 44134028.000 f
  U294/Y (AND2X1)                      1864772.000
                                                  45998800.000 f
  U295/Y (NOR2X1)                      1206276.000
                                                  47205076.000 r
  out[0] (out)                            0.000   47205076.000 r
  data arrival time                               47205076.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -47205076.000
  ---------------------------------------------------------------
  slack (MET)                                     152794928.000


1
