// Seed: 3425491158
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2
);
endmodule
program module_1 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    output logic id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire id_7
);
  assign id_3 = id_5 ==? 1;
  parameter id_9 = 'b0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4
  );
  assign id_3 = 1'b0;
  reg [1 'b0 : -1] id_10;
  always id_3 <= -1'h0;
  initial @(posedge id_7 or posedge id_10) id_10 <= #1 id_9[1];
endprogram
