$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Fri Oct 31 20:25:41 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2024.3
$end
$timescale
	1ps
$end

$scope module processador_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " reg0 [31] $end
$var wire 1 # reg0 [30] $end
$var wire 1 $ reg0 [29] $end
$var wire 1 % reg0 [28] $end
$var wire 1 & reg0 [27] $end
$var wire 1 ' reg0 [26] $end
$var wire 1 ( reg0 [25] $end
$var wire 1 ) reg0 [24] $end
$var wire 1 * reg0 [23] $end
$var wire 1 + reg0 [22] $end
$var wire 1 , reg0 [21] $end
$var wire 1 - reg0 [20] $end
$var wire 1 . reg0 [19] $end
$var wire 1 / reg0 [18] $end
$var wire 1 0 reg0 [17] $end
$var wire 1 1 reg0 [16] $end
$var wire 1 2 reg0 [15] $end
$var wire 1 3 reg0 [14] $end
$var wire 1 4 reg0 [13] $end
$var wire 1 5 reg0 [12] $end
$var wire 1 6 reg0 [11] $end
$var wire 1 7 reg0 [10] $end
$var wire 1 8 reg0 [9] $end
$var wire 1 9 reg0 [8] $end
$var wire 1 : reg0 [7] $end
$var wire 1 ; reg0 [6] $end
$var wire 1 < reg0 [5] $end
$var wire 1 = reg0 [4] $end
$var wire 1 > reg0 [3] $end
$var wire 1 ? reg0 [2] $end
$var wire 1 @ reg0 [1] $end
$var wire 1 A reg0 [0] $end
$var wire 1 B reg1 [31] $end
$var wire 1 C reg1 [30] $end
$var wire 1 D reg1 [29] $end
$var wire 1 E reg1 [28] $end
$var wire 1 F reg1 [27] $end
$var wire 1 G reg1 [26] $end
$var wire 1 H reg1 [25] $end
$var wire 1 I reg1 [24] $end
$var wire 1 J reg1 [23] $end
$var wire 1 K reg1 [22] $end
$var wire 1 L reg1 [21] $end
$var wire 1 M reg1 [20] $end
$var wire 1 N reg1 [19] $end
$var wire 1 O reg1 [18] $end
$var wire 1 P reg1 [17] $end
$var wire 1 Q reg1 [16] $end
$var wire 1 R reg1 [15] $end
$var wire 1 S reg1 [14] $end
$var wire 1 T reg1 [13] $end
$var wire 1 U reg1 [12] $end
$var wire 1 V reg1 [11] $end
$var wire 1 W reg1 [10] $end
$var wire 1 X reg1 [9] $end
$var wire 1 Y reg1 [8] $end
$var wire 1 Z reg1 [7] $end
$var wire 1 [ reg1 [6] $end
$var wire 1 \ reg1 [5] $end
$var wire 1 ] reg1 [4] $end
$var wire 1 ^ reg1 [3] $end
$var wire 1 _ reg1 [2] $end
$var wire 1 ` reg1 [1] $end
$var wire 1 a reg1 [0] $end
$var wire 1 b reg2 [31] $end
$var wire 1 c reg2 [30] $end
$var wire 1 d reg2 [29] $end
$var wire 1 e reg2 [28] $end
$var wire 1 f reg2 [27] $end
$var wire 1 g reg2 [26] $end
$var wire 1 h reg2 [25] $end
$var wire 1 i reg2 [24] $end
$var wire 1 j reg2 [23] $end
$var wire 1 k reg2 [22] $end
$var wire 1 l reg2 [21] $end
$var wire 1 m reg2 [20] $end
$var wire 1 n reg2 [19] $end
$var wire 1 o reg2 [18] $end
$var wire 1 p reg2 [17] $end
$var wire 1 q reg2 [16] $end
$var wire 1 r reg2 [15] $end
$var wire 1 s reg2 [14] $end
$var wire 1 t reg2 [13] $end
$var wire 1 u reg2 [12] $end
$var wire 1 v reg2 [11] $end
$var wire 1 w reg2 [10] $end
$var wire 1 x reg2 [9] $end
$var wire 1 y reg2 [8] $end
$var wire 1 z reg2 [7] $end
$var wire 1 { reg2 [6] $end
$var wire 1 | reg2 [5] $end
$var wire 1 } reg2 [4] $end
$var wire 1 ~ reg2 [3] $end
$var wire 1 !! reg2 [2] $end
$var wire 1 "! reg2 [1] $end
$var wire 1 #! reg2 [0] $end
$var wire 1 $! reg3 [31] $end
$var wire 1 %! reg3 [30] $end
$var wire 1 &! reg3 [29] $end
$var wire 1 '! reg3 [28] $end
$var wire 1 (! reg3 [27] $end
$var wire 1 )! reg3 [26] $end
$var wire 1 *! reg3 [25] $end
$var wire 1 +! reg3 [24] $end
$var wire 1 ,! reg3 [23] $end
$var wire 1 -! reg3 [22] $end
$var wire 1 .! reg3 [21] $end
$var wire 1 /! reg3 [20] $end
$var wire 1 0! reg3 [19] $end
$var wire 1 1! reg3 [18] $end
$var wire 1 2! reg3 [17] $end
$var wire 1 3! reg3 [16] $end
$var wire 1 4! reg3 [15] $end
$var wire 1 5! reg3 [14] $end
$var wire 1 6! reg3 [13] $end
$var wire 1 7! reg3 [12] $end
$var wire 1 8! reg3 [11] $end
$var wire 1 9! reg3 [10] $end
$var wire 1 :! reg3 [9] $end
$var wire 1 ;! reg3 [8] $end
$var wire 1 <! reg3 [7] $end
$var wire 1 =! reg3 [6] $end
$var wire 1 >! reg3 [5] $end
$var wire 1 ?! reg3 [4] $end
$var wire 1 @! reg3 [3] $end
$var wire 1 A! reg3 [2] $end
$var wire 1 B! reg3 [1] $end
$var wire 1 C! reg3 [0] $end

$scope module i1 $end
$var wire 1 D! gnd $end
$var wire 1 E! vcc $end
$var wire 1 F! unknown $end
$var tri1 1 G! devclrn $end
$var tri1 1 H! devpor $end
$var tri1 1 I! devoe $end
$var wire 1 J! auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q $end
$var wire 1 K! auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q $end
$var wire 1 L! auto_hub|~GND~combout $end
$var wire 1 M! auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout $end
$var wire 1 N! auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 O! ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 P! clk~input_o $end
$var wire 1 Q! clk~inputCLKENA0_outclk $end
$var wire 1 R! inst9|pc_value[2]~0_combout $end
$var wire 1 S! inst7|Add0~1_sumout $end
$var wire 1 T! inst7|Add0~2 $end
$var wire 1 U! inst7|Add0~73_sumout $end
$var wire 1 V! inst7|Add0~74 $end
$var wire 1 W! inst7|Add0~77_sumout $end
$var wire 1 X! inst7|Add0~78 $end
$var wire 1 Y! inst7|Add0~81_sumout $end
$var wire 1 Z! inst7|Add0~82 $end
$var wire 1 [! inst7|Add0~85_sumout $end
$var wire 1 \! inst7|Add0~86 $end
$var wire 1 ]! inst7|Add0~89_sumout $end
$var wire 1 ^! inst7|Add0~90 $end
$var wire 1 _! inst7|Add0~93_sumout $end
$var wire 1 `! inst7|Add0~94 $end
$var wire 1 a! inst7|Add0~97_sumout $end
$var wire 1 b! inst7|Add0~98 $end
$var wire 1 c! inst7|Add0~101_sumout $end
$var wire 1 d! inst7|Add0~102 $end
$var wire 1 e! inst7|Add0~105_sumout $end
$var wire 1 f! inst7|Add0~106 $end
$var wire 1 g! inst7|Add0~109_sumout $end
$var wire 1 h! inst7|Add0~110 $end
$var wire 1 i! inst7|Add0~113_sumout $end
$var wire 1 j! inst7|Add0~114 $end
$var wire 1 k! inst7|Add0~5_sumout $end
$var wire 1 l! inst7|Add0~6 $end
$var wire 1 m! inst7|Add0~49_sumout $end
$var wire 1 n! inst7|Add0~50 $end
$var wire 1 o! inst7|Add0~53_sumout $end
$var wire 1 p! inst7|Add0~54 $end
$var wire 1 q! inst7|Add0~57_sumout $end
$var wire 1 r! inst9|pc_value[18]~DUPLICATE_q $end
$var wire 1 s! inst7|Add0~58 $end
$var wire 1 t! inst7|Add0~61_sumout $end
$var wire 1 u! inst7|Add0~62 $end
$var wire 1 v! inst7|Add0~65_sumout $end
$var wire 1 w! inst7|Add0~66 $end
$var wire 1 x! inst7|Add0~69_sumout $end
$var wire 1 y! inst9|pc_value[16]~DUPLICATE_q $end
$var wire 1 z! inst1|Equal0~2_combout $end
$var wire 1 {! inst7|Add0~70 $end
$var wire 1 |! inst7|Add0~25_sumout $end
$var wire 1 }! inst7|Add0~26 $end
$var wire 1 ~! inst7|Add0~29_sumout $end
$var wire 1 !" inst7|Add0~30 $end
$var wire 1 "" inst7|Add0~33_sumout $end
$var wire 1 #" inst7|Add0~34 $end
$var wire 1 $" inst7|Add0~37_sumout $end
$var wire 1 %" inst7|Add0~38 $end
$var wire 1 &" inst7|Add0~41_sumout $end
$var wire 1 '" inst7|Add0~42 $end
$var wire 1 (" inst7|Add0~45_sumout $end
$var wire 1 )" inst9|pc_value[27]~DUPLICATE_q $end
$var wire 1 *" inst9|pc_value[24]~DUPLICATE_q $end
$var wire 1 +" inst1|Equal0~1_combout $end
$var wire 1 ," inst7|Add0~46 $end
$var wire 1 -" inst7|Add0~9_sumout $end
$var wire 1 ." inst7|Add0~10 $end
$var wire 1 /" inst7|Add0~13_sumout $end
$var wire 1 0" inst7|Add0~14 $end
$var wire 1 1" inst7|Add0~17_sumout $end
$var wire 1 2" inst7|Add0~18 $end
$var wire 1 3" inst7|Add0~21_sumout $end
$var wire 1 4" inst9|pc_value[29]~DUPLICATE_q $end
$var wire 1 5" inst1|Equal0~0_combout $end
$var wire 1 6" inst1|Equal0~4_combout $end
$var wire 1 7" inst1|Equal0~3_combout $end
$var wire 1 8" inst1|Equal0~5_combout $end
$var wire 1 9" inst1|Equal1~0_combout $end
$var wire 1 :" inst1|ins~0_combout $end
$var wire 1 ;" inst1|ins~1_combout $end
$var wire 1 <" inst2|Decoder0~1_combout $end
$var wire 1 =" inst2|regs[2][31]~q $end
$var wire 1 >" inst1|Equal2~0_combout $end
$var wire 1 ?" inst1|WideNor0~0_combout $end
$var wire 1 @" inst1|ins[20]~DUPLICATE_q $end
$var wire 1 A" inst2|Decoder0~2_combout $end
$var wire 1 B" inst2|regs[3][31]~q $end
$var wire 1 C" inst2|data_2[31]~0_combout $end
$var wire 1 D" inst1|WideNor0~combout $end
$var wire 1 E" inst1|ins[4]~DUPLICATE_q $end
$var wire 1 F" inst|o[31]~0_combout $end
$var wire 1 G" inst2|data_1[31]~0_combout $end
$var wire 1 H" inst2|regs[3][30]~q $end
$var wire 1 I" inst2|Decoder0~0_combout $end
$var wire 1 J" inst2|regs[1][30]~q $end
$var wire 1 K" inst2|data_1[30]~1_combout $end
$var wire 1 L" inst2|data_2[30]~1_combout $end
$var wire 1 M" inst|o[30]~1_combout $end
$var wire 1 N" inst2|regs[3][29]~q $end
$var wire 1 O" inst2|regs[1][29]~q $end
$var wire 1 P" inst2|data_1[29]~2_combout $end
$var wire 1 Q" inst2|data_2[29]~2_combout $end
$var wire 1 R" inst|o[29]~2_combout $end
$var wire 1 S" inst2|regs[3][28]~q $end
$var wire 1 T" inst2|regs[1][28]~q $end
$var wire 1 U" inst2|data_2[28]~3_combout $end
$var wire 1 V" inst|o[28]~3_combout $end
$var wire 1 W" inst2|data_1[28]~3_combout $end
$var wire 1 X" inst2|regs[1][27]~q $end
$var wire 1 Y" inst2|regs[3][27]~q $end
$var wire 1 Z" inst2|data_1[27]~4_combout $end
$var wire 1 [" inst2|data_2[27]~4_combout $end
$var wire 1 \" inst|o[27]~4_combout $end
$var wire 1 ]" inst2|regs[3][26]~feeder_combout $end
$var wire 1 ^" inst2|regs[3][26]~q $end
$var wire 1 _" inst2|regs[1][26]~q $end
$var wire 1 `" inst2|data_1[26]~5_combout $end
$var wire 1 a" inst2|data_2[26]~5_combout $end
$var wire 1 b" inst|o[26]~5_combout $end
$var wire 1 c" inst2|regs[3][25]~q $end
$var wire 1 d" inst2|regs[1][25]~q $end
$var wire 1 e" inst2|data_1[25]~6_combout $end
$var wire 1 f" inst2|data_2[25]~6_combout $end
$var wire 1 g" inst|o[25]~6_combout $end
$var wire 1 h" inst2|regs[3][24]~q $end
$var wire 1 i" inst|o[24]~7_combout $end
$var wire 1 j" inst2|regs[1][24]~q $end
$var wire 1 k" inst2|data_1[24]~7_combout $end
$var wire 1 l" inst2|regs[3][23]~q $end
$var wire 1 m" inst2|regs[1][23]~q $end
$var wire 1 n" inst2|data_1[23]~8_combout $end
$var wire 1 o" inst|o[23]~8_combout $end
$var wire 1 p" inst2|regs[3][22]~q $end
$var wire 1 q" inst2|regs[1][22]~q $end
$var wire 1 r" inst2|data_1[22]~9_combout $end
$var wire 1 s" inst|o[22]~9_combout $end
$var wire 1 t" inst2|regs[3][21]~q $end
$var wire 1 u" inst|o[21]~10_combout $end
$var wire 1 v" inst2|regs[1][21]~q $end
$var wire 1 w" inst2|data_1[21]~10_combout $end
$var wire 1 x" inst2|regs[3][20]~q $end
$var wire 1 y" inst2|regs[1][20]~q $end
$var wire 1 z" inst2|data_1[20]~11_combout $end
$var wire 1 {" inst|o[20]~11_combout $end
$var wire 1 |" inst2|regs[1][19]~q $end
$var wire 1 }" inst2|regs[3][19]~q $end
$var wire 1 ~" inst2|data_1[19]~12_combout $end
$var wire 1 !# inst|o[19]~12_combout $end
$var wire 1 "# inst2|regs[3][18]~q $end
$var wire 1 ## inst2|regs[1][18]~q $end
$var wire 1 $# inst2|data_1[18]~13_combout $end
$var wire 1 %# inst|o[18]~13_combout $end
$var wire 1 &# inst2|regs[1][17]~q $end
$var wire 1 '# inst2|regs[3][17]~q $end
$var wire 1 (# inst2|data_1[17]~14_combout $end
$var wire 1 )# inst|o[17]~14_combout $end
$var wire 1 *# inst2|regs[3][16]~q $end
$var wire 1 +# inst|o[16]~15_combout $end
$var wire 1 ,# inst2|regs[1][16]~q $end
$var wire 1 -# inst2|data_1[16]~15_combout $end
$var wire 1 .# inst2|regs[1][15]~q $end
$var wire 1 /# inst2|regs[3][15]~q $end
$var wire 1 0# inst2|data_1[15]~16_combout $end
$var wire 1 1# inst|o[15]~16_combout $end
$var wire 1 2# inst2|regs[3][14]~q $end
$var wire 1 3# inst|o[14]~17_combout $end
$var wire 1 4# inst2|regs[1][14]~q $end
$var wire 1 5# inst2|data_1[14]~17_combout $end
$var wire 1 6# inst2|regs[1][13]~q $end
$var wire 1 7# inst2|regs[3][13]~q $end
$var wire 1 8# inst2|data_1[13]~18_combout $end
$var wire 1 9# inst|o[13]~18_combout $end
$var wire 1 :# inst2|regs[3][12]~q $end
$var wire 1 ;# inst|o[12]~19_combout $end
$var wire 1 <# inst2|regs[1][12]~q $end
$var wire 1 =# inst2|data_1[12]~19_combout $end
$var wire 1 ># inst2|regs[3][11]~q $end
$var wire 1 ?# inst2|regs[1][11]~q $end
$var wire 1 @# inst2|data_1[11]~20_combout $end
$var wire 1 A# inst|o[11]~20_combout $end
$var wire 1 B# inst2|regs[3][10]~q $end
$var wire 1 C# inst|o[10]~21_combout $end
$var wire 1 D# inst2|regs[1][10]~q $end
$var wire 1 E# inst2|data_1[10]~21_combout $end
$var wire 1 F# inst2|regs[3][9]~q $end
$var wire 1 G# inst|o[9]~22_combout $end
$var wire 1 H# inst2|regs[1][9]~DUPLICATE_q $end
$var wire 1 I# inst2|data_1[9]~22_combout $end
$var wire 1 J# inst2|regs[3][8]~q $end
$var wire 1 K# inst|o[8]~23_combout $end
$var wire 1 L# inst2|regs[1][8]~q $end
$var wire 1 M# inst2|data_1[8]~23_combout $end
$var wire 1 N# inst2|regs[1][7]~q $end
$var wire 1 O# inst2|regs[3][7]~q $end
$var wire 1 P# inst2|data_1[7]~24_combout $end
$var wire 1 Q# inst|o[7]~24_combout $end
$var wire 1 R# inst2|regs[3][6]~q $end
$var wire 1 S# inst2|regs[1][6]~q $end
$var wire 1 T# inst2|data_1[6]~25_combout $end
$var wire 1 U# inst|o[6]~25_combout $end
$var wire 1 V# inst2|regs[3][5]~q $end
$var wire 1 W# inst|o[5]~26_combout $end
$var wire 1 X# inst2|regs[1][5]~feeder_combout $end
$var wire 1 Y# inst2|regs[1][5]~q $end
$var wire 1 Z# inst2|data_1[5]~26_combout $end
$var wire 1 [# inst2|regs[3][4]~q $end
$var wire 1 \# inst|o[4]~27_combout $end
$var wire 1 ]# inst2|regs[1][4]~feeder_combout $end
$var wire 1 ^# inst2|regs[1][4]~q $end
$var wire 1 _# inst2|data_1[4]~27_combout $end
$var wire 1 `# inst2|regs[3][3]~q $end
$var wire 1 a# inst|o[3]~28_combout $end
$var wire 1 b# inst2|regs[1][3]~q $end
$var wire 1 c# inst2|data_1[3]~28_combout $end
$var wire 1 d# inst2|regs[3][2]~q $end
$var wire 1 e# inst|o[2]~29_combout $end
$var wire 1 f# inst2|regs[1][2]~q $end
$var wire 1 g# inst2|data_1[2]~29_combout $end
$var wire 1 h# inst2|regs[2][1]~q $end
$var wire 1 i# inst2|regs[3][1]~q $end
$var wire 1 j# inst|o[1]~30_combout $end
$var wire 1 k# inst2|regs[1][1]~q $end
$var wire 1 l# inst2|data_1[1]~30_combout $end
$var wire 1 m# inst2|regs[3][0]~q $end
$var wire 1 n# inst|o[0]~31_combout $end
$var wire 1 o# inst2|regs[1][0]~q $end
$var wire 1 p# inst2|data_1[0]~31_combout $end
$var wire 1 q# inst10|Add0~125_sumout $end
$var wire 1 r# inst2|regs[2][0]~q $end
$var wire 1 s# inst10|Add0~126 $end
$var wire 1 t# inst10|Add0~121_sumout $end
$var wire 1 u# inst2|regs[2][1]~DUPLICATE_q $end
$var wire 1 v# inst10|Add0~122 $end
$var wire 1 w# inst10|Add0~117_sumout $end
$var wire 1 x# inst2|regs[2][2]~q $end
$var wire 1 y# inst10|Add0~118 $end
$var wire 1 z# inst10|Add0~113_sumout $end
$var wire 1 {# inst2|regs[2][3]~q $end
$var wire 1 |# inst10|Add0~114 $end
$var wire 1 }# inst10|Add0~109_sumout $end
$var wire 1 ~# inst2|regs[2][4]~q $end
$var wire 1 !$ inst10|Add0~110 $end
$var wire 1 "$ inst10|Add0~105_sumout $end
$var wire 1 #$ inst2|regs[2][5]~feeder_combout $end
$var wire 1 $$ inst2|regs[2][5]~q $end
$var wire 1 %$ inst10|Add0~106 $end
$var wire 1 &$ inst10|Add0~101_sumout $end
$var wire 1 '$ inst2|regs[2][6]~q $end
$var wire 1 ($ inst10|Add0~102 $end
$var wire 1 )$ inst10|Add0~97_sumout $end
$var wire 1 *$ inst2|regs[2][7]~q $end
$var wire 1 +$ inst10|Add0~98 $end
$var wire 1 ,$ inst10|Add0~93_sumout $end
$var wire 1 -$ inst2|regs[2][8]~feeder_combout $end
$var wire 1 .$ inst2|regs[2][8]~q $end
$var wire 1 /$ inst10|Add0~94 $end
$var wire 1 0$ inst10|Add0~89_sumout $end
$var wire 1 1$ inst2|regs[2][9]~q $end
$var wire 1 2$ inst10|Add0~90 $end
$var wire 1 3$ inst10|Add0~85_sumout $end
$var wire 1 4$ inst2|regs[2][10]~q $end
$var wire 1 5$ inst10|Add0~86 $end
$var wire 1 6$ inst10|Add0~81_sumout $end
$var wire 1 7$ inst2|regs[2][11]~q $end
$var wire 1 8$ inst10|Add0~82 $end
$var wire 1 9$ inst10|Add0~77_sumout $end
$var wire 1 :$ inst2|regs[2][12]~q $end
$var wire 1 ;$ inst10|Add0~78 $end
$var wire 1 <$ inst10|Add0~73_sumout $end
$var wire 1 =$ inst2|regs[2][13]~q $end
$var wire 1 >$ inst10|Add0~74 $end
$var wire 1 ?$ inst10|Add0~69_sumout $end
$var wire 1 @$ inst2|regs[2][14]~q $end
$var wire 1 A$ inst10|Add0~70 $end
$var wire 1 B$ inst10|Add0~65_sumout $end
$var wire 1 C$ inst2|regs[2][15]~q $end
$var wire 1 D$ inst10|Add0~66 $end
$var wire 1 E$ inst10|Add0~61_sumout $end
$var wire 1 F$ inst2|regs[2][16]~q $end
$var wire 1 G$ inst10|Add0~62 $end
$var wire 1 H$ inst10|Add0~57_sumout $end
$var wire 1 I$ inst2|regs[2][17]~q $end
$var wire 1 J$ inst10|Add0~58 $end
$var wire 1 K$ inst10|Add0~53_sumout $end
$var wire 1 L$ inst2|regs[2][18]~q $end
$var wire 1 M$ inst10|Add0~54 $end
$var wire 1 N$ inst10|Add0~49_sumout $end
$var wire 1 O$ inst2|regs[2][19]~q $end
$var wire 1 P$ inst10|Add0~50 $end
$var wire 1 Q$ inst10|Add0~45_sumout $end
$var wire 1 R$ inst2|regs[2][20]~q $end
$var wire 1 S$ inst10|Add0~46 $end
$var wire 1 T$ inst10|Add0~41_sumout $end
$var wire 1 U$ inst2|regs[2][21]~q $end
$var wire 1 V$ inst10|Add0~42 $end
$var wire 1 W$ inst10|Add0~37_sumout $end
$var wire 1 X$ inst2|regs[2][22]~q $end
$var wire 1 Y$ inst10|Add0~38 $end
$var wire 1 Z$ inst10|Add0~33_sumout $end
$var wire 1 [$ inst2|regs[2][23]~q $end
$var wire 1 \$ inst10|Add0~34 $end
$var wire 1 ]$ inst10|Add0~29_sumout $end
$var wire 1 ^$ inst2|regs[2][24]~q $end
$var wire 1 _$ inst10|Add0~30 $end
$var wire 1 `$ inst10|Add0~25_sumout $end
$var wire 1 a$ inst2|regs[2][25]~q $end
$var wire 1 b$ inst10|Add0~26 $end
$var wire 1 c$ inst10|Add0~21_sumout $end
$var wire 1 d$ inst2|regs[2][26]~q $end
$var wire 1 e$ inst10|Add0~22 $end
$var wire 1 f$ inst10|Add0~17_sumout $end
$var wire 1 g$ inst2|regs[2][27]~q $end
$var wire 1 h$ inst10|Add0~18 $end
$var wire 1 i$ inst10|Add0~13_sumout $end
$var wire 1 j$ inst2|regs[2][28]~q $end
$var wire 1 k$ inst10|Add0~14 $end
$var wire 1 l$ inst10|Add0~9_sumout $end
$var wire 1 m$ inst2|regs[2][29]~q $end
$var wire 1 n$ inst10|Add0~10 $end
$var wire 1 o$ inst10|Add0~5_sumout $end
$var wire 1 p$ inst2|regs[2][30]~q $end
$var wire 1 q$ inst10|Add0~6 $end
$var wire 1 r$ inst10|Add0~1_sumout $end
$var wire 1 s$ inst2|regs[1][31]~q $end
$var wire 1 t$ inst2|regs[1][18]~DUPLICATE_q $end
$var wire 1 u$ inst2|regs[1][16]~DUPLICATE_q $end
$var wire 1 v$ inst2|regs[1][15]~DUPLICATE_q $end
$var wire 1 w$ inst2|regs[1][13]~DUPLICATE_q $end
$var wire 1 x$ inst2|regs[1][5]~DUPLICATE_q $end
$var wire 1 y$ inst2|regs[1][2]~DUPLICATE_q $end
$var wire 1 z$ inst2|regs[1][0]~DUPLICATE_q $end
$var wire 1 {$ inst2|regs[2][18]~DUPLICATE_q $end
$var wire 1 |$ inst2|regs[3][26]~DUPLICATE_q $end
$var wire 1 }$ inst2|regs[3][25]~DUPLICATE_q $end
$var wire 1 ~$ inst2|regs[3][13]~DUPLICATE_q $end
$var wire 1 !% altera_reserved_tms~input_o $end
$var wire 1 "% altera_reserved_tck~input_o $end
$var wire 1 #% altera_reserved_tdi~input_o $end
$var wire 1 $% altera_internal_jtag~TCKUTAP $end
$var wire 1 %% altera_internal_jtag~TMSUTAP $end
$var wire 1 &% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout $end
$var wire 1 '% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout $end
$var wire 1 (% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout $end
$var wire 1 )% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout $end
$var wire 1 *% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout $end
$var wire 1 +% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout $end
$var wire 1 ,% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 -% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 .% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 /% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout $end
$var wire 1 0% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout $end
$var wire 1 1% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout $end
$var wire 1 2% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout $end
$var wire 1 3% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout $end
$var wire 1 4% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout $end
$var wire 1 5% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout $end
$var wire 1 6% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout $end
$var wire 1 7% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 8% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout $end
$var wire 1 9% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout $end
$var wire 1 :% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout $end
$var wire 1 ;% altera_internal_jtag~TDIUTAP $end
$var wire 1 <% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout $end
$var wire 1 =% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q $end
$var wire 1 >% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout $end
$var wire 1 ?% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout $end
$var wire 1 @% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 A% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 B% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout $end
$var wire 1 C% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout $end
$var wire 1 D% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout $end
$var wire 1 E% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 F% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout $end
$var wire 1 G% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout $end
$var wire 1 H% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q $end
$var wire 1 I% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout $end
$var wire 1 J% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout $end
$var wire 1 K% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout $end
$var wire 1 L% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q $end
$var wire 1 M% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout $end
$var wire 1 N% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout $end
$var wire 1 O% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout $end
$var wire 1 P% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout $end
$var wire 1 Q% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout $end
$var wire 1 R% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout $end
$var wire 1 S% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout $end
$var wire 1 T% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 U% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout $end
$var wire 1 V% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout $end
$var wire 1 W% ~QIC_CREATED_GND~I_combout $end
$var wire 1 X% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout $end
$var wire 1 Y% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q $end
$var wire 1 Z% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE_q $end
$var wire 1 [% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout $end
$var wire 1 \% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q $end
$var wire 1 ]% inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 ^% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout $end
$var wire 1 _% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout $end
$var wire 1 `% inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 a% inst21|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 b% inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 c% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout $end
$var wire 1 d% inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 e% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout $end
$var wire 1 f% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout $end
$var wire 1 g% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout $end
$var wire 1 h% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout $end
$var wire 1 i% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout $end
$var wire 1 j% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout $end
$var wire 1 k% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout $end
$var wire 1 l% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout $end
$var wire 1 m% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q $end
$var wire 1 n% inst21|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 o% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout $end
$var wire 1 p% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout $end
$var wire 1 q% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout $end
$var wire 1 r% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout $end
$var wire 1 s% inst21|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 t% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q $end
$var wire 1 u% auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q $end
$var wire 1 v% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 w% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout $end
$var wire 1 x% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 y% inst21|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 z% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 {% inst21|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 |% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 }% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout $end
$var wire 1 ~% inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 !& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout $end
$var wire 1 "& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 #& inst21|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 $& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 %& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout $end
$var wire 1 && inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 '& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 (& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout $end
$var wire 1 )& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 *& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 +& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout $end
$var wire 1 ,& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 -& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 .& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout $end
$var wire 1 /& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 0& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 1& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout $end
$var wire 1 2& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 3& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 4& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout $end
$var wire 1 5& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 6& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 7& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout $end
$var wire 1 8& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 9& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 :& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout $end
$var wire 1 ;& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 <& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 =& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder_combout $end
$var wire 1 >& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 ?& inst21|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 @& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder_combout $end
$var wire 1 A& inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 B& inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout $end
$var wire 1 C& inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout $end
$var wire 1 D& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout $end
$var wire 1 E& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout $end
$var wire 1 F& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout $end
$var wire 1 G& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout $end
$var wire 1 H& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q $end
$var wire 1 I& inst21|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 J& inst21|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout $end
$var wire 1 K& inst21|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 L& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout $end
$var wire 1 M& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q $end
$var wire 1 N& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout $end
$var wire 1 O& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout $end
$var wire 1 P& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout $end
$var wire 1 Q& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q $end
$var wire 1 R& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 S& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 T& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 U& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout $end
$var wire 1 V& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout $end
$var wire 1 W& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout $end
$var wire 1 X& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout $end
$var wire 1 Y& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout $end
$var wire 1 Z& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout $end
$var wire 1 [& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout $end
$var wire 1 \& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout $end
$var wire 1 ]& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout $end
$var wire 1 ^& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout $end
$var wire 1 _& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout $end
$var wire 1 `& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout $end
$var wire 1 a& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout $end
$var wire 1 b& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout $end
$var wire 1 c& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout $end
$var wire 1 d& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout $end
$var wire 1 e& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout $end
$var wire 1 f& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout $end
$var wire 1 g& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout $end
$var wire 1 h& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout $end
$var wire 1 i& auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q $end
$var wire 1 j& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 k& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~0_combout $end
$var wire 1 l& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 m& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q $end
$var wire 1 n& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 o& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 p& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout $end
$var wire 1 q& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 r& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 s& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 t& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 u& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 v& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout $end
$var wire 1 w& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 x& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 y& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 z& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 {& inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 |& inst21|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 }& inst21|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 ~& inst21|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 !' inst2|data_2[0]~7_combout $end
$var wire 1 "' inst2|data_2[1]~8_combout $end
$var wire 1 #' inst2|data_2[2]~9_combout $end
$var wire 1 $' inst2|data_2[3]~10_combout $end
$var wire 1 %' inst2|data_2[4]~11_combout $end
$var wire 1 &' inst2|data_2[5]~12_combout $end
$var wire 1 '' inst2|data_2[6]~13_combout $end
$var wire 1 (' inst2|data_2[7]~14_combout $end
$var wire 1 )' inst2|data_2[8]~15_combout $end
$var wire 1 *' inst2|regs[1][9]~q $end
$var wire 1 +' inst2|data_2[9]~16_combout $end
$var wire 1 ,' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 -' inst2|data_2[10]~17_combout $end
$var wire 1 .' inst2|data_2[11]~18_combout $end
$var wire 1 /' inst2|data_2[12]~19_combout $end
$var wire 1 0' inst2|data_2[13]~20_combout $end
$var wire 1 1' inst2|data_2[14]~21_combout $end
$var wire 1 2' inst2|data_2[15]~22_combout $end
$var wire 1 3' inst2|data_2[16]~23_combout $end
$var wire 1 4' inst2|data_2[17]~24_combout $end
$var wire 1 5' inst2|data_2[18]~25_combout $end
$var wire 1 6' inst2|data_2[19]~26_combout $end
$var wire 1 7' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 8' inst2|data_2[20]~27_combout $end
$var wire 1 9' inst2|data_2[21]~28_combout $end
$var wire 1 :' inst2|data_2[22]~29_combout $end
$var wire 1 ;' inst2|data_2[23]~30_combout $end
$var wire 1 <' inst2|data_2[24]~31_combout $end
$var wire 1 =' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 >' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 ?' inst21|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 @' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout $end
$var wire 1 A' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 B' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 C' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 D' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 E' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 F' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 G' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 H' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 I' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 J' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 K' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 L' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 M' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 N' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 O' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 P' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 Q' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 R' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 S' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 T' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 U' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 V' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 W' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 X' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 Y' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 Z' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 [' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 \' inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 ]' inst21|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 ^' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~1_combout $end
$var wire 1 _' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout $end
$var wire 1 `' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout $end
$var wire 1 a' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout $end
$var wire 1 b' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout $end
$var wire 1 c' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout $end
$var wire 1 d' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q $end
$var wire 1 e' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout $end
$var wire 1 f' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout $end
$var wire 1 g' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 h' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout $end
$var wire 1 i' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout $end
$var wire 1 j' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout $end
$var wire 1 k' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout $end
$var wire 1 l' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout $end
$var wire 1 m' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout $end
$var wire 1 n' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q $end
$var wire 1 o' altera_internal_jtag~TDO $end
$var wire 1 p' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4] $end
$var wire 1 q' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3] $end
$var wire 1 r' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2] $end
$var wire 1 s' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1] $end
$var wire 1 t' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0] $end
$var wire 1 u' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4] $end
$var wire 1 v' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3] $end
$var wire 1 w' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2] $end
$var wire 1 x' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1] $end
$var wire 1 y' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0] $end
$var wire 1 z' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9] $end
$var wire 1 {' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8] $end
$var wire 1 |' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7] $end
$var wire 1 }' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6] $end
$var wire 1 ~' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5] $end
$var wire 1 !( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4] $end
$var wire 1 "( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3] $end
$var wire 1 #( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2] $end
$var wire 1 $( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1] $end
$var wire 1 %( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0] $end
$var wire 1 &( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3] $end
$var wire 1 '( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2] $end
$var wire 1 (( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1] $end
$var wire 1 )( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0] $end
$var wire 1 *( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3] $end
$var wire 1 +( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2] $end
$var wire 1 ,( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1] $end
$var wire 1 -( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0] $end
$var wire 1 .( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3] $end
$var wire 1 /( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2] $end
$var wire 1 0( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1] $end
$var wire 1 1( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0] $end
$var wire 1 2( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2] $end
$var wire 1 3( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1] $end
$var wire 1 4( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0] $end
$var wire 1 5( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 6( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 7( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 8( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 9( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 :( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 ;( inst21|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 <( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 =( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 >( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 ?( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 @( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 A( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 B( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 C( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 D( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 E( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 F( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 G( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 H( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 I( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 J( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 K( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 L( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 M( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 N( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 O( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 P( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 Q( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 R( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 S( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 T( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 U( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 V( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 W( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 X( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 Y( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 Z( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 [( inst21|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 \( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 ]( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 ^( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 _( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 `( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 a( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 b( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 c( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 d( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 e( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 f( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 g( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 h( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 i( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 j( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 k( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 l( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 m( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 n( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 o( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 p( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 q( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 r( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 s( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 t( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 u( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 v( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 w( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 x( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 y( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 z( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 {( inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 |( inst21|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 }( inst21|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 ~( inst21|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 !) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 ") inst21|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 #) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 $) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 %) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 &) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 ') inst21|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 () inst21|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 )) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 *) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 +) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 ,) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 -) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 .) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 /) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 0) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 1) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 2) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 3) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 4) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 5) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 6) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 7) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 8) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 9) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 :) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 ;) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 <) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 =) inst21|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 >) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 ?) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 @) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 A) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 B) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 C) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 D) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 E) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 F) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 G) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 H) inst1|ins [31] $end
$var wire 1 I) inst1|ins [30] $end
$var wire 1 J) inst1|ins [29] $end
$var wire 1 K) inst1|ins [28] $end
$var wire 1 L) inst1|ins [27] $end
$var wire 1 M) inst1|ins [26] $end
$var wire 1 N) inst1|ins [25] $end
$var wire 1 O) inst1|ins [24] $end
$var wire 1 P) inst1|ins [23] $end
$var wire 1 Q) inst1|ins [22] $end
$var wire 1 R) inst1|ins [21] $end
$var wire 1 S) inst1|ins [20] $end
$var wire 1 T) inst1|ins [19] $end
$var wire 1 U) inst1|ins [18] $end
$var wire 1 V) inst1|ins [17] $end
$var wire 1 W) inst1|ins [16] $end
$var wire 1 X) inst1|ins [15] $end
$var wire 1 Y) inst1|ins [14] $end
$var wire 1 Z) inst1|ins [13] $end
$var wire 1 [) inst1|ins [12] $end
$var wire 1 \) inst1|ins [11] $end
$var wire 1 ]) inst1|ins [10] $end
$var wire 1 ^) inst1|ins [9] $end
$var wire 1 _) inst1|ins [8] $end
$var wire 1 `) inst1|ins [7] $end
$var wire 1 a) inst1|ins [6] $end
$var wire 1 b) inst1|ins [5] $end
$var wire 1 c) inst1|ins [4] $end
$var wire 1 d) inst1|ins [3] $end
$var wire 1 e) inst1|ins [2] $end
$var wire 1 f) inst1|ins [1] $end
$var wire 1 g) inst1|ins [0] $end
$var wire 1 h) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3] $end
$var wire 1 i) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2] $end
$var wire 1 j) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1] $end
$var wire 1 k) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0] $end
$var wire 1 l) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 m) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 n) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 o) inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 p) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [30] $end
$var wire 1 q) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [29] $end
$var wire 1 r) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [28] $end
$var wire 1 s) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [27] $end
$var wire 1 t) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [26] $end
$var wire 1 u) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [25] $end
$var wire 1 v) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [24] $end
$var wire 1 w) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [23] $end
$var wire 1 x) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [22] $end
$var wire 1 y) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [21] $end
$var wire 1 z) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [20] $end
$var wire 1 {) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [19] $end
$var wire 1 |) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [18] $end
$var wire 1 }) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [17] $end
$var wire 1 ~) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [16] $end
$var wire 1 !* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [15] $end
$var wire 1 "* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [14] $end
$var wire 1 #* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [13] $end
$var wire 1 $* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [12] $end
$var wire 1 %* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [11] $end
$var wire 1 &* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [10] $end
$var wire 1 '* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [9] $end
$var wire 1 (* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [8] $end
$var wire 1 )* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [7] $end
$var wire 1 ** auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [6] $end
$var wire 1 +* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [5] $end
$var wire 1 ,* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [4] $end
$var wire 1 -* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] $end
$var wire 1 .* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [2] $end
$var wire 1 /* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [1] $end
$var wire 1 0* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [0] $end
$var wire 1 1* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8] $end
$var wire 1 2* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7] $end
$var wire 1 3* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6] $end
$var wire 1 4* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5] $end
$var wire 1 5* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4] $end
$var wire 1 6* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3] $end
$var wire 1 7* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2] $end
$var wire 1 8* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1] $end
$var wire 1 9* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0] $end
$var wire 1 :* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 ;* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 <* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 =* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 >* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 ?* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 @* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 A* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 B* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 C* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 D* inst21|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 E* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3] $end
$var wire 1 F* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2] $end
$var wire 1 G* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1] $end
$var wire 1 H* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0] $end
$var wire 1 I* inst9|pc_value [31] $end
$var wire 1 J* inst9|pc_value [30] $end
$var wire 1 K* inst9|pc_value [29] $end
$var wire 1 L* inst9|pc_value [28] $end
$var wire 1 M* inst9|pc_value [27] $end
$var wire 1 N* inst9|pc_value [26] $end
$var wire 1 O* inst9|pc_value [25] $end
$var wire 1 P* inst9|pc_value [24] $end
$var wire 1 Q* inst9|pc_value [23] $end
$var wire 1 R* inst9|pc_value [22] $end
$var wire 1 S* inst9|pc_value [21] $end
$var wire 1 T* inst9|pc_value [20] $end
$var wire 1 U* inst9|pc_value [19] $end
$var wire 1 V* inst9|pc_value [18] $end
$var wire 1 W* inst9|pc_value [17] $end
$var wire 1 X* inst9|pc_value [16] $end
$var wire 1 Y* inst9|pc_value [15] $end
$var wire 1 Z* inst9|pc_value [14] $end
$var wire 1 [* inst9|pc_value [13] $end
$var wire 1 \* inst9|pc_value [12] $end
$var wire 1 ]* inst9|pc_value [11] $end
$var wire 1 ^* inst9|pc_value [10] $end
$var wire 1 _* inst9|pc_value [9] $end
$var wire 1 `* inst9|pc_value [8] $end
$var wire 1 a* inst9|pc_value [7] $end
$var wire 1 b* inst9|pc_value [6] $end
$var wire 1 c* inst9|pc_value [5] $end
$var wire 1 d* inst9|pc_value [4] $end
$var wire 1 e* inst9|pc_value [3] $end
$var wire 1 f* inst9|pc_value [2] $end
$var wire 1 g* inst9|pc_value [1] $end
$var wire 1 h* inst9|pc_value [0] $end
$var wire 1 i* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2] $end
$var wire 1 j* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1] $end
$var wire 1 k* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0] $end
$var wire 1 l* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15] $end
$var wire 1 m* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14] $end
$var wire 1 n* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13] $end
$var wire 1 o* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12] $end
$var wire 1 p* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11] $end
$var wire 1 q* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10] $end
$var wire 1 r* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9] $end
$var wire 1 s* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] $end
$var wire 1 t* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] $end
$var wire 1 u* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] $end
$var wire 1 v* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] $end
$var wire 1 w* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] $end
$var wire 1 x* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] $end
$var wire 1 y* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2] $end
$var wire 1 z* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] $end
$var wire 1 {* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0] $end
$var wire 1 |* inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9] $end
$var wire 1 }* inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8] $end
$var wire 1 ~* inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7] $end
$var wire 1 !+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6] $end
$var wire 1 "+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5] $end
$var wire 1 #+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 $+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 %+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 &+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 '+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 (+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 )+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 *+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 ++ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 ,+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 -+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 .+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 /+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 0+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 1+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 2+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [9] $end
$var wire 1 3+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [8] $end
$var wire 1 4+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [7] $end
$var wire 1 5+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [6] $end
$var wire 1 6+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [5] $end
$var wire 1 7+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [4] $end
$var wire 1 8+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [3] $end
$var wire 1 9+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [2] $end
$var wire 1 :+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1] $end
$var wire 1 ;+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 <+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [9] $end
$var wire 1 =+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [8] $end
$var wire 1 >+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [7] $end
$var wire 1 ?+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [6] $end
$var wire 1 @+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [5] $end
$var wire 1 A+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [4] $end
$var wire 1 B+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [3] $end
$var wire 1 C+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [2] $end
$var wire 1 D+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1] $end
$var wire 1 E+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 F+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [9] $end
$var wire 1 G+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [8] $end
$var wire 1 H+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [7] $end
$var wire 1 I+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [6] $end
$var wire 1 J+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [5] $end
$var wire 1 K+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4] $end
$var wire 1 L+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3] $end
$var wire 1 M+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2] $end
$var wire 1 N+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 O+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 P+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [9] $end
$var wire 1 Q+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [8] $end
$var wire 1 R+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [7] $end
$var wire 1 S+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [6] $end
$var wire 1 T+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [5] $end
$var wire 1 U+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4] $end
$var wire 1 V+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3] $end
$var wire 1 W+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2] $end
$var wire 1 X+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 Y+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 Z+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [9] $end
$var wire 1 [+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [8] $end
$var wire 1 \+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [7] $end
$var wire 1 ]+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [6] $end
$var wire 1 ^+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [5] $end
$var wire 1 _+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [4] $end
$var wire 1 `+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [3] $end
$var wire 1 a+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [2] $end
$var wire 1 b+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1] $end
$var wire 1 c+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 d+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [9] $end
$var wire 1 e+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [8] $end
$var wire 1 f+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [7] $end
$var wire 1 g+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [6] $end
$var wire 1 h+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [5] $end
$var wire 1 i+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [4] $end
$var wire 1 j+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [3] $end
$var wire 1 k+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [2] $end
$var wire 1 l+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1] $end
$var wire 1 m+ inst21|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0%
0$
0#
0"
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0D!
1E!
xF!
1G!
1H!
1I!
0J!
0K!
0L!
1M!
1N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
16"
17"
18"
09"
1:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
z!%
z"%
z#%
z$%
z%%
0&%
0'%
0(%
0)%
0*%
0+%
x,%
0-%
0.%
x/%
x0%
01%
02%
03%
04%
05%
06%
07%
18%
09%
0:%
z;%
0<%
0=%
1>%
x?%
0@%
0A%
0B%
1C%
1D%
0E%
1F%
0G%
0H%
0I%
1J%
0K%
0L%
0M%
1N%
1O%
1P%
1Q%
0R%
0S%
xT%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
1]%
1^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
1h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
1!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
xY&
0Z&
1[&
0\&
0]&
0^&
0_&
0`&
0a&
xb&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
1r&
1s&
0t&
0u&
0v&
1w&
1x&
1y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
1?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
1b'
0c'
0d'
0e'
0f'
1g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
zo'
0t'
0s'
0r'
0q'
0p'
0y'
0x'
0w'
0v'
0u'
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0)(
0((
0'(
0&(
0-(
0,(
0+(
0*(
01(
00(
0/(
0.(
04(
03(
02(
0;(
0:(
09(
08(
07(
06(
05(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
zg)
zf)
ze)
zd)
0c)
0b)
za)
0`)
0_)
z^)
z])
z\)
z[)
zZ)
zY)
zX)
0W)
zV)
zU)
zT)
0S)
zR)
zQ)
zP)
zO)
zN)
zM)
zL)
zK)
zJ)
zI)
zH)
0k)
0j)
0i)
0h)
0o)
0n)
0m)
0l)
z0*
z/*
z.*
0-*
z,*
z+*
z**
z)*
z(*
z'*
z&*
z%*
z$*
z#*
z"*
z!*
z~)
z})
z|)
z{)
zz)
zy)
zx)
zw)
zv)
zu)
zt)
zs)
zr)
zq)
zp)
09*
08*
07*
06*
05*
04*
03*
02*
01*
0>*
0=*
0<*
0;*
0:*
0D*
0C*
0B*
0A*
0@*
0?*
0H*
0G*
0F*
0E*
zh*
zg*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0k*
0j*
0i*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
01+
00+
0/+
0.+
0-+
0,+
0++
0*+
0)+
0(+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
02+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0O+
0N+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
$end
#40000
1!
1P!
1Q!
1S)
1c)
1E"
1@"
1`)
1f*
1;"
0:"
19"
1S!
0R!
1I"
1n#
1q#
#80000
0!
0P!
0Q!
#120000
1!
1P!
1Q!
1o#
1_)
0`)
1W)
1e*
0f*
1z$
1a
1>"
1:"
09"
1R!
0?"
0I"
1<"
1!'
#160000
0!
0P!
0Q!
#200000
1!
1P!
1Q!
0S)
0@"
1b)
1`)
0W)
1f*
1r#
1#!
0D"
0>"
0;"
0:"
1T!
0S!
0R!
1p#
1A"
0<"
1U!
1s#
0q#
1t#
#240000
0!
0P!
0Q!
#280000
1!
1P!
1Q!
0c)
0E"
0b)
0_)
0`)
1d*
0e*
0f*
1i#
1B!
1D"
1:"
0T!
1R!
1?"
07"
1V!
0U!
0s#
1q#
0p#
0A"
0!'
0n#
0V!
1U!
1W!
0t#
0q#
08"
0W!
0D"
0?"
0:"
#320000
0!
0P!
0Q!
#360000
1!
1P!
1Q!
1f*
1S!
0R!
#400000
0!
0P!
0Q!
#440000
1!
1P!
1Q!
1e*
0f*
1R!
#480000
0!
0P!
0Q!
#520000
1!
1P!
1Q!
1f*
1T!
0S!
0R!
1V!
0U!
1W!
#560000
0!
0P!
0Q!
#600000
1!
1P!
1Q!
1c*
0d*
0e*
0f*
0T!
1R!
0V!
1U!
1X!
0W!
0U!
0X!
1W!
1Y!
0Y!
#640000
0!
0P!
0Q!
#680000
1!
1P!
1Q!
1f*
1S!
0R!
#720000
0!
0P!
0Q!
#760000
1!
1P!
1Q!
1e*
0f*
1R!
#800000
0!
0P!
0Q!
#840000
1!
1P!
1Q!
1f*
1T!
0S!
0R!
1U!
#880000
0!
0P!
0Q!
#920000
1!
1P!
1Q!
1d*
0e*
0f*
0T!
1R!
1V!
0U!
0V!
1U!
1X!
0W!
0X!
1W!
1Y!
0Y!
#960000
0!
0P!
0Q!
#1000000
