$date
	Sun Mar 13 17:19:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! resultado [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk0 $end
$var reg 1 $ rst0 $end
$var reg 1 % start $end
$var reg 8 & valor [7:0] $end
$scope module project0 $end
$var wire 1 # clk0 $end
$var wire 1 ' dec $end
$var wire 1 $ rst0 $end
$var wire 1 ( set $end
$var wire 1 % start $end
$var wire 8 ) valor [7:0] $end
$var wire 1 * zero $end
$var wire 8 + resultado [7:0] $end
$var wire 1 , rac $end
$var wire 1 " done $end
$var wire 1 - cac $end
$scope module BC0 $end
$var wire 1 . C $end
$var wire 1 / D $end
$var wire 1 - cac $end
$var wire 1 # clk $end
$var wire 1 ' dec $end
$var wire 1 " pronto $end
$var wire 1 , rac $end
$var wire 1 $ rst $end
$var wire 1 ( set $end
$var wire 1 % start $end
$var wire 1 * zero $end
$var wire 2 0 D0 [1:0] $end
$var wire 1 1 B $end
$var wire 1 2 A $end
$var reg 2 3 Q [1:0] $end
$upscope $end
$scope module BO0 $end
$var wire 1 - cac $end
$var wire 1 # clk $end
$var wire 1 ' dec $end
$var wire 1 , rac $end
$var wire 1 $ rst $end
$var wire 1 ( set $end
$var wire 8 4 somatorio [7:0] $end
$var wire 8 5 valor [7:0] $end
$var wire 1 * zero $end
$var wire 8 6 saidaULA [7:0] $end
$var wire 4 7 saidaContador [3:0] $end
$var wire 8 8 saidaAcumulador [7:0] $end
$scope module a0 $end
$var wire 8 9 D [7:0] $end
$var wire 1 - load $end
$var wire 1 , rst $end
$var wire 8 : Q [7:0] $end
$var reg 8 ; Y [7:0] $end
$upscope $end
$scope module c0 $end
$var wire 1 $ clear $end
$var wire 1 # clk $end
$var wire 1 ' count $end
$var wire 1 ( load $end
$var reg 4 < OUT [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx <
b0 ;
b0 :
b11 9
b0 8
bx 7
b11 6
b11 5
b11 4
b0 3
02
01
b0 0
x/
0.
0-
1,
b11 +
x*
b11 )
x(
z'
b11 &
0%
1$
0#
1"
b11 !
$end
#1
b1 0
0$
1.
1%
1#
#2
0#
#3
b110 !
b110 +
b110 4
b110 6
b110 9
b11 8
b11 :
b11 ;
0"
0(
0,
b1x 0
11
b1 3
1#
#4
0#
#5
b1001 !
b1001 +
b1001 4
b1001 6
b1001 9
b110 8
b110 :
b110 ;
x"
b0x 0
x(
x-
12
x1
b1x 3
1#
#6
0#
#7
b1100 !
b1100 +
b1100 4
b1100 6
b1100 9
b1001 8
b1001 :
b1001 ;
bx 0
x,
x(
0-
02
b0x 3
1#
#8
0#
#9
b1111 !
b1111 +
b1111 4
b1111 6
b1111 9
b1100 8
b1100 :
b1100 ;
x-
x2
bx 3
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
