\hypertarget{struct_l_p_c___r_t_c___t}{\section{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T Struct Reference}
\label{struct_l_p_c___r_t_c___t}\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
}


Real Time Clock register block structure.  




{\ttfamily \#include $<$rtc\+\_\+17xx\+\_\+40xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}{I\+L\+R}
\item 
\hypertarget{struct_l_p_c___r_t_c___t_a94d0c8bf3402d34aac9170bac01bb4fb}{\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}}\label{struct_l_p_c___r_t_c___t_a94d0c8bf3402d34aac9170bac01bb4fb}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}{C\+C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}{C\+I\+I\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}{A\+M\+R}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}{C\+T\+I\+M\+E} \mbox{[}3\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}{T\+I\+M\+E} \mbox{[}R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+S\+T\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}{C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a6624a04c6db73e0f9e53a9bc3cf50c1a}{G\+P\+R\+E\+G} \mbox{[}5\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_af65651a26ceb3d710ccdba8f762a649f}{R\+T\+C\+\_\+\+A\+U\+X\+E\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ab476d508c9ea87e71724c30d36ece294}{R\+T\+C\+\_\+\+A\+U\+X}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}{A\+L\+R\+M} \mbox{[}R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+S\+T\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real Time Clock register block structure. 

\subsection{Member Data Documentation}
\hypertarget{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!A\+L\+R\+M@{A\+L\+R\+M}}
\index{A\+L\+R\+M@{A\+L\+R\+M}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{A\+L\+R\+M}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+L\+R\+M\mbox{[}R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+S\+T\mbox{]}}}\label{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}
Alarm field registers \hypertarget{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!A\+M\+R@{A\+M\+R}}
\index{A\+M\+R@{A\+M\+R}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{A\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+M\+R}}\label{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}
Alarm Mask Register \hypertarget{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N@{C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N}}
\index{C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N@{C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N}}\label{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}
Calibration Value Register \hypertarget{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!C\+C\+R@{C\+C\+R}}
\index{C\+C\+R@{C\+C\+R}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+C\+R}}\label{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}
Clock Control Register \hypertarget{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!C\+I\+I\+R@{C\+I\+I\+R}}
\index{C\+I\+I\+R@{C\+I\+I\+R}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{C\+I\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+I\+I\+R}}\label{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}
Counter Increment Interrupt Register \hypertarget{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!C\+T\+I\+M\+E@{C\+T\+I\+M\+E}}
\index{C\+T\+I\+M\+E@{C\+T\+I\+M\+E}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{C\+T\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+T\+I\+M\+E\mbox{[}3\mbox{]}}}\label{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}
Consolidated Time Register 0,1,2 \hypertarget{struct_l_p_c___r_t_c___t_a6624a04c6db73e0f9e53a9bc3cf50c1a}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!G\+P\+R\+E\+G@{G\+P\+R\+E\+G}}
\index{G\+P\+R\+E\+G@{G\+P\+R\+E\+G}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{G\+P\+R\+E\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+G\+P\+R\+E\+G\mbox{[}5\mbox{]}}}\label{struct_l_p_c___r_t_c___t_a6624a04c6db73e0f9e53a9bc3cf50c1a}
General Purpose Storage Registers \hypertarget{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!I\+L\+R@{I\+L\+R}}
\index{I\+L\+R@{I\+L\+R}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{I\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+I\+L\+R}}\label{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}
$<$ R\+T\+C Structure Interrupt Location Register \hypertarget{struct_l_p_c___r_t_c___t_ab476d508c9ea87e71724c30d36ece294}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!R\+T\+C\+\_\+\+A\+U\+X@{R\+T\+C\+\_\+\+A\+U\+X}}
\index{R\+T\+C\+\_\+\+A\+U\+X@{R\+T\+C\+\_\+\+A\+U\+X}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{R\+T\+C\+\_\+\+A\+U\+X}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+T\+C\+\_\+\+A\+U\+X}}\label{struct_l_p_c___r_t_c___t_ab476d508c9ea87e71724c30d36ece294}
R\+T\+C Auxiliary control register \hypertarget{struct_l_p_c___r_t_c___t_af65651a26ceb3d710ccdba8f762a649f}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!R\+T\+C\+\_\+\+A\+U\+X\+E\+N@{R\+T\+C\+\_\+\+A\+U\+X\+E\+N}}
\index{R\+T\+C\+\_\+\+A\+U\+X\+E\+N@{R\+T\+C\+\_\+\+A\+U\+X\+E\+N}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{R\+T\+C\+\_\+\+A\+U\+X\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+T\+C\+\_\+\+A\+U\+X\+E\+N}}\label{struct_l_p_c___r_t_c___t_af65651a26ceb3d710ccdba8f762a649f}
R\+T\+C Auxiliary Enable register \hypertarget{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}{\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}!T\+I\+M\+E@{T\+I\+M\+E}}
\index{T\+I\+M\+E@{T\+I\+M\+E}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T}}
\subsubsection[{T\+I\+M\+E}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+T\+I\+M\+E\mbox{[}R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+S\+T\mbox{]}}}\label{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}
Timer field registers 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
rtc\+\_\+17xx\+\_\+40xx.\+h\end{DoxyCompactItemize}
