\doxysection{stm32f4xx\+\_\+hal\+\_\+sdram.\+h}
\hypertarget{stm32f4xx__hal__sdram_8h_source}{}\label{stm32f4xx__hal__sdram_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sdram.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sdram.h}}
\mbox{\hyperlink{stm32f4xx__hal__sdram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{00031\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00050\ \{}
\DoxyCodeLine{00051\ \ \ HAL\_SDRAM\_STATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{00052\ \ \ HAL\_SDRAM\_STATE\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{00053\ \ \ HAL\_SDRAM\_STATE\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{00054\ \ \ HAL\_SDRAM\_STATE\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{00055\ \ \ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED\ \ \ =\ 0x04U,\ \ }
\DoxyCodeLine{00056\ \ \ HAL\_SDRAM\_STATE\_PRECHARGED\ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{00058\ \}\ HAL\_SDRAM\_StateTypeDef;}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00064\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef}
\DoxyCodeLine{00065\ \#else}
\DoxyCodeLine{00066\ typedef\ struct}
\DoxyCodeLine{00067\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{00068\ \{}
\DoxyCodeLine{00069\ \ \ FMC\_SDRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ }
\DoxyCodeLine{00071\ \ \ FMC\_SDRAM\_InitTypeDef\ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ }
\DoxyCodeLine{00073\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_SDRAM\_StateTypeDef\ \ \ State;\ \ \ \ \ \ }
\DoxyCodeLine{00075\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ }
\DoxyCodeLine{00077\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *hdma;\ \ \ \ \ \ }
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00080\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00081\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ void\ (*\ RefreshErrorCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00086\ \}\ SDRAM\_HandleTypeDef;}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00092\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00093\ \{}
\DoxyCodeLine{00094\ \ \ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{00095\ \ \ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{00096\ \ \ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{00097\ \ \ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x03U,\ \ }
\DoxyCodeLine{00098\ \ \ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{00099\ \}\ HAL\_SDRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00104\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_CallbackTypeDef)(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00105\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET;\ \ \(\backslash\)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00135\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00136\ }
\DoxyCodeLine{00145\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ *********************************/}}
\DoxyCodeLine{00146\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Init(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{00147\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_DeInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00148\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00149\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspDeInit(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_IRQHandler(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00152\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_RefreshErrorCallback(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00153\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00154\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00163\ \textcolor{comment}{/*\ I/O\ operation\ functions\ ****************************************************/}}
\DoxyCodeLine{00164\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00166\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00168\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00170\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00176\ }
\DoxyCodeLine{00177\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{00178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00179\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{00180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{00181\ }
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00183\ \textcolor{comment}{/*\ SDRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{00184\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{00186\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_UnRegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{00187\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterDmaCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{00188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00198\ \textcolor{comment}{/*\ SDRAM\ Control\ functions\ \ *****************************************************/}}
\DoxyCodeLine{00199\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Enable(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00200\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Disable(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00201\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SendCommand(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_CommandTypeDef\ *Command,}
\DoxyCodeLine{00202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{00203\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_ProgramRefreshRate(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ RefreshRate);}
\DoxyCodeLine{00204\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SetAutoRefreshNumber(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ AutoRefreshNumber);}
\DoxyCodeLine{00205\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_SDRAM\_GetModeStatus(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00206\ }
\DoxyCodeLine{00214\ \textcolor{comment}{/*\ SDRAM\ State\ functions\ ********************************************************/}}
\DoxyCodeLine{00215\ HAL\_SDRAM\_StateTypeDef\ \ HAL\_SDRAM\_GetState(SDRAM\_HandleTypeDef\ *hsdram);}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00235\ \}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_SDRAM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
