# Digital-Design-Lab
Digital Design Lab project

in this project we are trying to make a simple cpu with verilog

we are using modelsim as a compiler and simulator
