
---------- Begin Simulation Statistics ----------
final_tick                               183129791000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329215                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687612                       # Number of bytes of host memory used
host_op_rate                                   329862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   303.75                       # Real time elapsed on the host
host_tick_rate                              602891046                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.183130                       # Number of seconds simulated
sim_ticks                                183129791000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708488                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099743                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725509                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65324                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.831298                       # CPI: cycles per instruction
system.cpu.discardedOps                        190748                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42607205                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399993                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999532                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        49458529                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.546061                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        183129791                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133671262                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       432757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        882782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1124337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2250599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             181474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       294255                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138497                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268555                       # Transaction distribution
system.membus.trans_dist::ReadExResp           268554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        181474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1332810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1332810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23817056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23817056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            450030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  450030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              450030                       # Request fanout histogram
system.membus.respLayer1.occupancy         1538214750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1471292000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            704790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1253033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          307628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           421381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          421380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       703608                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3374217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3376861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66680512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66727296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          436605                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9416160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1562868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1554983     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7885      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1562868                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3209657000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2250070997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2364000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               676050                       # number of demand (read+write) hits
system.l2.demand_hits::total                   676139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              676050                       # number of overall hits
system.l2.overall_hits::total                  676139                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             448939                       # number of demand (read+write) misses
system.l2.demand_misses::total                 450032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1093                       # number of overall misses
system.l2.overall_misses::.cpu.data            448939                       # number of overall misses
system.l2.overall_misses::total                450032                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46752136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46859715000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107579000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46752136000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46859715000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1124989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1126171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1124989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1126171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.924704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.399061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399612                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.924704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.399061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399612                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98425.434584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104139.172582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104125.295535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98425.434584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104139.172582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104125.295535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              294255                       # number of writebacks
system.l2.writebacks::total                    294255                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        448936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            450029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       448936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           450029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  37773215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37858934000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  37773215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37858934000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.399058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.399058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78425.434584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84139.420764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84125.543021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78425.434584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84139.420764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84125.543021                       # average overall mshr miss latency
system.l2.replacements                         436605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       958778                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           958778                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       958778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       958778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          268555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              268555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  28423847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28423847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        421381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            421381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.637321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105839.947124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105839.947124                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       268555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         268555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23052767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23052767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.637321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85840.021597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85840.021597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107579000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107579000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.924704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98425.434584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98425.434584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85719000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85719000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78425.434584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78425.434584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        523224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            523224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       180384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          180384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18328289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18328289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       703608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        703608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.256370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.256370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101607.066037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101607.066037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       180381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       180381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14720448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14720448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.256366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.256366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81607.530727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81607.530727                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            91                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                91                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.010870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.010870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.010870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.010870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16147.744617                       # Cycle average of tags in use
system.l2.tags.total_refs                     2246563                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    453080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.958425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.263345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.514845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16028.966427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985580                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4951980                       # Number of tag accesses
system.l2.tags.data_accesses                  4951980                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14365952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14400928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9416160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9416160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          448936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              450029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       294255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             294255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            190990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78446832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78637823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       190990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           190990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51417959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51417959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51417959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           190990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78446832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130055781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    239429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    448588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004559160500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1227735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             225742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      450029                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     294255                       # Number of write requests accepted
system.mem_ctrls.readBursts                    450029                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   294255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54826                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14999                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6289578500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2248405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14721097250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13986.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32736.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                450029                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               294255                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  390086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       308117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.130668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.587912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.036151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       227669     73.89%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43820     14.22%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7538      2.45%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3355      1.09%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11356      3.69%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          945      0.31%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      0.30%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1350      0.44%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11153      3.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       308117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.211676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.497956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.684960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13833     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           76      0.54%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           15      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           25      0.18%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.149570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.115558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6262     44.86%     44.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              297      2.13%     46.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6498     46.55%     93.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              860      6.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.29%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28779584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15322112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14400928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9416160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       157.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  183129702000                       # Total gap between requests
system.mem_ctrls.avgGap                     246048.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14354816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7661056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 190990.225069388107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 78386022.949155226350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41834023.607879288495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       448936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       294255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29635000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14691462250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4360683437500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27113.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32725.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14819403.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1082495400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            575340975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1588335840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          616194900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14455718160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52878241650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25792794240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96989121165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.619570                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66500829250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6114940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110514021750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1117531380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            593963040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1622386500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          633514860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14455718160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54098619060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24765108000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97286841000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.245301                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63831020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6114940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 113183831000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13351936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13351936                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13351936                       # number of overall hits
system.cpu.icache.overall_hits::total        13351936                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    115407000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115407000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115407000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115407000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13353118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13353118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13353118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13353118                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97637.055838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97637.055838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97637.055838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97637.055838                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.icache.writebacks::total               280                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113043000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113043000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95637.055838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95637.055838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95637.055838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95637.055838                       # average overall mshr miss latency
system.cpu.icache.replacements                    280                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13351936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13351936                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115407000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13353118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13353118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97637.055838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97637.055838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95637.055838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95637.055838                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           698.334574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13353118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11297.054146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   698.334574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.340984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.340984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          902                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.440430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13354300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13354300                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50866789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50866789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50867135                       # number of overall hits
system.cpu.dcache.overall_hits::total        50867135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1234304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1234304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1242367                       # number of overall misses
system.cpu.dcache.overall_misses::total       1242367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  72745942999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72745942999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  72745942999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72745942999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52101093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52101093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52109502                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52109502                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023691                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58936.812162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58936.812162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58554.310440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58554.310440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.651376                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       958778                       # number of writebacks
system.cpu.dcache.writebacks::total            958778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       117287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       117287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       117287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       117287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1117017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1117017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1125080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1125080                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  63834550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63834550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  64622165990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64622165990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021439                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021591                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57147.339745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57147.339745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57437.840856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57437.840856                       # average overall mshr miss latency
system.cpu.dcache.replacements                1124056                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40450411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40450411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       700564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        700564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  32630924999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32630924999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41150975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41150975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46578.078518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46578.078518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       695607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       695607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  30818877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30818877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44305.012744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44305.012744                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10416378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10416378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       533740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       533740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40115018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40115018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75158.350508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75158.350508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       112330                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       112330                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       421410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       421410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  33015673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33015673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78345.727439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78345.727439                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    787615990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    787615990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97682.747116                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97682.747116                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.621302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51992290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1125080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.212083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.621302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53234658                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53234658                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 183129791000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
