// Seed: 1738082365
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_4;
  reg  id_5;
  wor  id_6 = 1, id_7;
  final begin
    #1 id_5 <= 1'h0;
  end
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1] = 1'b0;
  module_0(
      id_5, id_4, id_5
  );
  uwire id_6 = 1;
endmodule
