These are just some of the snippets of code i have written on verilog when i was trying to implemenet some concepts. 
Most of these codes do run with no errors

The testbench is also attached, can simulate the same in Model Sim or any simulation software
