|FullAdder2_vhdl
x => C~0.IN0
x => S~8.IN0
x => S~5.IN0
x => S~2.IN0
x => S~0.IN0
y => C~2.IN0
y => S~8.IN1
y => S~2.IN1
y => S~5.IN1
y => S~0.IN1
z => C~2.IN1
z => C~0.IN1
z => S~9.IN0
z => S~1.IN1
z => S~6.IN0
z => S~3.IN0
S <= S~10.DB_MAX_OUTPUT_PORT_TYPE
C <= C~3.DB_MAX_OUTPUT_PORT_TYPE


