[2025-09-15 21:50:21] START suite=qualcomm_srv trace=srv550_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3336408 heartbeat IPC: 2.997 cumulative IPC: 2.997 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6172412 heartbeat IPC: 3.526 cumulative IPC: 3.24 (Simulation time: 00 hr 01 min 22 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6172412 cumulative IPC: 3.24 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6172412 cumulative IPC: 3.24 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12319692 heartbeat IPC: 1.627 cumulative IPC: 1.627 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 18472254 heartbeat IPC: 1.625 cumulative IPC: 1.626 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 24343450 heartbeat IPC: 1.703 cumulative IPC: 1.651 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 30221266 heartbeat IPC: 1.701 cumulative IPC: 1.663 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 36190698 heartbeat IPC: 1.675 cumulative IPC: 1.666 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 41791175 heartbeat IPC: 1.786 cumulative IPC: 1.685 (Simulation time: 00 hr 07 min 23 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 47741449 heartbeat IPC: 1.681 cumulative IPC: 1.684 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 53414560 heartbeat IPC: 1.763 cumulative IPC: 1.693 (Simulation time: 00 hr 09 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000015 cycles: 59112605 heartbeat IPC: 1.755 cumulative IPC: 1.7 (Simulation time: 00 hr 10 min 22 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 58546956 cumulative IPC: 1.708 (Simulation time: 00 hr 11 min 19 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 58546956 cumulative IPC: 1.708 (Simulation time: 00 hr 11 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.708 instructions: 100000001 cycles: 58546956
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.329 Average ROB Occupancy at Mispredict: 86.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00051
BRANCH_INDIRECT: 0.00679
BRANCH_CONDITIONAL: 5.318
BRANCH_DIRECT_CALL: 0.00125
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 0.00101


====Backend Stall Breakdown====
ROB_STALL: 856714
LQ_STALL: 11
SQ_STALL: 1389739


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.03496
REPLAY_LOAD: 85.96653
NON_REPLAY_LOAD: 11.6947775

== Total ==
ADDR_TRANS: 213687
REPLAY_LOAD: 123276
NON_REPLAY_LOAD: 519751

== Counts ==
ADDR_TRANS: 1287
REPLAY_LOAD: 1434
NON_REPLAY_LOAD: 44443

cpu0->cpu0_STLB TOTAL        ACCESS:     947963 HIT:     904882 MISS:      43081 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     947963 HIT:     904882 MISS:      43081 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 224.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     727751 HIT:     405883 MISS:     321868 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     476628 HIT:     293667 MISS:     182961 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      65290 HIT:       6815 MISS:      58475 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      88820 HIT:      88150 MISS:        670 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97013 HIT:      17251 MISS:      79762 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 98.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15015982 HIT:   14598390 MISS:     417592 MSHR_MERGE:     130714
cpu0->cpu0_L1I LOAD         ACCESS:   15015982 HIT:   14598390 MISS:     417592 MSHR_MERGE:     130714
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27031442 HIT:   26209125 MISS:     822317 MSHR_MERGE:     470263
cpu0->cpu0_L1D LOAD         ACCESS:   14909714 HIT:   14521850 MISS:     387864 MSHR_MERGE:     198114
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12018118 HIT:   11680960 MISS:     337158 MSHR_MERGE:     271867
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103610 HIT:       6315 MISS:      97295 MSHR_MERGE:        282
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 98.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819431 HIT:   12714779 MISS:     104652 MSHR_MERGE:      60134
cpu0->cpu0_ITLB LOAD         ACCESS:   12819431 HIT:   12714779 MISS:     104652 MSHR_MERGE:      60134
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.74 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24897941 HIT:   23575121 MISS:    1322820 MSHR_MERGE:     419375
cpu0->cpu0_DTLB LOAD         ACCESS:   24897941 HIT:   23575121 MISS:    1322820 MSHR_MERGE:     419375
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.37 cycles
cpu0->LLC TOTAL        ACCESS:     398497 HIT:     172361 MISS:     226136 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     182961 HIT:      48822 MISS:     134139 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58475 HIT:      17091 MISS:      41384 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      77299 HIT:      77063 MISS:        236 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79762 HIT:      29385 MISS:      50377 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6339
  ROW_BUFFER_MISS:     219518
  AVG DBUS CONGESTED CYCLE: 6.268
Channel 0 WQ ROW_BUFFER_HIT:      10025
  ROW_BUFFER_MISS:      47405
  FULL:          0
Channel 0 REFRESHES ISSUED:       4879
[2025-09-15 22:01:41] END   suite=qualcomm_srv trace=srv550_ap (rc=0)
