

================================================================
== Vitis HLS Report for 'preProcessing'
================================================================
* Date:           Thu Aug  3 21:14:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_PREPROCESSING_MAIN  |        ?|        ?|    2 ~ 22|          -|          -|     ?|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 9 
3 --> 9 
4 --> 5 6 
5 --> 8 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bufferIndex_V = alloca i32 1"   --->   Operation 10 'alloca' 'bufferIndex_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%len_V = alloca i32 1"   --->   Operation 11 'alloca' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_M_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'b_M_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_M_V_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'b_M_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_M_V_2_loc = alloca i64 1"   --->   Operation 14 'alloca' 'b_M_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_M_V_3_loc = alloca i64 1"   --->   Operation 15 'alloca' 'b_M_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_M_V_4_loc = alloca i64 1"   --->   Operation 16 'alloca' 'b_M_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_M_V_5_loc = alloca i64 1"   --->   Operation 17 'alloca' 'b_M_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_M_V_6_loc = alloca i64 1"   --->   Operation 18 'alloca' 'b_M_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_M_V_7_loc = alloca i64 1"   --->   Operation 19 'alloca' 'b_M_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_M_V_8_loc = alloca i64 1"   --->   Operation 20 'alloca' 'b_M_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_M_V_9_loc = alloca i64 1"   --->   Operation 21 'alloca' 'b_M_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_M_V_10_loc = alloca i64 1"   --->   Operation 22 'alloca' 'b_M_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_M_V_11_loc = alloca i64 1"   --->   Operation 23 'alloca' 'b_M_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_M_V_12_loc = alloca i64 1"   --->   Operation 24 'alloca' 'b_M_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_M_V_13_loc = alloca i64 1"   --->   Operation 25 'alloca' 'b_M_V_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm8, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm7, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1024 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm7, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %blk_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuffer_V = alloca i64 1" [SHA512CODE/sha512.cpp:82]   --->   Operation 35 'alloca' 'inputBuffer_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuffer_V_addr = getelementptr i512 %inputBuffer_V, i64 0, i64 0"   --->   Operation 36 'getelementptr' 'inputBuffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuffer_V_addr_1 = getelementptr i512 %inputBuffer_V, i64 0, i64 1"   --->   Operation 37 'getelementptr' 'inputBuffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln86 = store i128 0, i128 %len_V" [SHA512CODE/sha512.cpp:86]   --->   Operation 38 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln86 = store i2 0, i2 %bufferIndex_V" [SHA512CODE/sha512.cpp:86]   --->   Operation 39 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln86 = br void %do.body" [SHA512CODE/sha512.cpp:86]   --->   Operation 40 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [SHA512CODE/sha512.cpp:83]   --->   Operation 41 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%input_r_read = read i584 @_ssdm_op_Read.axis.volatile.i584P128A, i584 %input_r" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'input_r_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_tdata_V = trunc i584 %input_r_read" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'trunc' 'tmp_tdata_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_tid_V = partselect i6 @_ssdm_op_PartSelect.i6.i584.i32.i32, i584 %input_r_read, i32 576, i32 581" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'tmp_tid_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_tlast_V = bitselect i1 @_ssdm_op_BitSelect.i1.i584.i32, i584 %input_r_read, i32 582" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitselect' 'tmp_tlast_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_tkeep_V = partselect i64 @_ssdm_op_PartSelect.i64.i584.i32.i32, i584 %input_r_read, i32 512, i32 575" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_tkeep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %tmp_tlast_V, void %if.then, void %if.else32" [SHA512CODE/sha512.cpp:95]   --->   Operation 47 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bufferIndex_V_load = load i2 %bufferIndex_V"   --->   Operation 48 'load' 'bufferIndex_V_load' <Predicate = (!tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%len_V_load_2 = load i128 %len_V"   --->   Operation 49 'load' 'len_V_load_2' <Predicate = (!tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.49ns)   --->   "%len_V_1 = add i128 %len_V_load_2, i128 64"   --->   Operation 50 'add' 'len_V_1' <Predicate = (!tmp_tlast_V)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns)   --->   "%icmp_ln1065_1 = icmp_eq  i2 %bufferIndex_V_load, i2 2"   --->   Operation 51 'icmp' 'icmp_ln1065_1' <Predicate = (!tmp_tlast_V)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln1065_1, void %if.end29, void %for.body" [SHA512CODE/sha512.cpp:101]   --->   Operation 52 'br' 'br_ln101' <Predicate = (!tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.74ns)   --->   "%inp512c_V = load i1 %inputBuffer_V_addr" [SHA512CODE/sha512.cpp:111]   --->   Operation 53 'load' 'inp512c_V' <Predicate = (!tmp_tlast_V & icmp_ln1065_1)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_2 : Operation 54 [2/2] (0.74ns)   --->   "%inp512c_V_1 = load i1 %inputBuffer_V_addr_1"   --->   Operation 54 'load' 'inp512c_V_1' <Predicate = (!tmp_tlast_V & icmp_ln1065_1)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln137 = store i2 0, i2 %bufferIndex_V" [SHA512CODE/sha512.cpp:137]   --->   Operation 55 'store' 'store_ln137' <Predicate = (!tmp_tlast_V & icmp_ln1065_1)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%len_V_load_1 = load i128 %len_V"   --->   Operation 56 'load' 'len_V_load_1' <Predicate = (tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %last_input_tdata, i512 %tmp_tdata_V" [SHA512CODE/sha512.cpp:144]   --->   Operation 57 'write' 'write_ln144' <Predicate = (tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %tkeep_strm7, i64 %tmp_tkeep_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = (tmp_tlast_V)> <Delay = 0.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 59 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i6P0A, i6 %tid_strm8, i6 %tmp_tid_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (tmp_tlast_V)> <Delay = 1.40> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 32> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i128 %len_V_load_1"   --->   Operation 60 'trunc' 'trunc_ln232' <Predicate = (tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.25ns)   --->   "%icmp_ln1065 = icmp_eq  i128 %len_V_load_1, i128 0"   --->   Operation 61 'icmp' 'icmp_ln1065' <Predicate = (tmp_tlast_V)> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln1065, void %if.else63, void %for.inc50" [SHA512CODE/sha512.cpp:151]   --->   Operation 62 'br' 'br_ln151' <Predicate = (tmp_tlast_V)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i128 %len_V_load_1" [SHA512CODE/sha512.cpp:83]   --->   Operation 63 'trunc' 'trunc_ln83' <Predicate = (tmp_tlast_V & !icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.59ns)   --->   "%icmp_ln1069 = icmp_eq  i7 %trunc_ln83, i7 0"   --->   Operation 64 'icmp' 'icmp_ln1069' <Predicate = (tmp_tlast_V & !icmp_ln1065)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (0.74ns)   --->   "%inp512c_V_2 = load i1 %inputBuffer_V_addr"   --->   Operation 65 'load' 'inp512c_V_2' <Predicate = (tmp_tlast_V & !icmp_ln1065)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_2 : Operation 66 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 9223372036854775808" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (tmp_tlast_V & icmp_ln1065)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_2 : Operation 67 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (tmp_tlast_V & icmp_ln1065)> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln177 = br void %if.end154" [SHA512CODE/sha512.cpp:177]   --->   Operation 68 'br' 'br_ln177' <Predicate = (tmp_tlast_V & icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 69 [1/2] (0.74ns)   --->   "%inp512c_V = load i1 %inputBuffer_V_addr" [SHA512CODE/sha512.cpp:111]   --->   Operation 69 'load' 'inp512c_V' <Predicate = (icmp_ln1065_1)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_3 : Operation 70 [1/2] (0.74ns)   --->   "%inp512c_V_1 = load i1 %inputBuffer_V_addr_1"   --->   Operation 70 'load' 'inp512c_V_1' <Predicate = (icmp_ln1065_1)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%l_V = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 448, i32 511"   --->   Operation 71 'partselect' 'l_V' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 384, i32 447" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 320, i32 383" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'partselect' 'tmp_3' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 256, i32 319" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 192, i32 255" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'partselect' 'tmp_5' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 128, i32 191" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'partselect' 'tmp_6' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V, i32 64, i32 127" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'partselect' 'tmp_7' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i512 %inp512c_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'trunc' 'trunc_ln174' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 448, i32 511" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'partselect' 'tmp_9' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 384, i32 447" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 320, i32 383" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'partselect' 'tmp_2' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 256, i32 319" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'partselect' 'tmp_8' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 192, i32 255" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'partselect' 'tmp_10' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 128, i32 191" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'partselect' 'tmp_11' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_1, i32 64, i32 127" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'partselect' 'tmp_12' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i512 %inp512c_V_1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'trunc' 'trunc_ln174_1' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln174_1, i64 %tmp_12, i64 %tmp_11, i64 %tmp_10, i64 %tmp_8, i64 %tmp_2, i64 %tmp_1, i64 %tmp_9, i64 %trunc_ln174, i64 %tmp_7, i64 %tmp_6, i64 %tmp_5, i64 %tmp_4, i64 %tmp_3, i64 %tmp_s, i64 %l_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'bitconcatenate' 'or_ln174_s' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_s" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (icmp_ln1065_1)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_3 : Operation 89 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = (icmp_ln1065_1)> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln137 = br void %if.end29" [SHA512CODE/sha512.cpp:137]   --->   Operation 90 'br' 'br_ln137' <Predicate = (icmp_ln1065_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bufferIndex_V_1 = load i2 %bufferIndex_V"   --->   Operation 91 'load' 'bufferIndex_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i2 %bufferIndex_V_1"   --->   Operation 92 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%inputBuffer_V_addr_2 = getelementptr i512 %inputBuffer_V, i64 0, i64 %zext_ln587" [SHA512CODE/sha512.cpp:140]   --->   Operation 93 'getelementptr' 'inputBuffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.74ns)   --->   "%store_ln140 = store i512 %tmp_tdata_V, i1 %inputBuffer_V_addr_2" [SHA512CODE/sha512.cpp:140]   --->   Operation 94 'store' 'store_ln140' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_3 : Operation 95 [1/1] (0.43ns)   --->   "%bufferIndex_V_2 = add i2 %bufferIndex_V_1, i2 1"   --->   Operation 95 'add' 'bufferIndex_V_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln143 = store i128 %len_V_1, i128 %len_V" [SHA512CODE/sha512.cpp:143]   --->   Operation 96 'store' 'store_ln143' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln143 = store i2 %bufferIndex_V_2, i2 %bufferIndex_V" [SHA512CODE/sha512.cpp:143]   --->   Operation 97 'store' 'store_ln143' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln143 = br void %do.cond" [SHA512CODE/sha512.cpp:143]   --->   Operation 98 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.74>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%len_V_load = load i128 %len_V" [SHA512CODE/sha512.cpp:83]   --->   Operation 99 'load' 'len_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (0.74ns)   --->   "%inp512c_V_2 = load i1 %inputBuffer_V_addr"   --->   Operation 100 'load' 'inp512c_V_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln1069, void %for.body76, void %for.body111.preheader" [SHA512CODE/sha512.cpp:179]   --->   Operation 101 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (0.74ns)   --->   "%inp512c_V_3 = load i1 %inputBuffer_V_addr_1"   --->   Operation 102 'load' 'inp512c_V_3' <Predicate = (!icmp_ln1069)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %len_V_load, i32 61, i32 124" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'partselect' 'tmp_13' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.20>
ST_5 : Operation 104 [1/2] (0.74ns)   --->   "%inp512c_V_3 = load i1 %inputBuffer_V_addr_1"   --->   Operation 104 'load' 'inp512c_V_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%l_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 448, i32 511"   --->   Operation 105 'partselect' 'l_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 384, i32 447" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 320, i32 383" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 256, i32 319" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 192, i32 255" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 128, i32 191" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_2, i32 64, i32 127" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = trunc i512 %inp512c_V_2" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'trunc' 'trunc_ln174_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 448, i32 511" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 384, i32 447" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 320, i32 383" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 256, i32 319" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 192, i32 255" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 128, i32 191" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %inp512c_V_3, i32 64, i32 127" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln174_3 = trunc i512 %inp512c_V_3" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'trunc' 'trunc_ln174_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln174_3, i64 %tmp_26, i64 %tmp_25, i64 %tmp_24, i64 %tmp_23, i64 %tmp_22, i64 %tmp_21, i64 %tmp_20, i64 %trunc_ln174_2, i64 %tmp_19, i64 %tmp_18, i64 %tmp_17, i64 %tmp_16, i64 %tmp_15, i64 %tmp_14, i64 %l_V_1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'bitconcatenate' 'or_ln174_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_5 : Operation 123 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'write' 'write_ln174' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln212 = br void %if.end153" [SHA512CODE/sha512.cpp:212]   --->   Operation 124 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.18>
ST_6 : Operation 125 [2/2] (2.18ns)   --->   "%call_ln0 = call void @preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, i512 %inp512c_V_2, i64 %b_M_V_13_loc, i64 %b_M_V_12_loc, i64 %b_M_V_11_loc, i64 %b_M_V_10_loc, i64 %b_M_V_9_loc, i64 %b_M_V_8_loc, i64 %b_M_V_7_loc, i64 %b_M_V_6_loc, i64 %b_M_V_5_loc, i64 %b_M_V_4_loc, i64 %b_M_V_3_loc, i64 %b_M_V_2_loc, i64 %b_M_V_1_loc, i64 %b_M_V_loc"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.04>
ST_7 : Operation 126 [1/2] (1.04ns)   --->   "%call_ln0 = call void @preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1, i512 %inp512c_V_2, i64 %b_M_V_13_loc, i64 %b_M_V_12_loc, i64 %b_M_V_11_loc, i64 %b_M_V_10_loc, i64 %b_M_V_9_loc, i64 %b_M_V_8_loc, i64 %b_M_V_7_loc, i64 %b_M_V_6_loc, i64 %b_M_V_5_loc, i64 %b_M_V_4_loc, i64 %b_M_V_3_loc, i64 %b_M_V_2_loc, i64 %b_M_V_1_loc, i64 %b_M_V_loc"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.46>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%b_M_V_13_loc_load = load i64 %b_M_V_13_loc"   --->   Operation 127 'load' 'b_M_V_13_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%b_M_V_12_loc_load = load i64 %b_M_V_12_loc"   --->   Operation 128 'load' 'b_M_V_12_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%b_M_V_11_loc_load = load i64 %b_M_V_11_loc"   --->   Operation 129 'load' 'b_M_V_11_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%b_M_V_10_loc_load = load i64 %b_M_V_10_loc"   --->   Operation 130 'load' 'b_M_V_10_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%b_M_V_9_loc_load = load i64 %b_M_V_9_loc"   --->   Operation 131 'load' 'b_M_V_9_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%b_M_V_8_loc_load = load i64 %b_M_V_8_loc"   --->   Operation 132 'load' 'b_M_V_8_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%b_M_V_7_loc_load = load i64 %b_M_V_7_loc"   --->   Operation 133 'load' 'b_M_V_7_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%b_M_V_6_loc_load = load i64 %b_M_V_6_loc"   --->   Operation 134 'load' 'b_M_V_6_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%b_M_V_5_loc_load = load i64 %b_M_V_5_loc"   --->   Operation 135 'load' 'b_M_V_5_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%b_M_V_4_loc_load = load i64 %b_M_V_4_loc"   --->   Operation 136 'load' 'b_M_V_4_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%b_M_V_3_loc_load = load i64 %b_M_V_3_loc"   --->   Operation 137 'load' 'b_M_V_3_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%b_M_V_2_loc_load = load i64 %b_M_V_2_loc"   --->   Operation 138 'load' 'b_M_V_2_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%b_M_V_1_loc_load = load i64 %b_M_V_1_loc"   --->   Operation 139 'load' 'b_M_V_1_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%b_M_V_loc_load = load i64 %b_M_V_loc"   --->   Operation 140 'load' 'b_M_V_loc_load' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i61.i3.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i61 %trunc_ln232, i3 0, i64 %tmp_13, i64 %b_M_V_13_loc_load, i64 %b_M_V_12_loc_load, i64 %b_M_V_11_loc_load, i64 %b_M_V_10_loc_load, i64 %b_M_V_9_loc_load, i64 %b_M_V_8_loc_load, i64 %b_M_V_7_loc_load, i64 %b_M_V_6_loc_load, i64 %b_M_V_5_loc_load, i64 %b_M_V_4_loc_load, i64 %b_M_V_3_loc_load, i64 %b_M_V_2_loc_load, i64 %b_M_V_1_loc_load, i64 %b_M_V_loc_load" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'bitconcatenate' 'or_ln174_2' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %blk_strm, i1024 %or_ln174_2" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = (icmp_ln1069)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_8 : Operation 143 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 0" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (icmp_ln1069)> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end153"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 146 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm3, i1 1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (tmp_tlast_V)> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 147 'br' 'br_ln0' <Predicate = (tmp_tlast_V)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %tmp_tlast_V, void %do.body, void %do.end" [SHA512CODE/sha512.cpp:251]   --->   Operation 148 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln254 = ret" [SHA512CODE/sha512.cpp:254]   --->   Operation 149 'ret' 'ret_ln254' <Predicate = (tmp_tlast_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('len.V') [8]  (0 ns)
	'store' operation ('store_ln86', SHA512CODE/sha512.cpp:86) of constant 0 on local variable 'len.V' [35]  (0.387 ns)

 <State 2>: 2.84ns
The critical path consists of the following:
	'load' operation ('len_V_load_2') on local variable 'len.V' [48]  (0 ns)
	'add' operation ('len.V') [49]  (1.5 ns)
	blocking operation 1.34 ns on control path)

 <State 3>: 2.21ns
The critical path consists of the following:
	'load' operation ('inp512c.V', SHA512CODE/sha512.cpp:111) on array 'inputBuffer.V', SHA512CODE/sha512.cpp:82 [53]  (0.746 ns)
	fifo write operation ('write_ln174', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'blk_strm' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [72]  (1.46 ns)

 <State 4>: 0.746ns
The critical path consists of the following:
	'load' operation ('inp512c.V') on array 'inputBuffer.V', SHA512CODE/sha512.cpp:82 [100]  (0.746 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	'load' operation ('inp512c.V') on array 'inputBuffer.V', SHA512CODE/sha512.cpp:82 [100]  (0.746 ns)
	fifo write operation ('write_ln174', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'blk_strm' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [118]  (1.46 ns)

 <State 6>: 2.18ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' [122]  (2.18 ns)

 <State 7>: 1.04ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' [122]  (1.04 ns)

 <State 8>: 1.46ns
The critical path consists of the following:
	'load' operation ('b_M_V_13_loc_load') on local variable 'b_M_V_13_loc' [123]  (0 ns)
	fifo write operation ('write_ln174', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'blk_strm' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [139]  (1.46 ns)

 <State 9>: 1.36ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'end_nblk_strm3' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [149]  (1.36 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
