

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Sat Oct 15 11:10:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.423 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.164 ms|  0.164 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 9 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 10 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 12 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c2_V = alloca i32 1"   --->   Operation 14 'alloca' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten90 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten140 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_0_076, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_0_177, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_082, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_088, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_0_076, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_0_177, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_082, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_083, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_088, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:716]   --->   Operation 28 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln716 = specmemcore void @_ssdm_op_SpecMemCore, i16 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:716]   --->   Operation 29 'specmemcore' 'specmemcore_ln716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln720 = store i16 0, i16 %indvar_flatten140" [src/kernel_kernel.cpp:720]   --->   Operation 30 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln720 = store i15 0, i15 %indvar_flatten90" [src/kernel_kernel.cpp:720]   --->   Operation 31 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln720 = store i13 0, i13 %indvar_flatten48" [src/kernel_kernel.cpp:720]   --->   Operation 32 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln720 = store i3 0, i3 %c2_V" [src/kernel_kernel.cpp:720]   --->   Operation 33 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln720 = store i11 0, i11 %indvar_flatten16" [src/kernel_kernel.cpp:720]   --->   Operation 34 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln720 = store i4 0, i4 %c5_V" [src/kernel_kernel.cpp:720]   --->   Operation 35 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln720 = store i8 0, i8 %indvar_flatten" [src/kernel_kernel.cpp:720]   --->   Operation 36 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln720 = store i4 0, i4 %c6_V" [src/kernel_kernel.cpp:720]   --->   Operation 37 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln720 = store i4 0, i4 %c7_V" [src/kernel_kernel.cpp:720]   --->   Operation 38 'store' 'store_ln720' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln720 = br void" [src/kernel_kernel.cpp:720]   --->   Operation 39 'br' 'br_ln720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten140_load = load i16 %indvar_flatten140"   --->   Operation 40 'load' 'indvar_flatten140_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%icmp_ln1069 = icmp_eq  i16 %indvar_flatten140_load, i16 32768"   --->   Operation 41 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln1069_4 = add i16 %indvar_flatten140_load, i16 1"   --->   Operation 42 'add' 'add_ln1069_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split19, void"   --->   Operation 43 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln1069 = store i16 %add_ln1069_4, i16 %indvar_flatten140"   --->   Operation 44 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c5_V_1 = load i4 %c5_V"   --->   Operation 45 'load' 'c5_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c2_V_1 = load i3 %c2_V"   --->   Operation 46 'load' 'c2_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.49ns)   --->   "%cmp_i_i91_not = icmp_ne  i3 %c2_V_1, i3 3"   --->   Operation 47 'icmp' 'cmp_i_i91_not' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_150)   --->   "%trunc_ln1069 = trunc i4 %c5_V_1"   --->   Operation 48 'trunc' 'trunc_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_150)   --->   "%empty = or i3 %trunc_ln1069, i3 %c2_V_1"   --->   Operation 49 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.49ns) (out node of the LUT)   --->   "%empty_150 = icmp_eq  i3 %empty, i3 0"   --->   Operation 50 'icmp' 'empty_150' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.65ns)   --->   "%cmp_i_i_not = icmp_ne  i4 %c5_V_1, i4 7"   --->   Operation 51 'icmp' 'cmp_i_i_not' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns)   --->   "%brmerge390 = or i1 %cmp_i_i91_not, i1 %cmp_i_i_not"   --->   Operation 52 'or' 'brmerge390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 53 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i8 %indvar_flatten"   --->   Operation 54 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten16_load_1 = load i11 %indvar_flatten16"   --->   Operation 55 'load' 'indvar_flatten16_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten48_load_1 = load i13 %indvar_flatten48"   --->   Operation 56 'load' 'indvar_flatten48_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten90_load_1 = load i15 %indvar_flatten90"   --->   Operation 57 'load' 'indvar_flatten90_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.66ns)   --->   "%icmp_ln1069_1 = icmp_eq  i15 %indvar_flatten90_load_1, i15 8192"   --->   Operation 58 'icmp' 'icmp_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node brmerge390_mid1)   --->   "%or_ln720 = or i1 %icmp_ln1069_1, i1 %cmp_i_i91_not" [src/kernel_kernel.cpp:720]   --->   Operation 59 'or' 'or_ln720' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln722_2)   --->   "%or_ln720_1 = or i1 %icmp_ln1069_1, i1 %empty_150" [src/kernel_kernel.cpp:720]   --->   Operation 60 'or' 'or_ln720_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_3)   --->   "%or_ln720_2 = or i1 %icmp_ln1069_1, i1 %brmerge390" [src/kernel_kernel.cpp:720]   --->   Operation 61 'or' 'or_ln720_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.12ns)   --->   "%xor_ln720 = xor i1 %icmp_ln1069_1, i1 1" [src/kernel_kernel.cpp:720]   --->   Operation 62 'xor' 'xor_ln720' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.65ns)   --->   "%icmp_ln1069_2 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 63 'icmp' 'icmp_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln1069)   --->   "%and_ln720 = and i1 %icmp_ln1069_2, i1 %xor_ln720" [src/kernel_kernel.cpp:720]   --->   Operation 64 'and' 'and_ln720' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln1069_3 = icmp_eq  i8 %indvar_flatten_load_1, i8 64"   --->   Operation 65 'icmp' 'icmp_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln721_1)   --->   "%and_ln720_1 = and i1 %icmp_ln1069_3, i1 %xor_ln720" [src/kernel_kernel.cpp:720]   --->   Operation 66 'and' 'and_ln720_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln1069_4 = icmp_eq  i11 %indvar_flatten16_load_1, i11 512"   --->   Operation 67 'icmp' 'icmp_ln1069_4' <Predicate = (!icmp_ln1069)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln721_2)   --->   "%and_ln720_2 = and i1 %icmp_ln1069_4, i1 %xor_ln720" [src/kernel_kernel.cpp:720]   --->   Operation 68 'and' 'and_ln720_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.64ns)   --->   "%icmp_ln1069_5 = icmp_eq  i13 %indvar_flatten48_load_1, i13 2048"   --->   Operation 69 'icmp' 'icmp_ln1069_5' <Predicate = (!icmp_ln1069)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln720_3 = and i1 %icmp_ln1069_5, i1 %xor_ln720" [src/kernel_kernel.cpp:720]   --->   Operation 70 'and' 'and_ln720_3' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.12ns)   --->   "%or_ln721 = or i1 %and_ln720_3, i1 %icmp_ln1069_1" [src/kernel_kernel.cpp:721]   --->   Operation 71 'or' 'or_ln721' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln721 = select i1 %or_ln721, i3 0, i3 %c2_V_1" [src/kernel_kernel.cpp:721]   --->   Operation 72 'select' 'select_ln721' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node brmerge390_mid1)   --->   "%or_ln721_1 = or i1 %and_ln720_3, i1 %or_ln720" [src/kernel_kernel.cpp:721]   --->   Operation 73 'or' 'or_ln721_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln722_2)   --->   "%or_ln721_2 = or i1 %and_ln720_3, i1 %or_ln720_1" [src/kernel_kernel.cpp:721]   --->   Operation 74 'or' 'or_ln721_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_3)   --->   "%or_ln721_3 = or i1 %and_ln720_3, i1 %or_ln720_2" [src/kernel_kernel.cpp:721]   --->   Operation 75 'or' 'or_ln721_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln721_4)   --->   "%xor_ln721 = xor i1 %icmp_ln1069_5, i1 1" [src/kernel_kernel.cpp:721]   --->   Operation 76 'xor' 'xor_ln721' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln721_4 = or i1 %icmp_ln1069_1, i1 %xor_ln721" [src/kernel_kernel.cpp:721]   --->   Operation 77 'or' 'or_ln721_4' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln1069)   --->   "%and_ln721 = and i1 %and_ln720, i1 %or_ln721_4" [src/kernel_kernel.cpp:721]   --->   Operation 78 'and' 'and_ln721' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln721_1 = and i1 %and_ln720_1, i1 %or_ln721_4" [src/kernel_kernel.cpp:721]   --->   Operation 79 'and' 'and_ln721_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln721_2 = and i1 %and_ln720_2, i1 %or_ln721_4" [src/kernel_kernel.cpp:721]   --->   Operation 80 'and' 'and_ln721_2' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %select_ln721, i3 1"   --->   Operation 81 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.12ns)   --->   "%or_ln722 = or i1 %and_ln721_2, i1 %and_ln720_3" [src/kernel_kernel.cpp:722]   --->   Operation 82 'or' 'or_ln722' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln722_1 = or i1 %or_ln722, i1 %icmp_ln1069_1" [src/kernel_kernel.cpp:722]   --->   Operation 83 'or' 'or_ln722_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.35ns)   --->   "%select_ln722 = select i1 %or_ln722_1, i4 0, i4 %c5_V_1" [src/kernel_kernel.cpp:722]   --->   Operation 84 'select' 'select_ln722' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%cmp_i_i91_not_mid1 = icmp_ne  i3 %add_ln870, i3 3"   --->   Operation 85 'icmp' 'cmp_i_i91_not_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node brmerge390_mid1)   --->   "%select_ln722_1 = select i1 %and_ln721_2, i1 %cmp_i_i91_not_mid1, i1 %or_ln721_1" [src/kernel_kernel.cpp:722]   --->   Operation 86 'select' 'select_ln722_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%p_mid132 = icmp_eq  i3 %add_ln870, i3 0"   --->   Operation 87 'icmp' 'p_mid132' <Predicate = (!icmp_ln1069)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln722_2 = select i1 %and_ln721_2, i1 %p_mid132, i1 %or_ln721_2" [src/kernel_kernel.cpp:722]   --->   Operation 88 'select' 'select_ln722_2' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_3)   --->   "%or_ln722_2 = or i1 %and_ln721_2, i1 %or_ln721_3" [src/kernel_kernel.cpp:722]   --->   Operation 89 'or' 'or_ln722_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.12ns)   --->   "%xor_ln722 = xor i1 %and_ln721_2, i1 1" [src/kernel_kernel.cpp:722]   --->   Operation 90 'xor' 'xor_ln722' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1069)   --->   "%and_ln722 = and i1 %and_ln721, i1 %xor_ln722" [src/kernel_kernel.cpp:722]   --->   Operation 91 'and' 'and_ln722' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns)   --->   "%and_ln722_1 = and i1 %and_ln721_1, i1 %xor_ln722" [src/kernel_kernel.cpp:722]   --->   Operation 92 'and' 'and_ln722_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln1069 = select i1 %and_ln721_2, i3 %add_ln870, i3 %select_ln721"   --->   Operation 93 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln870_1 = add i4 %select_ln722, i4 1"   --->   Operation 94 'add' 'add_ln870_1' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln1069_1)   --->   "%or_ln1069 = or i1 %and_ln722_1, i1 %and_ln721_2"   --->   Operation 95 'or' 'or_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1069_1 = or i1 %or_ln1069, i1 %or_ln721"   --->   Operation 96 'or' 'or_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%trunc_ln1069_1 = trunc i4 %add_ln870_1"   --->   Operation 97 'trunc' 'trunc_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%p_mid1 = or i3 %trunc_ln1069_1, i3 %select_ln1069"   --->   Operation 98 'or' 'p_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_mid110 = icmp_eq  i3 %p_mid1, i3 0"   --->   Operation 99 'icmp' 'p_mid110' <Predicate = (!icmp_ln1069)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.65ns)   --->   "%cmp_i_i_not_mid1 = icmp_ne  i4 %add_ln870_1, i4 7"   --->   Operation 100 'icmp' 'cmp_i_i_not_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%brmerge390_mid1 = or i1 %select_ln722_1, i1 %cmp_i_i_not_mid1" [src/kernel_kernel.cpp:722]   --->   Operation 101 'or' 'brmerge390_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1069_3 = select i1 %and_ln722_1, i1 %brmerge390_mid1, i1 %or_ln722_2"   --->   Operation 102 'select' 'select_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln1069)   --->   "%xor_ln1069 = xor i1 %and_ln721_1, i1 1"   --->   Operation 103 'xor' 'xor_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1069)   --->   "%or_ln1069_2 = or i1 %and_ln721_2, i1 %xor_ln1069"   --->   Operation 104 'or' 'or_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1069 = and i1 %and_ln722, i1 %or_ln1069_2"   --->   Operation 105 'and' 'and_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.35ns)   --->   "%select_ln1069_4 = select i1 %and_ln722_1, i4 %add_ln870_1, i4 %select_ln722"   --->   Operation 106 'select' 'select_ln1069_4' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_5)   --->   "%or_ln1069_3 = or i1 %and_ln1069, i1 %and_ln722_1"   --->   Operation 107 'or' 'or_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_5)   --->   "%or_ln1069_4 = or i1 %or_ln1069_3, i1 %or_ln722"   --->   Operation 108 'or' 'or_ln1069_4' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_5)   --->   "%or_ln1069_5 = or i1 %or_ln1069_4, i1 %icmp_ln1069_1"   --->   Operation 109 'or' 'or_ln1069_5' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1069_5 = select i1 %or_ln1069_5, i4 0, i4 %c7_V_load"   --->   Operation 110 'select' 'select_ln1069_5' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty_152 = trunc i4 %select_ln1069_5"   --->   Operation 111 'trunc' 'empty_152' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.39ns)   --->   "%p_Result_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_A_PE_0_076" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'p_Result_1' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%v2_V_1 = trunc i32 %p_Result_1"   --->   Operation 113 'trunc' 'v2_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%v1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Result_1, i32 16, i32 31"   --->   Operation 114 'partselect' 'v1_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.39ns)   --->   "%p_Result_s = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_082" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'p_Result_s' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%v2_V = trunc i32 %p_Result_s"   --->   Operation 116 'trunc' 'v2_V' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%v1_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Result_s, i32 16, i32 31"   --->   Operation 117 'partselect' 'v1_V' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node add_ln762)   --->   "%mul_ln762 = mul i16 %v2_V, i16 %v2_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 118 'mul' 'mul_ln762' <Predicate = (!icmp_ln1069)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln765 = br i1 %select_ln1069_3, void, void %._crit_edge" [src/kernel_kernel.cpp:765]   --->   Operation 119 'br' 'br_ln765' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 120 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i11 %indvar_flatten16"   --->   Operation 121 'load' 'indvar_flatten16_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i13 %indvar_flatten48"   --->   Operation 122 'load' 'indvar_flatten48_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten90_load = load i15 %indvar_flatten90"   --->   Operation 123 'load' 'indvar_flatten90_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_1_083, i32 %p_Result_s" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_A_PE_0_177, i32 %p_Result_1" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln870_3 = add i4 %select_ln1069_5, i4 1"   --->   Operation 126 'add' 'add_ln870_3' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln1069 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 127 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.30ns)   --->   "%select_ln1069_7 = select i1 %or_ln1069_1, i8 1, i8 %add_ln1069"   --->   Operation 128 'select' 'select_ln1069_7' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.73ns)   --->   "%add_ln1069_1 = add i11 %indvar_flatten16_load, i11 1"   --->   Operation 129 'add' 'add_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.30ns)   --->   "%select_ln1069_8 = select i1 %or_ln722_1, i11 1, i11 %add_ln1069_1"   --->   Operation 130 'select' 'select_ln1069_8' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.75ns)   --->   "%add_ln1069_2 = add i13 %indvar_flatten48_load, i13 1"   --->   Operation 131 'add' 'add_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.32ns)   --->   "%select_ln1069_9 = select i1 %or_ln721, i13 1, i13 %add_ln1069_2"   --->   Operation 132 'select' 'select_ln1069_9' <Predicate = (!icmp_ln1069)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.77ns)   --->   "%add_ln1069_3 = add i15 %indvar_flatten90_load, i15 1"   --->   Operation 133 'add' 'add_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.29ns)   --->   "%select_ln1069_10 = select i1 %icmp_ln1069_1, i15 1, i15 %add_ln1069_3"   --->   Operation 134 'select' 'select_ln1069_10' <Predicate = (!icmp_ln1069)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln1069 = store i15 %select_ln1069_10, i15 %indvar_flatten90"   --->   Operation 135 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln1069 = store i13 %select_ln1069_9, i13 %indvar_flatten48"   --->   Operation 136 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln1069 = store i3 %select_ln1069, i3 %c2_V"   --->   Operation 137 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln1069 = store i11 %select_ln1069_8, i11 %indvar_flatten16"   --->   Operation 138 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_4, i4 %c5_V"   --->   Operation 139 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln1069 = store i8 %select_ln1069_7, i8 %indvar_flatten"   --->   Operation 140 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_3, i4 %c7_V"   --->   Operation 141 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%c6_V_load = load i4 %c6_V"   --->   Operation 142 'load' 'c6_V_load' <Predicate = (!or_ln1069_1)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.35ns)   --->   "%select_ln1069_1 = select i1 %or_ln1069_1, i4 0, i4 %c6_V_load"   --->   Operation 143 'select' 'select_ln1069_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln870_2 = add i4 %select_ln1069_1, i4 1"   --->   Operation 144 'add' 'add_ln870_2' <Predicate = (and_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.35ns)   --->   "%select_ln1069_6 = select i1 %and_ln1069, i4 %add_ln870_2, i4 %select_ln1069_1"   --->   Operation 145 'select' 'select_ln1069_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i4 %select_ln1069_6"   --->   Operation 146 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_152, i3 0"   --->   Operation 147 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.70ns)   --->   "%empty_153 = add i6 %tmp_1_cast, i6 %zext_ln1069"   --->   Operation 148 'add' 'empty_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_153"   --->   Operation 149 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast"   --->   Operation 150 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:756]   --->   Operation 151 'load' 'local_C_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node add_ln762)   --->   "%mul_ln762 = mul i16 %v2_V, i16 %v2_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 152 'mul' 'mul_ln762' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln762_1)   --->   "%mul_ln762_1 = mul i16 %v1_V, i16 %v1_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 153 'mul' 'mul_ln762_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_6, i4 %c6_V"   --->   Operation 154 'store' 'store_ln1069' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln756)   --->   "%select_ln1069_2 = select i1 %and_ln722_1, i1 %p_mid110, i1 %select_ln722_2"   --->   Operation 156 'select' 'select_ln1069_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:756]   --->   Operation 157 'load' 'local_C_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln756 = select i1 %select_ln1069_2, i16 0, i16 %local_C_load" [src/kernel_kernel.cpp:756]   --->   Operation 158 'select' 'select_ln756' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln762)   --->   "%mul_ln762 = mul i16 %v2_V, i16 %v2_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 159 'mul' 'mul_ln762' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/3] (0.99ns) (grouped into DSP with root node add_ln762_1)   --->   "%mul_ln762_1 = mul i16 %v1_V, i16 %v1_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 160 'mul' 'mul_ln762_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln762 = add i16 %mul_ln762, i16 %select_ln756" [src/kernel_kernel.cpp:762]   --->   Operation 161 'add' 'add_ln762' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln762_1)   --->   "%mul_ln762_1 = mul i16 %v1_V, i16 %v1_V_1" [src/kernel_kernel.cpp:762]   --->   Operation 162 'mul' 'mul_ln762_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln762 = add i16 %mul_ln762, i16 %select_ln756" [src/kernel_kernel.cpp:762]   --->   Operation 163 'add' 'add_ln762' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln762_1 = add i16 %add_ln762, i16 %mul_ln762_1" [src/kernel_kernel.cpp:762]   --->   Operation 164 'add' 'add_ln762_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln788 = ret" [src/kernel_kernel.cpp:788]   --->   Operation 177 'ret' 'ret_ln788' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.99>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%empty_151 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 166 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_721_2_VITIS_LOOP_725_4_VITIS_LOOP_727_5"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_725_4_VITIS_LOOP_727_5_VITIS_LOOP_729_6"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_727_5_VITIS_LOOP_729_6_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln762_1 = add i16 %add_ln762, i16 %mul_ln762_1" [src/kernel_kernel.cpp:762]   --->   Operation 173 'add' 'add_ln762_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (1.17ns)   --->   "%store_ln758 = store i16 %add_ln762_1, i6 %local_C_addr" [src/kernel_kernel.cpp:758]   --->   Operation 174 'store' 'store_ln758' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 175 [1/1] (1.34ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_0_088, i16 %add_ln762_1" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'write' 'write_ln174' <Predicate = (!select_ln1069_3)> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln766 = br void %._crit_edge" [src/kernel_kernel.cpp:766]   --->   Operation 176 'br' 'br_ln766' <Predicate = (!select_ln1069_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten140') [14]  (0 ns)
	'load' operation ('indvar_flatten140_load') on local variable 'indvar_flatten140' [40]  (0 ns)
	'add' operation ('add_ln1069_4') [48]  (0.785 ns)
	'store' operation ('store_ln1069') of variable 'add_ln1069_4' on local variable 'indvar_flatten140' [161]  (0.387 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'load' operation ('indvar_flatten90_load_1') on local variable 'indvar_flatten90' [56]  (0 ns)
	'icmp' operation ('icmp_ln1069_1') [59]  (0.664 ns)
	'xor' operation ('xor_ln720', src/kernel_kernel.cpp:720) [63]  (0.122 ns)
	'and' operation ('and_ln720_3', src/kernel_kernel.cpp:720) [71]  (0.122 ns)
	'or' operation ('or_ln722', src/kernel_kernel.cpp:722) [85]  (0.122 ns)
	'or' operation ('or_ln722_1', src/kernel_kernel.cpp:722) [86]  (0.122 ns)
	'select' operation ('select_ln722', src/kernel_kernel.cpp:722) [87]  (0.351 ns)
	'add' operation ('add_ln870_1') [97]  (0.708 ns)
	'icmp' operation ('cmp_i_i_not_mid1') [106]  (0.656 ns)
	'or' operation ('brmerge390_mid1', src/kernel_kernel.cpp:722) [107]  (0.278 ns)
	'select' operation ('select_ln1069_3') [108]  (0.278 ns)

 <State 3>: 3.29ns
The critical path consists of the following:
	'load' operation ('c6_V_load') on local variable 'c6.V' [52]  (0 ns)
	'select' operation ('select_ln1069_1') [101]  (0.351 ns)
	'add' operation ('add_ln870_2') [113]  (0.708 ns)
	'select' operation ('select_ln1069_6') [119]  (0.351 ns)
	'add' operation ('empty_153') [123]  (0.706 ns)
	'getelementptr' operation ('local_C_addr') [125]  (0 ns)
	'load' operation ('local_C_load', src/kernel_kernel.cpp:756) on array 'local_C', src/kernel_kernel.cpp:716 [134]  (1.18 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('local_C_load', src/kernel_kernel.cpp:756) on array 'local_C', src/kernel_kernel.cpp:716 [134]  (1.18 ns)
	'select' operation ('select_ln756', src/kernel_kernel.cpp:756) [135]  (0.278 ns)
	'add' operation of DSP[138] ('add_ln762', src/kernel_kernel.cpp:762) [138]  (0.645 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[138] ('add_ln762', src/kernel_kernel.cpp:762) [138]  (0.645 ns)
	'add' operation of DSP[139] ('add_ln762_1', src/kernel_kernel.cpp:762) [139]  (0.645 ns)

 <State 6>: 1.99ns
The critical path consists of the following:
	'add' operation of DSP[139] ('add_ln762_1', src/kernel_kernel.cpp:762) [139]  (0.645 ns)
	fifo write operation ('write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_C_drain_PE_0_088' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [143]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
