# Graph Processing on FPGA Â 

> âš™ï¸Â åŸºäºÂ **XilinxÂ VitisÂ HLS**Â çš„GPM
> å½“å‰ç›®æ ‡ï¼šåœ¨ FPGA ä¸ŠåŠ é€Ÿ **`set_intersect`**ï¼Œå¹¶æ¢ç´¢ **BCSR** å­˜å‚¨æ ¼å¼ä¸ **Bitonic Merge** å¹¶è¡Œæµæ°´ã€‚

---

## ç›®å½•ç»“æ„

| ç›®å½•/æ–‡ä»¶      | è¯´æ˜                                          |
| ---------- | ------------------------------------------- |
| `src/`     | **HLS**Â å†…æ ¸æºä»£ç ï¼ˆ`gpm_kernel.cpp`Â ç­‰ï¼‰           |
| `include/` | å…¬å…±å¤´æ–‡ä»¶ï¼Œæ•°æ®ç»“æ„ä¸å†…æ ¸æ¥å£å®šä¹‰                           |
| `dataset/` | æµ‹è¯•æ•°æ®é›†ï¼ˆçŸ©é˜µ / å›¾ï¼‰                               |
| `host.cpp` | Host ç«¯åº”ç”¨ï¼ˆ**å¾…å®šåˆ¶**ï¼šä¸Šæ¿åç”¨äºé©±åŠ¨ xclbinï¼‰            |
| `run.tcl`  | ä¸€é”®è„šæœ¬ï¼šå¯åŠ¨Â **VitisÂ HLS**Â ä»¿çœŸâ†’ç»¼åˆâ†’å¯¼å‡º              |
| `build/`   | **outâ€‘ofâ€‘source**Â æ„å»ºè¾“å‡ºï¼ˆå·²åœ¨Â `.gitignore`Â ä¸­æ’é™¤ï¼‰ |
| `hls/`     | Vitis HLS ç”Ÿæˆçš„æŠ¥å‘Š / xclbin / xo äº§ç‰©ï¼ˆå·²å¿½ç•¥ï¼‰       |

---

## é‡Œç¨‹ç¢‘

| æ—¥æœŸ             | è¿›å±•                                                               |
| -------------- | ---------------------------------------------------------------- |
| **2025â€‘05â€‘20** | ä¿®å¤çŸ©é˜µéå†è®¡æ•°é€»è¾‘ã€‚é¡ºæ—¶é’ˆ 1â€‘2â€‘3â€‘4 ç¼–å·æ—¶ï¼Œå¿½ç•¥å¯¹è§’çº¿ (1â€‘3,Â 2â€‘4) çš„è¿é€šæ€§åˆ¤æ–­ï¼Œç¡®ä¿è¯†åˆ«çŸ©é˜µæœ¬èº« âœ”ï¸   |
| **2025â€‘05â€‘27** | å¯åŠ¨ **BCSR** æ”¹é€ ä¸ **Bitonic Merge** æ¥å£æ•´ç†ï¼Œç›®æ ‡ï¼šæé«˜ `set_intersect` ååç‡ |

---

## å¿«é€Ÿä¸Šæ‰‹

### 1Â Â·Â C/RTL åŠŸèƒ½ä»¿çœŸï¼ˆCMakeï¼‰

```bash

mkdir -p build && cd build
cmake ..
make

```

### 2Â Â·Â VitisÂ HLS ç»¼åˆä¸æŠ¥å‘Š

```bash
# åœ¨å·¥ç¨‹æ ¹ç›®å½•æ‰§è¡Œ
vitis_hls -f run.tcl
```

`run.tcl` å°†è‡ªåŠ¨ï¼š

1. åˆ›å»ºé¡¹ç›®å¹¶å¯¼å…¥ `src/`ã€`include/` æ–‡ä»¶ï¼›
2. è¿è¡Œ C/RTL ä»¿çœŸï¼›
3. ç»¼åˆå¹¶ç”Ÿæˆ `gpm_kernel.xo`ã€`gpm_kernel.xclbin`ï¼›
4. ä¿å­˜ HTML / XML æŠ¥å‘Šåˆ° `hls/` ç›®å½•ã€‚




---

> ğŸ­ **Mouseâ€‘dev** will keep pushing!Â Feel free to open issues or discussions if you have suggestions.