// Seed: 3936182818
module module_0 (
    output tri0 id_0,
    input tri0 id_1
    , id_13,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri id_7,
    output supply0 id_8,
    output wor id_9
    , id_14,
    input wor id_10,
    output supply1 id_11
);
  assign id_5 = id_1 == id_4(1, 1);
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12
);
  wire id_14;
  module_0(
      id_8, id_10, id_12, id_9, id_3, id_9, id_6, id_5, id_9, id_9, id_10, id_9
  );
  wire id_15;
endmodule
