Fitter report for blockram_system_v1
Fri Nov  3 12:49:26 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov  3 12:49:26 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; blockram_system_v1                             ;
; Top-level Entity Name              ; top_level_entity                               ;
; Family                             ; Cyclone 10 LP                                  ;
; Device                             ; 10CL025YE144C8G                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,422 / 24,624 ( 6 % )                         ;
;     Total combinational functions  ; 1,330 / 24,624 ( 5 % )                         ;
;     Dedicated logic registers      ; 839 / 24,624 ( 3 % )                           ;
; Total registers                    ; 839                                            ;
; Total pins                         ; 51 / 77 ( 66 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 18,432 / 608,256 ( 3 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                 ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YE144C8G                       ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2447 ) ; 0.00 % ( 0 / 2447 )        ; 0.00 % ( 0 / 2447 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2447 ) ; 0.00 % ( 0 / 2447 )        ; 0.00 % ( 0 / 2447 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2244 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,422 / 24,624 ( 6 % )   ;
;     -- Combinational with no register       ; 583                      ;
;     -- Register only                        ; 92                       ;
;     -- Combinational with a register        ; 747                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 659                      ;
;     -- 3 input functions                    ; 436                      ;
;     -- <=2 input functions                  ; 235                      ;
;     -- Register only                        ; 92                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1267                     ;
;     -- arithmetic mode                      ; 63                       ;
;                                             ;                          ;
; Total registers*                            ; 839 / 24,934 ( 3 % )     ;
;     -- Dedicated logic registers            ; 839 / 24,624 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 310 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 111 / 1,539 ( 7 % )      ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 51 / 77 ( 66 % )         ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 66 ( 6 % )           ;
; Total block memory bits                     ; 18,432 / 608,256 ( 3 % ) ;
; Total block memory implementation bits      ; 36,864 / 608,256 ( 6 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global signals                              ; 4                        ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.2% / 2.2% / 2.3%       ;
; Peak interconnect usage (total/H/V)         ; 12.8% / 12.7% / 12.8%    ;
; Maximum fan-out                             ; 720                      ;
; Highest non-global fan-out                  ; 64                       ;
; Total fan-out                               ; 7528                     ;
; Average fan-out                             ; 3.13                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 1286 / 24624 ( 5 % ) ; 136 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 523                  ; 60                    ; 0                              ;
;     -- Register only                        ; 77                   ; 15                    ; 0                              ;
;     -- Combinational with a register        ; 686                  ; 61                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 604                  ; 55                    ; 0                              ;
;     -- 3 input functions                    ; 408                  ; 28                    ; 0                              ;
;     -- <=2 input functions                  ; 197                  ; 38                    ; 0                              ;
;     -- Register only                        ; 77                   ; 15                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1154                 ; 113                   ; 0                              ;
;     -- arithmetic mode                      ; 55                   ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 763                  ; 76                    ; 0                              ;
;     -- Dedicated logic registers            ; 763 / 24624 ( 3 % )  ; 76 / 24624 ( < 1 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 100 / 1539 ( 6 % )   ; 11 / 1539 ( < 1 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 51                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 18432                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 36864                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 4 / 66 ( 6 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 901                  ; 111                   ; 2                              ;
;     -- Registered Input Connections         ; 767                  ; 85                    ; 0                              ;
;     -- Output Connections                   ; 201                  ; 93                    ; 720                            ;
;     -- Registered Output Connections        ; 3                    ; 93                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 7034                 ; 721                   ; 726                            ;
;     -- Registered Connections               ; 3515                 ; 502                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 176                  ; 204                   ; 722                            ;
;     -- sld_hub:auto_hub                     ; 204                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 722                  ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 40                   ; 37                    ; 2                              ;
;     -- Output Ports                         ; 9                    ; 54                    ; 1                              ;
;     -- Bidir Ports                          ; 33                   ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 21                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 42                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; mainClk     ; 22    ; 1        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; mcuI2cScl   ; 6     ; 1        ; 0            ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; mcuUartTx   ; 10    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; reset       ; 24    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; slowClk     ; 23    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[0] ; 46    ; 3        ; 11           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[1] ; 49    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[2] ; 50    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[3] ; 51    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[4] ; 59    ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[5] ; 60    ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[6] ; 65    ; 4        ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; switches[7] ; 66    ; 4        ; 43           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; leds[0]   ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]   ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]   ; 69    ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]   ; 68    ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mcuUartRx ; 8     ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; lsasBus[0]  ; 76    ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[10] ; 101   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[11] ; 103   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[12] ; 105   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[13] ; 106   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[14] ; 111   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[15] ; 112   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[16] ; 113   ; 7        ; 45           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[17] ; 114   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[18] ; 115   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[19] ; 119   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[1]  ; 77    ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[20] ; 120   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[21] ; 121   ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[22] ; 125   ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[23] ; 132   ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[24] ; 133   ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[25] ; 135   ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[26] ; 136   ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[27] ; 137   ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[28] ; 141   ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[29] ; 142   ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[2]  ; 80    ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[30] ; 143   ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[31] ; 144   ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[3]  ; 83    ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[4]  ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[5]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[6]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[7]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[8]  ; 99    ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[9]  ; 100   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; mcuI2cSda   ; 7     ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                     ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; 6        ; DIFFIO_L3n, DATA1, ASDO     ; Use as regular IO        ; mcuI2cScl           ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO        ; mcuUartRx           ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE          ; Use as regular IO        ; lsasBus[5]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; lsasBus[6]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE       ; Use as regular IO        ; lsasBus[7]          ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR       ; Use as regular IO        ; lsasBus[8]          ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; lsasBus[10]         ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR          ; Use as regular IO        ; lsasBus[11]         ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; lsasBus[23]         ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; lsasBus[24]         ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; lsasBus[25]         ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; lsasBus[27]         ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 8 / 9 ( 89 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 6 ( 17 % )  ; 3.3V          ; --           ;
; 3        ; 4 / 10 ( 40 % ) ; 3.3V          ; --           ;
; 4        ; 8 / 12 ( 67 % ) ; 3.3V          ; --           ;
; 5        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 6        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 7        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
; 8        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; mcuI2cScl                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 8          ; 1        ; mcuI2cSda                                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 9          ; 1        ; mcuUartRx                                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; mcuUartTx                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 19         ; 1        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; altera_reserved_tdi                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 21         ; 1        ; altera_reserved_tck                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; altera_reserved_tms                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; altera_reserved_tdo                              ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 24         ; 1        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; mainClk                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 26         ; 1        ; slowClk                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 2        ; reset                                            ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 28         ; 2        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; switches[0]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; switches[1]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 81         ; 3        ; switches[2]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 82         ; 3        ; switches[3]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 98         ; 4        ; switches[4]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; switches[5]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 106        ; 4        ; switches[6]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; switches[7]                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 116        ; 4        ; leds[3]                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; leds[2]                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; leds[1]                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; leds[0]                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; lsasBus[0]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 127        ; 5        ; lsasBus[1]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; lsasBus[2]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; lsasBus[3]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; lsasBus[4]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 142        ; 5        ; lsasBus[5]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 143        ; 5        ; lsasBus[6]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; lsasBus[7]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 160        ; 6        ; lsasBus[8]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; lsasBus[9]                                       ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; lsasBus[10]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; lsasBus[11]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 167        ; 6        ; lsasBus[12]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 173        ; 6        ; lsasBus[13]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 180        ; 7        ; lsasBus[14]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 181        ; 7        ; lsasBus[15]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 182        ; 7        ; lsasBus[16]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 183        ; 7        ; lsasBus[17]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 184        ; 7        ; lsasBus[18]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; lsasBus[19]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 191        ; 7        ; lsasBus[20]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 197        ; 7        ; lsasBus[21]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; lsasBus[22]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 209        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; lsasBus[23]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 219        ; 8        ; lsasBus[24]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; lsasBus[25]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 224        ; 8        ; lsasBus[26]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 227        ; 8        ; lsasBus[27]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; lsasBus[28]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 242        ; 8        ; lsasBus[29]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 245        ; 8        ; lsasBus[30]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 246        ; 8        ; lsasBus[31]                                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 10.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 10.0 MHz                                                            ;
; Nominal VCO frequency         ; 400.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 312 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 7.5 MHz                                                             ;
; Freq max lock                 ; 16.25 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 40                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 20                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; mainClk                                                             ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 10   ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 11.25 (312 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; mcuUartRx   ; Missing drive strength ;
; leds[0]     ; Missing drive strength ;
; leds[1]     ; Missing drive strength ;
; leds[2]     ; Missing drive strength ;
; leds[3]     ; Missing drive strength ;
; mcuI2cSda   ; Missing drive strength ;
; lsasBus[0]  ; Missing drive strength ;
; lsasBus[1]  ; Missing drive strength ;
; lsasBus[2]  ; Missing drive strength ;
; lsasBus[3]  ; Missing drive strength ;
; lsasBus[4]  ; Missing drive strength ;
; lsasBus[5]  ; Missing drive strength ;
; lsasBus[6]  ; Missing drive strength ;
; lsasBus[7]  ; Missing drive strength ;
; lsasBus[8]  ; Missing drive strength ;
; lsasBus[9]  ; Missing drive strength ;
; lsasBus[10] ; Missing drive strength ;
; lsasBus[11] ; Missing drive strength ;
; lsasBus[12] ; Missing drive strength ;
; lsasBus[13] ; Missing drive strength ;
; lsasBus[14] ; Missing drive strength ;
; lsasBus[15] ; Missing drive strength ;
; lsasBus[16] ; Missing drive strength ;
; lsasBus[17] ; Missing drive strength ;
; lsasBus[18] ; Missing drive strength ;
; lsasBus[19] ; Missing drive strength ;
; lsasBus[20] ; Missing drive strength ;
; lsasBus[21] ; Missing drive strength ;
; lsasBus[22] ; Missing drive strength ;
; lsasBus[23] ; Missing drive strength ;
; lsasBus[24] ; Missing drive strength ;
; lsasBus[25] ; Missing drive strength ;
; lsasBus[26] ; Missing drive strength ;
; lsasBus[27] ; Missing drive strength ;
; lsasBus[28] ; Missing drive strength ;
; lsasBus[29] ; Missing drive strength ;
; lsasBus[30] ; Missing drive strength ;
; lsasBus[31] ; Missing drive strength ;
+-------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                         ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------+
; |top_level_entity                                                                                                                       ; 1422 (0)    ; 839 (0)                   ; 0 (0)         ; 18432       ; 4    ; 0            ; 0       ; 0         ; 51   ; 0            ; 583 (0)      ; 92 (0)            ; 747 (0)          ; |top_level_entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; top_level_entity                                    ; work               ;
;    |blockram_system_v1:blockram_system_v1_inst|                                                                                         ; 1286 (0)    ; 763 (0)                   ; 0 (0)         ; 18432       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 523 (0)      ; 77 (0)            ; 686 (0)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst                                                                                                                                                                                                                                                                                                                                                                                                                  ; blockram_system_v1                                  ; blockram_system_v1 ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                             ; blockram_system_v1 ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                           ; blockram_system_v1 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                           ; blockram_system_v1 ;
;       |blockram_system_v1_LEDs:leds|                                                                                                    ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 4 (4)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_LEDs:leds                                                                                                                                                                                                                                                                                                                                                                                     ; blockram_system_v1_LEDs                             ; blockram_system_v1 ;
;       |blockram_system_v1_mm_interconnect_0:mm_interconnect_0|                                                                          ; 222 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 163 (0)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; blockram_system_v1_mm_interconnect_0                ; blockram_system_v1 ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; blockram_system_v1 ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; blockram_system_v1 ;
;          |altera_avalon_sc_fifo:ocram_avalon_slave_0_agent_rsp_fifo|                                                                    ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; blockram_system_v1 ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; blockram_system_v1 ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; blockram_system_v1 ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                          ; blockram_system_v1 ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; blockram_system_v1 ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                     ; blockram_system_v1 ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; blockram_system_v1 ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                           ; blockram_system_v1 ;
;          |altera_merlin_slave_agent:ocram_avalon_slave_0_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; blockram_system_v1 ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; blockram_system_v1 ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; blockram_system_v1 ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                  ; blockram_system_v1_mm_interconnect_0_cmd_demux      ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                          ; blockram_system_v1_mm_interconnect_0_cmd_demux_001  ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                          ; blockram_system_v1_mm_interconnect_0_cmd_demux_001  ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                              ; blockram_system_v1_mm_interconnect_0_cmd_demux_001  ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 50 (46)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                  ; blockram_system_v1_mm_interconnect_0_cmd_mux        ; blockram_system_v1 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                            ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 48 (45)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 45 (42)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                      ; blockram_system_v1_mm_interconnect_0_cmd_mux        ; blockram_system_v1 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                            ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_router:router|                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                        ; blockram_system_v1_mm_interconnect_0_router         ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_router_001:router_001|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                ; blockram_system_v1_mm_interconnect_0_router_001     ; blockram_system_v1 ;
;          |blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                      ; blockram_system_v1_mm_interconnect_0_rsp_mux        ; blockram_system_v1 ;
;       |blockram_system_v1_nios2:nios2|                                                                                                  ; 1091 (0)    ; 582 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 456 (0)      ; 62 (0)            ; 573 (0)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2                                                                                                                                                                                                                                                                                                                                                                                   ; blockram_system_v1_nios2                            ; blockram_system_v1 ;
;          |blockram_system_v1_nios2_cpu:cpu|                                                                                             ; 1091 (669)  ; 582 (299)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 456 (318)    ; 62 (7)            ; 573 (344)        ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; blockram_system_v1_nios2_cpu                        ; blockram_system_v1 ;
;             |blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|                                         ; 422 (86)    ; 283 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (6)      ; 55 (3)            ; 229 (76)         ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci                                                                                                                                                                                                                                                                ; blockram_system_v1_nios2_cpu_nios2_oci              ; blockram_system_v1 ;
;                |blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|                  ; 162 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 46 (0)            ; 52 (0)           ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper                                                                                                                                                          ; blockram_system_v1_nios2_cpu_debug_slave_wrapper    ; blockram_system_v1 ;
;                   |blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|                 ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 39 (35)           ; 10 (10)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk                                                      ; blockram_system_v1_nios2_cpu_debug_slave_sysclk     ; blockram_system_v1 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                             ; work               ;
;                   |blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck|                       ; 112 (108)   ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 7 (3)             ; 44 (44)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck                                                            ; blockram_system_v1_nios2_cpu_debug_slave_tck        ; blockram_system_v1 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                             ; work               ;
;                   |sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy|                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work               ;
;                |blockram_system_v1_nios2_cpu_nios2_avalon_reg:the_blockram_system_v1_nios2_cpu_nios2_avalon_reg|                        ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_avalon_reg:the_blockram_system_v1_nios2_cpu_nios2_avalon_reg                                                                                                                                                                ; blockram_system_v1_nios2_cpu_nios2_avalon_reg       ; blockram_system_v1 ;
;                |blockram_system_v1_nios2_cpu_nios2_oci_break:the_blockram_system_v1_nios2_cpu_nios2_oci_break|                          ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 35 (35)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_break:the_blockram_system_v1_nios2_cpu_nios2_oci_break                                                                                                                                                                  ; blockram_system_v1_nios2_cpu_nios2_oci_break        ; blockram_system_v1 ;
;                |blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug|                          ; 13 (9)      ; 11 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (0)             ; 8 (8)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug                                                                                                                                                                  ; blockram_system_v1_nios2_cpu_nios2_oci_debug        ; blockram_system_v1 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                             ; altera_std_synchronizer                             ; work               ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work               ;
;                |blockram_system_v1_nios2_cpu_nios2_oci_im:the_blockram_system_v1_nios2_cpu_nios2_oci_im|                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_im:the_blockram_system_v1_nios2_cpu_nios2_oci_im                                                                                                                                                                        ; blockram_system_v1_nios2_cpu_nios2_oci_im           ; blockram_system_v1 ;
;                |blockram_system_v1_nios2_cpu_nios2_oci_itrace:the_blockram_system_v1_nios2_cpu_nios2_oci_itrace|                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_itrace:the_blockram_system_v1_nios2_cpu_nios2_oci_itrace                                                                                                                                                                ; blockram_system_v1_nios2_cpu_nios2_oci_itrace       ; blockram_system_v1 ;
;                |blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|                                ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 2 (2)             ; 50 (50)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem                                                                                                                                                                        ; blockram_system_v1_nios2_cpu_nios2_ocimem           ; blockram_system_v1 ;
;                   |blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram                                                                           ; blockram_system_v1_nios2_cpu_ociram_sp_ram_module   ; blockram_system_v1 ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work               ;
;                         |altsyncram_3c71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                     ; work               ;
;             |blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a                                                                                                                                                                                                                                                 ; blockram_system_v1_nios2_cpu_register_bank_a_module ; blockram_system_v1 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work               ;
;                   |altsyncram_vlc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                        ; altsyncram_vlc1                                     ; work               ;
;             |blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b                                                                                                                                                                                                                                                 ; blockram_system_v1_nios2_cpu_register_bank_b_module ; blockram_system_v1 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work               ;
;                   |altsyncram_vlc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                        ; altsyncram_vlc1                                     ; work               ;
;       |blockram_system_v1_switches:switches|                                                                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_switches:switches                                                                                                                                                                                                                                                                                                                                                                             ; blockram_system_v1_switches                         ; blockram_system_v1 ;
;       |custom_OCRAM:ocram|                                                                                                              ; 82 (0)      ; 79 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 2 (0)             ; 77 (0)           ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram                                                                                                                                                                                                                                                                                                                                                                                               ; custom_OCRAM                                        ; blockram_system_v1 ;
;          |avs_to_blockram_converter:avs_to_blockram_converter_inst|                                                                     ; 82 (0)      ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 2 (0)             ; 77 (0)           ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst                                                                                                                                                                                                                                                                                                                                      ; avs_to_blockram_converter                           ; blockram_system_v1 ;
;             |avs_to_blockram_converter_CU:CU|                                                                                           ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 5 (5)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU                                                                                                                                                                                                                                                                                                      ; avs_to_blockram_converter_CU                        ; blockram_system_v1 ;
;             |reg:address_reg|                                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:address_reg                                                                                                                                                                                                                                                                                                                      ; reg                                                 ; blockram_system_v1 ;
;             |reg:readdata_reg|                                                                                                          ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:readdata_reg                                                                                                                                                                                                                                                                                                                     ; reg                                                 ; blockram_system_v1 ;
;             |reg:writedata_reg|                                                                                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg                                                                                                                                                                                                                                                                                                                    ; reg                                                 ; blockram_system_v1 ;
;          |blockram_1port:blockram_1port_inst|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|blockram_1port:blockram_1port_inst                                                                                                                                                                                                                                                                                                                                                            ; blockram_1port                                      ; blockram_system_v1 ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                            ; altsyncram                                          ; work               ;
;                |altsyncram_qtp3:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_qtp3                                     ; work               ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pll                                                 ; work               ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; altpll                                              ; work               ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level_entity|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                              ; pll_altpll                                          ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 136 (1)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 15 (0)            ; 61 (0)           ; |top_level_entity|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                             ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 135 (0)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 61 (0)           ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                         ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 135 (0)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 61 (0)           ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                         ; alt_sld_fab                                         ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 135 (6)     ; 76 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 15 (3)            ; 61 (0)           ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 131 (0)     ; 71 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 12 (0)            ; 61 (0)           ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 131 (89)    ; 71 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (44)      ; 12 (11)           ; 61 (36)          ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                            ; sld_jtag_hub                                        ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                    ; sld_rom_sr                                          ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |top_level_entity|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                  ; sld_shadow_jsm                                      ; altera_sld         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; slowClk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartTx   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartRx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cScl   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switches[1] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switches[2] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switches[3] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; leds[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cSda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; switches[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mainClk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switches[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; switches[5] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --  ; --   ;
; switches[6] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --  ; --   ;
; switches[7] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; slowClk                                                                                                 ;                   ;         ;
; reset                                                                                                   ;                   ;         ;
; mcuUartTx                                                                                               ;                   ;         ;
; mcuI2cScl                                                                                               ;                   ;         ;
; switches[1]                                                                                             ;                   ;         ;
; switches[2]                                                                                             ;                   ;         ;
; switches[3]                                                                                             ;                   ;         ;
; mcuI2cSda                                                                                               ;                   ;         ;
; lsasBus[0]                                                                                              ;                   ;         ;
; lsasBus[1]                                                                                              ;                   ;         ;
; lsasBus[2]                                                                                              ;                   ;         ;
; lsasBus[3]                                                                                              ;                   ;         ;
; lsasBus[4]                                                                                              ;                   ;         ;
; lsasBus[5]                                                                                              ;                   ;         ;
; lsasBus[6]                                                                                              ;                   ;         ;
; lsasBus[7]                                                                                              ;                   ;         ;
; lsasBus[8]                                                                                              ;                   ;         ;
; lsasBus[9]                                                                                              ;                   ;         ;
; lsasBus[10]                                                                                             ;                   ;         ;
; lsasBus[11]                                                                                             ;                   ;         ;
; lsasBus[12]                                                                                             ;                   ;         ;
; lsasBus[13]                                                                                             ;                   ;         ;
; lsasBus[14]                                                                                             ;                   ;         ;
; lsasBus[15]                                                                                             ;                   ;         ;
; lsasBus[16]                                                                                             ;                   ;         ;
; lsasBus[17]                                                                                             ;                   ;         ;
; lsasBus[18]                                                                                             ;                   ;         ;
; lsasBus[19]                                                                                             ;                   ;         ;
; lsasBus[20]                                                                                             ;                   ;         ;
; lsasBus[21]                                                                                             ;                   ;         ;
; lsasBus[22]                                                                                             ;                   ;         ;
; lsasBus[23]                                                                                             ;                   ;         ;
; lsasBus[24]                                                                                             ;                   ;         ;
; lsasBus[25]                                                                                             ;                   ;         ;
; lsasBus[26]                                                                                             ;                   ;         ;
; lsasBus[27]                                                                                             ;                   ;         ;
; lsasBus[28]                                                                                             ;                   ;         ;
; lsasBus[29]                                                                                             ;                   ;         ;
; lsasBus[30]                                                                                             ;                   ;         ;
; lsasBus[31]                                                                                             ;                   ;         ;
; switches[0]                                                                                             ;                   ;         ;
;      - blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|merged_reset~0 ; 1                 ; 6       ;
;      - pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1                              ; 1                 ; 6       ;
; mainClk                                                                                                 ;                   ;         ;
; switches[4]                                                                                             ;                   ;         ;
;      - blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_switches:switches|read_mux_out[0]  ; 0                 ; 6       ;
; switches[5]                                                                                             ;                   ;         ;
;      - blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_switches:switches|read_mux_out[1]  ; 0                 ; 5       ;
; switches[6]                                                                                             ;                   ;         ;
;      - blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_switches:switches|read_mux_out[2]  ; 0                 ; 5       ;
; switches[7]                                                                                             ;                   ;         ;
;      - blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_switches:switches|read_mux_out[3]  ; 0                 ; 5       ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0     ; 125     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y16_N18 ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y14_N17     ; 394     ; Async. clear              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_LEDs:leds|always0~2                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y9_N10  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y10_N20 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y13_N0  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X31_Y9_N0   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y9_N6   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                     ; LCCOMB_X32_Y9_N10  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                         ; LCCOMB_X35_Y9_N24  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y11_N20 ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                            ; FF_X28_Y13_N29     ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y14_N14 ; 63      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X32_Y10_N1      ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                     ; FF_X30_Y13_N5      ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y9_N8   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                    ; FF_X29_Y14_N23     ; 18      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                   ; FF_X31_Y12_N21     ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_src1~43                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y13_N30 ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_src2_hi~2                                                                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y11_N22 ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y15_N4  ; 2       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X31_Y10_N19     ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y8_N0   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y10_N28 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y8_N22  ; 25      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                       ; FF_X28_Y10_N21     ; 37      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|jxuir                  ; FF_X19_Y16_N19     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X23_Y16_N18 ; 5       ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X20_Y16_N8  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X19_Y16_N8  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X19_Y16_N20 ; 37      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X21_Y15_N7      ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck|sr[33]~103                   ; LCCOMB_X18_Y16_N10 ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck|sr[4]~24                     ; LCCOMB_X19_Y15_N24 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy|virtual_state_sdr~0                                    ; LCCOMB_X19_Y15_N26 ; 35      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy|virtual_state_uir~0                                    ; LCCOMB_X19_Y15_N30 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_break:the_blockram_system_v1_nios2_cpu_nios2_oci_break|break_readreg~0                                                                                                                    ; LCCOMB_X20_Y16_N12 ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|MonDReg[0]~9                                                                                                                             ; LCCOMB_X24_Y15_N12 ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                         ; LCCOMB_X21_Y13_N0  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                           ; LCCOMB_X24_Y13_N6  ; 2       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|present_state.read_cmd                                                                                                                                                                                                                                                 ; FF_X27_Y13_N21     ; 3       ; Read enable               ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|present_state.read_wait_2                                                                                                                                                                                                                                              ; FF_X25_Y12_N25     ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|present_state.write_cmd                                                                                                                                                                                                                                                ; FF_X27_Y13_N23     ; 3       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|avs_to_blockram_converter_CU:CU|writedata_enable~2                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y13_N4  ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; mainClk                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_22             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                               ; PLL_1              ; 720     ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                      ; FF_X14_Y15_N27     ; 11      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                           ; LCCOMB_X15_Y14_N18 ; 4       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                             ; LCCOMB_X15_Y14_N24 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                           ; LCCOMB_X17_Y15_N4  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                              ; LCCOMB_X16_Y14_N18 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                              ; LCCOMB_X18_Y15_N28 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                                                                                               ; LCCOMB_X16_Y15_N26 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18                                                                                ; LCCOMB_X15_Y14_N20 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19                                                                                ; LCCOMB_X14_Y14_N26 ; 5       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                        ; LCCOMB_X15_Y14_N0  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                   ; LCCOMB_X14_Y16_N30 ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                   ; LCCOMB_X15_Y14_N30 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                           ; FF_X17_Y15_N17     ; 15      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                          ; FF_X14_Y15_N19     ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                    ; LCCOMB_X14_Y15_N4  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                          ; FF_X12_Y15_N29     ; 24      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                        ; LCCOMB_X16_Y14_N4  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; switches[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_46             ; 2       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                     ; JTAG_X1_Y17_N0     ; 125     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X21_Y16_N18 ; 3       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|r_sync_rst     ; FF_X17_Y14_N17     ; 394     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                  ; PLL_1              ; 720     ; 14                                   ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X22_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|blockram_1port:blockram_1port_inst|altsyncram:altsyncram_component|altsyncram_qtp3:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X22_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,168 / 71,559 ( 3 % ) ;
; C16 interconnects     ; 9 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 1,116 / 46,848 ( 2 % ) ;
; Direct links          ; 292 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 684 / 24,624 ( 3 % )   ;
; R24 interconnects     ; 19 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 1,411 / 62,424 ( 2 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.81) ; Number of LABs  (Total = 111) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 2                             ;
; 3                                           ; 6                             ;
; 4                                           ; 1                             ;
; 5                                           ; 3                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 5                             ;
; 11                                          ; 0                             ;
; 12                                          ; 2                             ;
; 13                                          ; 3                             ;
; 14                                          ; 6                             ;
; 15                                          ; 15                            ;
; 16                                          ; 57                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.25) ; Number of LABs  (Total = 111) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 66                            ;
; 1 Clock                            ; 92                            ;
; 1 Clock enable                     ; 43                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 24                            ;
; 2 Clock enables                    ; 14                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.19) ; Number of LABs  (Total = 111) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 1                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 3                             ;
; 16                                           ; 5                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 7                             ;
; 22                                           ; 7                             ;
; 23                                           ; 10                            ;
; 24                                           ; 7                             ;
; 25                                           ; 9                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.59) ; Number of LABs  (Total = 111) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 5                             ;
; 2                                               ; 6                             ;
; 3                                               ; 8                             ;
; 4                                               ; 3                             ;
; 5                                               ; 3                             ;
; 6                                               ; 2                             ;
; 7                                               ; 2                             ;
; 8                                               ; 7                             ;
; 9                                               ; 12                            ;
; 10                                              ; 13                            ;
; 11                                              ; 8                             ;
; 12                                              ; 7                             ;
; 13                                              ; 11                            ;
; 14                                              ; 4                             ;
; 15                                              ; 8                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.15) ; Number of LABs  (Total = 111) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 9                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 3                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 4                             ;
; 17                                           ; 4                             ;
; 18                                           ; 4                             ;
; 19                                           ; 4                             ;
; 20                                           ; 5                             ;
; 21                                           ; 7                             ;
; 22                                           ; 3                             ;
; 23                                           ; 1                             ;
; 24                                           ; 6                             ;
; 25                                           ; 2                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 5                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
; 33                                           ; 2                             ;
; 34                                           ; 1                             ;
; 35                                           ; 2                             ;
; 36                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 51           ; 51           ; 0            ; 0            ; 55        ; 51           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 33           ; 0            ; 2            ; 45           ; 0            ; 0            ; 45           ; 2            ; 0            ; 0            ; 0            ; 55        ; 55        ; 55        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 55           ; 4            ; 4            ; 55           ; 55           ; 0         ; 4            ; 55           ; 55           ; 55           ; 55           ; 55           ; 55           ; 55           ; 22           ; 55           ; 53           ; 10           ; 55           ; 55           ; 10           ; 53           ; 55           ; 55           ; 55           ; 0         ; 0         ; 0         ; 55           ; 55           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; slowClk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartTx           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartRx           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cScl           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cSda           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[16]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[17]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[18]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[19]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[20]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[21]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[22]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[23]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[24]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[25]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[26]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[27]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[28]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[29]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[30]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[31]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mainClk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; switches[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                             ; blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                               ; 0.114             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|d_writedata[4]                                                                                                                                                                            ; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg|reg_out[4]                                                                                                                                                                                                                                                                                                                        ; 0.113             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|d_writedata[6]                                                                                                                                                                            ; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg|reg_out[6]                                                                                                                                                                                                                                                                                                                        ; 0.113             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|d_writedata[21]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg|reg_out[21]                                                                                                                                                                                                                                                                                                                       ; 0.113             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|d_writedata[18]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|custom_OCRAM:ocram|avs_to_blockram_converter:avs_to_blockram_converter_inst|reg:writedata_reg|reg_out[18]                                                                                                                                                                                                                                                                                                                       ; 0.113             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                          ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                ; 0.064             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                              ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_mm_interconnect_0:mm_interconnect_0|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                    ; 0.064             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|W_status_reg_pie                                                                                                                                                                          ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|W_control_rd_data[0]                                                                                                                                                                                                                                                                                                                                            ; 0.062             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|writedata[8]                                                                                            ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.051             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|MonDReg[8]      ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.051             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|jtag_ram_access ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.051             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|F_pc[6]                                                                                                                                                                                   ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|address[6]                                                                                                                                                                                                                                                                    ; 0.045             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|writedata[12]                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.035             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|MonDReg[12]     ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.035             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|writedata[14]                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.033             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|MonDReg[14]     ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.033             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ; 0.019             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ; 0.019             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ; 0.015             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ; 0.015             ;
; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                           ; blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                       ; 0.015             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 21 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL025YE144C8G for design "blockram_system_v1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/pll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YE144C8G is compatible
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL016YE144C8G is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'blockram_system_v1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.sdc'
Info (332104): Reading SDC File: 'blockram_system_v1.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000          clk
    Info (332111):  100.000      mainClk
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|r_sync_rst  File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|WideOr0~0 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|W_rf_wren File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v Line: 3472
        Info (176357): Destination node blockram_system_v1:blockram_system_v1_inst|blockram_system_v1_nios2:nios2|blockram_system_v1_nios2_cpu:cpu|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node blockram_system_v1:blockram_system_v1_inst|altera_reset_controller:rst_controller|merged_reset~0  File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.53 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 28
Warning (169177): 45 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin slowClk uses I/O standard 3.3-V LVCMOS at 23 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 22
    Info (169178): Pin reset uses I/O standard 3.3-V LVCMOS at 24 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 24
    Info (169178): Pin mcuUartTx uses I/O standard 3.3-V LVCMOS at 10 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 26
    Info (169178): Pin switches[1] uses I/O standard 3.3-V LVCMOS at 49 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin switches[2] uses I/O standard 3.3-V LVCMOS at 50 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin switches[3] uses I/O standard 3.3-V LVCMOS at 51 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin mcuI2cSda uses I/O standard 3.3-V LVCMOS at 7 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 29
    Info (169178): Pin lsasBus[0] uses I/O standard 3.3-V LVCMOS at 76 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[1] uses I/O standard 3.3-V LVCMOS at 77 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[2] uses I/O standard 3.3-V LVCMOS at 80 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[3] uses I/O standard 3.3-V LVCMOS at 83 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[4] uses I/O standard 3.3-V LVCMOS at 85 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[5] uses I/O standard 3.3-V LVCMOS at 86 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[6] uses I/O standard 3.3-V LVCMOS at 87 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[7] uses I/O standard 3.3-V LVCMOS at 98 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[8] uses I/O standard 3.3-V LVCMOS at 99 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[9] uses I/O standard 3.3-V LVCMOS at 100 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[10] uses I/O standard 3.3-V LVCMOS at 101 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[11] uses I/O standard 3.3-V LVCMOS at 103 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[12] uses I/O standard 3.3-V LVCMOS at 105 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[13] uses I/O standard 3.3-V LVCMOS at 106 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[14] uses I/O standard 3.3-V LVCMOS at 111 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[15] uses I/O standard 3.3-V LVCMOS at 112 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[16] uses I/O standard 3.3-V LVCMOS at 113 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[17] uses I/O standard 3.3-V LVCMOS at 114 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[18] uses I/O standard 3.3-V LVCMOS at 115 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[19] uses I/O standard 3.3-V LVCMOS at 119 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[20] uses I/O standard 3.3-V LVCMOS at 120 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[21] uses I/O standard 3.3-V LVCMOS at 121 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[22] uses I/O standard 3.3-V LVCMOS at 125 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[23] uses I/O standard 3.3-V LVCMOS at 132 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[24] uses I/O standard 3.3-V LVCMOS at 133 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[25] uses I/O standard 3.3-V LVCMOS at 135 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[26] uses I/O standard 3.3-V LVCMOS at 136 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[27] uses I/O standard 3.3-V LVCMOS at 137 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[28] uses I/O standard 3.3-V LVCMOS at 141 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[29] uses I/O standard 3.3-V LVCMOS at 142 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[30] uses I/O standard 3.3-V LVCMOS at 143 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin lsasBus[31] uses I/O standard 3.3-V LVCMOS at 144 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169178): Pin switches[0] uses I/O standard 3.3-V LVCMOS at 46 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin mainClk uses I/O standard 3.3-V LVCMOS at 22 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 21
    Info (169178): Pin switches[4] uses I/O standard 3.3-V LVCMOS at 59 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin switches[5] uses I/O standard 3.3-V LVCMOS at 60 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin switches[6] uses I/O standard 3.3-V LVCMOS at 65 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
    Info (169178): Pin switches[7] uses I/O standard 3.3-V LVCMOS at 66 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 33
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6 File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 28
Warning (169064): Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mcuI2cSda has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 29
    Info (169065): Pin lsasBus[0] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[1] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[2] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[3] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[4] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[5] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[6] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[7] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[8] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[9] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[10] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[11] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[12] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[13] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[14] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[15] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[16] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[17] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[18] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[19] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[20] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[21] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[22] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[23] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[24] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[25] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[26] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[27] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[28] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[29] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[30] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
    Info (169065): Pin lsasBus[31] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd Line: 31
Info (144001): Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 735 megabytes
    Info: Processing ended: Fri Nov  3 12:49:27 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.fit.smsg.


