// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "10/10/2022 15:43:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module subtarea1 (
	DATA_IN,
	READ,
	WRITE,
	CLEAR_N,
	RESET_N,
	CLOCK,
	DATA_OUT,
	F_FULL_N,
	F_EMPTY_N,
	USE_DW);
input 	[0:7] DATA_IN;
input 	READ;
input 	WRITE;
input 	CLEAR_N;
input 	RESET_N;
input 	CLOCK;
output 	[0:7] DATA_OUT;
output 	F_FULL_N;
output 	F_EMPTY_N;
output 	[4:0] USE_DW;

// Design Ports Information
// DATA_OUT[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[3]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// F_FULL_N	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// F_EMPTY_N	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USE_DW[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USE_DW[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USE_DW[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USE_DW[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USE_DW[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READ	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLEAR_N	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("P1_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \DATA_OUT[7]~output_o ;
wire \DATA_OUT[6]~output_o ;
wire \DATA_OUT[5]~output_o ;
wire \DATA_OUT[4]~output_o ;
wire \DATA_OUT[3]~output_o ;
wire \DATA_OUT[2]~output_o ;
wire \DATA_OUT[1]~output_o ;
wire \DATA_OUT[0]~output_o ;
wire \F_FULL_N~output_o ;
wire \F_EMPTY_N~output_o ;
wire \USE_DW[0]~output_o ;
wire \USE_DW[1]~output_o ;
wire \USE_DW[2]~output_o ;
wire \USE_DW[3]~output_o ;
wire \USE_DW[4]~output_o ;
wire \CLOCK~input_o ;
wire \CLOCK~inputclkctrl_outclk ;
wire \ram_dp|mem~0feeder_combout ;
wire \RESET_N~input_o ;
wire \RESET_N~inputclkctrl_outclk ;
wire \ram_dp|mem~0_q ;
wire \DATA_IN[7]~input_o ;
wire \contadorw|count[0]~5_combout ;
wire \contadorw|count[0]~6 ;
wire \contadorw|count[1]~7_combout ;
wire \READ~input_o ;
wire \WRITE~input_o ;
wire \estado~11_combout ;
wire \binary_counter_inst|count[0]~6_combout ;
wire \CLEAR_N~input_o ;
wire \binary_counter_inst|count[1]~12 ;
wire \binary_counter_inst|count[2]~13_combout ;
wire \estado~7_combout ;
wire \estado~8_combout ;
wire \estado.lleno~q ;
wire \binary_counter_inst|count[0]~9_combout ;
wire \binary_counter_inst|count[0]~10_combout ;
wire \binary_counter_inst|count[2]~14 ;
wire \binary_counter_inst|count[3]~15_combout ;
wire \binary_counter_inst|count[3]~16 ;
wire \binary_counter_inst|count[4]~17_combout ;
wire \binary_counter_inst|count[0]~8_combout ;
wire \binary_counter_inst|count[0]~7 ;
wire \binary_counter_inst|count[1]~11_combout ;
wire \binary_counter_inst|count[0]~5_combout ;
wire \always1~0_combout ;
wire \estado~12_combout ;
wire \estado~13_combout ;
wire \estado~14_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \estado~15_combout ;
wire \estado.otros~q ;
wire \estado~9_combout ;
wire \estado~10_combout ;
wire \estado.vacio~q ;
wire \comb~0_combout ;
wire \contadorw|count[1]~11_combout ;
wire \contadorw|count[1]~8 ;
wire \contadorw|count[2]~12_combout ;
wire \contadorw|count[2]~13 ;
wire \contadorw|count[3]~14_combout ;
wire \contadorw|count[1]~9_combout ;
wire \contadorw|count[3]~15 ;
wire \contadorw|count[4]~16_combout ;
wire \contadorw|count[1]~10_combout ;
wire \ram_dp|mem~13_combout ;
wire \ram_dp|mem~14_combout ;
wire \ram_dp|mem~1_q ;
wire \Selector5~0_combout ;
wire \contadorr|Add0~0_combout ;
wire \contadorr|Add0~2_combout ;
wire \contadorr|Add0~1 ;
wire \contadorr|Add0~3_combout ;
wire \contadorr|Add0~5_combout ;
wire \contadorr|Add0~4 ;
wire \contadorr|Add0~6_combout ;
wire \contadorr|Add0~8_combout ;
wire \contadorr|Add0~7 ;
wire \contadorr|Add0~9_combout ;
wire \contadorr|Add0~11_combout ;
wire \contadorr|Add0~10 ;
wire \contadorr|Add0~12_combout ;
wire \contadorr|Add0~14_combout ;
wire \DATA_IN[6]~input_o ;
wire \DATA_IN[5]~input_o ;
wire \DATA_IN[4]~input_o ;
wire \DATA_IN[3]~input_o ;
wire \DATA_IN[2]~input_o ;
wire \DATA_IN[1]~input_o ;
wire \DATA_IN[0]~input_o ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ram_dp|data_out[0]~0_combout ;
wire \ram_dp|mem_rtl_0_bypass[8]~feeder_combout ;
wire \ram_dp|mem_rtl_0_bypass[5]~feeder_combout ;
wire \ram_dp|mem~10_combout ;
wire \ram_dp|mem_rtl_0_bypass[9]~feeder_combout ;
wire \ram_dp|mem_rtl_0_bypass[0]~feeder_combout ;
wire \ram_dp|mem~11_combout ;
wire \ram_dp|mem_rtl_0_bypass[4]~feeder_combout ;
wire \ram_dp|mem_rtl_0_bypass[3]~feeder_combout ;
wire \ram_dp|mem_rtl_0_bypass[1]~feeder_combout ;
wire \ram_dp|mem~9_combout ;
wire \ram_dp|mem~12_combout ;
wire \sel~0_combout ;
wire \selreg~0_combout ;
wire \selreg~q ;
wire \DATA_OUT~0_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \ram_dp|mem~2feeder_combout ;
wire \ram_dp|mem~2_q ;
wire \ram_dp|data_out[1]~1_combout ;
wire \DATA_OUT~1_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \ram_dp|mem~3feeder_combout ;
wire \ram_dp|mem~3_q ;
wire \ram_dp|data_out[2]~2_combout ;
wire \ram_dp|mem_rtl_0_bypass[13]~feeder_combout ;
wire \DATA_OUT~2_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \ram_dp|mem~4feeder_combout ;
wire \ram_dp|mem~4_q ;
wire \ram_dp|data_out[3]~3_combout ;
wire \DATA_OUT~3_combout ;
wire \ram_dp|mem~5feeder_combout ;
wire \ram_dp|mem~5_q ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \ram_dp|data_out[4]~4_combout ;
wire \ram_dp|mem_rtl_0_bypass[15]~feeder_combout ;
wire \DATA_OUT~4_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \ram_dp|mem~6feeder_combout ;
wire \ram_dp|mem~6_q ;
wire \ram_dp|data_out[5]~5_combout ;
wire \DATA_OUT~5_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \ram_dp|mem~7feeder_combout ;
wire \ram_dp|mem~7_q ;
wire \ram_dp|data_out[6]~6_combout ;
wire \ram_dp|mem_rtl_0_bypass[17]~feeder_combout ;
wire \DATA_OUT~6_combout ;
wire \ram_dp|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \ram_dp|mem~8_q ;
wire \ram_dp|data_out[7]~7_combout ;
wire \DATA_OUT~7_combout ;
wire [4:0] \contadorr|count ;
wire [4:0] \binary_counter_inst|count ;
wire [7:0] \ram_dp|data_out ;
wire [4:0] \contadorw|count ;
wire [7:0] data_aux;
wire [0:18] \ram_dp|mem_rtl_0_bypass ;

wire [35:0] \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a1  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a2  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a3  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a4  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a5  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a6  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram_dp|mem_rtl_0|auto_generated|ram_block1a7  = \ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \DATA_OUT[7]~output (
	.i(\DATA_OUT~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[7]~output .bus_hold = "false";
defparam \DATA_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \DATA_OUT[6]~output (
	.i(\DATA_OUT~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[6]~output .bus_hold = "false";
defparam \DATA_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \DATA_OUT[5]~output (
	.i(\DATA_OUT~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[5]~output .bus_hold = "false";
defparam \DATA_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \DATA_OUT[4]~output (
	.i(\DATA_OUT~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[4]~output .bus_hold = "false";
defparam \DATA_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \DATA_OUT[3]~output (
	.i(\DATA_OUT~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[3]~output .bus_hold = "false";
defparam \DATA_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \DATA_OUT[2]~output (
	.i(\DATA_OUT~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[2]~output .bus_hold = "false";
defparam \DATA_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \DATA_OUT[1]~output (
	.i(\DATA_OUT~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[1]~output .bus_hold = "false";
defparam \DATA_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \DATA_OUT[0]~output (
	.i(\DATA_OUT~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[0]~output .bus_hold = "false";
defparam \DATA_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \F_FULL_N~output (
	.i(!\estado.lleno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\F_FULL_N~output_o ),
	.obar());
// synopsys translate_off
defparam \F_FULL_N~output .bus_hold = "false";
defparam \F_FULL_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \F_EMPTY_N~output (
	.i(\estado.vacio~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\F_EMPTY_N~output_o ),
	.obar());
// synopsys translate_off
defparam \F_EMPTY_N~output .bus_hold = "false";
defparam \F_EMPTY_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \USE_DW[0]~output (
	.i(\binary_counter_inst|count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USE_DW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \USE_DW[0]~output .bus_hold = "false";
defparam \USE_DW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \USE_DW[1]~output (
	.i(\binary_counter_inst|count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USE_DW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \USE_DW[1]~output .bus_hold = "false";
defparam \USE_DW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \USE_DW[2]~output (
	.i(\binary_counter_inst|count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USE_DW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \USE_DW[2]~output .bus_hold = "false";
defparam \USE_DW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \USE_DW[3]~output (
	.i(\binary_counter_inst|count [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USE_DW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \USE_DW[3]~output .bus_hold = "false";
defparam \USE_DW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \USE_DW[4]~output (
	.i(\binary_counter_inst|count [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USE_DW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \USE_DW[4]~output .bus_hold = "false";
defparam \USE_DW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~inputclkctrl .clock_type = "global clock";
defparam \CLOCK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N8
cycloneive_lcell_comb \ram_dp|mem~0feeder (
// Equation(s):
// \ram_dp|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_dp|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~0feeder .lut_mask = 16'hFFFF;
defparam \ram_dp|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RESET_N~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_N~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_N~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET_N~inputclkctrl .clock_type = "global clock";
defparam \RESET_N~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y4_N9
dffeas \ram_dp|mem~0 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~0 .is_wysiwyg = "true";
defparam \ram_dp|mem~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N10
cycloneive_lcell_comb \contadorw|count[0]~5 (
// Equation(s):
// \contadorw|count[0]~5_combout  = \contadorw|count [0] $ (VCC)
// \contadorw|count[0]~6  = CARRY(\contadorw|count [0])

	.dataa(\contadorw|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\contadorw|count[0]~5_combout ),
	.cout(\contadorw|count[0]~6 ));
// synopsys translate_off
defparam \contadorw|count[0]~5 .lut_mask = 16'h55AA;
defparam \contadorw|count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N12
cycloneive_lcell_comb \contadorw|count[1]~7 (
// Equation(s):
// \contadorw|count[1]~7_combout  = (\contadorw|count [1] & (!\contadorw|count[0]~6 )) # (!\contadorw|count [1] & ((\contadorw|count[0]~6 ) # (GND)))
// \contadorw|count[1]~8  = CARRY((!\contadorw|count[0]~6 ) # (!\contadorw|count [1]))

	.dataa(\contadorw|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorw|count[0]~6 ),
	.combout(\contadorw|count[1]~7_combout ),
	.cout(\contadorw|count[1]~8 ));
// synopsys translate_off
defparam \contadorw|count[1]~7 .lut_mask = 16'h5A5F;
defparam \contadorw|count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \READ~input (
	.i(READ),
	.ibar(gnd),
	.o(\READ~input_o ));
// synopsys translate_off
defparam \READ~input .bus_hold = "false";
defparam \READ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \WRITE~input (
	.i(WRITE),
	.ibar(gnd),
	.o(\WRITE~input_o ));
// synopsys translate_off
defparam \WRITE~input .bus_hold = "false";
defparam \WRITE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N16
cycloneive_lcell_comb \estado~11 (
// Equation(s):
// \estado~11_combout  = (\READ~input_o  & (\estado.vacio~q  & !\WRITE~input_o ))

	.dataa(gnd),
	.datab(\READ~input_o ),
	.datac(\estado.vacio~q ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\estado~11_combout ),
	.cout());
// synopsys translate_off
defparam \estado~11 .lut_mask = 16'h00C0;
defparam \estado~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N10
cycloneive_lcell_comb \binary_counter_inst|count[0]~6 (
// Equation(s):
// \binary_counter_inst|count[0]~6_combout  = \binary_counter_inst|count [0] $ (VCC)
// \binary_counter_inst|count[0]~7  = CARRY(\binary_counter_inst|count [0])

	.dataa(\binary_counter_inst|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\binary_counter_inst|count[0]~6_combout ),
	.cout(\binary_counter_inst|count[0]~7 ));
// synopsys translate_off
defparam \binary_counter_inst|count[0]~6 .lut_mask = 16'h55AA;
defparam \binary_counter_inst|count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \CLEAR_N~input (
	.i(CLEAR_N),
	.ibar(gnd),
	.o(\CLEAR_N~input_o ));
// synopsys translate_off
defparam \CLEAR_N~input .bus_hold = "false";
defparam \CLEAR_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N12
cycloneive_lcell_comb \binary_counter_inst|count[1]~11 (
// Equation(s):
// \binary_counter_inst|count[1]~11_combout  = (\estado~11_combout  & ((\binary_counter_inst|count [1] & (\binary_counter_inst|count[0]~7  & VCC)) # (!\binary_counter_inst|count [1] & (!\binary_counter_inst|count[0]~7 )))) # (!\estado~11_combout  & 
// ((\binary_counter_inst|count [1] & (!\binary_counter_inst|count[0]~7 )) # (!\binary_counter_inst|count [1] & ((\binary_counter_inst|count[0]~7 ) # (GND)))))
// \binary_counter_inst|count[1]~12  = CARRY((\estado~11_combout  & (!\binary_counter_inst|count [1] & !\binary_counter_inst|count[0]~7 )) # (!\estado~11_combout  & ((!\binary_counter_inst|count[0]~7 ) # (!\binary_counter_inst|count [1]))))

	.dataa(\estado~11_combout ),
	.datab(\binary_counter_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\binary_counter_inst|count[0]~7 ),
	.combout(\binary_counter_inst|count[1]~11_combout ),
	.cout(\binary_counter_inst|count[1]~12 ));
// synopsys translate_off
defparam \binary_counter_inst|count[1]~11 .lut_mask = 16'h9617;
defparam \binary_counter_inst|count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N14
cycloneive_lcell_comb \binary_counter_inst|count[2]~13 (
// Equation(s):
// \binary_counter_inst|count[2]~13_combout  = ((\estado~11_combout  $ (\binary_counter_inst|count [2] $ (!\binary_counter_inst|count[1]~12 )))) # (GND)
// \binary_counter_inst|count[2]~14  = CARRY((\estado~11_combout  & ((\binary_counter_inst|count [2]) # (!\binary_counter_inst|count[1]~12 ))) # (!\estado~11_combout  & (\binary_counter_inst|count [2] & !\binary_counter_inst|count[1]~12 )))

	.dataa(\estado~11_combout ),
	.datab(\binary_counter_inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\binary_counter_inst|count[1]~12 ),
	.combout(\binary_counter_inst|count[2]~13_combout ),
	.cout(\binary_counter_inst|count[2]~14 ));
// synopsys translate_off
defparam \binary_counter_inst|count[2]~13 .lut_mask = 16'h698E;
defparam \binary_counter_inst|count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N26
cycloneive_lcell_comb \estado~7 (
// Equation(s):
// \estado~7_combout  = (\CLEAR_N~input_o  & (\estado.lleno~q  & ((\WRITE~input_o ) # (!\READ~input_o ))))

	.dataa(\READ~input_o ),
	.datab(\CLEAR_N~input_o ),
	.datac(\estado.lleno~q ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\estado~7_combout ),
	.cout());
// synopsys translate_off
defparam \estado~7 .lut_mask = 16'hC040;
defparam \estado~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N24
cycloneive_lcell_comb \estado~8 (
// Equation(s):
// \estado~8_combout  = (\estado~7_combout ) # ((\CLEAR_N~input_o  & (\always1~0_combout  & \estado.otros~q )))

	.dataa(\estado~7_combout ),
	.datab(\CLEAR_N~input_o ),
	.datac(\always1~0_combout ),
	.datad(\estado.otros~q ),
	.cin(gnd),
	.combout(\estado~8_combout ),
	.cout());
// synopsys translate_off
defparam \estado~8 .lut_mask = 16'hEAAA;
defparam \estado~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N25
dffeas \estado.lleno (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\estado~8_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.lleno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.lleno .is_wysiwyg = "true";
defparam \estado.lleno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N2
cycloneive_lcell_comb \binary_counter_inst|count[0]~9 (
// Equation(s):
// \binary_counter_inst|count[0]~9_combout  = (\READ~input_o  & (\estado.vacio~q  & ((!\WRITE~input_o )))) # (!\READ~input_o  & (\WRITE~input_o  & ((!\estado.lleno~q ) # (!\estado.vacio~q ))))

	.dataa(\estado.vacio~q ),
	.datab(\estado.lleno~q ),
	.datac(\READ~input_o ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\binary_counter_inst|count[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \binary_counter_inst|count[0]~9 .lut_mask = 16'h07A0;
defparam \binary_counter_inst|count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N2
cycloneive_lcell_comb \binary_counter_inst|count[0]~10 (
// Equation(s):
// \binary_counter_inst|count[0]~10_combout  = (\binary_counter_inst|count[0]~9_combout ) # (!\CLEAR_N~input_o )

	.dataa(\binary_counter_inst|count[0]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLEAR_N~input_o ),
	.cin(gnd),
	.combout(\binary_counter_inst|count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \binary_counter_inst|count[0]~10 .lut_mask = 16'hAAFF;
defparam \binary_counter_inst|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N15
dffeas \binary_counter_inst|count[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\binary_counter_inst|count[2]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\binary_counter_inst|count[0]~8_combout ),
	.sload(gnd),
	.ena(\binary_counter_inst|count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_counter_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \binary_counter_inst|count[2] .is_wysiwyg = "true";
defparam \binary_counter_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N16
cycloneive_lcell_comb \binary_counter_inst|count[3]~15 (
// Equation(s):
// \binary_counter_inst|count[3]~15_combout  = (\estado~11_combout  & ((\binary_counter_inst|count [3] & (\binary_counter_inst|count[2]~14  & VCC)) # (!\binary_counter_inst|count [3] & (!\binary_counter_inst|count[2]~14 )))) # (!\estado~11_combout  & 
// ((\binary_counter_inst|count [3] & (!\binary_counter_inst|count[2]~14 )) # (!\binary_counter_inst|count [3] & ((\binary_counter_inst|count[2]~14 ) # (GND)))))
// \binary_counter_inst|count[3]~16  = CARRY((\estado~11_combout  & (!\binary_counter_inst|count [3] & !\binary_counter_inst|count[2]~14 )) # (!\estado~11_combout  & ((!\binary_counter_inst|count[2]~14 ) # (!\binary_counter_inst|count [3]))))

	.dataa(\estado~11_combout ),
	.datab(\binary_counter_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\binary_counter_inst|count[2]~14 ),
	.combout(\binary_counter_inst|count[3]~15_combout ),
	.cout(\binary_counter_inst|count[3]~16 ));
// synopsys translate_off
defparam \binary_counter_inst|count[3]~15 .lut_mask = 16'h9617;
defparam \binary_counter_inst|count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y3_N17
dffeas \binary_counter_inst|count[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\binary_counter_inst|count[3]~15_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\binary_counter_inst|count[0]~8_combout ),
	.sload(gnd),
	.ena(\binary_counter_inst|count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_counter_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \binary_counter_inst|count[3] .is_wysiwyg = "true";
defparam \binary_counter_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N18
cycloneive_lcell_comb \binary_counter_inst|count[4]~17 (
// Equation(s):
// \binary_counter_inst|count[4]~17_combout  = \estado~11_combout  $ (\binary_counter_inst|count[3]~16  $ (!\binary_counter_inst|count [4]))

	.dataa(\estado~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\binary_counter_inst|count [4]),
	.cin(\binary_counter_inst|count[3]~16 ),
	.combout(\binary_counter_inst|count[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \binary_counter_inst|count[4]~17 .lut_mask = 16'h5AA5;
defparam \binary_counter_inst|count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y3_N19
dffeas \binary_counter_inst|count[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\binary_counter_inst|count[4]~17_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\binary_counter_inst|count[0]~8_combout ),
	.sload(gnd),
	.ena(\binary_counter_inst|count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_counter_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \binary_counter_inst|count[4] .is_wysiwyg = "true";
defparam \binary_counter_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N0
cycloneive_lcell_comb \binary_counter_inst|count[0]~8 (
// Equation(s):
// \binary_counter_inst|count[0]~8_combout  = ((\binary_counter_inst|count[0]~5_combout  & (!\estado~11_combout  & \binary_counter_inst|count [4]))) # (!\CLEAR_N~input_o )

	.dataa(\CLEAR_N~input_o ),
	.datab(\binary_counter_inst|count[0]~5_combout ),
	.datac(\estado~11_combout ),
	.datad(\binary_counter_inst|count [4]),
	.cin(gnd),
	.combout(\binary_counter_inst|count[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \binary_counter_inst|count[0]~8 .lut_mask = 16'h5D55;
defparam \binary_counter_inst|count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N11
dffeas \binary_counter_inst|count[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\binary_counter_inst|count[0]~6_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\binary_counter_inst|count[0]~8_combout ),
	.sload(gnd),
	.ena(\binary_counter_inst|count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_counter_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \binary_counter_inst|count[0] .is_wysiwyg = "true";
defparam \binary_counter_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N13
dffeas \binary_counter_inst|count[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\binary_counter_inst|count[1]~11_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\binary_counter_inst|count[0]~8_combout ),
	.sload(gnd),
	.ena(\binary_counter_inst|count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_counter_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \binary_counter_inst|count[1] .is_wysiwyg = "true";
defparam \binary_counter_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N28
cycloneive_lcell_comb \binary_counter_inst|count[0]~5 (
// Equation(s):
// \binary_counter_inst|count[0]~5_combout  = (\binary_counter_inst|count [1] & (\binary_counter_inst|count [3] & (\binary_counter_inst|count [2] & \binary_counter_inst|count [0])))

	.dataa(\binary_counter_inst|count [1]),
	.datab(\binary_counter_inst|count [3]),
	.datac(\binary_counter_inst|count [2]),
	.datad(\binary_counter_inst|count [0]),
	.cin(gnd),
	.combout(\binary_counter_inst|count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \binary_counter_inst|count[0]~5 .lut_mask = 16'h8000;
defparam \binary_counter_inst|count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N30
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\READ~input_o  & (\binary_counter_inst|count[0]~5_combout  & (\binary_counter_inst|count [4] & \WRITE~input_o )))

	.dataa(\READ~input_o ),
	.datab(\binary_counter_inst|count[0]~5_combout ),
	.datac(\binary_counter_inst|count [4]),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h4000;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N14
cycloneive_lcell_comb \estado~12 (
// Equation(s):
// \estado~12_combout  = (!\estado.vacio~q  & (!\READ~input_o  & (\CLEAR_N~input_o  & \WRITE~input_o )))

	.dataa(\estado.vacio~q ),
	.datab(\READ~input_o ),
	.datac(\CLEAR_N~input_o ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\estado~12_combout ),
	.cout());
// synopsys translate_off
defparam \estado~12 .lut_mask = 16'h1000;
defparam \estado~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N4
cycloneive_lcell_comb \estado~13 (
// Equation(s):
// \estado~13_combout  = (\estado~12_combout ) # ((\CLEAR_N~input_o  & (\estado~11_combout  & \estado.lleno~q )))

	.dataa(\estado~12_combout ),
	.datab(\CLEAR_N~input_o ),
	.datac(\estado~11_combout ),
	.datad(\estado.lleno~q ),
	.cin(gnd),
	.combout(\estado~13_combout ),
	.cout());
// synopsys translate_off
defparam \estado~13 .lut_mask = 16'hEAAA;
defparam \estado~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N0
cycloneive_lcell_comb \estado~14 (
// Equation(s):
// \estado~14_combout  = (\estado.vacio~q  & (\CLEAR_N~input_o  & !\estado.lleno~q ))

	.dataa(\estado.vacio~q ),
	.datab(gnd),
	.datac(\CLEAR_N~input_o ),
	.datad(\estado.lleno~q ),
	.cin(gnd),
	.combout(\estado~14_combout ),
	.cout());
// synopsys translate_off
defparam \estado~14 .lut_mask = 16'h00A0;
defparam \estado~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N20
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!\binary_counter_inst|count [1] & (!\WRITE~input_o  & (\READ~input_o  & \binary_counter_inst|count [0])))

	.dataa(\binary_counter_inst|count [1]),
	.datab(\WRITE~input_o ),
	.datac(\READ~input_o ),
	.datad(\binary_counter_inst|count [0]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h1000;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N6
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (\always1~1_combout  & (!\binary_counter_inst|count [3] & (!\binary_counter_inst|count [2] & !\binary_counter_inst|count [4])))

	.dataa(\always1~1_combout ),
	.datab(\binary_counter_inst|count [3]),
	.datac(\binary_counter_inst|count [2]),
	.datad(\binary_counter_inst|count [4]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0002;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N8
cycloneive_lcell_comb \estado~15 (
// Equation(s):
// \estado~15_combout  = (\estado~13_combout ) # ((!\always1~0_combout  & (\estado~14_combout  & !\always1~2_combout )))

	.dataa(\always1~0_combout ),
	.datab(\estado~13_combout ),
	.datac(\estado~14_combout ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\estado~15_combout ),
	.cout());
// synopsys translate_off
defparam \estado~15 .lut_mask = 16'hCCDC;
defparam \estado~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N9
dffeas \estado.otros (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\estado~15_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.otros~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.otros .is_wysiwyg = "true";
defparam \estado.otros .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N22
cycloneive_lcell_comb \estado~9 (
// Equation(s):
// \estado~9_combout  = ((!\estado.vacio~q  & ((\READ~input_o ) # (!\WRITE~input_o )))) # (!\CLEAR_N~input_o )

	.dataa(\estado.vacio~q ),
	.datab(\READ~input_o ),
	.datac(\CLEAR_N~input_o ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\estado~9_combout ),
	.cout());
// synopsys translate_off
defparam \estado~9 .lut_mask = 16'h4F5F;
defparam \estado~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N26
cycloneive_lcell_comb \estado~10 (
// Equation(s):
// \estado~10_combout  = (!\estado~9_combout  & ((!\always1~2_combout ) # (!\estado.otros~q )))

	.dataa(gnd),
	.datab(\estado.otros~q ),
	.datac(\estado~9_combout ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\estado~10_combout ),
	.cout());
// synopsys translate_off
defparam \estado~10 .lut_mask = 16'h030F;
defparam \estado~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y3_N27
dffeas \estado.vacio (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\estado~10_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.vacio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.vacio .is_wysiwyg = "true";
defparam \estado.vacio .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N12
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\WRITE~input_o  & ((\READ~input_o ) # (!\estado.lleno~q )))

	.dataa(gnd),
	.datab(\estado.lleno~q ),
	.datac(\READ~input_o ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hF300;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N30
cycloneive_lcell_comb \contadorw|count[1]~11 (
// Equation(s):
// \contadorw|count[1]~11_combout  = ((\comb~0_combout  & ((\estado.vacio~q ) # (!\READ~input_o )))) # (!\CLEAR_N~input_o )

	.dataa(\estado.vacio~q ),
	.datab(\comb~0_combout ),
	.datac(\CLEAR_N~input_o ),
	.datad(\READ~input_o ),
	.cin(gnd),
	.combout(\contadorw|count[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \contadorw|count[1]~11 .lut_mask = 16'h8FCF;
defparam \contadorw|count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N13
dffeas \contadorw|count[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorw|count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\contadorw|count[1]~10_combout ),
	.sload(gnd),
	.ena(\contadorw|count[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorw|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorw|count[1] .is_wysiwyg = "true";
defparam \contadorw|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N14
cycloneive_lcell_comb \contadorw|count[2]~12 (
// Equation(s):
// \contadorw|count[2]~12_combout  = (\contadorw|count [2] & (\contadorw|count[1]~8  $ (GND))) # (!\contadorw|count [2] & (!\contadorw|count[1]~8  & VCC))
// \contadorw|count[2]~13  = CARRY((\contadorw|count [2] & !\contadorw|count[1]~8 ))

	.dataa(gnd),
	.datab(\contadorw|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorw|count[1]~8 ),
	.combout(\contadorw|count[2]~12_combout ),
	.cout(\contadorw|count[2]~13 ));
// synopsys translate_off
defparam \contadorw|count[2]~12 .lut_mask = 16'hC30C;
defparam \contadorw|count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N15
dffeas \contadorw|count[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorw|count[2]~12_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\contadorw|count[1]~10_combout ),
	.sload(gnd),
	.ena(\contadorw|count[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorw|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorw|count[2] .is_wysiwyg = "true";
defparam \contadorw|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N16
cycloneive_lcell_comb \contadorw|count[3]~14 (
// Equation(s):
// \contadorw|count[3]~14_combout  = (\contadorw|count [3] & (!\contadorw|count[2]~13 )) # (!\contadorw|count [3] & ((\contadorw|count[2]~13 ) # (GND)))
// \contadorw|count[3]~15  = CARRY((!\contadorw|count[2]~13 ) # (!\contadorw|count [3]))

	.dataa(gnd),
	.datab(\contadorw|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorw|count[2]~13 ),
	.combout(\contadorw|count[3]~14_combout ),
	.cout(\contadorw|count[3]~15 ));
// synopsys translate_off
defparam \contadorw|count[3]~14 .lut_mask = 16'h3C3F;
defparam \contadorw|count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N17
dffeas \contadorw|count[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorw|count[3]~14_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\contadorw|count[1]~10_combout ),
	.sload(gnd),
	.ena(\contadorw|count[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorw|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorw|count[3] .is_wysiwyg = "true";
defparam \contadorw|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N26
cycloneive_lcell_comb \contadorw|count[1]~9 (
// Equation(s):
// \contadorw|count[1]~9_combout  = (((!\contadorw|count [1]) # (!\contadorw|count [2])) # (!\contadorw|count [3])) # (!\contadorw|count [0])

	.dataa(\contadorw|count [0]),
	.datab(\contadorw|count [3]),
	.datac(\contadorw|count [2]),
	.datad(\contadorw|count [1]),
	.cin(gnd),
	.combout(\contadorw|count[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \contadorw|count[1]~9 .lut_mask = 16'h7FFF;
defparam \contadorw|count[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N18
cycloneive_lcell_comb \contadorw|count[4]~16 (
// Equation(s):
// \contadorw|count[4]~16_combout  = \contadorw|count[3]~15  $ (!\contadorw|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorw|count [4]),
	.cin(\contadorw|count[3]~15 ),
	.combout(\contadorw|count[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \contadorw|count[4]~16 .lut_mask = 16'hF00F;
defparam \contadorw|count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N19
dffeas \contadorw|count[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorw|count[4]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\contadorw|count[1]~10_combout ),
	.sload(gnd),
	.ena(\contadorw|count[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorw|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorw|count[4] .is_wysiwyg = "true";
defparam \contadorw|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N28
cycloneive_lcell_comb \contadorw|count[1]~10 (
// Equation(s):
// \contadorw|count[1]~10_combout  = ((!\contadorw|count[1]~9_combout  & \contadorw|count [4])) # (!\CLEAR_N~input_o )

	.dataa(\contadorw|count[1]~9_combout ),
	.datab(gnd),
	.datac(\CLEAR_N~input_o ),
	.datad(\contadorw|count [4]),
	.cin(gnd),
	.combout(\contadorw|count[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \contadorw|count[1]~10 .lut_mask = 16'h5F0F;
defparam \contadorw|count[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N11
dffeas \contadorw|count[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorw|count[0]~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\contadorw|count[1]~10_combout ),
	.sload(gnd),
	.ena(\contadorw|count[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorw|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorw|count[0] .is_wysiwyg = "true";
defparam \contadorw|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
cycloneive_lcell_comb \ram_dp|mem~13 (
// Equation(s):
// \ram_dp|mem~13_combout  = (!\contadorw|count [1] & (!\contadorw|count [4] & (!\contadorw|count [2] & !\contadorw|count [3])))

	.dataa(\contadorw|count [1]),
	.datab(\contadorw|count [4]),
	.datac(\contadorw|count [2]),
	.datad(\contadorw|count [3]),
	.cin(gnd),
	.combout(\ram_dp|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~13 .lut_mask = 16'h0001;
defparam \ram_dp|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N24
cycloneive_lcell_comb \ram_dp|mem~14 (
// Equation(s):
// \ram_dp|mem~14_combout  = (!\contadorw|count [0] & (\comb~0_combout  & \ram_dp|mem~13_combout ))

	.dataa(\contadorw|count [0]),
	.datab(\comb~0_combout ),
	.datac(gnd),
	.datad(\ram_dp|mem~13_combout ),
	.cin(gnd),
	.combout(\ram_dp|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~14 .lut_mask = 16'h4400;
defparam \ram_dp|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N9
dffeas \ram_dp|mem~1 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~1 .is_wysiwyg = "true";
defparam \ram_dp|mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y4_N5
dffeas \contadorr|count[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorr|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorr|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorr|count[0] .is_wysiwyg = "true";
defparam \contadorr|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N22
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\estado.vacio~q  & \READ~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\estado.vacio~q ),
	.datad(\READ~input_o ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF000;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N14
cycloneive_lcell_comb \contadorr|Add0~0 (
// Equation(s):
// \contadorr|Add0~0_combout  = (\contadorr|count [0] & (\Selector5~0_combout  $ (VCC))) # (!\contadorr|count [0] & (\Selector5~0_combout  & VCC))
// \contadorr|Add0~1  = CARRY((\contadorr|count [0] & \Selector5~0_combout ))

	.dataa(\contadorr|count [0]),
	.datab(\Selector5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\contadorr|Add0~0_combout ),
	.cout(\contadorr|Add0~1 ));
// synopsys translate_off
defparam \contadorr|Add0~0 .lut_mask = 16'h6688;
defparam \contadorr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N4
cycloneive_lcell_comb \contadorr|Add0~2 (
// Equation(s):
// \contadorr|Add0~2_combout  = (\contadorr|Add0~0_combout  & \CLEAR_N~input_o )

	.dataa(\contadorr|Add0~0_combout ),
	.datab(gnd),
	.datac(\CLEAR_N~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contadorr|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~2 .lut_mask = 16'hA0A0;
defparam \contadorr|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N7
dffeas \contadorr|count[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorr|Add0~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorr|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorr|count[1] .is_wysiwyg = "true";
defparam \contadorr|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N16
cycloneive_lcell_comb \contadorr|Add0~3 (
// Equation(s):
// \contadorr|Add0~3_combout  = (\contadorr|count [1] & (!\contadorr|Add0~1 )) # (!\contadorr|count [1] & ((\contadorr|Add0~1 ) # (GND)))
// \contadorr|Add0~4  = CARRY((!\contadorr|Add0~1 ) # (!\contadorr|count [1]))

	.dataa(\contadorr|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorr|Add0~1 ),
	.combout(\contadorr|Add0~3_combout ),
	.cout(\contadorr|Add0~4 ));
// synopsys translate_off
defparam \contadorr|Add0~3 .lut_mask = 16'h5A5F;
defparam \contadorr|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N6
cycloneive_lcell_comb \contadorr|Add0~5 (
// Equation(s):
// \contadorr|Add0~5_combout  = (\CLEAR_N~input_o  & \contadorr|Add0~3_combout )

	.dataa(\CLEAR_N~input_o ),
	.datab(gnd),
	.datac(\contadorr|Add0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contadorr|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~5 .lut_mask = 16'hA0A0;
defparam \contadorr|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \contadorr|count[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorr|Add0~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorr|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorr|count[2] .is_wysiwyg = "true";
defparam \contadorr|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N18
cycloneive_lcell_comb \contadorr|Add0~6 (
// Equation(s):
// \contadorr|Add0~6_combout  = (\contadorr|count [2] & (\contadorr|Add0~4  $ (GND))) # (!\contadorr|count [2] & (!\contadorr|Add0~4  & VCC))
// \contadorr|Add0~7  = CARRY((\contadorr|count [2] & !\contadorr|Add0~4 ))

	.dataa(gnd),
	.datab(\contadorr|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorr|Add0~4 ),
	.combout(\contadorr|Add0~6_combout ),
	.cout(\contadorr|Add0~7 ));
// synopsys translate_off
defparam \contadorr|Add0~6 .lut_mask = 16'hC30C;
defparam \contadorr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N30
cycloneive_lcell_comb \contadorr|Add0~8 (
// Equation(s):
// \contadorr|Add0~8_combout  = (\CLEAR_N~input_o  & \contadorr|Add0~6_combout )

	.dataa(\CLEAR_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorr|Add0~6_combout ),
	.cin(gnd),
	.combout(\contadorr|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~8 .lut_mask = 16'hAA00;
defparam \contadorr|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N1
dffeas \contadorr|count[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\contadorr|Add0~11_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorr|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorr|count[3] .is_wysiwyg = "true";
defparam \contadorr|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N20
cycloneive_lcell_comb \contadorr|Add0~9 (
// Equation(s):
// \contadorr|Add0~9_combout  = (\contadorr|count [3] & (!\contadorr|Add0~7 )) # (!\contadorr|count [3] & ((\contadorr|Add0~7 ) # (GND)))
// \contadorr|Add0~10  = CARRY((!\contadorr|Add0~7 ) # (!\contadorr|count [3]))

	.dataa(gnd),
	.datab(\contadorr|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\contadorr|Add0~7 ),
	.combout(\contadorr|Add0~9_combout ),
	.cout(\contadorr|Add0~10 ));
// synopsys translate_off
defparam \contadorr|Add0~9 .lut_mask = 16'h3C3F;
defparam \contadorr|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N0
cycloneive_lcell_comb \contadorr|Add0~11 (
// Equation(s):
// \contadorr|Add0~11_combout  = (\contadorr|Add0~9_combout  & \CLEAR_N~input_o )

	.dataa(gnd),
	.datab(\contadorr|Add0~9_combout ),
	.datac(\CLEAR_N~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\contadorr|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~11 .lut_mask = 16'hC0C0;
defparam \contadorr|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N19
dffeas \contadorr|count[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorr|Add0~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contadorr|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \contadorr|count[4] .is_wysiwyg = "true";
defparam \contadorr|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N22
cycloneive_lcell_comb \contadorr|Add0~12 (
// Equation(s):
// \contadorr|Add0~12_combout  = \contadorr|Add0~10  $ (!\contadorr|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorr|count [4]),
	.cin(\contadorr|Add0~10 ),
	.combout(\contadorr|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~12 .lut_mask = 16'hF00F;
defparam \contadorr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N0
cycloneive_lcell_comb \contadorr|Add0~14 (
// Equation(s):
// \contadorr|Add0~14_combout  = (\CLEAR_N~input_o  & \contadorr|Add0~12_combout )

	.dataa(\CLEAR_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorr|Add0~12_combout ),
	.cin(gnd),
	.combout(\contadorr|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \contadorr|Add0~14 .lut_mask = 16'hAA00;
defparam \contadorr|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DATA_IN[0]~input_o ,\DATA_IN[1]~input_o ,\DATA_IN[2]~input_o ,\DATA_IN[3]~input_o ,\DATA_IN[4]~input_o ,\DATA_IN[5]~input_o ,\DATA_IN[6]~input_o ,\DATA_IN[7]~input_o }),
	.portaaddr({\contadorw|count [4],\contadorw|count [3],\contadorw|count [2],\contadorw|count [1],\contadorw|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\contadorr|Add0~14_combout ,\contadorr|Add0~11_combout ,\contadorr|Add0~8_combout ,\contadorr|Add0~5_combout ,\contadorr|Add0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_dp|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram_dp:ram_dp|altsyncram:mem_rtl_0|altsyncram_kpg1:auto_generated|ALTSYNCRAM";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram_dp|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N16
cycloneive_lcell_comb \ram_dp|data_out[0]~0 (
// Equation(s):
// \ram_dp|data_out[0]~0_combout  = (\ram_dp|mem~0_q  & ((\ram_dp|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\ram_dp|mem~0_q  & (\ram_dp|mem~1_q ))

	.dataa(\ram_dp|mem~0_q ),
	.datab(\ram_dp|mem~1_q ),
	.datac(gnd),
	.datad(\ram_dp|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ram_dp|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[0]~0 .lut_mask = 16'hEE44;
defparam \ram_dp|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N21
dffeas \ram_dp|mem_rtl_0_bypass[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N2
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[8]~feeder_combout  = \contadorr|Add0~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorr|Add0~11_combout ),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N3
dffeas \ram_dp|mem_rtl_0_bypass[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N1
dffeas \ram_dp|mem_rtl_0_bypass[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorw|count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \ram_dp|mem_rtl_0_bypass[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorr|Add0~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N6
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[5]~feeder_combout  = \contadorw|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorw|count [2]),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \ram_dp|mem_rtl_0_bypass[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N10
cycloneive_lcell_comb \ram_dp|mem~10 (
// Equation(s):
// \ram_dp|mem~10_combout  = (\ram_dp|mem_rtl_0_bypass [8] & (\ram_dp|mem_rtl_0_bypass [7] & (\ram_dp|mem_rtl_0_bypass [6] $ (!\ram_dp|mem_rtl_0_bypass [5])))) # (!\ram_dp|mem_rtl_0_bypass [8] & (!\ram_dp|mem_rtl_0_bypass [7] & (\ram_dp|mem_rtl_0_bypass [6] 
// $ (!\ram_dp|mem_rtl_0_bypass [5]))))

	.dataa(\ram_dp|mem_rtl_0_bypass [8]),
	.datab(\ram_dp|mem_rtl_0_bypass [7]),
	.datac(\ram_dp|mem_rtl_0_bypass [6]),
	.datad(\ram_dp|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\ram_dp|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~10 .lut_mask = 16'h9009;
defparam \ram_dp|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N20
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[9]~feeder_combout  = \contadorw|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorw|count [4]),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N21
dffeas \ram_dp|mem_rtl_0_bypass[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N23
dffeas \ram_dp|mem_rtl_0_bypass[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorr|Add0~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N12
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[0]~feeder_combout  = \comb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N13
dffeas \ram_dp|mem_rtl_0_bypass[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N22
cycloneive_lcell_comb \ram_dp|mem~11 (
// Equation(s):
// \ram_dp|mem~11_combout  = (\ram_dp|mem_rtl_0_bypass [0] & (\ram_dp|mem_rtl_0_bypass [9] $ (!\ram_dp|mem_rtl_0_bypass [10])))

	.dataa(gnd),
	.datab(\ram_dp|mem_rtl_0_bypass [9]),
	.datac(\ram_dp|mem_rtl_0_bypass [10]),
	.datad(\ram_dp|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ram_dp|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~11 .lut_mask = 16'hC300;
defparam \ram_dp|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N26
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[4]~feeder_combout  = \contadorr|Add0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\contadorr|Add0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[4]~feeder .lut_mask = 16'hF0F0;
defparam \ram_dp|mem_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N27
dffeas \ram_dp|mem_rtl_0_bypass[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N24
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[3]~feeder_combout  = \contadorw|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorw|count [1]),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \ram_dp|mem_rtl_0_bypass[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N21
dffeas \ram_dp|mem_rtl_0_bypass[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\contadorr|Add0~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N8
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[1]~feeder_combout  = \contadorw|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contadorw|count [0]),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N9
dffeas \ram_dp|mem_rtl_0_bypass[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N20
cycloneive_lcell_comb \ram_dp|mem~9 (
// Equation(s):
// \ram_dp|mem~9_combout  = (\ram_dp|mem_rtl_0_bypass [4] & (\ram_dp|mem_rtl_0_bypass [3] & (\ram_dp|mem_rtl_0_bypass [2] $ (!\ram_dp|mem_rtl_0_bypass [1])))) # (!\ram_dp|mem_rtl_0_bypass [4] & (!\ram_dp|mem_rtl_0_bypass [3] & (\ram_dp|mem_rtl_0_bypass [2] $ 
// (!\ram_dp|mem_rtl_0_bypass [1]))))

	.dataa(\ram_dp|mem_rtl_0_bypass [4]),
	.datab(\ram_dp|mem_rtl_0_bypass [3]),
	.datac(\ram_dp|mem_rtl_0_bypass [2]),
	.datad(\ram_dp|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\ram_dp|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~9 .lut_mask = 16'h9009;
defparam \ram_dp|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N8
cycloneive_lcell_comb \ram_dp|mem~12 (
// Equation(s):
// \ram_dp|mem~12_combout  = (\ram_dp|mem~10_combout  & (\ram_dp|mem~11_combout  & \ram_dp|mem~9_combout ))

	.dataa(\ram_dp|mem~10_combout ),
	.datab(gnd),
	.datac(\ram_dp|mem~11_combout ),
	.datad(\ram_dp|mem~9_combout ),
	.cin(gnd),
	.combout(\ram_dp|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~12 .lut_mask = 16'hA000;
defparam \ram_dp|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \ram_dp|data_out[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[0]~0_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[0] .is_wysiwyg = "true";
defparam \ram_dp|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N28
cycloneive_lcell_comb \sel~0 (
// Equation(s):
// \sel~0_combout  = (\READ~input_o  & (!\estado.vacio~q  & \WRITE~input_o ))

	.dataa(gnd),
	.datab(\READ~input_o ),
	.datac(\estado.vacio~q ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel~0 .lut_mask = 16'h0C00;
defparam \sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N25
dffeas \data_aux[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[0] .is_wysiwyg = "true";
defparam \data_aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N24
cycloneive_lcell_comb \selreg~0 (
// Equation(s):
// \selreg~0_combout  = (\READ~input_o  & (!\estado.vacio~q  & ((\selreg~q ) # (\WRITE~input_o )))) # (!\READ~input_o  & (((\selreg~q ))))

	.dataa(\estado.vacio~q ),
	.datab(\READ~input_o ),
	.datac(\selreg~q ),
	.datad(\WRITE~input_o ),
	.cin(gnd),
	.combout(\selreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \selreg~0 .lut_mask = 16'h7470;
defparam \selreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y3_N25
dffeas selreg(
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\selreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam selreg.is_wysiwyg = "true";
defparam selreg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N24
cycloneive_lcell_comb \DATA_OUT~0 (
// Equation(s):
// \DATA_OUT~0_combout  = (\selreg~q  & ((data_aux[0]))) # (!\selreg~q  & (\ram_dp|data_out [0]))

	.dataa(\ram_dp|data_out [0]),
	.datab(gnd),
	.datac(data_aux[0]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~0 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N26
cycloneive_lcell_comb \ram_dp|mem~2feeder (
// Equation(s):
// \ram_dp|mem~2feeder_combout  = \DATA_IN[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[6]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~2feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N27
dffeas \ram_dp|mem~2 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~2 .is_wysiwyg = "true";
defparam \ram_dp|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N10
cycloneive_lcell_comb \ram_dp|data_out[1]~1 (
// Equation(s):
// \ram_dp|data_out[1]~1_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~2_q )))

	.dataa(\ram_dp|mem~0_q ),
	.datab(\ram_dp|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\ram_dp|mem~2_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[1]~1 .lut_mask = 16'hDD88;
defparam \ram_dp|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N15
dffeas \ram_dp|mem_rtl_0_bypass[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \ram_dp|data_out[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[1]~1_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[1] .is_wysiwyg = "true";
defparam \ram_dp|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N27
dffeas \data_aux[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[1] .is_wysiwyg = "true";
defparam \data_aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N26
cycloneive_lcell_comb \DATA_OUT~1 (
// Equation(s):
// \DATA_OUT~1_combout  = (\selreg~q  & ((data_aux[1]))) # (!\selreg~q  & (\ram_dp|data_out [1]))

	.dataa(\ram_dp|data_out [1]),
	.datab(gnd),
	.datac(data_aux[1]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~1 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N4
cycloneive_lcell_comb \ram_dp|mem~3feeder (
// Equation(s):
// \ram_dp|mem~3feeder_combout  = \DATA_IN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[5]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~3feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \ram_dp|mem~3 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~3 .is_wysiwyg = "true";
defparam \ram_dp|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
cycloneive_lcell_comb \ram_dp|data_out[2]~2 (
// Equation(s):
// \ram_dp|data_out[2]~2_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~3_q )))

	.dataa(\ram_dp|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ram_dp|mem~3_q ),
	.datac(gnd),
	.datad(\ram_dp|mem~0_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[2]~2 .lut_mask = 16'hAACC;
defparam \ram_dp|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N26
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[13]~feeder_combout  = \DATA_IN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DATA_IN[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \ram_dp|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N27
dffeas \ram_dp|mem_rtl_0_bypass[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \ram_dp|data_out[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[2]~2_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[2] .is_wysiwyg = "true";
defparam \ram_dp|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N19
dffeas \data_aux[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[2] .is_wysiwyg = "true";
defparam \data_aux[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N18
cycloneive_lcell_comb \DATA_OUT~2 (
// Equation(s):
// \DATA_OUT~2_combout  = (\selreg~q  & ((data_aux[2]))) # (!\selreg~q  & (\ram_dp|data_out [2]))

	.dataa(gnd),
	.datab(\ram_dp|data_out [2]),
	.datac(data_aux[2]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~2 .lut_mask = 16'hF0CC;
defparam \DATA_OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N6
cycloneive_lcell_comb \ram_dp|mem~4feeder (
// Equation(s):
// \ram_dp|mem~4feeder_combout  = \DATA_IN[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[4]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~4feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N7
dffeas \ram_dp|mem~4 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~4 .is_wysiwyg = "true";
defparam \ram_dp|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N14
cycloneive_lcell_comb \ram_dp|data_out[3]~3 (
// Equation(s):
// \ram_dp|data_out[3]~3_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a3 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~4_q )))

	.dataa(\ram_dp|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ram_dp|mem~0_q ),
	.datac(gnd),
	.datad(\ram_dp|mem~4_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[3]~3 .lut_mask = 16'hBB88;
defparam \ram_dp|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N25
dffeas \ram_dp|mem_rtl_0_bypass[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N15
dffeas \ram_dp|data_out[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[3]~3_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[3] .is_wysiwyg = "true";
defparam \ram_dp|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N5
dffeas \data_aux[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[3] .is_wysiwyg = "true";
defparam \data_aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N4
cycloneive_lcell_comb \DATA_OUT~3 (
// Equation(s):
// \DATA_OUT~3_combout  = (\selreg~q  & ((data_aux[3]))) # (!\selreg~q  & (\ram_dp|data_out [3]))

	.dataa(gnd),
	.datab(\ram_dp|data_out [3]),
	.datac(data_aux[3]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~3 .lut_mask = 16'hF0CC;
defparam \DATA_OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N10
cycloneive_lcell_comb \ram_dp|mem~5feeder (
// Equation(s):
// \ram_dp|mem~5feeder_combout  = \DATA_IN[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[3]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~5feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \ram_dp|mem~5 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~5 .is_wysiwyg = "true";
defparam \ram_dp|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N24
cycloneive_lcell_comb \ram_dp|data_out[4]~4 (
// Equation(s):
// \ram_dp|data_out[4]~4_combout  = (\ram_dp|mem~0_q  & ((\ram_dp|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\ram_dp|mem~0_q  & (\ram_dp|mem~5_q ))

	.dataa(\ram_dp|mem~0_q ),
	.datab(\ram_dp|mem~5_q ),
	.datac(gnd),
	.datad(\ram_dp|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ram_dp|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[4]~4 .lut_mask = 16'hEE44;
defparam \ram_dp|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N4
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[15]~feeder_combout  = \DATA_IN[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[3]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N5
dffeas \ram_dp|mem_rtl_0_bypass[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \ram_dp|data_out[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[4]~4_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[4] .is_wysiwyg = "true";
defparam \ram_dp|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N7
dffeas \data_aux[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[4] .is_wysiwyg = "true";
defparam \data_aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N6
cycloneive_lcell_comb \DATA_OUT~4 (
// Equation(s):
// \DATA_OUT~4_combout  = (\selreg~q  & ((data_aux[4]))) # (!\selreg~q  & (\ram_dp|data_out [4]))

	.dataa(gnd),
	.datab(\ram_dp|data_out [4]),
	.datac(data_aux[4]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~4 .lut_mask = 16'hF0CC;
defparam \DATA_OUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N12
cycloneive_lcell_comb \ram_dp|mem~6feeder (
// Equation(s):
// \ram_dp|mem~6feeder_combout  = \DATA_IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[2]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~6feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N13
dffeas \ram_dp|mem~6 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~6 .is_wysiwyg = "true";
defparam \ram_dp|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N18
cycloneive_lcell_comb \ram_dp|data_out[5]~5 (
// Equation(s):
// \ram_dp|data_out[5]~5_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~6_q )))

	.dataa(\ram_dp|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\ram_dp|mem~6_q ),
	.datac(gnd),
	.datad(\ram_dp|mem~0_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[5]~5 .lut_mask = 16'hAACC;
defparam \ram_dp|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N1
dffeas \ram_dp|mem_rtl_0_bypass[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \ram_dp|data_out[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[5]~5_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[5] .is_wysiwyg = "true";
defparam \ram_dp|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N21
dffeas \data_aux[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[5] .is_wysiwyg = "true";
defparam \data_aux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N20
cycloneive_lcell_comb \DATA_OUT~5 (
// Equation(s):
// \DATA_OUT~5_combout  = (\selreg~q  & ((data_aux[5]))) # (!\selreg~q  & (\ram_dp|data_out [5]))

	.dataa(gnd),
	.datab(\ram_dp|data_out [5]),
	.datac(data_aux[5]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~5 .lut_mask = 16'hF0CC;
defparam \DATA_OUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N2
cycloneive_lcell_comb \ram_dp|mem~7feeder (
// Equation(s):
// \ram_dp|mem~7feeder_combout  = \DATA_IN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IN[1]~input_o ),
	.cin(gnd),
	.combout(\ram_dp|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem~7feeder .lut_mask = 16'hFF00;
defparam \ram_dp|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N3
dffeas \ram_dp|mem~7 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~7 .is_wysiwyg = "true";
defparam \ram_dp|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N20
cycloneive_lcell_comb \ram_dp|data_out[6]~6 (
// Equation(s):
// \ram_dp|data_out[6]~6_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~7_q )))

	.dataa(\ram_dp|mem~0_q ),
	.datab(\ram_dp|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(\ram_dp|mem~7_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[6]~6 .lut_mask = 16'hDD88;
defparam \ram_dp|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N22
cycloneive_lcell_comb \ram_dp|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \ram_dp|mem_rtl_0_bypass[17]~feeder_combout  = \DATA_IN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DATA_IN[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_dp|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \ram_dp|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N23
dffeas \ram_dp|mem_rtl_0_bypass[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N21
dffeas \ram_dp|data_out[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[6]~6_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[6] .is_wysiwyg = "true";
defparam \ram_dp|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N9
dffeas \data_aux[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[6] .is_wysiwyg = "true";
defparam \data_aux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N8
cycloneive_lcell_comb \DATA_OUT~6 (
// Equation(s):
// \DATA_OUT~6_combout  = (\selreg~q  & ((data_aux[6]))) # (!\selreg~q  & (\ram_dp|data_out [6]))

	.dataa(gnd),
	.datab(\ram_dp|data_out [6]),
	.datac(data_aux[6]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~6 .lut_mask = 16'hF0CC;
defparam \DATA_OUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N29
dffeas \ram_dp|mem~8 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_dp|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem~8 .is_wysiwyg = "true";
defparam \ram_dp|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N30
cycloneive_lcell_comb \ram_dp|data_out[7]~7 (
// Equation(s):
// \ram_dp|data_out[7]~7_combout  = (\ram_dp|mem~0_q  & (\ram_dp|mem_rtl_0|auto_generated|ram_block1a7 )) # (!\ram_dp|mem~0_q  & ((\ram_dp|mem~8_q )))

	.dataa(\ram_dp|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\ram_dp|mem~0_q ),
	.datac(gnd),
	.datad(\ram_dp|mem~8_q ),
	.cin(gnd),
	.combout(\ram_dp|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_dp|data_out[7]~7 .lut_mask = 16'hBB88;
defparam \ram_dp|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y4_N31
dffeas \ram_dp|mem_rtl_0_bypass[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \ram_dp|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \ram_dp|data_out[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\ram_dp|data_out[7]~7_combout ),
	.asdata(\ram_dp|mem_rtl_0_bypass [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_dp|mem~12_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_dp|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_dp|data_out[7] .is_wysiwyg = "true";
defparam \ram_dp|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N15
dffeas \data_aux[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_aux[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_aux[7] .is_wysiwyg = "true";
defparam \data_aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N14
cycloneive_lcell_comb \DATA_OUT~7 (
// Equation(s):
// \DATA_OUT~7_combout  = (\selreg~q  & ((data_aux[7]))) # (!\selreg~q  & (\ram_dp|data_out [7]))

	.dataa(\ram_dp|data_out [7]),
	.datab(gnd),
	.datac(data_aux[7]),
	.datad(\selreg~q ),
	.cin(gnd),
	.combout(\DATA_OUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OUT~7 .lut_mask = 16'hF0AA;
defparam \DATA_OUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign DATA_OUT[7] = \DATA_OUT[7]~output_o ;

assign DATA_OUT[6] = \DATA_OUT[6]~output_o ;

assign DATA_OUT[5] = \DATA_OUT[5]~output_o ;

assign DATA_OUT[4] = \DATA_OUT[4]~output_o ;

assign DATA_OUT[3] = \DATA_OUT[3]~output_o ;

assign DATA_OUT[2] = \DATA_OUT[2]~output_o ;

assign DATA_OUT[1] = \DATA_OUT[1]~output_o ;

assign DATA_OUT[0] = \DATA_OUT[0]~output_o ;

assign F_FULL_N = \F_FULL_N~output_o ;

assign F_EMPTY_N = \F_EMPTY_N~output_o ;

assign USE_DW[0] = \USE_DW[0]~output_o ;

assign USE_DW[1] = \USE_DW[1]~output_o ;

assign USE_DW[2] = \USE_DW[2]~output_o ;

assign USE_DW[3] = \USE_DW[3]~output_o ;

assign USE_DW[4] = \USE_DW[4]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
