`include "defines.vh"

module mem(
    input [`ASIZE-1:0] addr
);

reg [`DSIZE-1:0] memory [0:`MEMSIZE-1];


endmodule