0.7
2020.2
May 22 2024
19:03:11
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/hdl/autoencoder_wrapper.v,1721812513,verilog,,,,autoencoder_wrapper,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/sim/autoencoder_AWGN_adder_0_0.v,1721812513,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/sim/autoencoder.v,,autoencoder_AWGN_adder_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_constraint_layer_top_0_0/sim/autoencoder_constraint_layer_top_0_0.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v,,autoencoder_constraint_layer_top_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/sim/autoencoder_decoder_0_0.v,1721733114,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_sig2onehot_0_0/sim/autoencoder_sig2onehot_0_0.v,,autoencoder_decoder_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_encoder_0_0/sim/autoencoder_encoder_0_0.v,1721733114,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.v,,autoencoder_encoder_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_onehot2sig_0_0/sim/autoencoder_onehot2sig_0_0.v,1721655860,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/sim/autoencoder_AWGN_adder_0_0.v,,autoencoder_onehot2sig_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_rst_clk_wiz_100M_1/sim/autoencoder_rst_clk_wiz_100M_1.vhd,1721558377,vhdl,,,,autoencoder_rst_clk_wiz_100m_1,,,,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_sig2onehot_0_0/sim/autoencoder_sig2onehot_0_0.v,1721574943,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_onehot2sig_0_0/sim/autoencoder_onehot2sig_0_0.v,,autoencoder_sig2onehot_0_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/sim/autoencoder_decoder_0_0.v,,decoder,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,,decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_11s_26_1_1.v,,decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_11s_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_12s_26_1_1.v,,decoder_mul_16s_11s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_12s_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_13s_26_1_1.v,,decoder_mul_16s_12s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_13s_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_18s_17ns_26_1_1.v,,decoder_mul_16s_13s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_18s_17ns_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v,,decoder_mul_18s_17ns_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_regslice_both.v,,decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_regslice_both.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v,,decoder_regslice_both,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v,,decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v,,decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v,,decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_sparsemux_21_4_17_1_1.v,,decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_sparsemux_21_4_17_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder.v,,decoder_sparsemux_21_4_17_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_encoder_0_0/sim/autoencoder_encoder_0_0.v,,encoder,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v,,encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_13s_26_1_1.v,,encoder_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_13s_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_14s_26_1_1.v,,encoder_mul_16s_13s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_14s_26_1_1.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_regslice_both.v,,encoder_mul_16s_14s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_regslice_both.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v,,encoder_regslice_both,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v,1721567321,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder.v,,encoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_constraint_layer_top_0_0/sim/autoencoder_constraint_layer_top_0_0.v,,constraint_layer_top,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_14ns_16s_26_1_1.v,,constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1;constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1_DSP48_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_14ns_16s_26_1_1.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_16s_16s_26_1_1.v,,constraint_layer_top_mul_14ns_16s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_16s_16s_26_1_1.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_regslice_both.v,,constraint_layer_top_mul_16s_16s_26_1_1,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_regslice_both.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_udiv_9s_7ns_8_13_1.v,,constraint_layer_top_regslice_both,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_udiv_9s_7ns_8_13_1.v,1721997796,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top.v,,constraint_layer_top_udiv_9s_7ns_8_13_1;constraint_layer_top_udiv_9s_7ns_8_13_1_divider,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/sim/autoencoder.v,1721812513,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/hdl/autoencoder_wrapper.v,,autoencoder,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v,1721650798,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,,axis_data_fifo_0,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/snr_mult/sim/snr_mult.vhd,1721759539,vhdl,,,,snr_mult,,,,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sim_1/new/autoencoder_tb.v,1721822253,systemVerilog,,,,autoencoder_tb,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/AWGN.v,1721494007,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v,,AWGN,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v,1721495960,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v,,log,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v,1721494007,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v,,lzdetector,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v,1721494007,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v,,shifter,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v,1721495940,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v,,sincos,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v,1721496153,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/taus.v,,sqrt,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/taus.v,1721494007,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/twobitlzd.v,,taus,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/twobitlzd.v,1721494007,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v,,twobitlzd,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v,1721995651,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v,,AWGN_adder,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/onehot2sig.v,1721655441,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/AWGN.v,,onehot2sig,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/sig2onehot.v,1721574760,verilog,,C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/onehot2sig.v,,sig2onehot,,uvm,../../../../autoencoder.ip_user_files/ipstatic/hdl,,,,,
