--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TestArea.twx TestArea.ncd -o TestArea.twr TestArea.pcf
-ucf TestArea.ucf

Design file:              TestArea.ncd
Physical constraint file: TestArea.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock AddrOrData to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   21.041(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<1>     |   20.768(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<2>     |   21.379(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<3>     |   20.679(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<4>     |   21.284(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<5>     |   20.457(R)|XLXI_3/XLXN_172   |   0.000|
SSEG<6>     |   19.830(R)|XLXI_3/XLXN_172   |   0.000|
------------+------------+------------------+--------+

Clock InstOrData to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   19.938(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.383(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<1>     |   19.665(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.110(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<2>     |   20.276(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.721(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<3>     |   19.685(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.142(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<4>     |   20.325(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.782(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<5>     |   19.974(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.431(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<6>     |   19.845(R)|XLXI_3/XLXN_138   |   0.000|
            |   20.302(R)|XLXI_3/XLXN_139   |   0.000|
------------+------------+------------------+--------+

Clock ReadMem to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   18.410(R)|XLXI_3/XLXN_138   |   0.000|
            |   18.880(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<1>     |   18.137(R)|XLXI_3/XLXN_138   |   0.000|
            |   18.607(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<2>     |   18.748(R)|XLXI_3/XLXN_138   |   0.000|
            |   19.218(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<3>     |   18.157(R)|XLXI_3/XLXN_138   |   0.000|
            |   18.639(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<4>     |   18.797(R)|XLXI_3/XLXN_138   |   0.000|
            |   19.279(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<5>     |   18.446(R)|XLXI_3/XLXN_138   |   0.000|
            |   18.928(R)|XLXI_3/XLXN_139   |   0.000|
SSEG<6>     |   18.317(R)|XLXI_3/XLXN_138   |   0.000|
            |   18.799(R)|XLXI_3/XLXN_139   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock AddrOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    1.485|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.801|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.333|         |         |         |
InstOrData     |    5.699|    5.699|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ReadMem
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.333|         |         |         |
InstOrData     |    6.901|    6.901|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
InstOrData     |SSEG<0>        |   12.058|
InstOrData     |SSEG<1>        |   11.638|
InstOrData     |SSEG<2>        |   12.249|
InstOrData     |SSEG<3>        |   11.587|
InstOrData     |SSEG<4>        |   12.227|
InstOrData     |SSEG<5>        |   12.223|
InstOrData     |SSEG<6>        |   11.747|
---------------+---------------+---------+


Analysis completed Sat May 12 13:40:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



