

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'
================================================================
* Date:           Mon Mar  2 00:04:14 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16007|    16007|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_XNOR_POP  |    16005|    16005|         7|          1|          1|  16000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    312|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     258|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     258|    448|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_11s_5ns_13s_16_4_1_U1  |mac_muladd_11s_5ns_13s_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bn_offset_U  |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R  |        1|  0|   0|    0|   640|   13|     1|         8320|
    |bn_scale_U   |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R   |        1|  0|   0|    0|   640|    5|     1|         3200|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                 |        2|  0|   0|    0|  1280|   18|     2|        11520|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_326_p2       |         +|   0|  0|  10|          10|           1|
    |add_ln48_fu_267_p2         |         +|   0|  0|  14|          14|           1|
    |add_ln52_fu_306_p2         |         +|   0|  0|   7|           5|           1|
    |add_ln60_10_fu_837_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_11_fu_847_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_12_fu_857_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_13_fu_867_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln60_14_fu_877_p2      |         +|   0|  0|   7|           5|           5|
    |add_ln60_15_fu_887_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_16_fu_897_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_17_fu_907_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_18_fu_917_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_19_fu_927_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_1_fu_747_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_20_fu_937_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_21_fu_947_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln60_22_fu_957_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_23_fu_967_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_24_fu_977_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_25_fu_987_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_26_fu_997_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_27_fu_1007_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln60_28_fu_1017_p2     |         +|   0|  0|   6|           4|           4|
    |add_ln60_29_fu_1027_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln60_2_fu_757_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_30_fu_1037_p2     |         +|   0|  0|   6|           6|           6|
    |add_ln60_3_fu_767_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_4_fu_777_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_5_fu_787_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_6_fu_797_p2       |         +|   0|  0|   6|           4|           4|
    |add_ln60_7_fu_807_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_8_fu_817_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_9_fu_827_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_fu_737_p2         |         +|   0|  0|   3|           2|           2|
    |bipolar_val_fu_1075_p2     |         +|   0|  0|  11|          11|          11|
    |popcount_acc_1_fu_1061_p2  |         +|   0|  0|  10|          10|          10|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |ap_condition_161           |       and|   0|  0|   1|           1|           1|
    |icmp_ln48_fu_261_p2        |      icmp|   0|  0|  14|          14|          10|
    |icmp_ln52_1_fu_312_p2      |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln52_fu_287_p2        |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln70_fu_1115_p2       |      icmp|   0|  0|   8|           8|           1|
    |select_ln48_1_fu_1051_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln48_2_fu_332_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln48_fu_293_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln70_fu_1121_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xnor_res_fu_351_p2         |       xor|   0|  0|  32|          32|          32|
    |xor_ln59_fu_346_p2         |       xor|   0|  0|  32|          32|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 312|         241|         188|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_164                              |   9|          2|   10|         20|
    |indvar_flatten_fu_168                 |   9|          2|   14|         28|
    |j_fu_160                              |   9|          2|    5|         10|
    |popcount_acc_fu_156                   |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln60_30_reg_1197                       |   6|   0|    6|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |bn_offset_load_reg_1227                    |  13|   0|   13|          0|
    |bn_offset_load_reg_1227_pp0_iter4_reg      |  13|   0|   13|          0|
    |hidden_out_addr_reg_1212                   |  10|   0|   10|          0|
    |i_fu_164                                   |  10|   0|   10|          0|
    |icmp_ln52_1_reg_1193                       |   1|   0|    1|          0|
    |icmp_ln52_reg_1177                         |   1|   0|    1|          0|
    |icmp_ln52_reg_1177_pp0_iter2_reg           |   1|   0|    1|          0|
    |indvar_flatten_fu_168                      |  14|   0|   14|          0|
    |j_fu_160                                   |   5|   0|    5|          0|
    |popcount_acc_fu_156                        |  10|   0|   10|          0|
    |w_reg_1183                                 |  32|   0|   32|          0|
    |hidden_out_addr_reg_1212                   |  64|  32|   10|          0|
    |icmp_ln52_1_reg_1193                       |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 258|  64|  141|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|sext_ln48               |   in|   62|     ap_none|                               sext_ln48|        scalar|
|input_img_address0      |  out|    5|   ap_memory|                               input_img|         array|
|input_img_ce0           |  out|    1|   ap_memory|                               input_img|         array|
|input_img_q0            |   in|   32|   ap_memory|                               input_img|         array|
|hidden_out_address0     |  out|   10|   ap_memory|                              hidden_out|         array|
|hidden_out_ce0          |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_we0          |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_d0           |  out|    7|   ap_memory|                              hidden_out|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%popcount_acc = alloca i32 1" [bgn_inference.cpp:49]   --->   Operation 10 'alloca' 'popcount_acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bgn_inference.cpp:52]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bgn_inference.cpp:48]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln48"   --->   Operation 14 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i62 %sext_ln48_read"   --->   Operation 15 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %bn_offset, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bn_scale, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln48 = store i10 0, i10 %i" [bgn_inference.cpp:48]   --->   Operation 23 'store' 'store_ln48' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 0, i5 %j" [bgn_inference.cpp:52]   --->   Operation 24 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln49 = store i10 0, i10 %popcount_acc" [bgn_inference.cpp:49]   --->   Operation 25 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [bgn_inference.cpp:48]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.52ns)   --->   "%icmp_ln48 = icmp_eq  i14 %indvar_flatten_load, i14 16000" [bgn_inference.cpp:48]   --->   Operation 29 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.52ns)   --->   "%add_ln48 = add i14 %indvar_flatten_load, i14 1" [bgn_inference.cpp:48]   --->   Operation 30 'add' 'add_ln48' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.end, void %for.inc47.preheader.exitStub" [bgn_inference.cpp:48]   --->   Operation 31 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln48 = store i14 %add_ln48, i14 %indvar_flatten" [bgn_inference.cpp:48]   --->   Operation 32 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [bgn_inference.cpp:52]   --->   Operation 33 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln48_cast" [bgn_inference.cpp:48]   --->   Operation 34 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%icmp_ln52 = icmp_eq  i5 %j_load, i5 25" [bgn_inference.cpp:52]   --->   Operation 35 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%select_ln48 = select i1 %icmp_ln52, i5 0, i5 %j_load" [bgn_inference.cpp:48]   --->   Operation 36 'select' 'select_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln48" [bgn_inference.cpp:52]   --->   Operation 37 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:7.30ns O:7.30ns )   --->   "%w = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i64 %gmem0_addr" [bgn_inference.cpp:56]   --->   Operation 38 'read' 'w' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln52" [bgn_inference.cpp:57]   --->   Operation 39 'getelementptr' 'input_img_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:57]   --->   Operation 40 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%add_ln52 = add i5 %select_ln48, i5 1" [bgn_inference.cpp:52]   --->   Operation 41 'add' 'add_ln52' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%icmp_ln52_1 = icmp_eq  i5 %add_ln52, i5 25" [bgn_inference.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %new.latch.for.body4.split, void %last.iter.for.body4.split" [bgn_inference.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %j" [bgn_inference.cpp:52]   --->   Operation 44 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [bgn_inference.cpp:48]   --->   Operation 45 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.41ns)   --->   "%add_ln48_1 = add i10 %i_load, i10 1" [bgn_inference.cpp:48]   --->   Operation 46 'add' 'add_ln48_1' <Predicate = (icmp_ln52)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%select_ln48_2 = select i1 %icmp_ln52, i10 %add_ln48_1, i10 %i_load" [bgn_inference.cpp:48]   --->   Operation 47 'select' 'select_ln48_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %select_ln48_2" [bgn_inference.cpp:48]   --->   Operation 48 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:0.00ns O:0.00ns )   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:57]   --->   Operation 49 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xnor_res)   --->   "%xor_ln59 = xor i32 %w, i32 4294967295" [bgn_inference.cpp:59]   --->   Operation 50 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.80ns) (out node of the LUT)   --->   "%xnor_res = xor i32 %in, i32 %xor_ln59" [bgn_inference.cpp:59]   --->   Operation 51 'xor' 'xnor_res' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %xnor_res" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 52 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %trunc_ln15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 53 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 1" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 54 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i1 %tmp" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 55 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 2" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i1 %tmp_1" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 57 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 3" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 58 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i1 %tmp_2" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 59 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 4" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i1 %tmp_3" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 61 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 5" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i1 %tmp_4" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 63 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 6" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 64 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i1 %tmp_5" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 65 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 7" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 66 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i1 %tmp_6" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 67 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 8" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 68 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i1 %tmp_7" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 69 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 9" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i1 %tmp_8" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 71 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 10" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 72 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i1 %tmp_9" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 73 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 11" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 74 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i1 %tmp_10" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 75 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 12" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 76 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i1 %tmp_11" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 77 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 13" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 78 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i1 %tmp_12" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 79 'zext' 'zext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 14" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 80 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i1 %tmp_13" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 81 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 82 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i1 %tmp_14" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 83 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 16" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 84 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i1 %tmp_15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 85 'zext' 'zext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 17" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 86 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i1 %tmp_16" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 87 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 18" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 88 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i1 %tmp_17" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 89 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 19" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 90 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i1 %tmp_18" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 91 'zext' 'zext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 20" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 92 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i1 %tmp_19" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 93 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 21" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 94 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i1 %tmp_20" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 95 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 22" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 96 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i1 %tmp_21" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 97 'zext' 'zext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 23" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 98 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i1 %tmp_22" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 99 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 24" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 100 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i1 %tmp_23" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 101 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 25" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 102 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i1 %tmp_24" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 103 'zext' 'zext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 26" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 104 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i1 %tmp_25" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 105 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 27" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 106 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i1 %tmp_26" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 107 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 28" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 108 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i1 %tmp_27" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 109 'zext' 'zext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 29" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 110 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i1 %tmp_28" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 111 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 30" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 112 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i1 %tmp_29" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 113 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 31" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 114 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i1 %tmp_30" [bgn_inference.cpp:60]   --->   Operation 115 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.43ns)   --->   "%add_ln60 = add i2 %zext_ln15, i2 %zext_ln15_1" [bgn_inference.cpp:60]   --->   Operation 116 'add' 'add_ln60' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %add_ln60" [bgn_inference.cpp:60]   --->   Operation 117 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.43ns)   --->   "%add_ln60_1 = add i2 %zext_ln15_2, i2 %zext_ln15_3" [bgn_inference.cpp:60]   --->   Operation 118 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i2 %add_ln60_1" [bgn_inference.cpp:60]   --->   Operation 119 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.63ns)   --->   "%add_ln60_2 = add i3 %zext_ln60_2, i3 %zext_ln60_1" [bgn_inference.cpp:60]   --->   Operation 120 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i3 %add_ln60_2" [bgn_inference.cpp:60]   --->   Operation 121 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.43ns)   --->   "%add_ln60_3 = add i2 %zext_ln15_4, i2 %zext_ln15_5" [bgn_inference.cpp:60]   --->   Operation 122 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %add_ln60_3" [bgn_inference.cpp:60]   --->   Operation 123 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.43ns)   --->   "%add_ln60_4 = add i2 %zext_ln15_6, i2 %zext_ln15_7" [bgn_inference.cpp:60]   --->   Operation 124 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %add_ln60_4" [bgn_inference.cpp:60]   --->   Operation 125 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.63ns)   --->   "%add_ln60_5 = add i3 %zext_ln60_5, i3 %zext_ln60_4" [bgn_inference.cpp:60]   --->   Operation 126 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i3 %add_ln60_5" [bgn_inference.cpp:60]   --->   Operation 127 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln60_6 = add i4 %zext_ln60_6, i4 %zext_ln60_3" [bgn_inference.cpp:60]   --->   Operation 128 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i4 %add_ln60_6" [bgn_inference.cpp:60]   --->   Operation 129 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.43ns)   --->   "%add_ln60_7 = add i2 %zext_ln15_8, i2 %zext_ln15_9" [bgn_inference.cpp:60]   --->   Operation 130 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i2 %add_ln60_7" [bgn_inference.cpp:60]   --->   Operation 131 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.43ns)   --->   "%add_ln60_8 = add i2 %zext_ln15_10, i2 %zext_ln15_11" [bgn_inference.cpp:60]   --->   Operation 132 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i2 %add_ln60_8" [bgn_inference.cpp:60]   --->   Operation 133 'zext' 'zext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.63ns)   --->   "%add_ln60_9 = add i3 %zext_ln60_9, i3 %zext_ln60_8" [bgn_inference.cpp:60]   --->   Operation 134 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i3 %add_ln60_9" [bgn_inference.cpp:60]   --->   Operation 135 'zext' 'zext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.43ns)   --->   "%add_ln60_10 = add i2 %zext_ln15_12, i2 %zext_ln15_13" [bgn_inference.cpp:60]   --->   Operation 136 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i2 %add_ln60_10" [bgn_inference.cpp:60]   --->   Operation 137 'zext' 'zext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.43ns)   --->   "%add_ln60_11 = add i2 %zext_ln15_14, i2 %zext_ln15_15" [bgn_inference.cpp:60]   --->   Operation 138 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i2 %add_ln60_11" [bgn_inference.cpp:60]   --->   Operation 139 'zext' 'zext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.63ns)   --->   "%add_ln60_12 = add i3 %zext_ln60_12, i3 %zext_ln60_11" [bgn_inference.cpp:60]   --->   Operation 140 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i3 %add_ln60_12" [bgn_inference.cpp:60]   --->   Operation 141 'zext' 'zext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln60_13 = add i4 %zext_ln60_13, i4 %zext_ln60_10" [bgn_inference.cpp:60]   --->   Operation 142 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i4 %add_ln60_13" [bgn_inference.cpp:60]   --->   Operation 143 'zext' 'zext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.99ns)   --->   "%add_ln60_14 = add i5 %zext_ln60_14, i5 %zext_ln60_7" [bgn_inference.cpp:60]   --->   Operation 144 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i5 %add_ln60_14" [bgn_inference.cpp:60]   --->   Operation 145 'zext' 'zext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.43ns)   --->   "%add_ln60_15 = add i2 %zext_ln15_16, i2 %zext_ln15_17" [bgn_inference.cpp:60]   --->   Operation 146 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i2 %add_ln60_15" [bgn_inference.cpp:60]   --->   Operation 147 'zext' 'zext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.43ns)   --->   "%add_ln60_16 = add i2 %zext_ln15_18, i2 %zext_ln15_19" [bgn_inference.cpp:60]   --->   Operation 148 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i2 %add_ln60_16" [bgn_inference.cpp:60]   --->   Operation 149 'zext' 'zext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.63ns)   --->   "%add_ln60_17 = add i3 %zext_ln60_17, i3 %zext_ln60_16" [bgn_inference.cpp:60]   --->   Operation 150 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i3 %add_ln60_17" [bgn_inference.cpp:60]   --->   Operation 151 'zext' 'zext_ln60_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.43ns)   --->   "%add_ln60_18 = add i2 %zext_ln15_20, i2 %zext_ln15_21" [bgn_inference.cpp:60]   --->   Operation 152 'add' 'add_ln60_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i2 %add_ln60_18" [bgn_inference.cpp:60]   --->   Operation 153 'zext' 'zext_ln60_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.43ns)   --->   "%add_ln60_19 = add i2 %zext_ln15_22, i2 %zext_ln15_23" [bgn_inference.cpp:60]   --->   Operation 154 'add' 'add_ln60_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i2 %add_ln60_19" [bgn_inference.cpp:60]   --->   Operation 155 'zext' 'zext_ln60_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.63ns)   --->   "%add_ln60_20 = add i3 %zext_ln60_20, i3 %zext_ln60_19" [bgn_inference.cpp:60]   --->   Operation 156 'add' 'add_ln60_20' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i3 %add_ln60_20" [bgn_inference.cpp:60]   --->   Operation 157 'zext' 'zext_ln60_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.76ns)   --->   "%add_ln60_21 = add i4 %zext_ln60_21, i4 %zext_ln60_18" [bgn_inference.cpp:60]   --->   Operation 158 'add' 'add_ln60_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i4 %add_ln60_21" [bgn_inference.cpp:60]   --->   Operation 159 'zext' 'zext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.43ns)   --->   "%add_ln60_22 = add i2 %zext_ln15_24, i2 %zext_ln15_25" [bgn_inference.cpp:60]   --->   Operation 160 'add' 'add_ln60_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i2 %add_ln60_22" [bgn_inference.cpp:60]   --->   Operation 161 'zext' 'zext_ln60_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.43ns)   --->   "%add_ln60_23 = add i2 %zext_ln15_26, i2 %zext_ln15_27" [bgn_inference.cpp:60]   --->   Operation 162 'add' 'add_ln60_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln60_24 = zext i2 %add_ln60_23" [bgn_inference.cpp:60]   --->   Operation 163 'zext' 'zext_ln60_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.63ns)   --->   "%add_ln60_24 = add i3 %zext_ln60_24, i3 %zext_ln60_23" [bgn_inference.cpp:60]   --->   Operation 164 'add' 'add_ln60_24' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln60_25 = zext i3 %add_ln60_24" [bgn_inference.cpp:60]   --->   Operation 165 'zext' 'zext_ln60_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.43ns)   --->   "%add_ln60_25 = add i2 %zext_ln15_28, i2 %zext_ln15_29" [bgn_inference.cpp:60]   --->   Operation 166 'add' 'add_ln60_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln60_26 = zext i2 %add_ln60_25" [bgn_inference.cpp:60]   --->   Operation 167 'zext' 'zext_ln60_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.43ns)   --->   "%add_ln60_26 = add i2 %zext_ln15_30, i2 %zext_ln60" [bgn_inference.cpp:60]   --->   Operation 168 'add' 'add_ln60_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln60_27 = zext i2 %add_ln60_26" [bgn_inference.cpp:60]   --->   Operation 169 'zext' 'zext_ln60_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.63ns)   --->   "%add_ln60_27 = add i3 %zext_ln60_27, i3 %zext_ln60_26" [bgn_inference.cpp:60]   --->   Operation 170 'add' 'add_ln60_27' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln60_28 = zext i3 %add_ln60_27" [bgn_inference.cpp:60]   --->   Operation 171 'zext' 'zext_ln60_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.76ns)   --->   "%add_ln60_28 = add i4 %zext_ln60_28, i4 %zext_ln60_25" [bgn_inference.cpp:60]   --->   Operation 172 'add' 'add_ln60_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln60_29 = zext i4 %add_ln60_28" [bgn_inference.cpp:60]   --->   Operation 173 'zext' 'zext_ln60_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.99ns)   --->   "%add_ln60_29 = add i5 %zext_ln60_29, i5 %zext_ln60_22" [bgn_inference.cpp:60]   --->   Operation 174 'add' 'add_ln60_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln60_30 = zext i5 %add_ln60_29" [bgn_inference.cpp:60]   --->   Operation 175 'zext' 'zext_ln60_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.02ns)   --->   "%add_ln60_30 = add i6 %zext_ln60_30, i6 %zext_ln60_15" [bgn_inference.cpp:60]   --->   Operation 176 'add' 'add_ln60_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%bn_scale_addr = getelementptr i5 %bn_scale, i64 0, i64 %zext_ln48" [bgn_inference.cpp:66]   --->   Operation 177 'getelementptr' 'bn_scale_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (2.77ns)   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:66]   --->   Operation 178 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bn_offset_addr = getelementptr i13 %bn_offset, i64 0, i64 %zext_ln48" [bgn_inference.cpp:67]   --->   Operation 179 'getelementptr' 'bn_offset_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (2.77ns)   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:67]   --->   Operation 180 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln48" [bgn_inference.cpp:70]   --->   Operation 181 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.29ns)   --->   "%store_ln48 = store i10 %select_ln48_2, i10 %i" [bgn_inference.cpp:48]   --->   Operation 182 'store' 'store_ln48' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%popcount_acc_load = load i10 %popcount_acc" [bgn_inference.cpp:48]   --->   Operation 183 'load' 'popcount_acc_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%select_ln48_1 = select i1 %icmp_ln52, i10 0, i10 %popcount_acc_load" [bgn_inference.cpp:48]   --->   Operation 184 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%zext_ln60_31 = zext i6 %add_ln60_30" [bgn_inference.cpp:60]   --->   Operation 185 'zext' 'zext_ln60_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.41ns) (out node of the LUT)   --->   "%popcount_acc_1 = add i10 %select_ln48_1, i10 %zext_ln60_31" [bgn_inference.cpp:60]   --->   Operation 186 'add' 'popcount_acc_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %popcount_acc_1, i1 0" [bgn_inference.cpp:63]   --->   Operation 187 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.48ns)   --->   "%bipolar_val = add i11 %shl_ln, i11 1264" [bgn_inference.cpp:63]   --->   Operation 188 'add' 'bipolar_val' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:66]   --->   Operation 189 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i11 %bipolar_val" [bgn_inference.cpp:66]   --->   Operation 190 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %bn_scale_load" [bgn_inference.cpp:66]   --->   Operation 191 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [3/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 192 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:67]   --->   Operation 193 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_4 : Operation 194 [1/1] (1.29ns)   --->   "%store_ln49 = store i10 %popcount_acc_1, i10 %popcount_acc" [bgn_inference.cpp:49]   --->   Operation 194 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body4" [bgn_inference.cpp:52]   --->   Operation 195 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 196 [2/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 196 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 197 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i13 %bn_offset_load" [bgn_inference.cpp:66]   --->   Operation 198 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln66, i16 %sext_ln66_1" [bgn_inference.cpp:66]   --->   Operation 199 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 210 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 1.29>

State 7 <SV = 6> <Delay = 5.62>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_XNOR_POP_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16000, i64 16000, i64 16000"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [bgn_inference.cpp:53]   --->   Operation 202 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln66, i16 %sext_ln66_1" [bgn_inference.cpp:66]   --->   Operation 203 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bn_calc, i32 8, i32 15" [bgn_inference.cpp:69]   --->   Operation 204 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1_cast = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %bn_calc, i32 8, i32 14" [bgn_inference.cpp:70]   --->   Operation 205 'partselect' 'trunc_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_sgt  i8 %trunc_ln1, i8 0" [bgn_inference.cpp:70]   --->   Operation 206 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.80ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i7 %trunc_ln1_cast, i7 0" [bgn_inference.cpp:70]   --->   Operation 207 'select' 'select_ln70' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 208 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln70 = store i7 %select_ln70, i10 %hidden_out_addr" [bgn_inference.cpp:70]   --->   Operation 208 'store' 'store_ln70' <Predicate = (icmp_ln52_1)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln52 = br void %new.latch.for.body4.split" [bgn_inference.cpp:52]   --->   Operation 209 'br' 'br_ln52' <Predicate = (icmp_ln52_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hidden_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bn_scale]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bn_offset]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
popcount_acc          (alloca           ) [ 01111000]
j                     (alloca           ) [ 01100000]
i                     (alloca           ) [ 01110000]
indvar_flatten        (alloca           ) [ 01000000]
sext_ln48_read        (read             ) [ 00000000]
sext_ln48_cast        (sext             ) [ 01100000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln48            (store            ) [ 00000000]
store_ln52            (store            ) [ 00000000]
store_ln49            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
icmp_ln48             (icmp             ) [ 01111110]
add_ln48              (add              ) [ 00000000]
br_ln48               (br               ) [ 00000000]
store_ln48            (store            ) [ 00000000]
j_load                (load             ) [ 00000000]
gmem0_addr            (getelementptr    ) [ 00000000]
icmp_ln52             (icmp             ) [ 01011000]
select_ln48           (select           ) [ 00000000]
zext_ln52             (zext             ) [ 00000000]
w                     (read             ) [ 01010000]
input_img_addr        (getelementptr    ) [ 01010000]
add_ln52              (add              ) [ 00000000]
icmp_ln52_1           (icmp             ) [ 01011111]
br_ln52               (br               ) [ 00000000]
store_ln52            (store            ) [ 00000000]
i_load                (load             ) [ 00000000]
add_ln48_1            (add              ) [ 00000000]
select_ln48_2         (select           ) [ 00000000]
zext_ln48             (zext             ) [ 00000000]
in                    (load             ) [ 00000000]
xor_ln59              (xor              ) [ 00000000]
xnor_res              (xor              ) [ 00000000]
trunc_ln15            (trunc            ) [ 00000000]
zext_ln15             (zext             ) [ 00000000]
tmp                   (bitselect        ) [ 00000000]
zext_ln15_1           (zext             ) [ 00000000]
tmp_1                 (bitselect        ) [ 00000000]
zext_ln15_2           (zext             ) [ 00000000]
tmp_2                 (bitselect        ) [ 00000000]
zext_ln15_3           (zext             ) [ 00000000]
tmp_3                 (bitselect        ) [ 00000000]
zext_ln15_4           (zext             ) [ 00000000]
tmp_4                 (bitselect        ) [ 00000000]
zext_ln15_5           (zext             ) [ 00000000]
tmp_5                 (bitselect        ) [ 00000000]
zext_ln15_6           (zext             ) [ 00000000]
tmp_6                 (bitselect        ) [ 00000000]
zext_ln15_7           (zext             ) [ 00000000]
tmp_7                 (bitselect        ) [ 00000000]
zext_ln15_8           (zext             ) [ 00000000]
tmp_8                 (bitselect        ) [ 00000000]
zext_ln15_9           (zext             ) [ 00000000]
tmp_9                 (bitselect        ) [ 00000000]
zext_ln15_10          (zext             ) [ 00000000]
tmp_10                (bitselect        ) [ 00000000]
zext_ln15_11          (zext             ) [ 00000000]
tmp_11                (bitselect        ) [ 00000000]
zext_ln15_12          (zext             ) [ 00000000]
tmp_12                (bitselect        ) [ 00000000]
zext_ln15_13          (zext             ) [ 00000000]
tmp_13                (bitselect        ) [ 00000000]
zext_ln15_14          (zext             ) [ 00000000]
tmp_14                (bitselect        ) [ 00000000]
zext_ln15_15          (zext             ) [ 00000000]
tmp_15                (bitselect        ) [ 00000000]
zext_ln15_16          (zext             ) [ 00000000]
tmp_16                (bitselect        ) [ 00000000]
zext_ln15_17          (zext             ) [ 00000000]
tmp_17                (bitselect        ) [ 00000000]
zext_ln15_18          (zext             ) [ 00000000]
tmp_18                (bitselect        ) [ 00000000]
zext_ln15_19          (zext             ) [ 00000000]
tmp_19                (bitselect        ) [ 00000000]
zext_ln15_20          (zext             ) [ 00000000]
tmp_20                (bitselect        ) [ 00000000]
zext_ln15_21          (zext             ) [ 00000000]
tmp_21                (bitselect        ) [ 00000000]
zext_ln15_22          (zext             ) [ 00000000]
tmp_22                (bitselect        ) [ 00000000]
zext_ln15_23          (zext             ) [ 00000000]
tmp_23                (bitselect        ) [ 00000000]
zext_ln15_24          (zext             ) [ 00000000]
tmp_24                (bitselect        ) [ 00000000]
zext_ln15_25          (zext             ) [ 00000000]
tmp_25                (bitselect        ) [ 00000000]
zext_ln15_26          (zext             ) [ 00000000]
tmp_26                (bitselect        ) [ 00000000]
zext_ln15_27          (zext             ) [ 00000000]
tmp_27                (bitselect        ) [ 00000000]
zext_ln15_28          (zext             ) [ 00000000]
tmp_28                (bitselect        ) [ 00000000]
zext_ln15_29          (zext             ) [ 00000000]
tmp_29                (bitselect        ) [ 00000000]
zext_ln15_30          (zext             ) [ 00000000]
tmp_30                (bitselect        ) [ 00000000]
zext_ln60             (zext             ) [ 00000000]
add_ln60              (add              ) [ 00000000]
zext_ln60_1           (zext             ) [ 00000000]
add_ln60_1            (add              ) [ 00000000]
zext_ln60_2           (zext             ) [ 00000000]
add_ln60_2            (add              ) [ 00000000]
zext_ln60_3           (zext             ) [ 00000000]
add_ln60_3            (add              ) [ 00000000]
zext_ln60_4           (zext             ) [ 00000000]
add_ln60_4            (add              ) [ 00000000]
zext_ln60_5           (zext             ) [ 00000000]
add_ln60_5            (add              ) [ 00000000]
zext_ln60_6           (zext             ) [ 00000000]
add_ln60_6            (add              ) [ 00000000]
zext_ln60_7           (zext             ) [ 00000000]
add_ln60_7            (add              ) [ 00000000]
zext_ln60_8           (zext             ) [ 00000000]
add_ln60_8            (add              ) [ 00000000]
zext_ln60_9           (zext             ) [ 00000000]
add_ln60_9            (add              ) [ 00000000]
zext_ln60_10          (zext             ) [ 00000000]
add_ln60_10           (add              ) [ 00000000]
zext_ln60_11          (zext             ) [ 00000000]
add_ln60_11           (add              ) [ 00000000]
zext_ln60_12          (zext             ) [ 00000000]
add_ln60_12           (add              ) [ 00000000]
zext_ln60_13          (zext             ) [ 00000000]
add_ln60_13           (add              ) [ 00000000]
zext_ln60_14          (zext             ) [ 00000000]
add_ln60_14           (add              ) [ 00000000]
zext_ln60_15          (zext             ) [ 00000000]
add_ln60_15           (add              ) [ 00000000]
zext_ln60_16          (zext             ) [ 00000000]
add_ln60_16           (add              ) [ 00000000]
zext_ln60_17          (zext             ) [ 00000000]
add_ln60_17           (add              ) [ 00000000]
zext_ln60_18          (zext             ) [ 00000000]
add_ln60_18           (add              ) [ 00000000]
zext_ln60_19          (zext             ) [ 00000000]
add_ln60_19           (add              ) [ 00000000]
zext_ln60_20          (zext             ) [ 00000000]
add_ln60_20           (add              ) [ 00000000]
zext_ln60_21          (zext             ) [ 00000000]
add_ln60_21           (add              ) [ 00000000]
zext_ln60_22          (zext             ) [ 00000000]
add_ln60_22           (add              ) [ 00000000]
zext_ln60_23          (zext             ) [ 00000000]
add_ln60_23           (add              ) [ 00000000]
zext_ln60_24          (zext             ) [ 00000000]
add_ln60_24           (add              ) [ 00000000]
zext_ln60_25          (zext             ) [ 00000000]
add_ln60_25           (add              ) [ 00000000]
zext_ln60_26          (zext             ) [ 00000000]
add_ln60_26           (add              ) [ 00000000]
zext_ln60_27          (zext             ) [ 00000000]
add_ln60_27           (add              ) [ 00000000]
zext_ln60_28          (zext             ) [ 00000000]
add_ln60_28           (add              ) [ 00000000]
zext_ln60_29          (zext             ) [ 00000000]
add_ln60_29           (add              ) [ 00000000]
zext_ln60_30          (zext             ) [ 00000000]
add_ln60_30           (add              ) [ 01001000]
bn_scale_addr         (getelementptr    ) [ 01001000]
bn_offset_addr        (getelementptr    ) [ 01001000]
hidden_out_addr       (getelementptr    ) [ 01001111]
store_ln48            (store            ) [ 00000000]
popcount_acc_load     (load             ) [ 00000000]
select_ln48_1         (select           ) [ 00000000]
zext_ln60_31          (zext             ) [ 00000000]
popcount_acc_1        (add              ) [ 00000000]
shl_ln                (bitconcatenate   ) [ 00000000]
bipolar_val           (add              ) [ 00000000]
bn_scale_load         (load             ) [ 00000000]
sext_ln66             (sext             ) [ 01000110]
zext_ln66             (zext             ) [ 01000110]
bn_offset_load        (load             ) [ 01000110]
store_ln49            (store            ) [ 00000000]
br_ln52               (br               ) [ 00000000]
mul_ln66              (mul              ) [ 01000001]
sext_ln66_1           (sext             ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln53     (specpipeline     ) [ 00000000]
bn_calc               (add              ) [ 00000000]
trunc_ln1             (partselect       ) [ 00000000]
trunc_ln1_cast        (partselect       ) [ 00000000]
icmp_ln70             (icmp             ) [ 00000000]
select_ln70           (select           ) [ 00000000]
store_ln70            (store            ) [ 00000000]
br_ln52               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_img">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hidden_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bn_scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_scale"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bn_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bn_offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER1_XNOR_POP_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="popcount_acc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="popcount_acc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln48_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="62" slack="0"/>
<pin id="174" dir="0" index="1" bw="62" slack="0"/>
<pin id="175" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln48_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_img_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_img_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="bn_scale_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bn_scale_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bn_scale_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bn_offset_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bn_offset_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bn_offset_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="hidden_out_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hidden_out_addr/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln70_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="4"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="w_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln48_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="62" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="14" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln48_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln52_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln49_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln48_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="0" index="1" bw="14" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln48_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln48_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="0" index="1" bw="14" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="gmem0_addr_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="1"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln52_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln48_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln52_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln52_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln52_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln52_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="2"/>
<pin id="325" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln48_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln48_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln48_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln59_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xnor_res_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xnor_res/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln15_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln15_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln15_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln15_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="3" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln15_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln15_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln15_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln15_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln15_7_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln15_8_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln15_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_9/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln15_10_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_10/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_10_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln15_11_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_11/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_11_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln15_12_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_12/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_12_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln15_13_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_13/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_13_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln15_14_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_14/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_14_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln15_15_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_15/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_15_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln15_16_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_16/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_16_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln15_17_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_17/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_17_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln15_18_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_18/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_18_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="6" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln15_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_19/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_19_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln15_20_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_20/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_20_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln15_21_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_21/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_21_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln15_22_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_22/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_22_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="6" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln15_23_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_23/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_23_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln15_24_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_24/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_24_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln15_25_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_25/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_25_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln15_26_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_26/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_26_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="6" slack="0"/>
<pin id="681" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln15_27_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_27/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_27_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln15_28_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_28/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_28_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln15_29_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_29/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_29_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln15_30_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_30/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_30_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln60_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln60_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln60_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln60_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln60_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln60_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="0"/>
<pin id="760" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln60_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln60_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln60_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln60_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln60_5_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln60_5_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="0" index="1" bw="2" slack="0"/>
<pin id="790" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln60_6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln60_6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="0" index="1" bw="3" slack="0"/>
<pin id="800" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_6/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln60_7_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln60_7_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_7/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln60_8_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_8/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln60_8_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_8/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln60_9_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="0"/>
<pin id="825" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_9/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln60_9_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="0"/>
<pin id="829" dir="0" index="1" bw="2" slack="0"/>
<pin id="830" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_9/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln60_10_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_10/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln60_10_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_10/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln60_11_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_11/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln60_11_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_11/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln60_12_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_12/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln60_12_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="0"/>
<pin id="859" dir="0" index="1" bw="2" slack="0"/>
<pin id="860" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_12/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln60_13_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="0"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_13/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln60_13_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="0"/>
<pin id="869" dir="0" index="1" bw="3" slack="0"/>
<pin id="870" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_13/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln60_14_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="0"/>
<pin id="875" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_14/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln60_14_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="0"/>
<pin id="879" dir="0" index="1" bw="4" slack="0"/>
<pin id="880" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_14/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln60_15_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_15/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln60_15_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_15/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln60_16_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_16/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln60_16_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_16/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln60_17_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_17/3 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln60_17_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="0" index="1" bw="2" slack="0"/>
<pin id="910" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_17/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln60_18_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="0"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_18/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln60_18_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_18/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln60_19_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="0"/>
<pin id="925" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_19/3 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln60_19_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_19/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln60_20_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="2" slack="0"/>
<pin id="935" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_20/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln60_20_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="0" index="1" bw="2" slack="0"/>
<pin id="940" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_20/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln60_21_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="0"/>
<pin id="945" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_21/3 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln60_21_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="3" slack="0"/>
<pin id="949" dir="0" index="1" bw="3" slack="0"/>
<pin id="950" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_21/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln60_22_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_22/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln60_22_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_22/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln60_23_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="2" slack="0"/>
<pin id="965" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_23/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln60_23_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_23/3 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln60_24_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="0"/>
<pin id="975" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_24/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln60_24_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="0" index="1" bw="2" slack="0"/>
<pin id="980" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_24/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln60_25_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="0"/>
<pin id="985" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_25/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln60_25_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_25/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln60_26_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="2" slack="0"/>
<pin id="995" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_26/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln60_26_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_26/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln60_27_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="0"/>
<pin id="1005" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_27/3 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln60_27_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="2" slack="0"/>
<pin id="1009" dir="0" index="1" bw="2" slack="0"/>
<pin id="1010" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_27/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln60_28_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_28/3 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln60_28_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="0"/>
<pin id="1019" dir="0" index="1" bw="3" slack="0"/>
<pin id="1020" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_28/3 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln60_29_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="0"/>
<pin id="1025" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_29/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln60_29_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="0"/>
<pin id="1029" dir="0" index="1" bw="4" slack="0"/>
<pin id="1030" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_29/3 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln60_30_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="0"/>
<pin id="1035" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_30/3 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln60_30_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="0"/>
<pin id="1039" dir="0" index="1" bw="5" slack="0"/>
<pin id="1040" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_30/3 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="store_ln48_store_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="0"/>
<pin id="1045" dir="0" index="1" bw="10" slack="2"/>
<pin id="1046" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="popcount_acc_load_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="3"/>
<pin id="1050" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="popcount_acc_load/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln48_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="2"/>
<pin id="1053" dir="0" index="1" bw="10" slack="0"/>
<pin id="1054" dir="0" index="2" bw="10" slack="0"/>
<pin id="1055" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln60_31_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="1"/>
<pin id="1060" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_31/4 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="popcount_acc_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="0" index="1" bw="6" slack="0"/>
<pin id="1064" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="popcount_acc_1/4 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="shl_ln_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="0"/>
<pin id="1069" dir="0" index="1" bw="10" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="bipolar_val_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="0" index="1" bw="11" slack="0"/>
<pin id="1078" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bipolar_val/4 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln66_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="11" slack="0"/>
<pin id="1083" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln66_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="0"/>
<pin id="1087" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="store_ln49_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="0" index="1" bw="10" slack="3"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln66_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="13" slack="2"/>
<pin id="1096" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="trunc_ln1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="0"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="0" index="2" bw="5" slack="0"/>
<pin id="1101" dir="0" index="3" bw="5" slack="0"/>
<pin id="1102" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="trunc_ln1_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="0" index="3" bw="5" slack="0"/>
<pin id="1111" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1_cast/7 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="icmp_ln70_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/7 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="select_ln70_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="7" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/7 "/>
</bind>
</comp>

<comp id="1130" class="1007" name="grp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="11" slack="0"/>
<pin id="1132" dir="0" index="1" bw="5" slack="0"/>
<pin id="1133" dir="0" index="2" bw="13" slack="0"/>
<pin id="1134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/4 bn_calc/6 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="popcount_acc_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="0"/>
<pin id="1142" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="popcount_acc "/>
</bind>
</comp>

<comp id="1147" class="1005" name="j_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="5" slack="0"/>
<pin id="1149" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1154" class="1005" name="i_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="0"/>
<pin id="1156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1161" class="1005" name="indvar_flatten_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="14" slack="0"/>
<pin id="1163" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1168" class="1005" name="sext_ln48_cast_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="1"/>
<pin id="1170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln48_cast "/>
</bind>
</comp>

<comp id="1173" class="1005" name="icmp_ln48_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="5"/>
<pin id="1175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="icmp_ln52_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="w_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="1188" class="1005" name="input_img_addr_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="5" slack="1"/>
<pin id="1190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_img_addr "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln52_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="5"/>
<pin id="1195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln60_30_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="6" slack="1"/>
<pin id="1199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_30 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="bn_scale_addr_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="1"/>
<pin id="1204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bn_scale_addr "/>
</bind>
</comp>

<comp id="1207" class="1005" name="bn_offset_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="10" slack="1"/>
<pin id="1209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bn_offset_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="hidden_out_addr_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="4"/>
<pin id="1214" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="hidden_out_addr "/>
</bind>
</comp>

<comp id="1217" class="1005" name="sext_ln66_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="1"/>
<pin id="1219" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zext_ln66_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="1"/>
<pin id="1224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="bn_offset_load_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="13" slack="2"/>
<pin id="1229" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="bn_offset_load "/>
</bind>
</comp>

<comp id="1232" class="1005" name="sext_ln66_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="1"/>
<pin id="1234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="172" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="281" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="278" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="310"><net_src comp="293" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="306" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="323" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="185" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="351" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="351" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="351" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="351" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="351" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="351" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="351" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="351" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="351" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="351" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="351" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="351" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="96" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="351" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="351" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="100" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="351" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="102" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="351" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="351" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="104" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="351" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="106" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="351" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="108" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="351" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="110" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="76" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="351" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="112" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="76" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="351" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="351" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="76" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="351" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="118" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="76" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="351" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="120" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="76" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="351" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="122" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="76" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="351" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="124" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="76" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="351" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="126" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="76" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="351" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="128" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="76" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="351" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="130" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="76" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="351" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="132" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="361" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="373" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="385" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="397" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="743" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="409" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="421" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="433" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="445" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="773" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="763" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="457" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="469" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="481" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="493" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="813" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="505" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="517" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="529" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="541" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="843" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="833" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="803" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="553" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="565" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="577" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="589" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="893" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="601" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="613" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="625" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="637" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="923" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="913" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="649" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="661" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="673" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="685" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="973" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="963" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="697" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="709" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="721" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="733" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="993" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="983" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="953" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="883" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="332" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1056"><net_src comp="56" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1057"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=2"/></net>

<net id="1065"><net_src comp="1051" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1072"><net_src comp="134" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="24" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1079"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="136" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="198" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1061" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1103"><net_src comp="148" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="88" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1105"><net_src comp="102" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1112"><net_src comp="150" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="88" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="100" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1119"><net_src comp="1097" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="152" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1106" pin="4"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="154" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="1121" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="1135"><net_src comp="1081" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="1085" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="1094" pin="1"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="1130" pin="3"/><net_sink comp="1097" pin=1"/></net>

<net id="1139"><net_src comp="1130" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1143"><net_src comp="156" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1146"><net_src comp="1140" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1150"><net_src comp="160" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1153"><net_src comp="1147" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1157"><net_src comp="164" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1160"><net_src comp="1154" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1164"><net_src comp="168" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1171"><net_src comp="234" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1176"><net_src comp="261" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="287" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1186"><net_src comp="229" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1191"><net_src comp="178" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1196"><net_src comp="312" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="1037" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1205"><net_src comp="191" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1210"><net_src comp="204" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1215"><net_src comp="217" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1220"><net_src comp="1081" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1225"><net_src comp="1085" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1230"><net_src comp="211" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1235"><net_src comp="1094" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: input_img | {}
	Port: hidden_out | {7 }
	Port: bn_scale | {}
	Port: bn_offset | {}
 - Input state : 
	Port: bgn_inference_Pipeline_LAYER1_XNOR_POP : gmem0 | {2 }
	Port: bgn_inference_Pipeline_LAYER1_XNOR_POP : sext_ln48 | {1 }
	Port: bgn_inference_Pipeline_LAYER1_XNOR_POP : input_img | {2 3 }
	Port: bgn_inference_Pipeline_LAYER1_XNOR_POP : bn_scale | {3 4 }
	Port: bgn_inference_Pipeline_LAYER1_XNOR_POP : bn_offset | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln48 : 1
		store_ln52 : 1
		store_ln49 : 1
		indvar_flatten_load : 1
		icmp_ln48 : 2
		add_ln48 : 2
		br_ln48 : 3
		store_ln48 : 3
	State 2
		icmp_ln52 : 1
		select_ln48 : 2
		zext_ln52 : 3
		w : 1
		input_img_addr : 4
		in : 5
		add_ln52 : 3
		icmp_ln52_1 : 4
		br_ln52 : 5
		store_ln52 : 4
	State 3
		add_ln48_1 : 1
		select_ln48_2 : 2
		zext_ln48 : 3
		zext_ln15 : 1
		zext_ln15_1 : 1
		zext_ln15_2 : 1
		zext_ln15_3 : 1
		zext_ln15_4 : 1
		zext_ln15_5 : 1
		zext_ln15_6 : 1
		zext_ln15_7 : 1
		zext_ln15_8 : 1
		zext_ln15_9 : 1
		zext_ln15_10 : 1
		zext_ln15_11 : 1
		zext_ln15_12 : 1
		zext_ln15_13 : 1
		zext_ln15_14 : 1
		zext_ln15_15 : 1
		zext_ln15_16 : 1
		zext_ln15_17 : 1
		zext_ln15_18 : 1
		zext_ln15_19 : 1
		zext_ln15_20 : 1
		zext_ln15_21 : 1
		zext_ln15_22 : 1
		zext_ln15_23 : 1
		zext_ln15_24 : 1
		zext_ln15_25 : 1
		zext_ln15_26 : 1
		zext_ln15_27 : 1
		zext_ln15_28 : 1
		zext_ln15_29 : 1
		zext_ln15_30 : 1
		zext_ln60 : 1
		add_ln60 : 2
		zext_ln60_1 : 3
		add_ln60_1 : 2
		zext_ln60_2 : 3
		add_ln60_2 : 4
		zext_ln60_3 : 5
		add_ln60_3 : 2
		zext_ln60_4 : 3
		add_ln60_4 : 2
		zext_ln60_5 : 3
		add_ln60_5 : 4
		zext_ln60_6 : 5
		add_ln60_6 : 6
		zext_ln60_7 : 7
		add_ln60_7 : 2
		zext_ln60_8 : 3
		add_ln60_8 : 2
		zext_ln60_9 : 3
		add_ln60_9 : 4
		zext_ln60_10 : 5
		add_ln60_10 : 2
		zext_ln60_11 : 3
		add_ln60_11 : 2
		zext_ln60_12 : 3
		add_ln60_12 : 4
		zext_ln60_13 : 5
		add_ln60_13 : 6
		zext_ln60_14 : 7
		add_ln60_14 : 8
		zext_ln60_15 : 9
		add_ln60_15 : 2
		zext_ln60_16 : 3
		add_ln60_16 : 2
		zext_ln60_17 : 3
		add_ln60_17 : 4
		zext_ln60_18 : 5
		add_ln60_18 : 2
		zext_ln60_19 : 3
		add_ln60_19 : 2
		zext_ln60_20 : 3
		add_ln60_20 : 4
		zext_ln60_21 : 5
		add_ln60_21 : 6
		zext_ln60_22 : 7
		add_ln60_22 : 2
		zext_ln60_23 : 3
		add_ln60_23 : 2
		zext_ln60_24 : 3
		add_ln60_24 : 4
		zext_ln60_25 : 5
		add_ln60_25 : 2
		zext_ln60_26 : 3
		add_ln60_26 : 2
		zext_ln60_27 : 3
		add_ln60_27 : 4
		zext_ln60_28 : 5
		add_ln60_28 : 6
		zext_ln60_29 : 7
		add_ln60_29 : 8
		zext_ln60_30 : 9
		add_ln60_30 : 10
		bn_scale_addr : 4
		bn_scale_load : 5
		bn_offset_addr : 4
		bn_offset_load : 5
		hidden_out_addr : 4
		store_ln48 : 3
	State 4
		select_ln48_1 : 1
		popcount_acc_1 : 2
		shl_ln : 3
		bipolar_val : 4
		sext_ln66 : 5
		zext_ln66 : 1
		mul_ln66 : 6
		store_ln49 : 3
	State 5
	State 6
		bn_calc : 1
	State 7
		trunc_ln1 : 1
		trunc_ln1_cast : 1
		icmp_ln70 : 2
		select_ln70 : 3
		store_ln70 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln48_fu_267      |    0    |    0    |    14   |
|          |       add_ln52_fu_306      |    0    |    0    |    7    |
|          |      add_ln48_1_fu_326     |    0    |    0    |    10   |
|          |       add_ln60_fu_737      |    0    |    0    |    2    |
|          |      add_ln60_1_fu_747     |    0    |    0    |    2    |
|          |      add_ln60_2_fu_757     |    0    |    0    |    3    |
|          |      add_ln60_3_fu_767     |    0    |    0    |    2    |
|          |      add_ln60_4_fu_777     |    0    |    0    |    2    |
|          |      add_ln60_5_fu_787     |    0    |    0    |    3    |
|          |      add_ln60_6_fu_797     |    0    |    0    |    4    |
|          |      add_ln60_7_fu_807     |    0    |    0    |    2    |
|          |      add_ln60_8_fu_817     |    0    |    0    |    2    |
|          |      add_ln60_9_fu_827     |    0    |    0    |    3    |
|          |     add_ln60_10_fu_837     |    0    |    0    |    2    |
|          |     add_ln60_11_fu_847     |    0    |    0    |    2    |
|          |     add_ln60_12_fu_857     |    0    |    0    |    3    |
|          |     add_ln60_13_fu_867     |    0    |    0    |    4    |
|    add   |     add_ln60_14_fu_877     |    0    |    0    |    6    |
|          |     add_ln60_15_fu_887     |    0    |    0    |    2    |
|          |     add_ln60_16_fu_897     |    0    |    0    |    2    |
|          |     add_ln60_17_fu_907     |    0    |    0    |    3    |
|          |     add_ln60_18_fu_917     |    0    |    0    |    2    |
|          |     add_ln60_19_fu_927     |    0    |    0    |    2    |
|          |     add_ln60_20_fu_937     |    0    |    0    |    3    |
|          |     add_ln60_21_fu_947     |    0    |    0    |    4    |
|          |     add_ln60_22_fu_957     |    0    |    0    |    2    |
|          |     add_ln60_23_fu_967     |    0    |    0    |    2    |
|          |     add_ln60_24_fu_977     |    0    |    0    |    3    |
|          |     add_ln60_25_fu_987     |    0    |    0    |    2    |
|          |     add_ln60_26_fu_997     |    0    |    0    |    2    |
|          |     add_ln60_27_fu_1007    |    0    |    0    |    3    |
|          |     add_ln60_28_fu_1017    |    0    |    0    |    4    |
|          |     add_ln60_29_fu_1027    |    0    |    0    |    6    |
|          |     add_ln60_30_fu_1037    |    0    |    0    |    7    |
|          |   popcount_acc_1_fu_1061   |    0    |    0    |    10   |
|          |     bipolar_val_fu_1075    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln59_fu_346      |    0    |    0    |    32   |
|          |       xnor_res_fu_351      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln48_fu_261      |    0    |    0    |    14   |
|   icmp   |      icmp_ln52_fu_287      |    0    |    0    |    7    |
|          |     icmp_ln52_1_fu_312     |    0    |    0    |    7    |
|          |      icmp_ln70_fu_1115     |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln48_fu_293     |    0    |    0    |    5    |
|  select  |    select_ln48_2_fu_332    |    0    |    0    |    10   |
|          |    select_ln48_1_fu_1051   |    0    |    0    |    10   |
|          |     select_ln70_fu_1121    |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1130        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln48_read_read_fu_172 |    0    |    0    |    0    |
|          |        w_read_fu_229       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln48_cast_fu_234   |    0    |    0    |    0    |
|   sext   |      sext_ln66_fu_1081     |    0    |    0    |    0    |
|          |     sext_ln66_1_fu_1094    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln52_fu_301      |    0    |    0    |    0    |
|          |      zext_ln48_fu_339      |    0    |    0    |    0    |
|          |      zext_ln15_fu_361      |    0    |    0    |    0    |
|          |     zext_ln15_1_fu_373     |    0    |    0    |    0    |
|          |     zext_ln15_2_fu_385     |    0    |    0    |    0    |
|          |     zext_ln15_3_fu_397     |    0    |    0    |    0    |
|          |     zext_ln15_4_fu_409     |    0    |    0    |    0    |
|          |     zext_ln15_5_fu_421     |    0    |    0    |    0    |
|          |     zext_ln15_6_fu_433     |    0    |    0    |    0    |
|          |     zext_ln15_7_fu_445     |    0    |    0    |    0    |
|          |     zext_ln15_8_fu_457     |    0    |    0    |    0    |
|          |     zext_ln15_9_fu_469     |    0    |    0    |    0    |
|          |     zext_ln15_10_fu_481    |    0    |    0    |    0    |
|          |     zext_ln15_11_fu_493    |    0    |    0    |    0    |
|          |     zext_ln15_12_fu_505    |    0    |    0    |    0    |
|          |     zext_ln15_13_fu_517    |    0    |    0    |    0    |
|          |     zext_ln15_14_fu_529    |    0    |    0    |    0    |
|          |     zext_ln15_15_fu_541    |    0    |    0    |    0    |
|          |     zext_ln15_16_fu_553    |    0    |    0    |    0    |
|          |     zext_ln15_17_fu_565    |    0    |    0    |    0    |
|          |     zext_ln15_18_fu_577    |    0    |    0    |    0    |
|          |     zext_ln15_19_fu_589    |    0    |    0    |    0    |
|          |     zext_ln15_20_fu_601    |    0    |    0    |    0    |
|          |     zext_ln15_21_fu_613    |    0    |    0    |    0    |
|          |     zext_ln15_22_fu_625    |    0    |    0    |    0    |
|          |     zext_ln15_23_fu_637    |    0    |    0    |    0    |
|          |     zext_ln15_24_fu_649    |    0    |    0    |    0    |
|          |     zext_ln15_25_fu_661    |    0    |    0    |    0    |
|          |     zext_ln15_26_fu_673    |    0    |    0    |    0    |
|          |     zext_ln15_27_fu_685    |    0    |    0    |    0    |
|          |     zext_ln15_28_fu_697    |    0    |    0    |    0    |
|          |     zext_ln15_29_fu_709    |    0    |    0    |    0    |
|   zext   |     zext_ln15_30_fu_721    |    0    |    0    |    0    |
|          |      zext_ln60_fu_733      |    0    |    0    |    0    |
|          |     zext_ln60_1_fu_743     |    0    |    0    |    0    |
|          |     zext_ln60_2_fu_753     |    0    |    0    |    0    |
|          |     zext_ln60_3_fu_763     |    0    |    0    |    0    |
|          |     zext_ln60_4_fu_773     |    0    |    0    |    0    |
|          |     zext_ln60_5_fu_783     |    0    |    0    |    0    |
|          |     zext_ln60_6_fu_793     |    0    |    0    |    0    |
|          |     zext_ln60_7_fu_803     |    0    |    0    |    0    |
|          |     zext_ln60_8_fu_813     |    0    |    0    |    0    |
|          |     zext_ln60_9_fu_823     |    0    |    0    |    0    |
|          |     zext_ln60_10_fu_833    |    0    |    0    |    0    |
|          |     zext_ln60_11_fu_843    |    0    |    0    |    0    |
|          |     zext_ln60_12_fu_853    |    0    |    0    |    0    |
|          |     zext_ln60_13_fu_863    |    0    |    0    |    0    |
|          |     zext_ln60_14_fu_873    |    0    |    0    |    0    |
|          |     zext_ln60_15_fu_883    |    0    |    0    |    0    |
|          |     zext_ln60_16_fu_893    |    0    |    0    |    0    |
|          |     zext_ln60_17_fu_903    |    0    |    0    |    0    |
|          |     zext_ln60_18_fu_913    |    0    |    0    |    0    |
|          |     zext_ln60_19_fu_923    |    0    |    0    |    0    |
|          |     zext_ln60_20_fu_933    |    0    |    0    |    0    |
|          |     zext_ln60_21_fu_943    |    0    |    0    |    0    |
|          |     zext_ln60_22_fu_953    |    0    |    0    |    0    |
|          |     zext_ln60_23_fu_963    |    0    |    0    |    0    |
|          |     zext_ln60_24_fu_973    |    0    |    0    |    0    |
|          |     zext_ln60_25_fu_983    |    0    |    0    |    0    |
|          |     zext_ln60_26_fu_993    |    0    |    0    |    0    |
|          |    zext_ln60_27_fu_1003    |    0    |    0    |    0    |
|          |    zext_ln60_28_fu_1013    |    0    |    0    |    0    |
|          |    zext_ln60_29_fu_1023    |    0    |    0    |    0    |
|          |    zext_ln60_30_fu_1033    |    0    |    0    |    0    |
|          |    zext_ln60_31_fu_1058    |    0    |    0    |    0    |
|          |      zext_ln66_fu_1085     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln15_fu_357     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_365         |    0    |    0    |    0    |
|          |        tmp_1_fu_377        |    0    |    0    |    0    |
|          |        tmp_2_fu_389        |    0    |    0    |    0    |
|          |        tmp_3_fu_401        |    0    |    0    |    0    |
|          |        tmp_4_fu_413        |    0    |    0    |    0    |
|          |        tmp_5_fu_425        |    0    |    0    |    0    |
|          |        tmp_6_fu_437        |    0    |    0    |    0    |
|          |        tmp_7_fu_449        |    0    |    0    |    0    |
|          |        tmp_8_fu_461        |    0    |    0    |    0    |
|          |        tmp_9_fu_473        |    0    |    0    |    0    |
|          |        tmp_10_fu_485       |    0    |    0    |    0    |
|          |        tmp_11_fu_497       |    0    |    0    |    0    |
|          |        tmp_12_fu_509       |    0    |    0    |    0    |
|          |        tmp_13_fu_521       |    0    |    0    |    0    |
|          |        tmp_14_fu_533       |    0    |    0    |    0    |
| bitselect|        tmp_15_fu_545       |    0    |    0    |    0    |
|          |        tmp_16_fu_557       |    0    |    0    |    0    |
|          |        tmp_17_fu_569       |    0    |    0    |    0    |
|          |        tmp_18_fu_581       |    0    |    0    |    0    |
|          |        tmp_19_fu_593       |    0    |    0    |    0    |
|          |        tmp_20_fu_605       |    0    |    0    |    0    |
|          |        tmp_21_fu_617       |    0    |    0    |    0    |
|          |        tmp_22_fu_629       |    0    |    0    |    0    |
|          |        tmp_23_fu_641       |    0    |    0    |    0    |
|          |        tmp_24_fu_653       |    0    |    0    |    0    |
|          |        tmp_25_fu_665       |    0    |    0    |    0    |
|          |        tmp_26_fu_677       |    0    |    0    |    0    |
|          |        tmp_27_fu_689       |    0    |    0    |    0    |
|          |        tmp_28_fu_701       |    0    |    0    |    0    |
|          |        tmp_29_fu_713       |    0    |    0    |    0    |
|          |        tmp_30_fu_725       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_1067       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|      trunc_ln1_fu_1097     |    0    |    0    |    0    |
|          |   trunc_ln1_cast_fu_1106   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   275   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln60_30_reg_1197  |    6   |
| bn_offset_addr_reg_1207|   10   |
| bn_offset_load_reg_1227|   13   |
| bn_scale_addr_reg_1202 |   10   |
|hidden_out_addr_reg_1212|   10   |
|       i_reg_1154       |   10   |
|   icmp_ln48_reg_1173   |    1   |
|  icmp_ln52_1_reg_1193  |    1   |
|   icmp_ln52_reg_1177   |    1   |
| indvar_flatten_reg_1161|   14   |
| input_img_addr_reg_1188|    5   |
|       j_reg_1147       |    5   |
|  popcount_acc_reg_1140 |   10   |
| sext_ln48_cast_reg_1168|   64   |
|  sext_ln66_1_reg_1232  |   16   |
|   sext_ln66_reg_1217   |   16   |
|       w_reg_1183       |   32   |
|   zext_ln66_reg_1222   |   16   |
+------------------------+--------+
|          Total         |   240  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_198 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_211 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_1130    |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|    grp_fu_1130    |  p1  |   3  |   5  |   15   ||    0    ||    13   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   87   || 6.51707 ||    0    ||    49   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   275  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   49   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   240  |   324  |
+-----------+--------+--------+--------+--------+
