library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity separateur_diz_unit is
	port( input : in std_logic_vector(4 downto 0);
			mode : in std_logic;
			dizaine, unite : out std_logic_vector(3 downto 0)
			);
end;

architecture archi_sep_diz_unit of separateur_diz_unit is
	
begin
	process(input)
		variable transformed_input, diz,unit : integer;
	begin
		transformed_input := to_integer(unsigned(input));
		diz := integer(transformed_input/10);
		unit:= transformed_input - integer(diz*10);
		unite <= std_logic_vector(to_unsigned(unit, 4));
		dizaine <= std_logic_vector(to_unsigned(diz, 4));
	end process;
	
end archi_sep_diz_unit;