m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/simulation/modelsim
vtemp
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1585900382
!i10b 1
!s100 T@U2=7E<i^M>OCSmd119S1
I[c5QegKh_BG51CW9dfM@72
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 temp_sv_unit
S1
R0
w1585895983
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1585900382.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp|D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp
Z8 tCvgOpt 0
vtemp_tb
R1
R2
!i10b 1
!s100 odmH=?2<eNWn_z`N^2d@S1
I9h;O>]ZPg`cb?]eh003`;3
R3
!s105 temp_tb_sv_unit
S1
R0
w1585900278
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp|D:/Git/Digital_Design_and_Computer_Architecture/HDL/temp/temp_tb.sv|
!i113 1
R6
R7
R8
