// Seed: 1363964045
module module_0;
  tri id_1;
  assign id_1 = !id_1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6,
    output wand id_7
);
  wire id_9;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7
);
  id_9(
      id_1 == 1
  ); module_0();
endmodule
