Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 08 22:54:28 2016
| Host         : DESKTOP-CBA5RBQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Fourier_Func_Gen_control_sets_placed.rpt
| Design       : Fourier_Func_Gen
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             632 |          370 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             100 |           28 |
| Yes          | No                    | No                     |              20 |           18 |
| Yes          | No                    | Yes                    |             128 |           69 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------+------------------------------------+------------------+----------------+
|         Clock Signal         |      Enable Signal      |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------+------------------------------------+------------------+----------------+
|  Display_Clk_Gen/Clk_Display |                         | Sev_Seg_Driver_Part/Q[1]           |                1 |              1 |
|  Display_Clk_Gen/Clk_Display |                         | Sev_Seg_Driver_Part/plusOp[0]      |                1 |              1 |
|  Display_Clk_Gen/Clk_Display |                         | Reset_IBUF                         |                1 |              1 |
|  Display_Clk_Gen/Clk_Display |                         | Sev_Seg_Driver_Part/Q[0]           |                2 |              2 |
|  Clk_IBUF_BUFG               |                         | Reset_IBUF                         |                1 |              3 |
|  Clk_IBUF_BUFG               |                         |                                    |                5 |              9 |
|  Display_Clk_Gen/Clk_Display |                         |                                    |                6 |             15 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg00 | Reset_IBUF                         |                9 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg10 | Reset_IBUF                         |                9 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg20 | Reset_IBUF                         |                9 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg30 | Reset_IBUF                         |                8 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg40 | Reset_IBUF                         |                7 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg50 | Reset_IBUF                         |                8 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg60 | Reset_IBUF                         |                9 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/s_reg70 | Reset_IBUF                         |               10 |             16 |
|  Clk_IBUF_BUFG               | Store_Amplitude/p_0_in  |                                    |               18 |             20 |
|  Clk_IBUF_BUFG               |                         | Display_Clk_Gen/counter[0]_i_1_n_0 |                8 |             32 |
|  Clk_IBUF_BUFG               |                         | Initial_Theta_Clock_Gen/clear      |                8 |             32 |
|  Clk_IBUF_BUFG               |                         | DAC_Clk_Gen/counter[0]_i_1__1_n_0  |                8 |             32 |
|  Clk_Dac_BUFG                |                         |                                    |                9 |             33 |
|  Toggle_BUFG                 |                         |                                    |              350 |            575 |
+------------------------------+-------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 3      |                     1 |
| 9      |                     1 |
| 15     |                     1 |
| 16+    |                    14 |
+--------+-----------------------+


