<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>embARC: cgu_hsdc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cgu__hsdc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cgu_hsdc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017, Synopsys, Inc. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1) Redistributions of source code must retain the above copyright notice, this</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3) Neither the name of the Synopsys, Inc., nor the names of its contributors may</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">--------------------------------------------- */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CGU_HSDC_H__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CGU_HSDC_H__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;cgu_hsdc_reg.h&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//Pll</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        CGU_HSDC_PLL_ARC = 0,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        CGU_HSDC_PLL_SYS,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        CGU_HSDC_PLL_DDR,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        CGU_HSDC_PLL_TUNNEL,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        CGU_HSDC_PLL_HDMI,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        CGU_HSDC_PLL_NONE</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;} CGU_HSDC_PLL_T;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//Idiv</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        CGU_HSDC_IDIV_ARC = 0,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        CGU_HSDC_IDIV_SYS,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        CGU_HSDC_IDIV_TUNNEL,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        CGU_HSDC_IDIV_HDMI,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        CGU_HSDC_IDIV_I2S,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        CGU_HSDC_IDIV_NONE</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;} CGU_HSDC_IDIV_T;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//Fmeas</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        CGU_HSDC_FMEAS_ARC = 0,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        CGU_HSDC_FMEAS_SYS,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        CGU_HSDC_FMEAS_TUNNEL,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        CGU_HSDC_FMEAS_HDMI,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        CGU_HSDC_FMEAS_I2S,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        CGU_HSDC_FMEAS_NONE</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} CGU_HSDC_FMEAS_T;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//Reset</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        CGU_HSDC_RSTCTRL_ARC = 0,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        CGU_HSDC_RSTCTRL_SYS,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        CGU_HSDC_RSTCTRL_DDR,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        CGU_HSDC_RSTCTRL_TUNNEL,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        CGU_HSDC_RSTCTRL_NONE</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} CGU_HSDC_RSTCTRL_T;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_c_g_u___r_e_g_i_s_t_e_r___p_l_l___s_e_t_t_i_n_g___t.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   uint32_t      freq;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   uint32_t      BS;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;   uint32_t      F;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   uint32_t      R;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;   uint32_t      OD;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   uint32_t      bypass;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   uint32_t      pd;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="struct_c_g_u___r_e_g_i_s_t_e_r___p_l_l___s_e_t_t_i_n_g___t.html">CGU_REGISTER_PLL_SETTING_T</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> CGU_HSDC_PLL_FREQ</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    CGU_HSDC_PLL_FREQ_BYPASS = 0</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   ,CGU_HSDC_PLL_FREQ_100MHZ</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;   ,CGU_HSDC_PLL_FREQ_133MHZ</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   ,CGU_HSDC_PLL_FREQ_150MHZ</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;   ,CGU_HSDC_PLL_FREQ_167MHZ</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   ,CGU_HSDC_PLL_FREQ_200MHZ</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;   ,CGU_HSDC_PLL_FREQ_233MHZ</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   ,CGU_HSDC_PLL_FREQ_250MHZ</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   ,CGU_HSDC_PLL_FREQ_267MHZ</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   ,CGU_HSDC_PLL_FREQ_300MHZ</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;   ,CGU_HSDC_PLL_FREQ_333MHZ</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;   ,CGU_HSDC_PLL_FREQ_350MHZ</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;   ,CGU_HSDC_PLL_FREQ_367MHZ</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   ,CGU_HSDC_PLL_FREQ_400MHZ</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   ,CGU_HSDC_PLL_FREQ_433MHZ</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   ,CGU_HSDC_PLL_FREQ_450MHZ</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   ,CGU_HSDC_PLL_FREQ_467MHZ</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   ,CGU_HSDC_PLL_FREQ_500MHZ</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;   ,CGU_HSDC_PLL_FREQ_533MHZ</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   ,CGU_HSDC_PLL_FREQ_550MHZ</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   ,CGU_HSDC_PLL_FREQ_567MHZ</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   ,CGU_HSDC_PLL_FREQ_600MHZ</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   ,CGU_HSDC_PLL_FREQ_633MHZ</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;   ,CGU_HSDC_PLL_FREQ_650MHZ</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;   ,CGU_HSDC_PLL_FREQ_667MHZ</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;   ,CGU_HSDC_PLL_FREQ_700MHZ</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;   ,CGU_HSDC_PLL_FREQ_733MHZ</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;   ,CGU_HSDC_PLL_FREQ_750MHZ</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;   ,CGU_HSDC_PLL_FREQ_767MHZ</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;   ,CGU_HSDC_PLL_FREQ_800MHZ</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;   ,CGU_HSDC_PLL_FREQ_833MHZ</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;   ,CGU_HSDC_PLL_FREQ_867MHZ</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;   ,CGU_HSDC_PLL_FREQ_900MHZ</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;   ,CGU_HSDC_PLL_FREQ_933MHZ</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;   ,CGU_HSDC_PLL_FREQ_967MHZ</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;   ,CGU_HSDC_PLL_FREQ_1000MHZ</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;   ,CGU_HSDC_PLL_FREQ_NONE</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} CGU_HSDC_PLL_FREQ_T;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//Arc: n</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define IDIV_ARC              0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define IDIV_ARC_NONE         1</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//Sys: n</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define IDIV_SYS_APB          0</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define IDIV_SYS_AXI          1</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define IDIV_SYS_ETH          2</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define IDIV_SYS_USB          3</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define IDIV_SYS_SDIO         4</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define IDIV_SYS_HDMI         5</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define IDIV_SYS_GFX_CORE     6</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define IDIV_SYS_GFX_DMA      7</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IDIV_SYS_GFX_CFG      8</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IDIV_SYS_DMAC_CORE    9</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define IDIV_SYS_DMAC_CFG     10</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define IDIV_SYS_SDIO_REF     11</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define IDIV_SYS_SPI_REF      12</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define IDIV_SYS_I2C_REF      13</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define IDIV_SYS_UART_REF     14</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define IDIV_SYS_EBI_REF      15</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define IDIV_SYS_NONE         16</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//Tunnel: n</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define IDIV_TUNNEL           0</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IDIV_ROM              1</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define IDIV_PWM              2</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define IDIV_TUNNEL_NONE      3</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//Hdmi: n</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define IDIV_HDMI             0</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define IDIV_HDMI_NONE        1</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//I2s: n</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define IDIV_I2S_TX           0</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define IDIV_I2S_RX           1</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define IDIV_I2S_NONE         2</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//arc</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define ARC_ARC_RST        (0x1U &lt;&lt; 16)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//sys</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SYS_APB_RST        (0x1U &lt;&lt; 16)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SYS_AXI_RST        (0x1U &lt;&lt; 17)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SYS_ETH_RST        (0x1U &lt;&lt; 18)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SYS_USB_RST        (0x1U &lt;&lt; 19)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SYS_SDIO_RST       (0x1U &lt;&lt; 20)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SYS_HDMI_RST       (0x1U &lt;&lt; 21)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SYS_GFX_RST        (0x1U &lt;&lt; 22)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SYS_DMAC_RST       (0x1U &lt;&lt; 25)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SYS_EBI_RST        (0x1U &lt;&lt; 31)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//ddr</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DDR_DDR_RST        (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//tunnel</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TUN_TUN_RST        (0x1U &lt;&lt; 16)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t.html">  188</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        CGU_HSDC_PLL_T pll;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        uint32_t freq;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        uint32_t intnum;  <span class="comment">//lock interrupt 0</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} <a class="code" href="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t.html">CGU_HSDC_PLL_CONFIG_T</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> cgu_hsdc_init(CGU_HSDC_STRUCT_PTR cgu_regs);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//Pll functions</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">extern</span> int32_t cgu_hsdc_set_pll(CGU_HSDC_STRUCT_PTR cgu_regs, <a class="code" href="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t.html">CGU_HSDC_PLL_CONFIG_T</a> *config);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">extern</span> uint32_t cgu_hsdc_compare_pll(CGU_HSDC_STRUCT_PTR cgu_regs, <a class="code" href="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t.html">CGU_HSDC_PLL_CONFIG_T</a> *config);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//Get value from table</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">extern</span> uint32_t cgu_hsdc_get_pll_freq(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_PLL_FREQ_T freq);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">extern</span> uint32_t cgu_hsdc_is_pll_in_bypass(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_PLL_T pll);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//FMeas functions</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">extern</span> uint32_t cgu_hsdc_measure_pll(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_PLL_T pll, uint32_t fref);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//Idiv functions</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">extern</span> int32_t cgu_hsdc_set_idiv(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_IDIV_T idiv, uint8_t n, uint8_t div);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">extern</span> uint8_t cgu_hsdc_get_idiv(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_IDIV_T idiv, uint8_t n);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//FMeas functions</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keyword">extern</span> uint32_t cgu_hsdc_measure_clk(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_FMEAS_T fmeas, uint8_t n, uint32_t fref);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//Reset IP&#39;s</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span>  cgu_hsdc_sw_reset_ctrl(CGU_HSDC_STRUCT_PTR cgu_regs, CGU_HSDC_RSTCTRL_T ctrl, uint32_t rst);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span>  cgu_hsdc_sw_reset(CGU_HSDC_STRUCT_PTR cgu_regs, uint32_t delay);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif //__CGU_HSDC_H__</span></div><div class="ttc" id="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t_html"><div class="ttname"><a href="struct_c_g_u___h_s_d_c___p_l_l___c_o_n_f_i_g___t.html">CGU_HSDC_PLL_CONFIG_T</a></div><div class="ttdef"><b>Definition:</b> <a href="cgu__hsdc_8h_source.html#l00188">cgu_hsdc.h:188</a></div></div>
<div class="ttc" id="struct_c_g_u___r_e_g_i_s_t_e_r___p_l_l___s_e_t_t_i_n_g___t_html"><div class="ttname"><a href="struct_c_g_u___r_e_g_i_s_t_e_r___p_l_l___s_e_t_t_i_n_g___t.html">CGU_REGISTER_PLL_SETTING_T</a></div><div class="ttdef"><b>Definition:</b> <a href="cgu__hsdc_8h_source.html#l00079">cgu_hsdc.h:79</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_7149141a7e3af1ee95dfb0598e371427.html">board</a></li><li class="navelem"><a class="el" href="dir_53ac457870d48cc84ae1a82aa24d0ca1.html">hsdk</a></li><li class="navelem"><a class="el" href="dir_93cdfed1b28625b9aaac9a36bce7234d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_66ef1ee3c5355730d52338c4a3a3bbcd.html">cgu</a></li><li class="navelem"><b>cgu_hsdc.h</b></li>
    <li class="footer">Generated on Mon Feb 5 2018 15:54:19 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
