D:/University/Codes/verilog/2024/CAD/CA6/PE_generator.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/PE_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PE_generator

Top level modules:
	PE_generator

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Up_down_counter.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Up_down_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module up_down_counter

Top level modules:
	up_down_counter

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Counter_fifo.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Counter_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_circular_buffer

Top level modules:
	counter_circular_buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_write_controller_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_write_controller_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_write_controller_tb

Top level modules:
	buffer_write_controller_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_Filter.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_Filter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_read_controller_Filter

Top level modules:
	buffer_read_controller_Filter

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb1_2.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb1_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb1_2

Top level modules:
	Processing_element_tb1_2

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/SRAM_type_scratchpad_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/SRAM_type_scratchpad_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sram_type_scratchpad_tb

Top level modules:
	sram_type_scratchpad_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3_1.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb3_1

Top level modules:
	Processing_element_tb3_1

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb2_2.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb2_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb2_2

Top level modules:
	Processing_element_tb2_2

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Pipeline.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Pipeline.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pipeline

Top level modules:
	pipeline

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Read_address_generator.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Read_address_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module read_address_generator

Top level modules:
	read_address_generator

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/trunk/src/hdl/Processing_element_tb2_ca6.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/trunk/src/hdl/Processing_element_tb2_ca6.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb2_ca6

Top level modules:
	Processing_element_tb2_ca6

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3_2.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb3_2

Top level modules:
	Processing_element_tb3_2

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Counter.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter

Top level modules:
	counter

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/SRAM_type_scratchpad.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/SRAM_type_scratchpad.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SRAM_type_scratchpad

Top level modules:
	SRAM_type_scratchpad

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_IFMap_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_IFMap_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_read_controller_IFMap_tb

Top level modules:
	buffer_read_controller_IFMap_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Global_buffer.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Global_buffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module global_buffer

Top level modules:
	global_buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_Filter_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_Filter_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_read_controller_Filter_tb

Top level modules:
	buffer_read_controller_Filter_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Add_and_mod.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Add_and_mod.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module add_and_mod

Top level modules:
	add_and_mod

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Datapath_fifo.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Datapath_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath_circular_buffer

Top level modules:
	datapath_circular_buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Multiplexer.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Multiplexer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplexer

Top level modules:
	multiplexer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Main_control_unit.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Main_control_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main_control_unit

Top level modules:
	main_control_unit

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Read_address_generator_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Read_address_generator_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module read_address_generator_tb

Top level modules:
	read_address_generator_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb1.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb1

Top level modules:
	Processing_element_tb1

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_IFMap.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_read_controller_IFMap.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_read_controller_IFMap

Top level modules:
	buffer_read_controller_IFMap

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb2.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb2

Top level modules:
	Processing_element_tb2

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Register.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element_tb3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element_tb3

Top level modules:
	Processing_element_tb3

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Processing_element.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Processing_element.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processing_element

Top level modules:
	Processing_element

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Controller_PE_generator.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Controller_PE_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller_PE_generator

Top level modules:
	controller_PE_generator

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Circular_buffer.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Circular_buffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circular_buffer

Top level modules:
	circular_buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer_write_controller.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer_write_controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer_write_controller

Top level modules:
	buffer_write_controller

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Controller_fifo.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Controller_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller_circular_buffer

Top level modules:
	controller_circular_buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Multiplier.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Multiplier.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplier

Top level modules:
	multiplier

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Register_type_scratchpad_tb.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Register_type_scratchpad_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_type_scratchpad_tb

Top level modules:
	register_type_scratchpad_tb

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Adder.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Counter_wth_load.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Counter_wth_load.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_with_load

Top level modules:
	counter_with_load

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Buffer.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Buffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buffer

Top level modules:
	buffer

} {} {}} D:/University/Codes/verilog/2024/CAD/CA6/Register_type_scratchpad.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/CA6/Register_type_scratchpad.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_type_scratchpad

Top level modules:
	register_type_scratchpad

} {} {}}
