abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 648734176
maxLevel = 1
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 9883266 us
--------------- round 2 ---------------
seed = 2437515319
maxLevel = 1
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 18873484 us
--------------- round 3 ---------------
seed = 248604839
maxLevel = 1
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 27792428 us
--------------- round 4 ---------------
seed = 3038087273
maxLevel = 1
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 36714379 us
--------------- round 5 ---------------
seed = 1629237872
maxLevel = 1
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 45620358 us
--------------- round 6 ---------------
seed = 949641659
maxLevel = 1
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 54524833 us
--------------- round 7 ---------------
seed = 1773487088
maxLevel = 1
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 63432400 us
--------------- round 8 ---------------
seed = 1563709149
maxLevel = 1
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 72387126 us
--------------- round 9 ---------------
seed = 1065369156
maxLevel = 1
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 81323467 us
--------------- round 10 ---------------
seed = 3070183640
maxLevel = 1
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 90224769 us
--------------- round 11 ---------------
seed = 2649370356
maxLevel = 1
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 99059409 us
--------------- round 12 ---------------
seed = 2369763548
maxLevel = 1
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 107919651 us
--------------- round 13 ---------------
seed = 1932267164
maxLevel = 1
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 117676873 us
--------------- round 14 ---------------
seed = 2011643518
maxLevel = 1
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 127240641 us
--------------- round 15 ---------------
seed = 2813617156
maxLevel = 1
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 136943475 us
--------------- round 16 ---------------
seed = 2739362903
maxLevel = 1
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 146164680 us
--------------- round 17 ---------------
seed = 66845847
maxLevel = 1
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2400_47.5.blif
time = 155171439 us
--------------- round 18 ---------------
seed = 1477566797
maxLevel = 1
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2398_47.5.blif
time = 164004291 us
--------------- round 19 ---------------
seed = 3736420095
maxLevel = 1
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2396_47.5.blif
time = 172782409 us
--------------- round 20 ---------------
seed = 703383554
maxLevel = 1
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2394_47.5.blif
time = 181569830 us
--------------- round 21 ---------------
seed = 1362703928
maxLevel = 1
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2392_47.5.blif
time = 190322197 us
--------------- round 22 ---------------
seed = 672876845
maxLevel = 1
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2390_47.5.blif
time = 199049245 us
--------------- round 23 ---------------
seed = 2023749264
maxLevel = 1
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2388_47.5.blif
time = 207794885 us
--------------- round 24 ---------------
seed = 1009199531
maxLevel = 1
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 941
output circuit appNtk/c5315_24_0_2387_47.5.blif
time = 216524256 us
--------------- round 25 ---------------
seed = 2728461632
maxLevel = 1
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.4
#gates = 941
output circuit appNtk/c5315_25_0_2386_47.4.blif
time = 225210052 us
--------------- round 26 ---------------
seed = 410525887
maxLevel = 1
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 940
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 233894883 us
--------------- round 27 ---------------
seed = 3012226225
maxLevel = 1
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 242607898 us
--------------- round 28 ---------------
seed = 1995001800
maxLevel = 1
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 251239547 us
--------------- round 29 ---------------
seed = 4135071092
maxLevel = 1
[112894] is replaced by [116408] with estimated error 0.00095
error = 0.00095
area = 2372
delay = 47.4
#gates = 936
output circuit appNtk/c5315_29_0.00095_2372_47.4.blif
time = 259789726 us
--------------- round 30 ---------------
seed = 617664765
maxLevel = 1
exceed error bound
