Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 20:15:50 2020
| Host         : ThinkingPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.762    -1139.024                     38                  875        0.132        0.000                      0                  875        4.500        0.000                       0                   295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -30.762    -1139.024                     38                  875        0.132        0.000                      0                  875        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           38  Failing Endpoints,  Worst Slack      -30.762ns,  Total Violation    -1139.024ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.762ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.626ns  (logic 25.499ns (62.766%)  route 15.127ns (37.234%))
  Logic Levels:           107  (CARRY4=86 LUT1=1 LUT3=2 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.133 f  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.498    43.631    fsmRUN/auto/sum1[6]
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.303    43.934 f  fsmRUN/auto/M_result_q[6]_i_6__0/O
                         net (fo=1, routed)           0.171    44.105    fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.229 f  fsmRUN/auto/alu/adder/M_result_q[6]_i_4__0/O
                         net (fo=3, routed)           0.601    44.830    fsmRUN/auto/alu/adder/M_result_q[6]_i_4__0_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    44.954 f  fsmRUN/auto/alu/adder/M_z_q[0]_i_3__0/O
                         net (fo=1, routed)           0.704    45.658    fsmRUN/auto/alu/adder/M_z_q[0]_i_3__0_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I1_O)        0.124    45.782 r  fsmRUN/auto/alu/adder/M_z_q[0]_i_1_rewire_rewire/O
                         net (fo=1, routed)           0.000    45.782    fsmRUN/auto/M_z_d
    SLICE_X51Y92         FDRE                                         r  fsmRUN/auto/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.441    14.845    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  fsmRUN/auto/M_z_q_reg[0]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.031    15.020    fsmRUN/auto/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -45.782    
  -------------------------------------------------------------------
                         slack                                -30.762    

Slack (VIOLATED) :        -30.715ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.628ns  (logic 25.727ns (63.323%)  route 14.901ns (36.677%))
  Logic Levels:           109  (CARRY4=88 LUT1=1 LUT3=2 LUT5=14 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.027 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    43.027    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.361 f  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_5__0/O[1]
                         net (fo=1, routed)           0.299    43.660    fsmRUN/auto/sum1[14]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.303    43.963 f  fsmRUN/auto/M_result_q[14]_i_7__0/O
                         net (fo=2, routed)           0.662    44.625    fsmRUN/auto/alu/adder/M_result_q[14]_i_2__0_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I2_O)        0.124    44.749 f  fsmRUN/auto/alu/adder/M_z_q[0]_i_7_comp/O
                         net (fo=2, routed)           0.626    45.374    fsmRUN/auto/alu/adder/M_z_q[0]_i_7_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.124    45.498 f  fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_comp/O
                         net (fo=1, routed)           0.162    45.660    fsmRUN/auto/alu/adder/M_result_q[0]_i_3__0_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.124    45.784 r  fsmRUN/auto/alu/adder/M_result_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    45.784    fsmRUN/auto/M_result_d0_in[0]
    SLICE_X50Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.440    14.844    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[0]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.081    15.069    fsmRUN/auto/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -45.784    
  -------------------------------------------------------------------
                         slack                                -30.715    

Slack (VIOLATED) :        -30.662ns  (required time - arrival time)
  Source:                 fsmRUN/manual/M_first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.670ns  (logic 25.241ns (62.063%)  route 15.429ns (37.937%))
  Logic Levels:           105  (CARRY4=84 LUT1=1 LUT3=2 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.559     5.143    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  fsmRUN/manual/M_first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  fsmRUN/manual/M_first_q_reg[1]/Q
                         net (fo=14, routed)          0.670     6.269    fsmRUN/manual/p_0_in[2]
    SLICE_X57Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  fsmRUN/manual/sum1__972_carry_i_54/O
                         net (fo=1, routed)           0.000     6.393    fsmRUN/manual/sum1__972_carry_i_54_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.925 r  fsmRUN/manual/sum1__972_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.925    fsmRUN/manual/sum1__972_carry_i_30_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  fsmRUN/manual/sum1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.039    fsmRUN/manual/sum1_carry_i_20_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  fsmRUN/manual/sum1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    fsmRUN/manual/sum1_carry_i_16_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.392 r  fsmRUN/manual/sum1_carry_i_10/O[2]
                         net (fo=1, routed)           0.407     7.799    fsmRUN/manual/alu/adder/sum3[1]
    SLICE_X57Y57         LUT3 (Prop_lut3_I1_O)        0.302     8.101 r  fsmRUN/manual/alu/adder/sum1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.101    fsmRUN/manual/alu/adder/sum1_carry_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.633 r  fsmRUN/manual/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.633    fsmRUN/manual/alu/adder/sum1_carry_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  fsmRUN/manual/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.747    fsmRUN/manual/alu/adder/sum1_carry__0_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  fsmRUN/manual/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.861    fsmRUN/manual/alu/adder/sum1_carry__1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  fsmRUN/manual/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.975    fsmRUN/manual/alu/adder/sum1_carry__2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.246 r  fsmRUN/manual/alu/adder/M_n_q_reg[0]_i_4/CO[0]
                         net (fo=22, routed)          0.855    10.101    fsmRUN/manual/sum1_carry__2[0]
    SLICE_X54Y57         LUT5 (Prop_lut5_I0_O)        0.373    10.474 r  fsmRUN/manual/M_result_q[14]_i_39/O
                         net (fo=1, routed)           0.000    10.474    fsmRUN/manual/alu/adder/S[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.007 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.007    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.124    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.241 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.241    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_21_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.358 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.358    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_18_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.515 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_13/CO[1]
                         net (fo=22, routed)          0.833    12.348    fsmRUN/manual/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.332    12.680 r  fsmRUN/manual/M_result_q[13]_i_37/O
                         net (fo=1, routed)           0.000    12.680    fsmRUN/manual/M_result_q[13]_i_37_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsmRUN/manual/M_result_q_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsmRUN/manual/M_result_q_reg[13]_i_29_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsmRUN/manual/M_result_q_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsmRUN/manual/M_result_q_reg[13]_i_24_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsmRUN/manual/M_result_q_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsmRUN/manual/M_result_q_reg[13]_i_19_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  fsmRUN/manual/M_result_q_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.572    fsmRUN/manual/M_result_q_reg[13]_i_16_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.729 r  fsmRUN/manual/M_result_q_reg[13]_i_15/CO[1]
                         net (fo=22, routed)          0.610    14.340    fsmRUN/manual/M_second_q_reg[15]_rep__0_1[0]
    SLICE_X57Y64         LUT5 (Prop_lut5_I3_O)        0.329    14.669 r  fsmRUN/manual/M_result_q[12]_i_30/O
                         net (fo=1, routed)           0.000    14.669    fsmRUN/manual/M_result_q[12]_i_30_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.201 r  fsmRUN/manual/M_result_q_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.201    fsmRUN/manual/M_result_q_reg[12]_i_21_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.315 r  fsmRUN/manual/M_result_q_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.315    fsmRUN/manual/M_result_q_reg[12]_i_16_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  fsmRUN/manual/M_result_q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    fsmRUN/manual/M_result_q_reg[12]_i_13_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.586 r  fsmRUN/manual/M_result_q_reg[12]_i_11/CO[1]
                         net (fo=22, routed)          0.705    16.290    fsmRUN/manual/M_second_q_reg[15]_rep__0_3[0]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.329    16.619 r  fsmRUN/manual/M_result_q[11]_i_37/O
                         net (fo=1, routed)           0.000    16.619    fsmRUN/manual/M_result_q[11]_i_37_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.152 r  fsmRUN/manual/M_result_q_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.152    fsmRUN/manual/M_result_q_reg[11]_i_29_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  fsmRUN/manual/M_result_q_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.269    fsmRUN/manual/M_result_q_reg[11]_i_24_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  fsmRUN/manual/M_result_q_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.386    fsmRUN/manual/M_result_q_reg[11]_i_19_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  fsmRUN/manual/M_result_q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.503    fsmRUN/manual/M_result_q_reg[11]_i_16_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.660 r  fsmRUN/manual/M_result_q_reg[11]_i_15/CO[1]
                         net (fo=22, routed)          0.719    18.379    fsmRUN/manual/M_second_q_reg[15]_rep__0_5[0]
    SLICE_X57Y68         LUT5 (Prop_lut5_I0_O)        0.332    18.711 r  fsmRUN/manual/M_result_q[10]_i_33/O
                         net (fo=1, routed)           0.000    18.711    fsmRUN/manual/M_result_q[10]_i_33_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.261 r  fsmRUN/manual/M_result_q_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.261    fsmRUN/manual/M_result_q_reg[10]_i_25_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.375 r  fsmRUN/manual/M_result_q_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.375    fsmRUN/manual/M_result_q_reg[10]_i_20_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  fsmRUN/manual/M_result_q_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.489    fsmRUN/manual/M_result_q_reg[10]_i_15_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  fsmRUN/manual/M_result_q_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.603    fsmRUN/manual/M_result_q_reg[10]_i_12_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.760 r  fsmRUN/manual/M_result_q_reg[10]_i_10/CO[1]
                         net (fo=22, routed)          0.871    20.632    fsmRUN/manual/M_second_q_reg[15]_rep__0_7[0]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.329    20.961 r  fsmRUN/manual/M_result_q[9]_i_37/O
                         net (fo=1, routed)           0.000    20.961    fsmRUN/manual/M_result_q[9]_i_37_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.511 r  fsmRUN/manual/M_result_q_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.511    fsmRUN/manual/M_result_q_reg[9]_i_29_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.625 r  fsmRUN/manual/M_result_q_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.625    fsmRUN/manual/M_result_q_reg[9]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  fsmRUN/manual/M_result_q_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.739    fsmRUN/manual/M_result_q_reg[9]_i_19_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  fsmRUN/manual/M_result_q_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.853    fsmRUN/manual/M_result_q_reg[9]_i_16_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.010 r  fsmRUN/manual/M_result_q_reg[9]_i_13/CO[1]
                         net (fo=22, routed)          0.670    22.679    fsmRUN/manual/M_second_q_reg[15]_rep__0_9[0]
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.329    23.008 r  fsmRUN/manual/sum1__972_carry_i_122/O
                         net (fo=1, routed)           0.000    23.008    fsmRUN/manual/sum1__972_carry_i_122_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.558 r  fsmRUN/manual/sum1__972_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    23.558    fsmRUN/manual/sum1__972_carry_i_110_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  fsmRUN/manual/M_result_q_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    23.681    fsmRUN/manual/M_result_q_reg[8]_i_27_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  fsmRUN/manual/M_result_q_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.795    fsmRUN/manual/M_result_q_reg[8]_i_22_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  fsmRUN/manual/M_result_q_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.909    fsmRUN/manual/M_result_q_reg[8]_i_15_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.066 r  fsmRUN/manual/M_result_q_reg[8]_i_11/CO[1]
                         net (fo=22, routed)          0.808    24.875    fsmRUN/manual/M_second_q_reg[15]_rep__0_11[0]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.329    25.204 r  fsmRUN/manual/sum1__972_carry_i_118/O
                         net (fo=1, routed)           0.000    25.204    fsmRUN/manual/sum1__972_carry_i_118_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.737 r  fsmRUN/manual/sum1__972_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.737    fsmRUN/manual/sum1__972_carry_i_101_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  fsmRUN/manual/sum1__972_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.854    fsmRUN/manual/sum1__972_carry_i_96_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.971 r  fsmRUN/manual/M_result_q_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.971    fsmRUN/manual/M_result_q_reg[7]_i_21_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.088 r  fsmRUN/manual/M_result_q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.088    fsmRUN/manual/M_result_q_reg[7]_i_17_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.245 r  fsmRUN/manual/M_result_q_reg[7]_i_13/CO[1]
                         net (fo=22, routed)          0.494    26.739    fsmRUN/manual/M_second_q_reg[15]_rep__0_13[0]
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.332    27.071 r  fsmRUN/manual/sum1__972_carry_i_109/O
                         net (fo=1, routed)           0.000    27.071    fsmRUN/manual/sum1__972_carry_i_109_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.621 r  fsmRUN/manual/sum1__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    27.621    fsmRUN/manual/sum1__972_carry_i_87_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.735 r  fsmRUN/manual/sum1__972_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.735    fsmRUN/manual/sum1__972_carry_i_82_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  fsmRUN/manual/sum1__972_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    27.849    fsmRUN/manual/sum1__972_carry_i_77_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  fsmRUN/manual/M_result_q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.963    fsmRUN/manual/M_result_q_reg[6]_i_15_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.120 r  fsmRUN/manual/M_result_q_reg[6]_i_11/CO[1]
                         net (fo=22, routed)          0.704    28.824    fsmRUN/manual/M_second_q_reg[15]_rep__0_15[0]
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.329    29.153 r  fsmRUN/manual/sum1__972_carry_i_95/O
                         net (fo=1, routed)           0.000    29.153    fsmRUN/manual/sum1__972_carry_i_95_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.703 r  fsmRUN/manual/sum1__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    29.703    fsmRUN/manual/sum1__972_carry_i_68_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.817 r  fsmRUN/manual/sum1__972_carry_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.817    fsmRUN/manual/sum1__972_carry_i_63_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.931 r  fsmRUN/manual/sum1__972_carry_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.931    fsmRUN/manual/sum1__972_carry_i_58_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  fsmRUN/manual/sum1__972_carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.045    fsmRUN/manual/sum1__972_carry_i_55_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.202 r  fsmRUN/manual/M_result_q_reg[5]_i_12/CO[1]
                         net (fo=22, routed)          0.685    30.887    fsmRUN/manual/M_second_q_reg[15]_rep__0_17[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.329    31.216 r  fsmRUN/manual/sum1__972_carry_i_76/O
                         net (fo=1, routed)           0.000    31.216    fsmRUN/manual/sum1__972_carry_i_76_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.749 r  fsmRUN/manual/sum1__972_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.749    fsmRUN/manual/sum1__972_carry_i_45_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.866 r  fsmRUN/manual/sum1__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.866    fsmRUN/manual/sum1__972_carry_i_40_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.983 r  fsmRUN/manual/sum1__972_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.983    fsmRUN/manual/sum1__972_carry_i_35_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.100 r  fsmRUN/manual/sum1__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.100    fsmRUN/manual/sum1__972_carry_i_32_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.257 r  fsmRUN/manual/sum1__972_carry_i_31/CO[1]
                         net (fo=22, routed)          0.520    32.777    fsmRUN/manual/M_second_q_reg[15]_rep__0_19[0]
    SLICE_X57Y87         LUT5 (Prop_lut5_I0_O)        0.332    33.109 r  fsmRUN/manual/sum1__972_carry_i_49/O
                         net (fo=1, routed)           0.000    33.109    fsmRUN/manual/sum1__972_carry_i_49_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.659 r  fsmRUN/manual/sum1__972_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.659    fsmRUN/manual/sum1__972_carry_i_25_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.773 r  fsmRUN/manual/sum1__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.773    fsmRUN/manual/sum1__972_carry__0_i_11_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.887 r  fsmRUN/manual/sum1__972_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.887    fsmRUN/manual/sum1__972_carry_i_20_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.001 r  fsmRUN/manual/sum1__972_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.001    fsmRUN/manual/sum1__972_carry_i_17_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  fsmRUN/manual/sum1__972_carry_i_16/CO[1]
                         net (fo=22, routed)          0.859    35.017    fsmRUN/manual/M_second_q_reg[15]_rep__0_21[0]
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.329    35.346 r  fsmRUN/manual/sum1__972_carry_i_29/O
                         net (fo=1, routed)           0.000    35.346    fsmRUN/manual/sum1__972_carry_i_29_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.896 r  fsmRUN/manual/sum1__972_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.896    fsmRUN/manual/sum1__972_carry_i_11_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.010 r  fsmRUN/manual/sum1__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.010    fsmRUN/manual/sum1__972_carry__0_i_6_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.124 r  fsmRUN/manual/sum1__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.124    fsmRUN/manual/sum1__972_carry__1_i_6_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.238 r  fsmRUN/manual/sum1__972_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.238    fsmRUN/manual/sum1__972_carry_i_8_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.395 r  fsmRUN/manual/sum1__972_carry_i_7/CO[1]
                         net (fo=22, routed)          0.821    37.215    fsmRUN/manual/alu/adder/sum1__972_carry_0[1]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.329    37.544 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_15/O
                         net (fo=1, routed)           0.000    37.544    fsmRUN/manual/alu/adder/sum1__972_carry_i_15_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.077 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.077    fsmRUN/manual/alu/adder/sum1__972_carry_i_2_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.194 r  fsmRUN/manual/alu/adder/sum1__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.194    fsmRUN/manual/alu/adder/sum1__972_carry__0_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.311 r  fsmRUN/manual/alu/adder/sum1__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.311    fsmRUN/manual/alu/adder/sum1__972_carry__1_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.428 r  fsmRUN/manual/alu/adder/sum1__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.428    fsmRUN/manual/alu/adder/sum1__972_carry__2_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.585 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.905    39.490    fsmRUN/manual/alu/adder/CO[0]
    SLICE_X53Y88         LUT3 (Prop_lut3_I1_O)        0.332    39.822 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_6/O
                         net (fo=1, routed)           0.000    39.822    fsmRUN/manual/alu/adder/sum1__972_carry_i_6_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.354 r  fsmRUN/manual/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.354    fsmRUN/manual/alu/adder/sum1__972_carry_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.468 r  fsmRUN/manual/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.468    fsmRUN/manual/alu/adder/sum1__972_carry__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.582 r  fsmRUN/manual/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.582    fsmRUN/manual/alu/adder/sum1__972_carry__1_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.696 r  fsmRUN/manual/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.696    fsmRUN/manual/alu/adder/sum1__972_carry__2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.030 r  fsmRUN/manual/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.649    41.679    fsmRUN/manual/alu/adder/sum1__972_carry__3_n_6
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.821    42.500 f  fsmRUN/manual/alu/adder/M_result_q_reg[4]_i_17/O[3]
                         net (fo=1, routed)           0.499    42.999    fsmRUN/manual/sum1[4]
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.306    43.305 f  fsmRUN/manual/M_result_q[4]_i_14__0/O
                         net (fo=1, routed)           0.286    43.591    fsmRUN/manual/alu/adder/M_result_q[4]_i_3_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.124    43.715 f  fsmRUN/manual/alu/adder/M_result_q[4]_i_8/O
                         net (fo=2, routed)           0.847    44.563    fsmRUN/manual/alu/adder/M_result_q[4]_i_8_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.124    44.687 f  fsmRUN/manual/alu/adder/M_result_q[0]_i_8/O
                         net (fo=2, routed)           1.003    45.689    fsmRUN/manual/alu/adder/M_result_q[0]_i_8_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    45.813 r  fsmRUN/manual/alu/adder/M_z_q[0]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    45.813    fsmRUN/manual/M_z_d
    SLICE_X52Y99         FDRE                                         r  fsmRUN/manual/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.443    14.847    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  fsmRUN/manual/M_z_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.081    15.151    fsmRUN/manual/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -45.813    
  -------------------------------------------------------------------
                         slack                                -30.662    

Slack (VIOLATED) :        -30.623ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.486ns  (logic 25.613ns (63.264%)  route 14.873ns (36.736%))
  Logic Levels:           108  (CARRY4=87 LUT1=1 LUT3=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.247 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/O[1]
                         net (fo=1, routed)           0.310    43.557    fsmRUN/auto/sum1[10]
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.303    43.860 r  fsmRUN/auto/M_result_q[10]_i_6__0/O
                         net (fo=3, routed)           0.322    44.181    fsmRUN/auto/alu/adder/M_z_q[0]_i_6_2
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.305 r  fsmRUN/auto/alu/adder/M_result_q[10]_i_4__0/O
                         net (fo=1, routed)           0.598    44.903    fsmRUN/auto/alu/adder/M_result_q[10]_i_4__0_n_0
    SLICE_X48Y89         LUT5 (Prop_lut5_I2_O)        0.124    45.027 f  fsmRUN/auto/alu/adder/M_result_q[10]_i_2__0/O
                         net (fo=1, routed)           0.491    45.518    fsmRUN/auto/alu/adder/M_result_q[10]_i_2__0_n_0
    SLICE_X48Y89         LUT5 (Prop_lut5_I0_O)        0.124    45.642 r  fsmRUN/auto/alu/adder/M_result_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    45.642    fsmRUN/auto/M_result_d0_in[10]
    SLICE_X48Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.439    14.843    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.032    15.019    fsmRUN/auto/M_result_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -45.642    
  -------------------------------------------------------------------
                         slack                                -30.623    

Slack (VIOLATED) :        -30.549ns  (required time - arrival time)
  Source:                 fsmRUN/manual/M_first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.507ns  (logic 25.492ns (62.932%)  route 15.015ns (37.068%))
  Logic Levels:           106  (CARRY4=85 LUT1=1 LUT3=2 LUT4=1 LUT5=15 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.559     5.143    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  fsmRUN/manual/M_first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  fsmRUN/manual/M_first_q_reg[1]/Q
                         net (fo=14, routed)          0.670     6.269    fsmRUN/manual/p_0_in[2]
    SLICE_X57Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.393 r  fsmRUN/manual/sum1__972_carry_i_54/O
                         net (fo=1, routed)           0.000     6.393    fsmRUN/manual/sum1__972_carry_i_54_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.925 r  fsmRUN/manual/sum1__972_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.925    fsmRUN/manual/sum1__972_carry_i_30_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  fsmRUN/manual/sum1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.039    fsmRUN/manual/sum1_carry_i_20_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  fsmRUN/manual/sum1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    fsmRUN/manual/sum1_carry_i_16_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.392 r  fsmRUN/manual/sum1_carry_i_10/O[2]
                         net (fo=1, routed)           0.407     7.799    fsmRUN/manual/alu/adder/sum3[1]
    SLICE_X57Y57         LUT3 (Prop_lut3_I1_O)        0.302     8.101 r  fsmRUN/manual/alu/adder/sum1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.101    fsmRUN/manual/alu/adder/sum1_carry_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.633 r  fsmRUN/manual/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.633    fsmRUN/manual/alu/adder/sum1_carry_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  fsmRUN/manual/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.747    fsmRUN/manual/alu/adder/sum1_carry__0_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  fsmRUN/manual/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.861    fsmRUN/manual/alu/adder/sum1_carry__1_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  fsmRUN/manual/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.975    fsmRUN/manual/alu/adder/sum1_carry__2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.246 r  fsmRUN/manual/alu/adder/M_n_q_reg[0]_i_4/CO[0]
                         net (fo=22, routed)          0.855    10.101    fsmRUN/manual/sum1_carry__2[0]
    SLICE_X54Y57         LUT5 (Prop_lut5_I0_O)        0.373    10.474 r  fsmRUN/manual/M_result_q[14]_i_39/O
                         net (fo=1, routed)           0.000    10.474    fsmRUN/manual/alu/adder/S[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.007 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.007    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_31_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.124    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.241 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.241    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_21_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.358 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.358    fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_18_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.515 r  fsmRUN/manual/alu/adder/M_result_q_reg[14]_i_13/CO[1]
                         net (fo=22, routed)          0.833    12.348    fsmRUN/manual/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.332    12.680 r  fsmRUN/manual/M_result_q[13]_i_37/O
                         net (fo=1, routed)           0.000    12.680    fsmRUN/manual/M_result_q[13]_i_37_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsmRUN/manual/M_result_q_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsmRUN/manual/M_result_q_reg[13]_i_29_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsmRUN/manual/M_result_q_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsmRUN/manual/M_result_q_reg[13]_i_24_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsmRUN/manual/M_result_q_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsmRUN/manual/M_result_q_reg[13]_i_19_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  fsmRUN/manual/M_result_q_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.572    fsmRUN/manual/M_result_q_reg[13]_i_16_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.729 r  fsmRUN/manual/M_result_q_reg[13]_i_15/CO[1]
                         net (fo=22, routed)          0.610    14.340    fsmRUN/manual/M_second_q_reg[15]_rep__0_1[0]
    SLICE_X57Y64         LUT5 (Prop_lut5_I3_O)        0.329    14.669 r  fsmRUN/manual/M_result_q[12]_i_30/O
                         net (fo=1, routed)           0.000    14.669    fsmRUN/manual/M_result_q[12]_i_30_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.201 r  fsmRUN/manual/M_result_q_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.201    fsmRUN/manual/M_result_q_reg[12]_i_21_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.315 r  fsmRUN/manual/M_result_q_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.315    fsmRUN/manual/M_result_q_reg[12]_i_16_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  fsmRUN/manual/M_result_q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    fsmRUN/manual/M_result_q_reg[12]_i_13_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.586 r  fsmRUN/manual/M_result_q_reg[12]_i_11/CO[1]
                         net (fo=22, routed)          0.705    16.290    fsmRUN/manual/M_second_q_reg[15]_rep__0_3[0]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.329    16.619 r  fsmRUN/manual/M_result_q[11]_i_37/O
                         net (fo=1, routed)           0.000    16.619    fsmRUN/manual/M_result_q[11]_i_37_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.152 r  fsmRUN/manual/M_result_q_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.152    fsmRUN/manual/M_result_q_reg[11]_i_29_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.269 r  fsmRUN/manual/M_result_q_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.269    fsmRUN/manual/M_result_q_reg[11]_i_24_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.386 r  fsmRUN/manual/M_result_q_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.386    fsmRUN/manual/M_result_q_reg[11]_i_19_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.503 r  fsmRUN/manual/M_result_q_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.503    fsmRUN/manual/M_result_q_reg[11]_i_16_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.660 r  fsmRUN/manual/M_result_q_reg[11]_i_15/CO[1]
                         net (fo=22, routed)          0.719    18.379    fsmRUN/manual/M_second_q_reg[15]_rep__0_5[0]
    SLICE_X57Y68         LUT5 (Prop_lut5_I0_O)        0.332    18.711 r  fsmRUN/manual/M_result_q[10]_i_33/O
                         net (fo=1, routed)           0.000    18.711    fsmRUN/manual/M_result_q[10]_i_33_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.261 r  fsmRUN/manual/M_result_q_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.261    fsmRUN/manual/M_result_q_reg[10]_i_25_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.375 r  fsmRUN/manual/M_result_q_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.375    fsmRUN/manual/M_result_q_reg[10]_i_20_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  fsmRUN/manual/M_result_q_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.489    fsmRUN/manual/M_result_q_reg[10]_i_15_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  fsmRUN/manual/M_result_q_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.603    fsmRUN/manual/M_result_q_reg[10]_i_12_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.760 r  fsmRUN/manual/M_result_q_reg[10]_i_10/CO[1]
                         net (fo=22, routed)          0.871    20.632    fsmRUN/manual/M_second_q_reg[15]_rep__0_7[0]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.329    20.961 r  fsmRUN/manual/M_result_q[9]_i_37/O
                         net (fo=1, routed)           0.000    20.961    fsmRUN/manual/M_result_q[9]_i_37_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.511 r  fsmRUN/manual/M_result_q_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.511    fsmRUN/manual/M_result_q_reg[9]_i_29_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.625 r  fsmRUN/manual/M_result_q_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.625    fsmRUN/manual/M_result_q_reg[9]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  fsmRUN/manual/M_result_q_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.739    fsmRUN/manual/M_result_q_reg[9]_i_19_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  fsmRUN/manual/M_result_q_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.853    fsmRUN/manual/M_result_q_reg[9]_i_16_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.010 r  fsmRUN/manual/M_result_q_reg[9]_i_13/CO[1]
                         net (fo=22, routed)          0.670    22.679    fsmRUN/manual/M_second_q_reg[15]_rep__0_9[0]
    SLICE_X55Y73         LUT5 (Prop_lut5_I0_O)        0.329    23.008 r  fsmRUN/manual/sum1__972_carry_i_122/O
                         net (fo=1, routed)           0.000    23.008    fsmRUN/manual/sum1__972_carry_i_122_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.558 r  fsmRUN/manual/sum1__972_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    23.558    fsmRUN/manual/sum1__972_carry_i_110_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  fsmRUN/manual/M_result_q_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    23.681    fsmRUN/manual/M_result_q_reg[8]_i_27_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.795 r  fsmRUN/manual/M_result_q_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.795    fsmRUN/manual/M_result_q_reg[8]_i_22_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.909 r  fsmRUN/manual/M_result_q_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.909    fsmRUN/manual/M_result_q_reg[8]_i_15_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.066 r  fsmRUN/manual/M_result_q_reg[8]_i_11/CO[1]
                         net (fo=22, routed)          0.808    24.875    fsmRUN/manual/M_second_q_reg[15]_rep__0_11[0]
    SLICE_X56Y75         LUT5 (Prop_lut5_I0_O)        0.329    25.204 r  fsmRUN/manual/sum1__972_carry_i_118/O
                         net (fo=1, routed)           0.000    25.204    fsmRUN/manual/sum1__972_carry_i_118_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.737 r  fsmRUN/manual/sum1__972_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.737    fsmRUN/manual/sum1__972_carry_i_101_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  fsmRUN/manual/sum1__972_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.854    fsmRUN/manual/sum1__972_carry_i_96_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.971 r  fsmRUN/manual/M_result_q_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.971    fsmRUN/manual/M_result_q_reg[7]_i_21_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.088 r  fsmRUN/manual/M_result_q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.088    fsmRUN/manual/M_result_q_reg[7]_i_17_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.245 r  fsmRUN/manual/M_result_q_reg[7]_i_13/CO[1]
                         net (fo=22, routed)          0.494    26.739    fsmRUN/manual/M_second_q_reg[15]_rep__0_13[0]
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.332    27.071 r  fsmRUN/manual/sum1__972_carry_i_109/O
                         net (fo=1, routed)           0.000    27.071    fsmRUN/manual/sum1__972_carry_i_109_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.621 r  fsmRUN/manual/sum1__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    27.621    fsmRUN/manual/sum1__972_carry_i_87_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.735 r  fsmRUN/manual/sum1__972_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.735    fsmRUN/manual/sum1__972_carry_i_82_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  fsmRUN/manual/sum1__972_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    27.849    fsmRUN/manual/sum1__972_carry_i_77_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  fsmRUN/manual/M_result_q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.963    fsmRUN/manual/M_result_q_reg[6]_i_15_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.120 r  fsmRUN/manual/M_result_q_reg[6]_i_11/CO[1]
                         net (fo=22, routed)          0.704    28.824    fsmRUN/manual/M_second_q_reg[15]_rep__0_15[0]
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.329    29.153 r  fsmRUN/manual/sum1__972_carry_i_95/O
                         net (fo=1, routed)           0.000    29.153    fsmRUN/manual/sum1__972_carry_i_95_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.703 r  fsmRUN/manual/sum1__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    29.703    fsmRUN/manual/sum1__972_carry_i_68_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.817 r  fsmRUN/manual/sum1__972_carry_i_63/CO[3]
                         net (fo=1, routed)           0.000    29.817    fsmRUN/manual/sum1__972_carry_i_63_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.931 r  fsmRUN/manual/sum1__972_carry_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.931    fsmRUN/manual/sum1__972_carry_i_58_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  fsmRUN/manual/sum1__972_carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.045    fsmRUN/manual/sum1__972_carry_i_55_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.202 r  fsmRUN/manual/M_result_q_reg[5]_i_12/CO[1]
                         net (fo=22, routed)          0.685    30.887    fsmRUN/manual/M_second_q_reg[15]_rep__0_17[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.329    31.216 r  fsmRUN/manual/sum1__972_carry_i_76/O
                         net (fo=1, routed)           0.000    31.216    fsmRUN/manual/sum1__972_carry_i_76_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.749 r  fsmRUN/manual/sum1__972_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.749    fsmRUN/manual/sum1__972_carry_i_45_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.866 r  fsmRUN/manual/sum1__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.866    fsmRUN/manual/sum1__972_carry_i_40_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.983 r  fsmRUN/manual/sum1__972_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.983    fsmRUN/manual/sum1__972_carry_i_35_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.100 r  fsmRUN/manual/sum1__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.100    fsmRUN/manual/sum1__972_carry_i_32_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.257 r  fsmRUN/manual/sum1__972_carry_i_31/CO[1]
                         net (fo=22, routed)          0.520    32.777    fsmRUN/manual/M_second_q_reg[15]_rep__0_19[0]
    SLICE_X57Y87         LUT5 (Prop_lut5_I0_O)        0.332    33.109 r  fsmRUN/manual/sum1__972_carry_i_49/O
                         net (fo=1, routed)           0.000    33.109    fsmRUN/manual/sum1__972_carry_i_49_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.659 r  fsmRUN/manual/sum1__972_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.659    fsmRUN/manual/sum1__972_carry_i_25_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.773 r  fsmRUN/manual/sum1__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.773    fsmRUN/manual/sum1__972_carry__0_i_11_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.887 r  fsmRUN/manual/sum1__972_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.887    fsmRUN/manual/sum1__972_carry_i_20_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.001 r  fsmRUN/manual/sum1__972_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.001    fsmRUN/manual/sum1__972_carry_i_17_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  fsmRUN/manual/sum1__972_carry_i_16/CO[1]
                         net (fo=22, routed)          0.859    35.017    fsmRUN/manual/M_second_q_reg[15]_rep__0_21[0]
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.329    35.346 r  fsmRUN/manual/sum1__972_carry_i_29/O
                         net (fo=1, routed)           0.000    35.346    fsmRUN/manual/sum1__972_carry_i_29_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.896 r  fsmRUN/manual/sum1__972_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.896    fsmRUN/manual/sum1__972_carry_i_11_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.010 r  fsmRUN/manual/sum1__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.010    fsmRUN/manual/sum1__972_carry__0_i_6_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.124 r  fsmRUN/manual/sum1__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.124    fsmRUN/manual/sum1__972_carry__1_i_6_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.238 r  fsmRUN/manual/sum1__972_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.238    fsmRUN/manual/sum1__972_carry_i_8_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.395 r  fsmRUN/manual/sum1__972_carry_i_7/CO[1]
                         net (fo=22, routed)          0.821    37.215    fsmRUN/manual/alu/adder/sum1__972_carry_0[1]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.329    37.544 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_15/O
                         net (fo=1, routed)           0.000    37.544    fsmRUN/manual/alu/adder/sum1__972_carry_i_15_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.077 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.077    fsmRUN/manual/alu/adder/sum1__972_carry_i_2_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.194 r  fsmRUN/manual/alu/adder/sum1__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.194    fsmRUN/manual/alu/adder/sum1__972_carry__0_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.311 r  fsmRUN/manual/alu/adder/sum1__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.311    fsmRUN/manual/alu/adder/sum1__972_carry__1_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.428 r  fsmRUN/manual/alu/adder/sum1__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.428    fsmRUN/manual/alu/adder/sum1__972_carry__2_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.585 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.905    39.490    fsmRUN/manual/alu/adder/CO[0]
    SLICE_X53Y88         LUT3 (Prop_lut3_I1_O)        0.332    39.822 r  fsmRUN/manual/alu/adder/sum1__972_carry_i_6/O
                         net (fo=1, routed)           0.000    39.822    fsmRUN/manual/alu/adder/sum1__972_carry_i_6_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.354 r  fsmRUN/manual/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.354    fsmRUN/manual/alu/adder/sum1__972_carry_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.468 r  fsmRUN/manual/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.468    fsmRUN/manual/alu/adder/sum1__972_carry__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.582 r  fsmRUN/manual/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.582    fsmRUN/manual/alu/adder/sum1__972_carry__1_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.696 r  fsmRUN/manual/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.696    fsmRUN/manual/alu/adder/sum1__972_carry__2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.030 r  fsmRUN/manual/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.649    41.679    fsmRUN/manual/alu/adder/sum1__972_carry__3_n_6
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.759    42.438 r  fsmRUN/manual/alu/adder/M_result_q_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.438    fsmRUN/manual/alu/adder/M_result_q_reg[4]_i_17_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.751 f  fsmRUN/manual/alu/adder/M_result_q_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.592    43.343    fsmRUN/manual/sum1[8]
    SLICE_X50Y99         LUT6 (Prop_lut6_I3_O)        0.306    43.649 f  fsmRUN/manual/M_result_q[8]_i_7/O
                         net (fo=1, routed)           0.294    43.943    fsmRUN/manual/alu/adder/M_result_q[0]_i_7_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124    44.067 f  fsmRUN/manual/alu/adder/M_result_q[8]_i_4/O
                         net (fo=2, routed)           0.578    44.645    fsmRUN/manual/alu/adder/M_result_q[8]_i_4_n_0
    SLICE_X51Y99         LUT4 (Prop_lut4_I0_O)        0.124    44.769 f  fsmRUN/manual/alu/adder/M_result_q[0]_i_7/O
                         net (fo=2, routed)           0.757    45.526    fsmRUN/manual/alu/adder/M_result_q[0]_i_7_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.124    45.650 r  fsmRUN/manual/alu/adder/M_result_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    45.650    fsmRUN/manual/M_result_d0_in[0]
    SLICE_X51Y97         FDRE                                         r  fsmRUN/manual/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.443    14.847    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  fsmRUN/manual/M_result_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.031    15.101    fsmRUN/manual/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -45.650    
  -------------------------------------------------------------------
                         slack                                -30.549    

Slack (VIOLATED) :        -30.440ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.301ns  (logic 25.727ns (63.838%)  route 14.574ns (36.162%))
  Logic Levels:           109  (CARRY4=88 LUT1=1 LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.027 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    43.027    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.361 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_5__0/O[1]
                         net (fo=1, routed)           0.299    43.660    fsmRUN/auto/sum1[14]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.303    43.963 r  fsmRUN/auto/M_result_q[14]_i_7__0/O
                         net (fo=2, routed)           0.171    44.134    fsmRUN/auto/alu/adder/M_result_q[14]_i_2__0_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.258 r  fsmRUN/auto/alu/adder/M_result_q[14]_i_4__0/O
                         net (fo=1, routed)           0.544    44.802    fsmRUN/auto/alu/adder/M_result_q[14]_i_4__0_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.124    44.926 f  fsmRUN/auto/alu/adder/M_result_q[14]_i_2__0/O
                         net (fo=1, routed)           0.407    45.333    fsmRUN/auto/alu/adder/M_result_q[14]_i_2__0_n_0
    SLICE_X53Y87         LUT5 (Prop_lut5_I0_O)        0.124    45.457 r  fsmRUN/auto/alu/adder/M_result_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    45.457    fsmRUN/auto/M_result_d0_in[14]
    SLICE_X53Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.438    14.842    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[14]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)        0.031    15.017    fsmRUN/auto/M_result_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -45.457    
  -------------------------------------------------------------------
                         slack                                -30.440    

Slack (VIOLATED) :        -30.434ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.293ns  (logic 25.595ns (63.522%)  route 14.698ns (36.478%))
  Logic Levels:           108  (CARRY4=87 LUT1=1 LUT3=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.226 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/O[3]
                         net (fo=1, routed)           0.323    43.549    fsmRUN/auto/sum1[12]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.306    43.855 r  fsmRUN/auto/M_result_q[12]_i_6__0/O
                         net (fo=2, routed)           0.275    44.129    fsmRUN/auto/alu/adder/M_result_q[12]_i_2__0_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.253 r  fsmRUN/auto/alu/adder/M_result_q[12]_i_4__0/O
                         net (fo=1, routed)           0.794    45.047    fsmRUN/auto/alu/adder/M_result_q[12]_i_4__0_n_0
    SLICE_X57Y86         LUT5 (Prop_lut5_I2_O)        0.124    45.171 f  fsmRUN/auto/alu/adder/M_result_q[12]_i_2__0/O
                         net (fo=1, routed)           0.154    45.325    fsmRUN/auto/alu/adder/M_result_q[12]_i_2__0_n_0
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124    45.449 r  fsmRUN/auto/alu/adder/M_result_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    45.449    fsmRUN/auto/M_result_d0_in[12]
    SLICE_X57Y86         FDRE                                         r  fsmRUN/auto/M_result_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.438    14.842    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  fsmRUN/auto/M_result_q_reg[12]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)        0.029    15.015    fsmRUN/auto/M_result_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -45.449    
  -------------------------------------------------------------------
                         slack                                -30.434    

Slack (VIOLATED) :        -30.308ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.235ns  (logic 25.499ns (63.376%)  route 14.736ns (36.624%))
  Logic Levels:           107  (CARRY4=86 LUT1=1 LUT3=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.133 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.498    43.631    fsmRUN/auto/sum1[6]
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.303    43.934 r  fsmRUN/auto/M_result_q[6]_i_6__0/O
                         net (fo=1, routed)           0.171    44.105    fsmRUN/auto/alu/adder/M_result_q[0]_i_6__0_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.229 r  fsmRUN/auto/alu/adder/M_result_q[6]_i_4__0/O
                         net (fo=3, routed)           0.752    44.981    fsmRUN/auto/alu/adder/M_result_q[6]_i_4__0_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I2_O)        0.124    45.105 f  fsmRUN/auto/alu/adder/M_result_q[6]_i_2__0/O
                         net (fo=1, routed)           0.162    45.267    fsmRUN/auto/alu/adder/M_result_q[6]_i_2__0_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I0_O)        0.124    45.391 r  fsmRUN/auto/alu/adder/M_result_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    45.391    fsmRUN/auto/M_result_d0_in[6]
    SLICE_X58Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.506    14.910    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[6]/C
                         clock pessimism              0.179    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.029    15.083    fsmRUN/auto/M_result_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -45.391    
  -------------------------------------------------------------------
                         slack                                -30.308    

Slack (VIOLATED) :        -30.294ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.153ns  (logic 25.517ns (63.550%)  route 14.636ns (36.450%))
  Logic Levels:           108  (CARRY4=87 LUT1=1 LUT3=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.152 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/O[2]
                         net (fo=1, routed)           0.304    43.456    fsmRUN/auto/sum1[11]
    SLICE_X49Y90         LUT6 (Prop_lut6_I3_O)        0.302    43.758 r  fsmRUN/auto/M_result_q[11]_i_6__0/O
                         net (fo=2, routed)           0.308    44.066    fsmRUN/auto/alu/adder/M_z_q[0]_i_5_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.124    44.190 r  fsmRUN/auto/alu/adder/M_result_q[11]_i_4/O
                         net (fo=1, routed)           0.576    44.766    fsmRUN/auto/alu/adder/M_result_q[11]_i_4_n_0
    SLICE_X52Y89         LUT5 (Prop_lut5_I2_O)        0.124    44.890 f  fsmRUN/auto/alu/adder/M_result_q[11]_i_2/O
                         net (fo=1, routed)           0.295    45.185    fsmRUN/auto/alu/adder/M_result_q[11]_i_2_n_0
    SLICE_X53Y87         LUT5 (Prop_lut5_I0_O)        0.124    45.309 r  fsmRUN/auto/alu/adder/M_result_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    45.309    fsmRUN/auto/M_result_d0_in[11]
    SLICE_X53Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.438    14.842    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  fsmRUN/auto/M_result_q_reg[11]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)        0.029    15.015    fsmRUN/auto/M_result_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -45.309    
  -------------------------------------------------------------------
                         slack                                -30.294    

Slack (VIOLATED) :        -30.276ns  (required time - arrival time)
  Source:                 fsmRUN/auto/M_first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.186ns  (logic 25.631ns (63.781%)  route 14.555ns (36.219%))
  Logic Levels:           109  (CARRY4=88 LUT1=1 LUT3=2 LUT5=17 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.572     5.156    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  fsmRUN/auto/M_first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  fsmRUN/auto/M_first_q_reg[3]/Q
                         net (fo=13, routed)          0.706     6.380    fsmRUN/auto/M_first_q[3]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  fsmRUN/auto/sum1__972_carry_i_52__0/O
                         net (fo=1, routed)           0.000     6.504    fsmRUN/auto/sum1__972_carry_i_52__0_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.902 r  fsmRUN/auto/sum1__972_carry_i_30__0/CO[3]
                         net (fo=1, routed)           0.001     6.903    fsmRUN/auto/sum1__972_carry_i_30__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsmRUN/auto/sum1_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsmRUN/auto/sum1_carry_i_20__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsmRUN/auto/sum1_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsmRUN/auto/sum1_carry_i_16__0_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsmRUN/auto/sum1_carry_i_10__0/O[2]
                         net (fo=1, routed)           0.716     8.086    fsmRUN/auto/alu/adder/sum3[1]
    SLICE_X54Y49         LUT3 (Prop_lut3_I1_O)        0.302     8.388 r  fsmRUN/auto/alu/adder/sum1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.388    fsmRUN/auto/alu/adder/sum1_carry_i_8__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.901 r  fsmRUN/auto/alu/adder/sum1_carry/CO[3]
                         net (fo=1, routed)           0.001     8.901    fsmRUN/auto/alu/adder/sum1_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  fsmRUN/auto/alu/adder/sum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    fsmRUN/auto/alu/adder/sum1_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  fsmRUN/auto/alu/adder/sum1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.135    fsmRUN/auto/alu/adder/sum1_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  fsmRUN/auto/alu/adder/sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    fsmRUN/auto/alu/adder/sum1_carry__2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.506 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_4__0/CO[0]
                         net (fo=22, routed)          0.870    10.377    fsmRUN/auto/sum1_carry__2[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.367    10.744 r  fsmRUN/auto/M_n_q[0]_i_60/O
                         net (fo=1, routed)           0.000    10.744    fsmRUN/auto/alu/adder/S[0]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.294    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_47_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.001    11.409    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_37_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.523    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_27_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.637    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_21_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_15/CO[1]
                         net (fo=22, routed)          0.683    12.477    fsmRUN/auto/M_second_q_reg[15]_rep__0_0[0]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    12.806 r  fsmRUN/auto/M_n_q[0]_i_64/O
                         net (fo=1, routed)           0.000    12.806    fsmRUN/auto/M_n_q[0]_i_64_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.339 r  fsmRUN/auto/M_n_q_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.339    fsmRUN/auto/M_n_q_reg[0]_i_52_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.456 r  fsmRUN/auto/M_n_q_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.456    fsmRUN/auto/M_n_q_reg[0]_i_42_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.573 r  fsmRUN/auto/M_n_q_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmRUN/auto/M_n_q_reg[0]_i_32_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.690 r  fsmRUN/auto/M_n_q_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.690    fsmRUN/auto/M_n_q_reg[0]_i_24_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.847 r  fsmRUN/auto/M_n_q_reg[0]_i_16/CO[1]
                         net (fo=22, routed)          0.655    14.502    fsmRUN/auto/M_second_q_reg[15]_rep__0_2[0]
    SLICE_X55Y53         LUT5 (Prop_lut5_I0_O)        0.332    14.834 r  fsmRUN/auto/M_result_q[12]_i_35/O
                         net (fo=1, routed)           0.000    14.834    fsmRUN/auto/M_result_q[12]_i_35_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.384 r  fsmRUN/auto/M_result_q_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.384    fsmRUN/auto/M_result_q_reg[12]_i_27_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  fsmRUN/auto/M_result_q_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.498    fsmRUN/auto/M_result_q_reg[12]_i_22_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.612 r  fsmRUN/auto/M_result_q_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.612    fsmRUN/auto/M_result_q_reg[12]_i_17_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.726 r  fsmRUN/auto/M_result_q_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.726    fsmRUN/auto/M_result_q_reg[12]_i_14_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.883 r  fsmRUN/auto/M_result_q_reg[12]_i_10/CO[1]
                         net (fo=22, routed)          0.685    16.568    fsmRUN/auto/M_second_q_reg[15]_rep__0_4[0]
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.329    16.897 r  fsmRUN/auto/M_result_q[11]_i_37__0/O
                         net (fo=1, routed)           0.000    16.897    fsmRUN/auto/M_result_q[11]_i_37__0_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.430 r  fsmRUN/auto/M_result_q_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    17.430    fsmRUN/auto/M_result_q_reg[11]_i_29__0_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.547 r  fsmRUN/auto/M_result_q_reg[11]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    17.547    fsmRUN/auto/M_result_q_reg[11]_i_24__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.664 r  fsmRUN/auto/M_result_q_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    17.664    fsmRUN/auto/M_result_q_reg[11]_i_19__0_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.781 r  fsmRUN/auto/M_result_q_reg[11]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000    17.781    fsmRUN/auto/M_result_q_reg[11]_i_15__0_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.938 r  fsmRUN/auto/M_result_q_reg[11]_i_10/CO[1]
                         net (fo=22, routed)          0.663    18.602    fsmRUN/auto/M_second_q_reg[15]_rep__0_6[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.332    18.934 r  fsmRUN/auto/M_result_q[10]_i_34/O
                         net (fo=1, routed)           0.000    18.934    fsmRUN/auto/M_result_q[10]_i_34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.467 r  fsmRUN/auto/M_result_q_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.467    fsmRUN/auto/M_result_q_reg[10]_i_26_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  fsmRUN/auto/M_result_q_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.584    fsmRUN/auto/M_result_q_reg[10]_i_21_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  fsmRUN/auto/M_result_q_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.701    fsmRUN/auto/M_result_q_reg[10]_i_16_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  fsmRUN/auto/M_result_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.818    fsmRUN/auto/M_result_q_reg[10]_i_13_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  fsmRUN/auto/M_result_q_reg[10]_i_10__0/CO[1]
                         net (fo=22, routed)          0.809    20.784    fsmRUN/auto/M_second_q_reg[15]_rep__0_8[0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.332    21.116 r  fsmRUN/auto/M_result_q[9]_i_38/O
                         net (fo=1, routed)           0.000    21.116    fsmRUN/auto/M_result_q[9]_i_38_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.666 r  fsmRUN/auto/M_result_q_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.666    fsmRUN/auto/M_result_q_reg[9]_i_30_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  fsmRUN/auto/M_result_q_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.780    fsmRUN/auto/M_result_q_reg[9]_i_25_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  fsmRUN/auto/M_result_q_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.894    fsmRUN/auto/M_result_q_reg[9]_i_20_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.008 r  fsmRUN/auto/M_result_q_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.008    fsmRUN/auto/M_result_q_reg[9]_i_17_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.165 r  fsmRUN/auto/M_result_q_reg[9]_i_13__0/CO[1]
                         net (fo=23, routed)          0.857    23.022    fsmRUN/auto/M_second_q_reg[15]_rep__0_10[0]
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.329    23.351 r  fsmRUN/auto/sum1__972_carry_i_122__0/O
                         net (fo=1, routed)           0.000    23.351    fsmRUN/auto/sum1__972_carry_i_122__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.884 r  fsmRUN/auto/sum1__972_carry_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    fsmRUN/auto/sum1__972_carry_i_110__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.001 r  fsmRUN/auto/M_result_q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.001    fsmRUN/auto/M_result_q_reg[8]_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.118 r  fsmRUN/auto/M_result_q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.118    fsmRUN/auto/M_result_q_reg[8]_i_18_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.235 r  fsmRUN/auto/M_result_q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.235    fsmRUN/auto/M_result_q_reg[8]_i_14_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  fsmRUN/auto/M_result_q_reg[8]_i_10/CO[1]
                         net (fo=23, routed)          0.664    25.055    fsmRUN/auto/M_second_q_reg[15]_rep__0_12[0]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.332    25.387 r  fsmRUN/auto/sum1__972_carry_i_118__0/O
                         net (fo=1, routed)           0.000    25.387    fsmRUN/auto/sum1__972_carry_i_118__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.920 r  fsmRUN/auto/sum1__972_carry_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    25.920    fsmRUN/auto/sum1__972_carry_i_101__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.037 r  fsmRUN/auto/sum1__972_carry_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    26.037    fsmRUN/auto/sum1__972_carry_i_96__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.154 r  fsmRUN/auto/M_result_q_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.154    fsmRUN/auto/M_result_q_reg[7]_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.271 r  fsmRUN/auto/M_result_q_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.271    fsmRUN/auto/M_result_q_reg[7]_i_15_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.428 r  fsmRUN/auto/M_result_q_reg[7]_i_11/CO[1]
                         net (fo=22, routed)          0.900    27.328    fsmRUN/auto/M_second_q_reg[15]_rep__0_14[0]
    SLICE_X53Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.660 r  fsmRUN/auto/sum1__972_carry_i_109__0/O
                         net (fo=1, routed)           0.000    27.660    fsmRUN/auto/sum1__972_carry_i_109__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.210 r  fsmRUN/auto/sum1__972_carry_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    28.210    fsmRUN/auto/sum1__972_carry_i_87__0_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.324 r  fsmRUN/auto/sum1__972_carry_i_82__0/CO[3]
                         net (fo=1, routed)           0.000    28.324    fsmRUN/auto/sum1__972_carry_i_82__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.438 r  fsmRUN/auto/sum1__972_carry_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    28.438    fsmRUN/auto/sum1__972_carry_i_77__0_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.552 r  fsmRUN/auto/M_result_q_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.552    fsmRUN/auto/M_result_q_reg[6]_i_12_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.709 r  fsmRUN/auto/M_result_q_reg[6]_i_9/CO[1]
                         net (fo=22, routed)          0.683    29.391    fsmRUN/auto/M_second_q_reg[15]_rep__0_16[0]
    SLICE_X52Y71         LUT5 (Prop_lut5_I0_O)        0.329    29.720 r  fsmRUN/auto/sum1__972_carry_i_95__0/O
                         net (fo=1, routed)           0.000    29.720    fsmRUN/auto/sum1__972_carry_i_95__0_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.253 r  fsmRUN/auto/sum1__972_carry_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    30.253    fsmRUN/auto/sum1__972_carry_i_68__0_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.370 r  fsmRUN/auto/sum1__972_carry_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    fsmRUN/auto/sum1__972_carry_i_63__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.487 r  fsmRUN/auto/sum1__972_carry_i_58__0/CO[3]
                         net (fo=1, routed)           0.000    30.487    fsmRUN/auto/sum1__972_carry_i_58__0_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.604 r  fsmRUN/auto/sum1__972_carry_i_55__0/CO[3]
                         net (fo=1, routed)           0.009    30.613    fsmRUN/auto/sum1__972_carry_i_55__0_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.770 r  fsmRUN/auto/M_result_q_reg[5]_i_12__0/CO[1]
                         net (fo=22, routed)          0.823    31.594    fsmRUN/auto/M_second_q_reg[15]_rep__0_18[0]
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.332    31.926 r  fsmRUN/auto/sum1__972_carry_i_76__0/O
                         net (fo=1, routed)           0.000    31.926    fsmRUN/auto/sum1__972_carry_i_76__0_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.459 r  fsmRUN/auto/sum1__972_carry_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    32.459    fsmRUN/auto/sum1__972_carry_i_45__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.576 r  fsmRUN/auto/sum1__972_carry_i_40__0/CO[3]
                         net (fo=1, routed)           0.009    32.585    fsmRUN/auto/sum1__972_carry_i_40__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.702 r  fsmRUN/auto/sum1__972_carry_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    32.702    fsmRUN/auto/sum1__972_carry_i_35__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.819 r  fsmRUN/auto/sum1__972_carry_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    32.819    fsmRUN/auto/sum1__972_carry_i_32__0_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.976 r  fsmRUN/auto/sum1__972_carry_i_31__0/CO[1]
                         net (fo=23, routed)          0.675    33.651    fsmRUN/auto/M_second_q_reg[15]_rep__0_20[0]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.332    33.983 r  fsmRUN/auto/sum1__972_carry_i_49__0/O
                         net (fo=1, routed)           0.000    33.983    fsmRUN/auto/sum1__972_carry_i_49__0_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.516 r  fsmRUN/auto/sum1__972_carry_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    34.516    fsmRUN/auto/sum1__972_carry_i_25__0_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.633 r  fsmRUN/auto/sum1__972_carry__0_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    34.633    fsmRUN/auto/sum1__972_carry__0_i_11__0_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.750 r  fsmRUN/auto/sum1__972_carry_i_20__0/CO[3]
                         net (fo=1, routed)           0.000    34.750    fsmRUN/auto/sum1__972_carry_i_20__0_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.867 r  fsmRUN/auto/sum1__972_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    34.867    fsmRUN/auto/sum1__972_carry_i_17__0_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.024 r  fsmRUN/auto/sum1__972_carry_i_16__0/CO[1]
                         net (fo=22, routed)          0.677    35.701    fsmRUN/auto/M_second_q_reg[15]_rep__0_22[0]
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.332    36.033 r  fsmRUN/auto/sum1__972_carry_i_29__0/O
                         net (fo=1, routed)           0.000    36.033    fsmRUN/auto/sum1__972_carry_i_29__0_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.583 r  fsmRUN/auto/sum1__972_carry_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    36.583    fsmRUN/auto/sum1__972_carry_i_11__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.697 r  fsmRUN/auto/sum1__972_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.697    fsmRUN/auto/sum1__972_carry__0_i_6__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.811 r  fsmRUN/auto/sum1__972_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    36.811    fsmRUN/auto/sum1__972_carry__1_i_6__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.925 r  fsmRUN/auto/sum1__972_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    36.925    fsmRUN/auto/sum1__972_carry_i_8__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.082 r  fsmRUN/auto/sum1__972_carry_i_7__0/CO[1]
                         net (fo=22, routed)          0.739    37.821    fsmRUN/auto/alu/adder/sum1__972_carry_0[1]
    SLICE_X52Y83         LUT5 (Prop_lut5_I0_O)        0.329    38.150 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0/O
                         net (fo=1, routed)           0.000    38.150    fsmRUN/auto/alu/adder/sum1__972_carry_i_15__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.683 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    38.683    fsmRUN/auto/alu/adder/sum1__972_carry_i_2__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.800 r  fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.800    fsmRUN/auto/alu/adder/sum1__972_carry__0_i_1__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.917 r  fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    38.917    fsmRUN/auto/alu/adder/sum1__972_carry__1_i_1__0_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.034 r  fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    39.034    fsmRUN/auto/alu/adder/sum1__972_carry__2_i_1__0_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.191 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_1__0/CO[1]
                         net (fo=21, routed)          0.785    39.976    fsmRUN/auto/alu/adder/CO[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.332    40.308 r  fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0/O
                         net (fo=1, routed)           0.000    40.308    fsmRUN/auto/alu/adder/sum1__972_carry_i_6__0_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.821 r  fsmRUN/auto/alu/adder/sum1__972_carry/CO[3]
                         net (fo=1, routed)           0.000    40.821    fsmRUN/auto/alu/adder/sum1__972_carry_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.938 r  fsmRUN/auto/alu/adder/sum1__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.938    fsmRUN/auto/alu/adder/sum1__972_carry__0_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.055 r  fsmRUN/auto/alu/adder/sum1__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.055    fsmRUN/auto/alu/adder/sum1__972_carry__1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.172 r  fsmRUN/auto/alu/adder/sum1__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.172    fsmRUN/auto/alu/adder/sum1__972_carry__2_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.495 r  fsmRUN/auto/alu/adder/sum1__972_carry__3/O[1]
                         net (fo=3, routed)           0.541    42.037    fsmRUN/auto/alu/adder/sum1__972_carry__3_n_6
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.762    42.799 r  fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.799    fsmRUN/auto/alu/adder/M_z_q_reg[0]_i_9_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.913 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.913    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_10_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.027 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    43.027    fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_6__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.266 r  fsmRUN/auto/alu/adder/M_n_q_reg[0]_i_5__0/O[2]
                         net (fo=1, routed)           0.578    43.843    fsmRUN/auto/sum1[15]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.302    44.145 r  fsmRUN/auto/M_n_q[0]_i_2__0/O
                         net (fo=4, routed)           0.184    44.329    fsmRUN/auto/alu/adder/M_n_q_reg[0]_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I0_O)        0.124    44.453 r  fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0/O
                         net (fo=3, routed)           0.476    44.929    fsmRUN/auto/alu/adder/M_v_q[0]_i_2__0_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    45.053 f  fsmRUN/auto/alu/adder/M_result_q[15]_i_3__0/O
                         net (fo=1, routed)           0.165    45.218    fsmRUN/auto/alu/adder/M_result_q[15]_i_3__0_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I0_O)        0.124    45.342 r  fsmRUN/auto/alu/adder/M_result_q[15]_i_2__0/O
                         net (fo=1, routed)           0.000    45.342    fsmRUN/auto/M_result_d0_in[15]
    SLICE_X56Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.441    14.845    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[15]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.077    15.066    fsmRUN/auto/M_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -45.342    
  -------------------------------------------------------------------
                         slack                                -30.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_display_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.588     1.532    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fsmRUN/auto/M_display_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/auto/M_display_q_reg[25]/Q
                         net (fo=1, routed)           0.087     1.760    fsmRUN/auto/M_auto_displayOUT[25]
    SLICE_X60Y85         LUT3 (Prop_lut3_I0_O)        0.048     1.808 r  fsmRUN/auto/M_display_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    fsmRUN/M_display_d[25]
    SLICE_X60Y85         FDRE                                         r  fsmRUN/M_display_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.856     2.046    fsmRUN/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  fsmRUN/M_display_q_reg[25]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.131     1.676    fsmRUN/M_display_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_display_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.588     1.532    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  fsmRUN/manual/M_display_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/manual/M_display_q_reg[12]/Q
                         net (fo=1, routed)           0.091     1.764    fsmRUN/auto/M_display_q_reg[25]_0[5]
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  fsmRUN/auto/M_display_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    fsmRUN/M_display_d[12]
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.856     2.046    fsmRUN/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[12]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.121     1.666    fsmRUN/M_display_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_display_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.589     1.533    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  fsmRUN/manual/M_display_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/manual/M_display_q_reg[0]/Q
                         net (fo=1, routed)           0.130     1.804    fsmRUN/auto/M_display_q_reg[25]_0[0]
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  fsmRUN/auto/M_display_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    fsmRUN/M_display_d[0]
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.856     2.046    fsmRUN/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[0]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.120     1.667    fsmRUN/M_display_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fsmRUN/auto/slowClockEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_autoBrain_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.584     1.528    fsmRUN/auto/slowClockEdge/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  fsmRUN/auto/slowClockEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  fsmRUN/auto/slowClockEdge/M_last_q_reg/Q
                         net (fo=4, routed)           0.120     1.789    fsmRUN/auto/slowClockEdge/M_last_q
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  fsmRUN/auto/slowClockEdge/M_autoBrain_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    fsmRUN/auto/slowClockEdge_n_1
    SLICE_X59Y80         FDRE                                         r  fsmRUN/auto/M_autoBrain_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.851     2.041    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  fsmRUN/auto/M_autoBrain_q_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.091     1.632    fsmRUN/auto/M_autoBrain_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fsmRUN/auto/slowClockEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_autoBrain_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.584     1.528    fsmRUN/auto/slowClockEdge/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  fsmRUN/auto/slowClockEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  fsmRUN/auto/slowClockEdge/M_last_q_reg/Q
                         net (fo=4, routed)           0.121     1.790    fsmRUN/auto/slowClock/M_last_q
    SLICE_X59Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  fsmRUN/auto/slowClock/M_autoBrain_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    fsmRUN/auto/slowClock_n_7
    SLICE_X59Y80         FDRE                                         r  fsmRUN/auto/M_autoBrain_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.851     2.041    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  fsmRUN/auto/M_autoBrain_q_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092     1.633    fsmRUN/auto/M_autoBrain_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_display_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.571%)  route 0.155ns (45.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.588     1.532    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  fsmRUN/auto/M_display_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/auto/M_display_q_reg[27]/Q
                         net (fo=1, routed)           0.155     1.828    fsmRUN/auto/M_auto_displayOUT[27]
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  fsmRUN/auto/M_display_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    fsmRUN/M_display_d[27]
    SLICE_X62Y85         FDRE                                         r  fsmRUN/M_display_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.858     2.048    fsmRUN/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  fsmRUN/M_display_q_reg[27]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.092     1.661    fsmRUN/M_display_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_aluFN_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_aluFN_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.951%)  route 0.169ns (47.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.589     1.533    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  fsmRUN/manual/M_aluFN_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/manual/M_aluFN_q_reg[4]/Q
                         net (fo=24, routed)          0.169     1.843    fsmRUN/auto/M_aluFN_q_reg[5]_1[4]
    SLICE_X59Y84         LUT3 (Prop_lut3_I2_O)        0.049     1.892 r  fsmRUN/auto/M_aluFN_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    fsmRUN/M_aluFN_d[4]
    SLICE_X59Y84         FDRE                                         r  fsmRUN/M_aluFN_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.855     2.045    fsmRUN/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  fsmRUN/M_aluFN_q_reg[4]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.107     1.673    fsmRUN/M_aluFN_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 fsmRUN/manual/FSM_sequential_M_brain_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_aluFN_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.587     1.531    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[1]/Q
                         net (fo=77, routed)          0.174     1.845    fsmRUN/manual/M_brain_q[1]
    SLICE_X60Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  fsmRUN/manual/M_aluFN_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    fsmRUN/manual/M_aluFN_q[3]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  fsmRUN/manual/M_aluFN_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.855     2.044    fsmRUN/manual/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  fsmRUN/manual/M_aluFN_q_reg[3]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         FDRE (Hold_fdre_C_D)         0.121     1.665    fsmRUN/manual/M_aluFN_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsmRUN/auto/FSM_sequential_M_brain_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_aluFN_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.957%)  route 0.146ns (44.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.585     1.529    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  fsmRUN/auto/FSM_sequential_M_brain_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  fsmRUN/auto/FSM_sequential_M_brain_q_reg[1]/Q
                         net (fo=47, routed)          0.146     1.816    fsmRUN/auto/M_brain_q[1]
    SLICE_X58Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  fsmRUN/auto/M_aluFN_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.861    fsmRUN/auto/M_aluFN_q[1]_i_1__1_n_0
    SLICE_X58Y81         FDRE                                         r  fsmRUN/auto/M_aluFN_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.853     2.042    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  fsmRUN/auto/M_aluFN_q_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.091     1.633    fsmRUN/auto/M_aluFN_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_display_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.588     1.532    fsmRUN/auto/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  fsmRUN/auto/M_display_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/auto/M_display_q_reg[4]/Q
                         net (fo=1, routed)           0.183     1.856    fsmRUN/auto/M_auto_displayOUT[4]
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.901 r  fsmRUN/auto/M_display_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.901    fsmRUN/M_display_d[4]
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.856     2.046    fsmRUN/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  fsmRUN/M_display_q_reg[4]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.121     1.668    fsmRUN/M_display_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C



