<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_busy0: FDCPE port map (busy(0),busy_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busy_D(0) <= ((NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND NOT clk1_3_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0).LFBK AND NOT ld1.LFBK));
</td></tr><tr><td>
FDCPE_busy1: FDCPE port map (busy(1),busy_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busy_D(1) <= ((NOT ld2 AND NOT busy(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_1_OBUF.LFBK AND NOT clk2_2_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_busy2: FDCPE port map (busy(2),busy_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busy_D(2) <= ((NOT ld3.LFBK AND NOT busy(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_1_OBUF.LFBK AND NOT clk3_2_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk10: FDCPE port map (clk1(0),clk1_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk1_D(0) <= ((NOT dt1(0) AND ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND clk1_0_OBUF.LFBK AND NOT ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND NOT ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk1_0_OBUF.LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk11: FDCPE port map (clk1(1),clk1_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk1_D(1) <= ((dt1(1) AND ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0).LFBK AND clk1_1_OBUF.LFBK AND NOT ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk1_0_OBUF.LFBK AND clk1_1_OBUF.LFBK AND NOT ld1.LFBK));
</td></tr><tr><td>
FTCPE_clk12: FTCPE port map (clk1(2),clk1_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk1_T(2) <= ((dt1(2) AND ld1.LFBK AND NOT clk1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT dt1(2) AND ld1.LFBK AND clk1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND clk1_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk13: FDCPE port map (clk1(3),clk1_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk1_D(3) <= ((ld1.LFBK AND NOT dt1(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld1.LFBK AND NOT clk1_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_0_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk20: FDCPE port map (clk2(0),clk2_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk2_D(0) <= ((ld2 AND NOT dt2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND clk2_0_OBUF.LFBK AND busy(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND NOT busy(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND NOT clk2_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk21: FDCPE port map (clk2(1),clk2_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk2_D(1) <= ((ld2 AND dt2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND clk2_0_OBUF.LFBK AND clk2_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT busy(1).LFBK AND clk2_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_1_OBUF.LFBK AND clk2_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_1_OBUF.LFBK AND clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_clk22: FTCPE port map (clk2(2),clk2_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk2_T(2) <= ((ld2 AND dt2(2) AND NOT clk2_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ld2 AND NOT dt2(2) AND clk2_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_1_OBUF.LFBK AND clk2_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_1_OBUF.LFBK AND clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk23: FDCPE port map (clk2(3),clk2_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk2_D(3) <= ((ld2 AND NOT dt2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT clk2_0_OBUF.LFBK AND busy(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_1_OBUF.LFBK AND NOT clk2_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk30: FDCPE port map (clk3(0),clk3_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk3_D(0) <= ((NOT dt3(0) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND clk3_0_OBUF.LFBK AND busy(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT busy(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND NOT clk3_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk31: FDCPE port map (clk3(1),clk3_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk3_D(1) <= ((dt3(1) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND clk3_0_OBUF.LFBK AND clk3_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT busy(2).LFBK AND clk3_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_1_OBUF.LFBK AND clk3_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_1_OBUF.LFBK AND clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_clk32: FTCPE port map (clk3(2),clk3_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk3_T(2) <= ((dt3(2) AND ld3.LFBK AND NOT clk3_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT dt3(2) AND ld3.LFBK AND clk3_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_1_OBUF.LFBK AND clk3_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_1_OBUF.LFBK AND clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_clk33: FDCPE port map (clk3(3),clk3_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk3_D(3) <= ((NOT dt3(3) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT clk3_0_OBUF.LFBK AND busy(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_1_OBUF.LFBK AND NOT clk3_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dn10: FDCPE port map (dn1(0),dn1_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn1_D(0) <= ((NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(20).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND dn1(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(20).PIN));
</td></tr><tr><td>
FDCPE_dn11: FDCPE port map (dn1(1),dn1_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn1_D(1) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_13_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(21).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dn1(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_13_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(21).PIN));
</td></tr><tr><td>
FDCPE_dn12: FDCPE port map (dn1(2),dn1_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn1_D(2) <= ((NOT busy(0) AND u_queue/ct(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND qdbg(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND u_queue/ct(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND u_queue/ct(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(22).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dn1(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dn1(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/hd(1).LFBK AND u_queue/hd(0).LFBK AND qdbg(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK AND qdbg(22).PIN));
</td></tr><tr><td>
FDCPE_dn13: FDCPE port map (dn1(3),dn1_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn1_D(3) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_23_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dn1(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn1(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_23_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dn20: FDCPE port map (dn2(0),dn2_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn2_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND busy(0).LFBK AND qdbg(20).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dn2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0).LFBK AND dn2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND NOT busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND busy(0).LFBK AND qdbg(20).PIN));
</td></tr><tr><td>
FDCPE_dn21: FDCPE port map (dn2(1),dn2_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn2_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_21_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dn2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_21_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dn22: FDCPE port map (dn2(2),dn2_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn2_D(2) <= ((NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(14).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(22).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dn2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(22).PIN));
</td></tr><tr><td>
FDCPE_dn23: FDCPE port map (dn2(3),dn2_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn2_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(15).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(23).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dn2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(23).PIN));
</td></tr><tr><td>
FDCPE_dn30: FDCPE port map (dn3(0),dn3_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn3_D(0) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(12).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(1) AND busy(0).LFBK AND qdbg(20).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dn3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dn3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0).LFBK AND dn3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND busy(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2) AND u_queue/ct(0) AND busy(0).LFBK AND qdbg(20).PIN));
</td></tr><tr><td>
FDCPE_dn31: FDCPE port map (dn3(1),dn3_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn3_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(13).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_21_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dn3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dn3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_21_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dn32: FDCPE port map (dn3(2),dn3_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn3_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_6_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_6_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_14_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_14_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_22_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dn3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dn3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_22_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dn33: FDCPE port map (dn3(3),dn3_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dn3_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_23_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dn3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dn3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dn3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dn3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_23_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt10: FDCPE port map (dt1(0),dt1_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt1_D(0) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(16).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dt1(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(16).PIN));
</td></tr><tr><td>
FDCPE_dt11: FDCPE port map (dt1(1),dt1_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt1_D(1) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dt1(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_17_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt12: FDCPE port map (dt1(2),dt1_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt1_D(2) <= ((u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND dt1(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(0) AND qdbg_18_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt13: FDCPE port map (dt1(3),dt1_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt1_D(3) <= ((u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(11).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(19).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND dt1(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt1(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND NOT u_queue/hd(0) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(0).LFBK AND qdbg(19).PIN));
</td></tr><tr><td>
FDCPE_dt20: FDCPE port map (dt2(0),dt2_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt2_D(0) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(16).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dt2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(16).PIN));
</td></tr><tr><td>
FDCPE_dt21: FDCPE port map (dt2(1),dt2_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt2_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dt2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_17_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt22: FDCPE port map (dt2(2),dt2_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt2_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dt2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_18_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt23: FDCPE port map (dt2(3),dt2_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt2_D(3) <= ((NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_19_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(1) AND qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(1) AND dt2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt2(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(1) AND u_queue/ct(0) AND qdbg_19_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt30: FDCPE port map (dt3(0),dt3_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt3_D(0) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(8).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(16).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dt3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dt3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(16).PIN));
</td></tr><tr><td>
FDCPE_dt31: FDCPE port map (dt3(1),dt3_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt3_D(1) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dt3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dt3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_17_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt32: FDCPE port map (dt3(2),dt3_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt3_D(2) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dt3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dt3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_18_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_dt33: FDCPE port map (dt3(3),dt3_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dt3_D(3) <= ((u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(1) AND qdbg_19_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(0) AND dt3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT busy(1) AND dt3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(2) AND dt3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0) AND NOT u_queue/ct(1) AND dt3(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1) AND busy(0) AND NOT u_queue/hd(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	busy(1) AND NOT busy(2) AND u_queue/ct(0) AND qdbg_19_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_fifo_re: FDCPE port map (fifo_re,fifo_re_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fifo_re_D <= ((NOT u_queue/ct(0) AND NOT u_queue/ct(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND busy(1) AND busy(2).LFBK));
</td></tr><tr><td>
FDCPE_ld1: FDCPE port map (ld1,ld1_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ld1_D <= ((u_queue/ct(0) AND NOT busy(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/ct(1) AND NOT busy(0).LFBK));
</td></tr><tr><td>
FDCPE_ld2: FDCPE port map (ld2,ld2_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ld2_D <= ((busy(0) AND NOT busy(1) AND u_queue/ct(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND NOT busy(1) AND u_queue/ct(1)));
</td></tr><tr><td>
FDCPE_ld3: FDCPE port map (ld3,ld3_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ld3_D <= ((busy(0) AND busy(1) AND u_queue/ct(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0) AND busy(1) AND u_queue/ct(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT busy(2).LFBK));
</td></tr><tr><td>
FDCPE_num10: FDCPE port map (num1(0),num1_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num1_D(0) <= ((ld1.LFBK AND NOT dn1(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld1.LFBK AND NOT num1_0_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num11: FDCPE port map (num1(1),num1_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num1_D(1) <= ((NOT dn1(1) AND ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld1.LFBK AND NOT num1_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num12: FDCPE port map (num1(2),num1_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num1_D(2) <= ((NOT dn1(2) AND ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld1.LFBK AND NOT num1_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num13: FDCPE port map (num1(3),num1_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num1_D(3) <= ((NOT dn1(3) AND ld1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld1.LFBK AND NOT num1_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (busy(0).LFBK AND NOT clk1_1_OBUF.LFBK AND NOT ld1.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk1_3_OBUF.LFBK AND NOT clk1_2_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num20: FDCPE port map (num2(0),num2_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num2_D(0) <= ((ld2 AND NOT dn2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT num2_0_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num21: FDCPE port map (num2(1),num2_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num2_D(1) <= ((ld2 AND NOT dn2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT num2_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num22: FDCPE port map (num2(2),num2_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num2_D(2) <= ((ld2 AND NOT dn2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT num2_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num23: FDCPE port map (num2(3),num2_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num2_D(3) <= ((ld2 AND NOT dn2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND NOT num2_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld2 AND busy(1).LFBK AND NOT clk2_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk2_2_OBUF.LFBK AND NOT clk2_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num30: FDCPE port map (num3(0),num3_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num3_D(0) <= ((NOT dn3(0) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT num3_0_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num31: FDCPE port map (num3(1),num3_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num3_D(1) <= ((NOT dn3(1) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT num3_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num32: FDCPE port map (num3(2),num3_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num3_D(2) <= ((NOT dn3(2) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT num3_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FDCPE_num33: FDCPE port map (num3(3),num3_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num3_D(3) <= ((NOT dn3(3) AND ld3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND NOT num3_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ld3.LFBK AND busy(2).LFBK AND NOT clk3_1_OBUF.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT clk3_2_OBUF.LFBK AND NOT clk3_3_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg0: FTCPE port map (qdbg(0),qdbg_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(0) <= ((in_valid AND NOT u_queue/ct(0) AND in_time(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_time(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(1) AND in_time(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_time(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	qdbg_0_OBUF.LFBK AND NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));
</td></tr><tr><td>
FTCPE_qdbg1: FTCPE port map (qdbg(1),qdbg_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(1) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_1_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_1_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg2: FTCPE port map (qdbg(2),qdbg_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(2) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_2_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_2_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg3: FTCPE port map (qdbg(3),qdbg_T(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(3) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_3_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg4: FTCPE port map (qdbg(4),qdbg_T(4),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(4) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_4_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_4_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg5: FTCPE port map (qdbg(5),qdbg_T(5),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(5) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_5_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg6: FTCPE port map (qdbg(6),qdbg_T(6),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(6) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_6_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_6_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg7: FTCPE port map (qdbg(7),qdbg_T(7),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(7) <= ((in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_7_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_7_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg8: FTCPE port map (qdbg(8),qdbg_T(8),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(8) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(0) AND NOT qdbg_8_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(0) AND NOT qdbg_8_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(0) AND qdbg_8_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(0) AND qdbg_8_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg9: FTCPE port map (qdbg(9),qdbg_T(9),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(9) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_9_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_9_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg10: FTCPE port map (qdbg(10),qdbg_T(10),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(10) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_10_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_10_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg11: FTCPE port map (qdbg(11),qdbg_T(11),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(11) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_11_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg12: FTCPE port map (qdbg(12),qdbg_T(12),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(12) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_12_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_12_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg13: FTCPE port map (qdbg(13),qdbg_T(13),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(13) <= ((in_valid AND NOT u_queue/ct(0) AND in_num(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_13_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(0) AND NOT in_num(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_13_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(1) AND in_num(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND NOT qdbg_13_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/ct(1) AND NOT in_num(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK AND qdbg_13_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg14: FTCPE port map (qdbg(14),qdbg_T(14),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(14) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_14_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_14_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg15: FTCPE port map (qdbg(15),qdbg_T(15),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(15) <= ((in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_15_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg16: FTCPE port map (qdbg(16),qdbg_T(16),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(16) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	in_time(0) AND NOT qdbg_16_OBUF.LFBK AND NOT u_queue/ct(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	in_time(0) AND NOT qdbg_16_OBUF.LFBK AND NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT in_time(0) AND qdbg_16_OBUF.LFBK AND NOT u_queue/ct(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT in_time(0) AND qdbg_16_OBUF.LFBK AND NOT u_queue/ct(1).LFBK));
</td></tr><tr><td>
FTCPE_qdbg17: FTCPE port map (qdbg(17),qdbg_T(17),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(17) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(1) AND NOT qdbg_17_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(1) AND qdbg_17_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg18: FTCPE port map (qdbg(18),qdbg_T(18),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(18) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(2) AND NOT qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(2) AND qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(2) AND NOT qdbg_18_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(2) AND qdbg_18_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg19: FTCPE port map (qdbg(19),qdbg_T(19),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(19) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_time(3) AND NOT qdbg_19_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_time(3) AND qdbg_19_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg20: FTCPE port map (qdbg(20),qdbg_T(20),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(20) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(0) AND NOT qdbg_20_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(0) AND qdbg_20_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg21: FTCPE port map (qdbg(21),qdbg_T(21),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(21) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(1) AND NOT qdbg_21_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(1) AND qdbg_21_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg22: FTCPE port map (qdbg(22),qdbg_T(22),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(22) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(2) AND NOT qdbg_22_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(2) AND qdbg_22_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_qdbg23: FTCPE port map (qdbg(23),qdbg_T(23),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qdbg_T(23) <= ((in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND in_num(3) AND NOT qdbg_23_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND NOT u_queue/tl(0) AND NOT u_queue/tl(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(0) AND NOT in_num(3) AND qdbg_23_OBUF.LFBK));
</td></tr><tr><td>
FTCPE_u_queue/ct0: FTCPE port map (u_queue/ct(0),u_queue/ct_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/ct_T(0) <= ((NOT in_valid AND NOT fifo_re)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT in_valid AND NOT u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fifo_re AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND fifo_re AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (in_valid AND fifo_re AND NOT u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1).LFBK));
</td></tr><tr><td>
FTCPE_u_queue/ct1: FTCPE port map (u_queue/ct(1),u_queue/ct_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/ct_T(1) <= ((in_valid AND NOT fifo_re AND u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT in_valid AND fifo_re AND NOT u_queue/ct(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u_queue/ct(1).LFBK));
</td></tr><tr><td>
FTCPE_u_queue/hd0: FTCPE port map (u_queue/hd(0),u_queue/hd_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/hd_T(0) <= ((NOT fifo_re)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));
</td></tr><tr><td>
FTCPE_u_queue/hd1: FTCPE port map (u_queue/hd(1),u_queue/hd_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/hd_T(1) <= ((NOT fifo_re)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/ct(0).LFBK AND NOT u_queue/ct(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/hd(1).LFBK AND NOT u_queue/hd(0).LFBK));
</td></tr><tr><td>
FTCPE_u_queue/tl0: FTCPE port map (u_queue/tl(0),u_queue/tl_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/tl_T(0) <= ((NOT in_valid)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/ct(0) AND u_queue/ct(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/tl(0).LFBK AND u_queue/tl(1).LFBK));
</td></tr><tr><td>
FTCPE_u_queue/tl1: FTCPE port map (u_queue/tl(1),u_queue/tl_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u_queue/tl_T(1) <= ((NOT in_valid)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u_queue/ct(0) AND u_queue/ct(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u_queue/tl(0).LFBK AND NOT u_queue/tl(1).LFBK));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
