// Seed: 1574394368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_25 = 0;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_11;
  logic id_14;
  ;
  initial
    assert (1) begin : LABEL_0
      $signed(72);
      ;
    end
endmodule
module module_1 #(
    parameter id_7 = 32'd61
) (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input supply0 _id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    input wand id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    input tri0 id_16,
    output supply1 id_17,
    output wand id_18,
    input wire id_19,
    input tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output wand id_23
);
  wire [1 : -1  ^  id_7] id_25 = -1'h0;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
