load r1, =17.0
fcomp r1, =17.0
jequ =succ
load r1, =-1
out r1, =crt
svc sp, =halt
succ load r1, =0
out r1, =crt
svc sp, =halt
