// Seed: 3964994719
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    output tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    output wand id_13
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  assign id_3 = id_0;
  module_0(
      id_3, id_5, id_3, id_2, id_5, id_3, id_2, id_1, id_0, id_2, id_0, id_2, id_2, id_2
  );
  tri0 id_8;
  assign id_3 = id_8;
  wire id_9, id_10, id_11;
endmodule
