// Seed: 678571468
module module_0 ();
  wire id_1;
  parameter \id_2 = -1;
  wor id_3 = 1;
  assign id_3 = id_3;
  supply0 id_4 = 1 - -1'b0 || -1;
  if (\id_2 ) logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd6,
    parameter id_6 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  inout wire _id_6;
  inout wire _id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_6  -  (  id_5  ) : -1  !=  -1] id_7;
endmodule
