[01/18 23:50:35      0s] 
[01/18 23:50:35      0s] Cadence Innovus(TM) Implementation System.
[01/18 23:50:35      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/18 23:50:35      0s] 
[01/18 23:50:35      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/18 23:50:35      0s] Options:	
[01/18 23:50:35      0s] Date:		Thu Jan 18 23:50:35 2024
[01/18 23:50:35      0s] Host:		cn91.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
[01/18 23:50:35      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/18 23:50:35      0s] 
[01/18 23:50:35      0s] License:
[01/18 23:50:35      0s] 		[23:50:35.187793] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/18 23:50:35      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/18 23:50:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/18 23:50:57     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/18 23:51:01     20s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/18 23:51:01     20s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/18 23:51:01     20s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/18 23:51:01     20s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/18 23:51:01     20s] @(#)CDS: CPE v21.15-s076
[01/18 23:51:01     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/18 23:51:01     20s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/18 23:51:01     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/18 23:51:01     20s] @(#)CDS: RCDB 11.15.0
[01/18 23:51:01     20s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/18 23:51:01     20s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/18 23:51:01     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW.

[01/18 23:51:01     20s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/18 23:51:04     22s] 
[01/18 23:51:04     22s] **INFO:  MMMC transition support version v31-84 
[01/18 23:51:04     22s] 
[01/18 23:51:04     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/18 23:51:04     22s] <CMD> suppressMessage ENCEXT-2799
[01/18 23:51:04     22s] <CMD> getVersion
[01/18 23:51:04     22s] <CMD> getVersion
[01/18 23:51:05     22s] <CMD> getVersion
[01/18 23:51:05     23s] [INFO] Loading PVS 21.12 fill procedures
[01/18 23:51:06     23s] <CMD> win
[01/18 23:52:16     29s] <CMD> uiSetTool select
[01/18 23:52:48     31s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/18 23:52:48     31s] <CMD> set conf_qxconf_file NULL
[01/18 23:52:48     31s] <CMD> set conf_qxlib_file NULL
[01/18 23:52:48     31s] <CMD> set dbgDualViewAwareXTree 1
[01/18 23:52:48     31s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/18 23:52:48     31s] <CMD> set defHierChar /
[01/18 23:52:48     31s] <CMD> set distributed_client_message_echo 1
[01/18 23:52:48     31s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/18 23:52:48     31s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/18 23:52:48     31s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/18 23:52:48     31s] <CMD> set init_design_settop 0
[01/18 23:52:48     31s] <CMD> set init_gnd_net VSS
[01/18 23:52:48     31s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/18 23:52:48     31s] <CMD> set init_mmmc_file Desktop/Default2.view
[01/18 23:52:48     31s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/18 23:52:48     31s] <CMD> set init_pwr_net VDD
[01/18 23:52:48     31s] <CMD> set init_verilog genus_invs_des/genus.v
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> set latch_time_borrow_mode max_borrow
[01/18 23:52:48     31s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/18 23:52:48     31s] <CMD> set pegDefaultResScaleFactor 1
[01/18 23:52:48     31s] <CMD> set pegDetailResScaleFactor 1
[01/18 23:52:48     31s] <CMD> set pegEnableDualViewForTQuantus 1
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/18 23:52:48     31s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/18 23:52:48     31s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 23:52:48     31s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/18 23:52:48     31s] <CMD> set defStreamOutCheckUncolored false
[01/18 23:52:48     31s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/18 23:52:48     31s] <CMD> set lefdefInputCheckColoredShape 0
[01/18 23:52:48     31s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/18 23:52:55     32s] <CMD> save_global Default3.globals
[01/18 23:53:31     35s] <CMD> set init_mmmc_file Desktop/Default3.view
[01/18 23:53:31     35s] <CMD> init_design
[01/18 23:53:31     35s] #% Begin Load MMMC data ... (date=01/18 23:53:31, mem=835.4M)
[01/18 23:53:32     35s] #% End Load MMMC data ... (date=01/18 23:53:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=836.0M, current mem=836.0M)
[01/18 23:53:32     35s] 
[01/18 23:53:32     35s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/18 23:53:32     35s] 
[01/18 23:53:32     35s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/18 23:53:32     35s] Set DBUPerIGU to M2 pitch 400.
[01/18 23:53:32     35s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 23:53:32     35s] Type 'man IMPLF-200' for more detail.
[01/18 23:53:32     35s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/18 23:53:32     35s] Loading view definition file from Desktop/Default3.view
[01/18 23:53:32     35s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:32     36s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 23:53:33     36s] Read 489 cells in library 'slow_vdd1v0' 
[01/18 23:53:33     36s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=900.0M, current mem=855.2M)
[01/18 23:53:33     36s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.60min, fe_real=2.97min, fe_mem=1132.8M) ***
[01/18 23:53:33     36s] #% Begin Load netlist data ... (date=01/18 23:53:33, mem=855.2M)
[01/18 23:53:33     36s] *** Begin netlist parsing (mem=1132.8M) ***
[01/18 23:53:33     36s] Created 489 new cells from 1 timing libraries.
[01/18 23:53:33     36s] Reading netlist ...
[01/18 23:53:33     36s] Backslashed names will retain backslash and a trailing blank character.
[01/18 23:53:33     36s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/18 23:53:33     36s] 
[01/18 23:53:33     36s] *** Memory Usage v#1 (Current mem = 1134.750M, initial mem = 476.039M) ***
[01/18 23:53:33     36s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1134.8M) ***
[01/18 23:53:33     36s] #% End Load netlist data ... (date=01/18 23:53:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=867.4M, current mem=867.4M)
[01/18 23:53:33     36s] Top level cell is picorv32.
[01/18 23:53:33     36s] Hooked 489 DB cells to tlib cells.
[01/18 23:53:33     36s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=873.0M, current mem=873.0M)
[01/18 23:53:33     36s] Starting recursive module instantiation check.
[01/18 23:53:33     36s] No recursion found.
[01/18 23:53:33     36s] Building hierarchical netlist for Cell picorv32 ...
[01/18 23:53:33     36s] *** Netlist is unique.
[01/18 23:53:33     36s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/18 23:53:33     36s] ** info: there are 584 modules.
[01/18 23:53:33     36s] ** info: there are 9915 stdCell insts.
[01/18 23:53:33     36s] 
[01/18 23:53:33     36s] *** Memory Usage v#1 (Current mem = 1194.676M, initial mem = 476.039M) ***
[01/18 23:53:33     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 23:53:33     36s] Type 'man IMPFP-3961' for more detail.
[01/18 23:53:33     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 23:53:33     36s] Type 'man IMPFP-3961' for more detail.
[01/18 23:53:33     36s] Start create_tracks
[01/18 23:53:33     36s] Extraction setup Started 
[01/18 23:53:33     36s] 
[01/18 23:53:33     36s] Trim Metal Layers:
[01/18 23:53:33     36s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/18 23:53:33     36s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/18 23:53:33     36s] __QRC_SADV_USE_LE__ is set 0
[01/18 23:53:34     37s] Metal Layer Id 1 is Metal1 
[01/18 23:53:34     37s] Metal Layer Id 2 is Metal2 
[01/18 23:53:34     37s] Metal Layer Id 3 is Metal3 
[01/18 23:53:34     37s] Metal Layer Id 4 is Metal4 
[01/18 23:53:34     37s] Metal Layer Id 5 is Metal5 
[01/18 23:53:34     37s] Metal Layer Id 6 is Metal6 
[01/18 23:53:34     37s] Metal Layer Id 7 is Metal7 
[01/18 23:53:34     37s] Metal Layer Id 8 is Metal8 
[01/18 23:53:34     37s] Metal Layer Id 9 is Metal9 
[01/18 23:53:34     37s] Metal Layer Id 10 is Metal10 
[01/18 23:53:34     37s] Metal Layer Id 11 is Metal11 
[01/18 23:53:34     37s] Via Layer Id 33 is Cont 
[01/18 23:53:34     37s] Via Layer Id 34 is Via1 
[01/18 23:53:34     37s] Via Layer Id 35 is Via2 
[01/18 23:53:34     37s] Via Layer Id 36 is Via3 
[01/18 23:53:34     37s] Via Layer Id 37 is Via4 
[01/18 23:53:34     37s] Via Layer Id 38 is Via5 
[01/18 23:53:34     37s] Via Layer Id 39 is Via6 
[01/18 23:53:34     37s] Via Layer Id 40 is Via7 
[01/18 23:53:34     37s] Via Layer Id 41 is Via8 
[01/18 23:53:34     37s] Via Layer Id 42 is Via9 
[01/18 23:53:34     37s] Via Layer Id 43 is Via10 
[01/18 23:53:34     37s] Via Layer Id 44 is Bondpad 
[01/18 23:53:34     37s] 
[01/18 23:53:34     37s] Trim Metal Layers:
[01/18 23:53:34     37s] Generating auto layer map file.
[01/18 23:53:34     37s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/18 23:53:34     37s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/18 23:53:34     37s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/18 23:53:34     37s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/18 23:53:34     37s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/18 23:53:34     37s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/18 23:53:34     37s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/18 23:53:34     37s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/18 23:53:34     37s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/18 23:53:34     37s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/18 23:53:34     37s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/18 23:53:34     37s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/18 23:53:34     37s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/18 23:53:34     37s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/18 23:53:34     37s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/18 23:53:34     37s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/18 23:53:34     37s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/18 23:53:34     37s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/18 23:53:34     37s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/18 23:53:34     37s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/18 23:53:34     37s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/18 23:53:34     37s] Metal Layer Id 1 mapped to 5 
[01/18 23:53:34     37s] Via Layer Id 1 mapped to 6 
[01/18 23:53:34     37s] Metal Layer Id 2 mapped to 7 
[01/18 23:53:34     37s] Via Layer Id 2 mapped to 8 
[01/18 23:53:34     37s] Metal Layer Id 3 mapped to 9 
[01/18 23:53:34     37s] Via Layer Id 3 mapped to 10 
[01/18 23:53:34     37s] Metal Layer Id 4 mapped to 11 
[01/18 23:53:34     37s] Via Layer Id 4 mapped to 12 
[01/18 23:53:34     37s] Metal Layer Id 5 mapped to 13 
[01/18 23:53:34     37s] Via Layer Id 5 mapped to 14 
[01/18 23:53:34     37s] Metal Layer Id 6 mapped to 15 
[01/18 23:53:34     37s] Via Layer Id 6 mapped to 16 
[01/18 23:53:34     37s] Metal Layer Id 7 mapped to 17 
[01/18 23:53:34     37s] Via Layer Id 7 mapped to 18 
[01/18 23:53:34     37s] Metal Layer Id 8 mapped to 19 
[01/18 23:53:34     37s] Via Layer Id 8 mapped to 20 
[01/18 23:53:34     37s] Metal Layer Id 9 mapped to 21 
[01/18 23:53:34     37s] Via Layer Id 9 mapped to 22 
[01/18 23:53:34     37s] Metal Layer Id 10 mapped to 23 
[01/18 23:53:34     37s] Via Layer Id 10 mapped to 24 
[01/18 23:53:34     37s] Metal Layer Id 11 mapped to 25 
[01/18 23:53:34     37s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 23:53:34     37s] eee: Reading patterns meta data.
[01/18 23:53:34     37s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/18 23:53:34     37s] Restore PreRoute Pattern Extraction data failed.
[01/18 23:53:34     37s] Importing multi-corner technology file(s) for preRoute extraction...
[01/18 23:53:34     37s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/18 23:53:35     38s] Metal Layer Id 1 is Metal1 
[01/18 23:53:35     38s] Metal Layer Id 2 is Metal2 
[01/18 23:53:35     38s] Metal Layer Id 3 is Metal3 
[01/18 23:53:35     38s] Metal Layer Id 4 is Metal4 
[01/18 23:53:35     38s] Metal Layer Id 5 is Metal5 
[01/18 23:53:35     38s] Metal Layer Id 6 is Metal6 
[01/18 23:53:35     38s] Metal Layer Id 7 is Metal7 
[01/18 23:53:35     38s] Metal Layer Id 8 is Metal8 
[01/18 23:53:35     38s] Metal Layer Id 9 is Metal9 
[01/18 23:53:35     38s] Metal Layer Id 10 is Metal10 
[01/18 23:53:35     38s] Metal Layer Id 11 is Metal11 
[01/18 23:53:35     38s] Via Layer Id 33 is Cont 
[01/18 23:53:35     38s] Via Layer Id 34 is Via1 
[01/18 23:53:35     38s] Via Layer Id 35 is Via2 
[01/18 23:53:35     38s] Via Layer Id 36 is Via3 
[01/18 23:53:35     38s] Via Layer Id 37 is Via4 
[01/18 23:53:35     38s] Via Layer Id 38 is Via5 
[01/18 23:53:35     38s] Via Layer Id 39 is Via6 
[01/18 23:53:35     38s] Via Layer Id 40 is Via7 
[01/18 23:53:35     38s] Via Layer Id 41 is Via8 
[01/18 23:53:35     38s] Via Layer Id 42 is Via9 
[01/18 23:53:35     38s] Via Layer Id 43 is Via10 
[01/18 23:53:35     38s] Via Layer Id 44 is Bondpad 
[01/18 23:53:35     38s] 
[01/18 23:53:35     38s] Trim Metal Layers:
[01/18 23:53:35     38s] Generating auto layer map file.
[01/18 23:53:35     38s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/18 23:53:35     38s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/18 23:53:35     38s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/18 23:53:35     38s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/18 23:53:35     38s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/18 23:53:35     38s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/18 23:53:35     38s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/18 23:53:35     38s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/18 23:53:35     38s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/18 23:53:35     38s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/18 23:53:35     38s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/18 23:53:35     38s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/18 23:53:35     38s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/18 23:53:35     38s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/18 23:53:35     38s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/18 23:53:35     38s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/18 23:53:35     38s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/18 23:53:35     38s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/18 23:53:35     38s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/18 23:53:35     38s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/18 23:53:35     38s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/18 23:53:35     38s] Metal Layer Id 1 mapped to 5 
[01/18 23:53:35     38s] Via Layer Id 1 mapped to 6 
[01/18 23:53:35     38s] Metal Layer Id 2 mapped to 7 
[01/18 23:53:35     38s] Via Layer Id 2 mapped to 8 
[01/18 23:53:35     38s] Metal Layer Id 3 mapped to 9 
[01/18 23:53:35     38s] Via Layer Id 3 mapped to 10 
[01/18 23:53:35     38s] Metal Layer Id 4 mapped to 11 
[01/18 23:53:35     38s] Via Layer Id 4 mapped to 12 
[01/18 23:53:35     38s] Metal Layer Id 5 mapped to 13 
[01/18 23:53:35     38s] Via Layer Id 5 mapped to 14 
[01/18 23:53:35     38s] Metal Layer Id 6 mapped to 15 
[01/18 23:53:35     38s] Via Layer Id 6 mapped to 16 
[01/18 23:53:35     38s] Metal Layer Id 7 mapped to 17 
[01/18 23:53:35     38s] Via Layer Id 7 mapped to 18 
[01/18 23:53:35     38s] Metal Layer Id 8 mapped to 19 
[01/18 23:53:35     38s] Via Layer Id 8 mapped to 20 
[01/18 23:53:35     38s] Metal Layer Id 9 mapped to 21 
[01/18 23:53:35     38s] Via Layer Id 9 mapped to 22 
[01/18 23:53:35     38s] Metal Layer Id 10 mapped to 23 
[01/18 23:53:35     38s] Via Layer Id 10 mapped to 24 
[01/18 23:53:35     38s] Metal Layer Id 11 mapped to 25 
[01/18 23:53:38     41s] Completed (cpu: 0:00:04.9 real: 0:00:05.0)
[01/18 23:53:38     41s] Set Shrink Factor to 1.00000
[01/18 23:53:38     41s] Summary of Active RC-Corners : 
[01/18 23:53:38     41s]  
[01/18 23:53:38     41s]  Analysis View: default_emulate_view
[01/18 23:53:38     41s]     RC-Corner Name        : default_emulate_rc_corner
[01/18 23:53:38     41s]     RC-Corner Index       : 0
[01/18 23:53:38     41s]     RC-Corner Temperature : 125 Celsius
[01/18 23:53:38     41s]     RC-Corner Cap Table   : ''
[01/18 23:53:38     41s]     RC-Corner PreRoute Res Factor         : 1
[01/18 23:53:38     41s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 23:53:38     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 23:53:38     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 23:53:38     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 23:53:38     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 23:53:38     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 23:53:38     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/18 23:53:38     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/18 23:53:38     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 23:53:38     41s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/18 23:53:38     41s] 
[01/18 23:53:38     41s] Trim Metal Layers:
[01/18 23:53:38     41s] LayerId::1 widthSet size::1
[01/18 23:53:38     41s] LayerId::2 widthSet size::1
[01/18 23:53:38     41s] LayerId::3 widthSet size::1
[01/18 23:53:38     41s] LayerId::4 widthSet size::1
[01/18 23:53:38     41s] LayerId::5 widthSet size::1
[01/18 23:53:38     41s] LayerId::6 widthSet size::1
[01/18 23:53:38     41s] LayerId::7 widthSet size::1
[01/18 23:53:38     41s] LayerId::8 widthSet size::1
[01/18 23:53:38     41s] LayerId::9 widthSet size::1
[01/18 23:53:38     41s] LayerId::10 widthSet size::1
[01/18 23:53:38     41s] LayerId::11 widthSet size::1
[01/18 23:53:38     41s] Updating RC grid for preRoute extraction ...
[01/18 23:53:38     41s] eee: pegSigSF::1.070000
[01/18 23:53:38     41s] Initializing multi-corner resistance tables ...
[01/18 23:53:38     41s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:53:38     41s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:53:38     41s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 23:53:38     41s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/18 23:53:38     41s] *Info: initialize multi-corner CTS.
[01/18 23:53:38     41s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1142.1M, current mem=955.6M)
[01/18 23:53:38     41s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/18 23:53:39     41s] Current (total cpu=0:00:42.0, real=0:03:04, peak res=1199.0M, current mem=1199.0M)
[01/18 23:53:39     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/18 23:53:39     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1217.5M, current mem=1217.5M)
[01/18 23:53:39     42s] Current (total cpu=0:00:42.1, real=0:03:04, peak res=1217.5M, current mem=1217.5M)
[01/18 23:53:39     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/18 23:53:39     42s] Summary for sequential cells identification: 
[01/18 23:53:39     42s]   Identified SBFF number: 104
[01/18 23:53:39     42s]   Identified MBFF number: 0
[01/18 23:53:39     42s]   Identified SB Latch number: 0
[01/18 23:53:39     42s]   Identified MB Latch number: 0
[01/18 23:53:39     42s]   Not identified SBFF number: 16
[01/18 23:53:39     42s]   Not identified MBFF number: 0
[01/18 23:53:39     42s]   Not identified SB Latch number: 0
[01/18 23:53:39     42s]   Not identified MB Latch number: 0
[01/18 23:53:39     42s]   Number of sequential cells which are not FFs: 32
[01/18 23:53:39     42s] Total number of combinational cells: 327
[01/18 23:53:39     42s] Total number of sequential cells: 152
[01/18 23:53:39     42s] Total number of tristate cells: 10
[01/18 23:53:39     42s] Total number of level shifter cells: 0
[01/18 23:53:39     42s] Total number of power gating cells: 0
[01/18 23:53:39     42s] Total number of isolation cells: 0
[01/18 23:53:39     42s] Total number of power switch cells: 0
[01/18 23:53:39     42s] Total number of pulse generator cells: 0
[01/18 23:53:39     42s] Total number of always on buffers: 0
[01/18 23:53:39     42s] Total number of retention cells: 0
[01/18 23:53:39     42s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/18 23:53:39     42s] Total number of usable buffers: 16
[01/18 23:53:39     42s] List of unusable buffers:
[01/18 23:53:39     42s] Total number of unusable buffers: 0
[01/18 23:53:39     42s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/18 23:53:39     42s] Total number of usable inverters: 19
[01/18 23:53:39     42s] List of unusable inverters:
[01/18 23:53:39     42s] Total number of unusable inverters: 0
[01/18 23:53:39     42s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/18 23:53:39     42s] Total number of identified usable delay cells: 8
[01/18 23:53:39     42s] List of identified unusable delay cells:
[01/18 23:53:39     42s] Total number of identified unusable delay cells: 0
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Deleting Cell Server End ...
[01/18 23:53:39     42s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1238.3M, current mem=1238.3M)
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:53:39     42s] Summary for sequential cells identification: 
[01/18 23:53:39     42s]   Identified SBFF number: 104
[01/18 23:53:39     42s]   Identified MBFF number: 0
[01/18 23:53:39     42s]   Identified SB Latch number: 0
[01/18 23:53:39     42s]   Identified MB Latch number: 0
[01/18 23:53:39     42s]   Not identified SBFF number: 16
[01/18 23:53:39     42s]   Not identified MBFF number: 0
[01/18 23:53:39     42s]   Not identified SB Latch number: 0
[01/18 23:53:39     42s]   Not identified MB Latch number: 0
[01/18 23:53:39     42s]   Number of sequential cells which are not FFs: 32
[01/18 23:53:39     42s]  Visiting view : default_emulate_view
[01/18 23:53:39     42s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:53:39     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:53:39     42s]  Visiting view : default_emulate_view
[01/18 23:53:39     42s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:53:39     42s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:53:39     42s] TLC MultiMap info (StdDelay):
[01/18 23:53:39     42s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:53:39     42s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:53:39     42s]  Setting StdDelay to: 38ps
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] TimeStamp Deleting Cell Server End ...
[01/18 23:53:39     42s] 
[01/18 23:53:39     42s] *** Summary of all messages that are not suppressed in this session:
[01/18 23:53:39     42s] Severity  ID               Count  Summary                                  
[01/18 23:53:39     42s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 23:53:39     42s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/18 23:53:39     42s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/18 23:53:39     42s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/18 23:53:39     42s] *** Message Summary: 15 warning(s), 0 error(s)
[01/18 23:53:39     42s] 
[01/18 23:59:24     67s] <CMD> getIoFlowFlag
[01/18 23:59:43     69s] <CMD> setIoFlowFlag 0
[01/18 23:59:43     69s] <CMD> floorPlan -site CoreSite -r 0.986234708361 0.70 15 15 15 15
[01/18 23:59:43     69s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 23:59:43     69s] Type 'man IMPFP-3961' for more detail.
[01/18 23:59:43     69s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 23:59:43     69s] Type 'man IMPFP-3961' for more detail.
[01/18 23:59:43     69s] Start create_tracks
[01/18 23:59:43     69s] <CMD> uiSetTool select
[01/18 23:59:43     69s] <CMD> getIoFlowFlag
[01/18 23:59:43     69s] <CMD> fit
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:00:40     73s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/19 00:00:40     73s] The ring targets are set to core/block ring wires.
[01/19 00:00:40     73s] addRing command will consider rows while creating rings.
[01/19 00:00:40     73s] addRing command will disallow rings to go over rows.
[01/19 00:00:40     73s] addRing command will ignore shorts while creating rings.
[01/19 00:00:40     73s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/19 00:00:40     73s] 
[01/19 00:00:40     73s] 
[01/19 00:00:40     73s] viaInitial starts at Fri Jan 19 00:00:40 2024
viaInitial ends at Fri Jan 19 00:00:40 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.0M)
[01/19 00:00:40     73s] Ring generation is complete.
[01/19 00:00:40     73s] vias are now being generated.
[01/19 00:00:40     73s] addRing created 8 wires.
[01/19 00:00:40     73s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/19 00:00:40     73s] +--------+----------------+----------------+
[01/19 00:00:40     73s] |  Layer |     Created    |     Deleted    |
[01/19 00:00:40     73s] +--------+----------------+----------------+
[01/19 00:00:40     73s] | Metal10|        4       |       NA       |
[01/19 00:00:40     73s] |  Via10 |        8       |        0       |
[01/19 00:00:40     73s] | Metal11|        4       |       NA       |
[01/19 00:00:40     73s] +--------+----------------+----------------+
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingOffset 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingThreshold 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeRingLayers {}
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeWidth 10.0
[01/19 00:00:49     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/19 00:01:17     77s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/19 00:01:17     77s] addStripe will allow jog to connect padcore ring and block ring.
[01/19 00:01:17     77s] 
[01/19 00:01:17     77s] Stripes will stop at the boundary of the specified area.
[01/19 00:01:17     77s] When breaking rings, the power planner will consider the existence of blocks.
[01/19 00:01:17     77s] Stripes will not extend to closest target.
[01/19 00:01:17     77s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/19 00:01:17     77s] Stripes will not be created over regions without power planning wires.
[01/19 00:01:17     77s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/19 00:01:17     77s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/19 00:01:17     77s] Offset for stripe breaking is set to 0.
[01/19 00:01:17     77s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/19 00:01:17     77s] 
[01/19 00:01:17     77s] Initialize fgc environment(mem: 1664.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1664.6M)
[01/19 00:01:17     77s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1664.6M)
[01/19 00:01:17     77s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1664.6M)
[01/19 00:01:17     77s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1664.6M)
[01/19 00:01:17     77s] Starting stripe generation ...
[01/19 00:01:17     77s] Non-Default Mode Option Settings :
[01/19 00:01:17     77s]   NONE
[01/19 00:01:17     77s] Stripe generation is complete.
[01/19 00:01:17     77s] vias are now being generated.
[01/19 00:01:17     77s] addStripe created 6 wires.
[01/19 00:01:17     77s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/19 00:01:17     77s] +--------+----------------+----------------+
[01/19 00:01:17     77s] |  Layer |     Created    |     Deleted    |
[01/19 00:01:17     77s] +--------+----------------+----------------+
[01/19 00:01:17     77s] |  Via10 |       12       |        0       |
[01/19 00:01:17     77s] | Metal11|        6       |       NA       |
[01/19 00:01:17     77s] +--------+----------------+----------------+
[01/19 00:02:24     82s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/19 00:02:32     82s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/19 00:02:39     83s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/19 00:02:45     83s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/19 00:02:51     84s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/19 00:02:59     84s] <CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
[01/19 00:04:14     90s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/19 00:04:14     90s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/19 00:04:14     90s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/19 00:04:14     90s] *** Begin SPECIAL ROUTE on Fri Jan 19 00:04:14 2024 ***
[01/19 00:04:14     90s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/19 00:04:14     90s] SPECIAL ROUTE ran on machine: cn91.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)
[01/19 00:04:14     90s] 
[01/19 00:04:14     90s] Begin option processing ...
[01/19 00:04:14     90s] srouteConnectPowerBump set to false
[01/19 00:04:14     90s] routeSelectNet set to "VDD VSS"
[01/19 00:04:14     90s] routeSpecial set to true
[01/19 00:04:14     90s] srouteBottomLayerLimit set to 1
[01/19 00:04:14     90s] srouteBottomTargetLayerLimit set to 1
[01/19 00:04:14     90s] srouteConnectBlockPin set to false
[01/19 00:04:14     90s] srouteConnectConverterPin set to false
[01/19 00:04:14     90s] srouteConnectPadPin set to false
[01/19 00:04:14     90s] srouteConnectStripe set to false
[01/19 00:04:14     90s] srouteCrossoverViaBottomLayer set to 1
[01/19 00:04:14     90s] srouteCrossoverViaTopLayer set to 11
[01/19 00:04:14     90s] srouteFollowCorePinEnd set to 3
[01/19 00:04:14     90s] srouteFollowPadPin set to false
[01/19 00:04:14     90s] srouteJogControl set to "preferWithChanges differentLayer"
[01/19 00:04:14     90s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/19 00:04:14     90s] sroutePadPinAllPorts set to true
[01/19 00:04:14     90s] sroutePreserveExistingRoutes set to true
[01/19 00:04:14     90s] srouteRoutePowerBarPortOnBothDir set to true
[01/19 00:04:14     90s] srouteStopBlockPin set to "nearestTarget"
[01/19 00:04:14     90s] srouteTopLayerLimit set to 11
[01/19 00:04:14     90s] srouteTopTargetLayerLimit set to 11
[01/19 00:04:14     90s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3107.00 megs.
[01/19 00:04:14     90s] 
[01/19 00:04:14     90s] Reading DB technology information...
[01/19 00:04:14     90s] Finished reading DB technology information.
[01/19 00:04:14     90s] Reading floorplan and netlist information...
[01/19 00:04:14     90s] Finished reading floorplan and netlist information.
[01/19 00:04:14     90s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/19 00:04:14     91s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/19 00:04:14     91s] Read in 2 nondefault rules, 0 used
[01/19 00:04:14     91s] Read in 583 macros, 137 used
[01/19 00:04:14     91s] Read in 137 components
[01/19 00:04:14     91s]   137 core components: 137 unplaced, 0 placed, 0 fixed
[01/19 00:04:14     91s] Read in 2 physical pins
[01/19 00:04:14     91s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[01/19 00:04:14     91s] Read in 409 logical pins
[01/19 00:04:14     91s] Read in 401 nets
[01/19 00:04:14     91s] Read in 2 special nets, 2 routed
[01/19 00:04:14     91s] Read in 276 terminals
[01/19 00:04:14     91s] 2 nets selected.
[01/19 00:04:14     91s] 
[01/19 00:04:14     91s] Begin power routing ...
[01/19 00:04:14     91s] CPU time for VDD FollowPin 0 seconds
[01/19 00:04:14     91s] CPU time for VSS FollowPin 0 seconds
[01/19 00:04:14     91s]   Number of Core ports routed: 258
[01/19 00:04:14     91s]   Number of Followpin connections: 129
[01/19 00:04:14     91s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3109.00 megs.
[01/19 00:04:14     91s] 
[01/19 00:04:14     91s] 
[01/19 00:04:14     91s] 
[01/19 00:04:14     91s]  Begin updating DB with routing results ...
[01/19 00:04:14     91s]  Updating DB with 2 io pins ...
[01/19 00:04:14     91s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/19 00:04:14     91s] Pin and blockage extraction finished
[01/19 00:04:14     91s] 
[01/19 00:04:14     91s] sroute created 387 wires.
[01/19 00:04:14     91s] ViaGen created 2322 vias, deleted 0 via to avoid violation.
[01/19 00:04:14     91s] +--------+----------------+----------------+
[01/19 00:04:14     91s] |  Layer |     Created    |     Deleted    |
[01/19 00:04:14     91s] +--------+----------------+----------------+
[01/19 00:04:14     91s] | Metal1 |       387      |       NA       |
[01/19 00:04:14     91s] |  Via1  |       258      |        0       |
[01/19 00:04:14     91s] |  Via2  |       258      |        0       |
[01/19 00:04:14     91s] |  Via3  |       258      |        0       |
[01/19 00:04:14     91s] |  Via4  |       258      |        0       |
[01/19 00:04:14     91s] |  Via5  |       258      |        0       |
[01/19 00:04:14     91s] |  Via6  |       258      |        0       |
[01/19 00:04:14     91s] |  Via7  |       258      |        0       |
[01/19 00:04:14     91s] |  Via8  |       258      |        0       |
[01/19 00:04:14     91s] |  Via9  |       258      |        0       |
[01/19 00:04:14     91s] +--------+----------------+----------------+
[01/19 00:07:32    106s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/19 00:07:32    106s] <CMD> setEndCapMode -reset
[01/19 00:07:32    106s] <CMD> setEndCapMode -boundary_tap false
[01/19 00:07:32    106s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/19 00:07:32    106s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/19 00:07:32    106s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/19 00:07:32    106s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/19 00:07:32    106s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[01/19 00:07:32    107s] <CMD> setPlaceMode -reset
[01/19 00:07:32    107s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 0 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/19 00:07:45    107s] <CMD> setDesignMode -process 45
[01/19 00:07:45    107s] ##  Process: 45            (User Set)               
[01/19 00:07:45    107s] ##     Node: (not set)                           
[01/19 00:07:45    107s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/19 00:07:45    107s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/19 00:07:45    107s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/19 00:07:45    107s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/19 00:07:45    107s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/19 00:07:45    107s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/19 00:07:51    108s] <CMD> getPlaceMode
[01/19 00:07:51    108s] -place_design_floorplan_mode false         # bool, default=false
[01/19 00:07:51    108s] -place_design_refine_macro false           # bool, default=false
[01/19 00:07:51    108s] -place_design_refine_place true            # bool, default=true
[01/19 00:07:51    108s] -place_detail_activity_power_driven false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_allow_border_pin_abut false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_allow_single_height_row_symmetry_x {}
[01/19 00:07:51    108s]                                            # string, default=""
[01/19 00:07:51    108s] -place_detail_check_cut_spacing false      # bool, default=false
[01/19 00:07:51    108s] -place_detail_check_inst_space_group false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_check_route false            # bool, default=false, user setting
[01/19 00:07:51    108s] -place_detail_color_aware_legal false      # bool, default=false
[01/19 00:07:51    108s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[01/19 00:07:51    108s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[01/19 00:07:51    108s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[01/19 00:07:51    108s] -place_detail_fixed_shifter false          # bool, default=false
[01/19 00:07:51    108s] -place_detail_honor_inst_pad false         # bool, default=false
[01/19 00:07:51    108s] -place_detail_io_pin_blockage false        # bool, default=false
[01/19 00:07:51    108s] -place_detail_iraware_max_drive_strength 0
[01/19 00:07:51    108s]                                            # float, default=0, min=0, max=2147483647
[01/19 00:07:51    108s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[01/19 00:07:51    108s] -place_detail_irdrop_aware_timing_effort high
[01/19 00:07:51    108s]                                            # enums={none standard high}, default=high
[01/19 00:07:51    108s] -place_detail_irdrop_region_number 100     # uint, default=100
[01/19 00:07:51    108s] -place_detail_legalization_inst_gap 0      # int, default=0
[01/19 00:07:51    108s] -place_detail_max_shifter_column_depth 9999
[01/19 00:07:51    108s]                                            # float, default=9999
[01/19 00:07:51    108s] -place_detail_max_shifter_depth 9999       # float, default=9999
[01/19 00:07:51    108s] -place_detail_max_shifter_row_depth 9999
[01/19 00:07:51    108s]                                            # float, default=9999
[01/19 00:07:51    108s] -place_detail_no_filler_without_implant false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_pad_fixed_insts false        # bool, default=false
[01/19 00:07:51    108s] -place_detail_pad_physical_cells false     # bool, default=false
[01/19 00:07:51    108s] -place_detail_preroute_as_obs {}           # string, default=""
[01/19 00:07:51    108s] -place_detail_preserve_routing true        # bool, default=true, user setting
[01/19 00:07:51    108s] -place_detail_remove_affected_routing false
[01/19 00:07:51    108s]                                            # bool, default=false, user setting
[01/19 00:07:51    108s] -place_detail_sdp_alignment_in_refine false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[01/19 00:07:51    108s] -place_detail_use_check_drc false          # bool, default=false
[01/19 00:07:51    108s] -place_detail_use_diffusion_transition_fill false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_use_GA_filler_groups false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_use_no_diffusion_one_site_filler false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_detail_wire_length_opt_effort medium
[01/19 00:07:51    108s]                                            # enums={none medium high}, default=medium
[01/19 00:07:51    108s] -place_global_activity_power_driven false
[01/19 00:07:51    108s]                                            # enums={false true}, default=false
[01/19 00:07:51    108s] -place_global_activity_power_driven_effort standard
[01/19 00:07:51    108s]                                            # enums={standard high}, default=standard
[01/19 00:07:51    108s] -place_global_align_macro false            # bool, default=false
[01/19 00:07:51    108s] -place_global_allow_3d_stack false         # bool, default=false
[01/19 00:07:51    108s] -place_global_auto_blockage_in_channel partial
[01/19 00:07:51    108s]                                            # enums={none soft partial}, default=partial
[01/19 00:07:51    108s] -place_global_clock_gate_aware false       # bool, default=true, user setting
[01/19 00:07:51    108s] -place_global_clock_power_driven true      # bool, default=true
[01/19 00:07:51    108s] -place_global_clock_power_driven_effort low
[01/19 00:07:51    108s]                                            # enums={low standard high}, default=low
[01/19 00:07:51    108s] -place_global_cong_effort auto             # enums={low medium high extreme auto}, default=auto, user setting
[01/19 00:07:51    108s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[01/19 00:07:51    108s] -place_global_cpg_file {}                  # string, default=""
[01/19 00:07:51    108s] -place_global_enable_distributed_place false
[01/19 00:07:51    108s]                                            # bool, default=false
[01/19 00:07:51    108s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[01/19 00:07:51    108s] -place_global_ignore_spare false           # bool, default=false, user setting
[01/19 00:07:51    108s] -place_global_max_density -1               # float, default=-1
[01/19 00:07:51    108s] -place_global_module_aware_spare false     # bool, default=false, user setting
[01/19 00:07:51    108s] -place_global_module_padding {}            # string, default=""
[01/19 00:07:51    108s] -place_global_place_io_pins false          # bool, default=false, user setting
[01/19 00:07:51    108s] -place_global_reorder_scan true            # bool, default=true, user setting
[01/19 00:07:51    108s] -place_global_sdp_alignment false          # bool, default=false
[01/19 00:07:51    108s] -place_global_sdp_place false              # enums={false true}, default=false
[01/19 00:07:51    108s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[01/19 00:07:51    108s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[01/19 00:07:51    108s] -place_global_uniform_density false        # enums={false true}, default=false
[01/19 00:07:51    108s] -place_hard_fence true                     # bool, default=true
[01/19 00:07:51    108s] -place_opt_post_place_tcl {}               # string, default=""
[01/19 00:07:51    108s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[01/19 00:07:51    108s] -place_spare_update_timing_graph true      # bool, default=true
[01/19 00:07:51    108s] -powerDriven true                          # bool, default=false, user setting, private
[01/19 00:07:51    108s] -timingDriven true                         # bool, default=true, user setting, private
[01/19 00:07:51    108s] 
[01/19 00:07:57    108s] <CMD> place_opt_design
[01/19 00:07:57    108s] **INFO: User settings:
[01/19 00:07:57    108s] setDesignMode -process                              45
[01/19 00:07:57    108s] setExtractRCMode -coupling_c_th                     0.1
[01/19 00:07:57    108s] setExtractRCMode -relative_c_th                     1
[01/19 00:07:57    108s] setExtractRCMode -total_c_th                        0
[01/19 00:07:57    108s] setUsefulSkewMode -maxAllowedDelay                  1
[01/19 00:07:57    108s] setUsefulSkewMode -noBoundary                       false
[01/19 00:07:57    108s] setDelayCalMode -engine                             aae
[01/19 00:07:57    108s] setOptMode -allEndPoints                            false
[01/19 00:07:57    108s] setOptMode -drcMargin                               0
[01/19 00:07:57    108s] setOptMode -effort                                  high
[01/19 00:07:57    108s] setOptMode -holdTargetSlack                         0
[01/19 00:07:57    108s] setOptMode -leakageToDynamicRatio                   1
[01/19 00:07:57    108s] setOptMode -maxDensity                              0.95
[01/19 00:07:57    108s] setOptMode -powerEffort                             high
[01/19 00:07:57    108s] setOptMode -reclaimArea                             true
[01/19 00:07:57    108s] setOptMode -setupTargetSlack                        0
[01/19 00:07:57    108s] setOptMode -simplifyNetlist                         true
[01/19 00:07:57    108s] setOptMode -usefulSkew                              true
[01/19 00:07:57    108s] setPlaceMode -place_detail_check_route              false
[01/19 00:07:57    108s] setPlaceMode -place_detail_preserve_routing         true
[01/19 00:07:57    108s] setPlaceMode -place_detail_remove_affected_routing  false
[01/19 00:07:57    108s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/19 00:07:57    108s] setPlaceMode -place_global_clock_gate_aware         false
[01/19 00:07:57    108s] setPlaceMode -place_global_cong_effort              auto
[01/19 00:07:57    108s] setPlaceMode -place_global_ignore_scan              true
[01/19 00:07:57    108s] setPlaceMode -place_global_ignore_spare             false
[01/19 00:07:57    108s] setPlaceMode -place_global_module_aware_spare       false
[01/19 00:07:57    108s] setPlaceMode -place_global_place_io_pins            false
[01/19 00:07:57    108s] setPlaceMode -place_global_reorder_scan             true
[01/19 00:07:57    108s] setPlaceMode -powerDriven                           true
[01/19 00:07:57    108s] setPlaceMode -timingDriven                          true
[01/19 00:07:57    108s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/19 00:07:57    108s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/19 00:07:57    108s] 
[01/19 00:07:57    108s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:48.8/0:17:19.8 (0.1), mem = 1665.8M
[01/19 00:07:57    108s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/19 00:07:57    108s] *** Starting GigaPlace ***
[01/19 00:07:57    108s] #optDebug: fT-E <X 2 3 1 0>
[01/19 00:07:57    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1665.8M, EPOCH TIME: 1705615677.550814
[01/19 00:07:57    108s] Processing tracks to init pin-track alignment.
[01/19 00:07:57    108s] z: 2, totalTracks: 1
[01/19 00:07:57    108s] z: 4, totalTracks: 1
[01/19 00:07:57    108s] z: 6, totalTracks: 1
[01/19 00:07:57    108s] z: 8, totalTracks: 1
[01/19 00:07:57    108s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:07:57    108s] All LLGs are deleted
[01/19 00:07:57    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1665.8M, EPOCH TIME: 1705615677.682387
[01/19 00:07:57    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1665.8M, EPOCH TIME: 1705615677.682749
[01/19 00:07:57    108s] # Building picorv32 llgBox search-tree.
[01/19 00:07:57    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1665.8M, EPOCH TIME: 1705615677.685200
[01/19 00:07:57    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1665.8M, EPOCH TIME: 1705615677.686943
[01/19 00:07:57    108s] Max number of tech site patterns supported in site array is 256.
[01/19 00:07:57    108s] Core basic site is CoreSite
[01/19 00:07:57    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1665.8M, EPOCH TIME: 1705615677.714288
[01/19 00:07:57    108s] After signature check, allow fast init is false, keep pre-filter is false.
[01/19 00:07:57    108s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/19 00:07:57    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1665.8M, EPOCH TIME: 1705615677.715005
[01/19 00:07:57    108s] Use non-trimmed site array because memory saving is not enough.
[01/19 00:07:57    108s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:07:57    108s] SiteArray: use 819,200 bytes
[01/19 00:07:57    108s] SiteArray: current memory after site array memory allocation 1666.6M
[01/19 00:07:57    108s] SiteArray: FP blocked sites are writable
[01/19 00:07:57    109s] Estimated cell power/ground rail width = 0.160 um
[01/19 00:07:57    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:07:57    109s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1666.6M, EPOCH TIME: 1705615677.718988
[01/19 00:07:57    109s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1666.6M, EPOCH TIME: 1705615677.719220
[01/19 00:07:57    109s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:07:57    109s] Atter site array init, number of instance map data is 0.
[01/19 00:07:57    109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1666.6M, EPOCH TIME: 1705615677.722157
[01/19 00:07:57    109s] 
[01/19 00:07:57    109s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:07:57    109s] OPERPROF:     Starting CMU at level 3, MEM:1666.6M, EPOCH TIME: 1705615677.723889
[01/19 00:07:57    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1666.6M, EPOCH TIME: 1705615677.725189
[01/19 00:07:57    109s] 
[01/19 00:07:57    109s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:07:57    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1666.6M, EPOCH TIME: 1705615677.726609
[01/19 00:07:57    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1666.6M, EPOCH TIME: 1705615677.726694
[01/19 00:07:57    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1666.6M, EPOCH TIME: 1705615677.726764
[01/19 00:07:57    109s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1666.6MB).
[01/19 00:07:57    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:1666.6M, EPOCH TIME: 1705615677.731301
[01/19 00:07:57    109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1666.6M, EPOCH TIME: 1705615677.731375
[01/19 00:07:57    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    109s] All LLGs are deleted
[01/19 00:07:57    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:57    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1666.6M, EPOCH TIME: 1705615677.736808
[01/19 00:07:57    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1666.6M, EPOCH TIME: 1705615677.737026
[01/19 00:07:57    109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1664.6M, EPOCH TIME: 1705615677.740558
[01/19 00:07:57    109s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.0/0:17:20.0 (0.1), mem = 1664.6M
[01/19 00:07:57    109s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/19 00:07:57    109s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1961, percentage of missing scan cell = 0.00% (0 / 1961)
[01/19 00:07:57    109s] no activity file in design. spp won't run.
[01/19 00:07:57    109s] #Start colorize_geometry on Fri Jan 19 00:07:57 2024
[01/19 00:07:57    109s] #
[01/19 00:07:57    109s] ### Time Record (colorize_geometry) is installed.
[01/19 00:07:57    109s] ### Time Record (Pre Callback) is installed.
[01/19 00:07:57    109s] ### Time Record (Pre Callback) is uninstalled.
[01/19 00:07:57    109s] ### Time Record (DB Import) is installed.
[01/19 00:07:57    109s] #create default rule from bind_ndr_rule rule=0x7fe3eb8a9df0 0x7fe3eb180568
[01/19 00:07:58    109s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1160271977 placement=1784484494 pin_access=1 inst_pattern=1
[01/19 00:07:58    109s] ### Time Record (DB Import) is uninstalled.
[01/19 00:07:58    109s] ### Time Record (DB Export) is installed.
[01/19 00:07:58    109s] Extracting standard cell pins and blockage ...... 
[01/19 00:07:58    109s] Pin and blockage extraction finished
[01/19 00:07:58    109s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1160271977 placement=1784484494 pin_access=1 inst_pattern=1
[01/19 00:07:58    109s] ### Time Record (DB Export) is uninstalled.
[01/19 00:07:58    109s] ### Time Record (Post Callback) is installed.
[01/19 00:07:58    109s] ### Time Record (Post Callback) is uninstalled.
[01/19 00:07:58    109s] #
[01/19 00:07:58    109s] #colorize_geometry statistics:
[01/19 00:07:58    109s] #Cpu time = 00:00:00
[01/19 00:07:58    109s] #Elapsed time = 00:00:00
[01/19 00:07:58    109s] #Increased memory = 38.12 (MB)
[01/19 00:07:58    109s] #Total memory = 1354.96 (MB)
[01/19 00:07:58    109s] #Peak memory = 1355.86 (MB)
[01/19 00:07:58    109s] #Number of warnings = 0
[01/19 00:07:58    109s] #Total number of warnings = 0
[01/19 00:07:58    109s] #Number of fails = 0
[01/19 00:07:58    109s] #Total number of fails = 0
[01/19 00:07:58    109s] #Complete colorize_geometry on Fri Jan 19 00:07:58 2024
[01/19 00:07:58    109s] #
[01/19 00:07:58    109s] ### Time Record (colorize_geometry) is uninstalled.
[01/19 00:07:58    109s] ### 
[01/19 00:07:58    109s] ###   Scalability Statistics
[01/19 00:07:58    109s] ### 
[01/19 00:07:58    109s] ### ------------------------+----------------+----------------+----------------+
[01/19 00:07:58    109s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/19 00:07:58    109s] ### ------------------------+----------------+----------------+----------------+
[01/19 00:07:58    109s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/19 00:07:58    109s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/19 00:07:58    109s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/19 00:07:58    109s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/19 00:07:58    109s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/19 00:07:58    109s] ### ------------------------+----------------+----------------+----------------+
[01/19 00:07:58    109s] ### 
[01/19 00:07:58    109s] {MMLU 0 0 11757}
[01/19 00:07:58    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1706.6M
[01/19 00:07:58    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1706.6M
[01/19 00:07:58    109s] *** Start deleteBufferTree ***
[01/19 00:07:58    110s] Info: Detect buffers to remove automatically.
[01/19 00:07:58    110s] Analyzing netlist ...
[01/19 00:07:58    110s] Updating netlist
[01/19 00:07:58    110s] 
[01/19 00:07:59    110s] *summary: 148 instances (buffers/inverters) removed
[01/19 00:07:59    110s] *** Finish deleteBufferTree (0:00:00.7) ***
[01/19 00:07:59    110s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/19 00:07:59    110s] Info: 1 threads available for lower-level modules during optimization.
[01/19 00:07:59    110s] **INFO: No dynamic/leakage power view specified, setting up the setup view "default_emulate_view" as power view
[01/19 00:07:59    110s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1766.4M, EPOCH TIME: 1705615679.113719
[01/19 00:07:59    110s] Deleted 0 physical inst  (cell - / prefix -).
[01/19 00:07:59    110s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.114123
[01/19 00:07:59    110s] INFO: #ExclusiveGroups=0
[01/19 00:07:59    110s] INFO: There are no Exclusive Groups.
[01/19 00:07:59    110s] No user-set net weight.
[01/19 00:07:59    110s] Net fanout histogram:
[01/19 00:07:59    110s] 2		: 6476 (61.0%) nets
[01/19 00:07:59    110s] 3		: 2525 (23.8%) nets
[01/19 00:07:59    110s] 4     -	14	: 1262 (11.9%) nets
[01/19 00:07:59    110s] 15    -	39	: 343 (3.2%) nets
[01/19 00:07:59    110s] 40    -	79	: 9 (0.1%) nets
[01/19 00:07:59    110s] 80    -	159	: 4 (0.0%) nets
[01/19 00:07:59    110s] 160   -	319	: 0 (0.0%) nets
[01/19 00:07:59    110s] 320   -	639	: 0 (0.0%) nets
[01/19 00:07:59    110s] 640   -	1279	: 0 (0.0%) nets
[01/19 00:07:59    110s] 1280  -	2559	: 1 (0.0%) nets
[01/19 00:07:59    110s] 2560  -	5119	: 0 (0.0%) nets
[01/19 00:07:59    110s] 5120+		: 0 (0.0%) nets
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] Options: timingDriven powerDriven ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/19 00:07:59    110s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/19 00:07:59    110s] Define the scan chains before using this option.
[01/19 00:07:59    110s] Type 'man IMPSP-9042' for more detail.
[01/19 00:07:59    110s] Processing tracks to init pin-track alignment.
[01/19 00:07:59    110s] z: 2, totalTracks: 1
[01/19 00:07:59    110s] z: 4, totalTracks: 1
[01/19 00:07:59    110s] z: 6, totalTracks: 1
[01/19 00:07:59    110s] z: 8, totalTracks: 1
[01/19 00:07:59    110s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:07:59    110s] All LLGs are deleted
[01/19 00:07:59    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:59    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:59    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1766.4M, EPOCH TIME: 1705615679.130845
[01/19 00:07:59    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.131165
[01/19 00:07:59    110s] #std cell=9772 (0 fixed + 9772 movable) #buf cell=0 #inv cell=411 #block=0 (0 floating + 0 preplaced)
[01/19 00:07:59    110s] #ioInst=0 #net=10620 #term=39664 #term/net=3.73, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/19 00:07:59    110s] stdCell: 9772 single + 0 double + 0 multi
[01/19 00:07:59    110s] Total standard cell length = 19.7566 (mm), area = 0.0338 (mm^2)
[01/19 00:07:59    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1766.4M, EPOCH TIME: 1705615679.134887
[01/19 00:07:59    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:59    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:07:59    110s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1766.4M, EPOCH TIME: 1705615679.136401
[01/19 00:07:59    110s] Max number of tech site patterns supported in site array is 256.
[01/19 00:07:59    110s] Core basic site is CoreSite
[01/19 00:07:59    110s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1766.4M, EPOCH TIME: 1705615679.163331
[01/19 00:07:59    110s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:07:59    110s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/19 00:07:59    110s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1766.4M, EPOCH TIME: 1705615679.164016
[01/19 00:07:59    110s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:07:59    110s] SiteArray: use 819,200 bytes
[01/19 00:07:59    110s] SiteArray: current memory after site array memory allocation 1766.4M
[01/19 00:07:59    110s] SiteArray: FP blocked sites are writable
[01/19 00:07:59    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:07:59    110s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1766.4M, EPOCH TIME: 1705615679.167590
[01/19 00:07:59    110s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.167790
[01/19 00:07:59    110s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:07:59    110s] Atter site array init, number of instance map data is 0.
[01/19 00:07:59    110s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1766.4M, EPOCH TIME: 1705615679.169967
[01/19 00:07:59    110s] 
[01/19 00:07:59    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:07:59    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:1766.4M, EPOCH TIME: 1705615679.172618
[01/19 00:07:59    110s] 
[01/19 00:07:59    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:07:59    110s] Average module density = 0.695.
[01/19 00:07:59    110s] Density for the design = 0.695.
[01/19 00:07:59    110s]        = stdcell_area 98783 sites (33784 um^2) / alloc_area 142080 sites (48591 um^2).
[01/19 00:07:59    110s] Pin Density = 0.2792.
[01/19 00:07:59    110s]             = total # of pins 39664 / total area 142080.
[01/19 00:07:59    110s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1766.4M, EPOCH TIME: 1705615679.176702
[01/19 00:07:59    110s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1766.4M, EPOCH TIME: 1705615679.178116
[01/19 00:07:59    110s] OPERPROF: Starting pre-place ADS at level 1, MEM:1766.4M, EPOCH TIME: 1705615679.178695
[01/19 00:07:59    110s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1766.4M, EPOCH TIME: 1705615679.183419
[01/19 00:07:59    110s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1766.4M, EPOCH TIME: 1705615679.183510
[01/19 00:07:59    110s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.183600
[01/19 00:07:59    110s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1766.4M, EPOCH TIME: 1705615679.183660
[01/19 00:07:59    110s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1766.4M, EPOCH TIME: 1705615679.183716
[01/19 00:07:59    110s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.184140
[01/19 00:07:59    110s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1766.4M, EPOCH TIME: 1705615679.184220
[01/19 00:07:59    110s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1705615679.184366
[01/19 00:07:59    110s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1766.4M, EPOCH TIME: 1705615679.184427
[01/19 00:07:59    110s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1766.4M, EPOCH TIME: 1705615679.184570
[01/19 00:07:59    110s] ADSU 0.695 -> 0.700. site 142080.000 -> 141072.000. GS 13.680
[01/19 00:07:59    110s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.014, MEM:1766.4M, EPOCH TIME: 1705615679.192795
[01/19 00:07:59    110s] OPERPROF: Starting spMPad at level 1, MEM:1764.4M, EPOCH TIME: 1705615679.193498
[01/19 00:07:59    110s] OPERPROF:   Starting spContextMPad at level 2, MEM:1764.4M, EPOCH TIME: 1705615679.194107
[01/19 00:07:59    110s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1764.4M, EPOCH TIME: 1705615679.194182
[01/19 00:07:59    110s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1764.4M, EPOCH TIME: 1705615679.194242
[01/19 00:07:59    110s] Initial padding reaches pin density 0.545 for top
[01/19 00:07:59    110s] InitPadU 0.700 -> 0.825 for top
[01/19 00:07:59    110s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1764.4M, EPOCH TIME: 1705615679.214062
[01/19 00:07:59    110s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1764.4M, EPOCH TIME: 1705615679.215726
[01/19 00:07:59    110s] === lastAutoLevel = 8 
[01/19 00:07:59    110s] OPERPROF: Starting spInitNetWt at level 1, MEM:1764.4M, EPOCH TIME: 1705615679.220442
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] [spp] 0
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] [adp] 1:1:1:3
[01/19 00:07:59    110s] no activity file in design. spp won't run.
[01/19 00:07:59    110s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.003, MEM:1764.4M, EPOCH TIME: 1705615679.223241
[01/19 00:07:59    110s] OPERPROF: Starting npMain at level 1, MEM:1764.4M, EPOCH TIME: 1705615679.224614
[01/19 00:08:00    110s] OPERPROF:   Starting npPlace at level 2, MEM:1776.5M, EPOCH TIME: 1705615680.263919
[01/19 00:08:00    110s] Iteration  1: Total net bbox = 8.884e-09 (8.65e-09 2.29e-10)
[01/19 00:08:00    110s]               Est.  stn bbox = 9.483e-09 (9.24e-09 2.42e-10)
[01/19 00:08:00    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1780.5M
[01/19 00:08:00    110s] Iteration  2: Total net bbox = 8.884e-09 (8.65e-09 2.29e-10)
[01/19 00:08:00    110s]               Est.  stn bbox = 9.483e-09 (9.24e-09 2.42e-10)
[01/19 00:08:00    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1780.5M
[01/19 00:08:00    110s] OPERPROF:     Starting InitSKP at level 3, MEM:1781.5M, EPOCH TIME: 1705615680.290261
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:08:00    110s] TLC MultiMap info (StdDelay):
[01/19 00:08:00    110s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:08:00    110s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:08:00    110s]  Setting StdDelay to: 38ps
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Deleting Cell Server End ...
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:08:00    110s] TLC MultiMap info (StdDelay):
[01/19 00:08:00    110s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:08:00    110s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:08:00    110s]  Setting StdDelay to: 38ps
[01/19 00:08:00    110s] 
[01/19 00:08:00    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:08:00    111s] 
[01/19 00:08:00    111s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:08:00    111s] 
[01/19 00:08:00    111s] TimeStamp Deleting Cell Server End ...
[01/19 00:08:00    111s] 
[01/19 00:08:00    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:08:01    111s] TLC MultiMap info (StdDelay):
[01/19 00:08:01    111s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:08:01    111s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:08:01    111s]  Setting StdDelay to: 38ps
[01/19 00:08:01    111s] 
[01/19 00:08:01    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:08:02    112s] *** Finished SKP initialization (cpu=0:00:02.4, real=0:00:02.0)***
[01/19 00:08:02    112s] OPERPROF:     Finished InitSKP at level 3, CPU:2.420, REAL:2.419, MEM:1853.5M, EPOCH TIME: 1705615682.709378
[01/19 00:08:02    113s] exp_mt_sequential is set from setPlaceMode option to 1
[01/19 00:08:02    113s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/19 00:08:02    113s] place_exp_mt_interval set to default 32
[01/19 00:08:02    113s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/19 00:08:03    113s] Iteration  3: Total net bbox = 5.228e+03 (2.75e+03 2.48e+03)
[01/19 00:08:03    113s]               Est.  stn bbox = 6.550e+03 (3.41e+03 3.14e+03)
[01/19 00:08:03    113s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1872.3M
[01/19 00:08:06    116s] Iteration  4: Total net bbox = 9.387e+04 (4.26e+04 5.12e+04)
[01/19 00:08:06    116s]               Est.  stn bbox = 1.253e+05 (5.42e+04 7.11e+04)
[01/19 00:08:06    116s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1894.6M
[01/19 00:08:06    116s] Iteration  5: Total net bbox = 9.387e+04 (4.26e+04 5.12e+04)
[01/19 00:08:06    116s]               Est.  stn bbox = 1.253e+05 (5.42e+04 7.11e+04)
[01/19 00:08:06    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1894.6M
[01/19 00:08:06    116s] OPERPROF:   Finished npPlace at level 2, CPU:6.440, REAL:6.382, MEM:1894.6M, EPOCH TIME: 1705615686.645595
[01/19 00:08:06    116s] OPERPROF: Finished npMain at level 1, CPU:6.500, REAL:7.434, MEM:1894.6M, EPOCH TIME: 1705615686.658840
[01/19 00:08:06    116s] OPERPROF: Starting npMain at level 1, MEM:1894.6M, EPOCH TIME: 1705615686.664516
[01/19 00:08:06    117s] OPERPROF:   Starting npPlace at level 2, MEM:1894.6M, EPOCH TIME: 1705615686.743892
[01/19 00:08:10    120s] Iteration  6: Total net bbox = 1.457e+05 (7.20e+04 7.37e+04)
[01/19 00:08:10    120s]               Est.  stn bbox = 1.963e+05 (9.15e+04 1.05e+05)
[01/19 00:08:10    120s]               cpu = 0:00:03.3 real = 0:00:04.0 mem = 1872.6M
[01/19 00:08:10    120s] OPERPROF:   Finished npPlace at level 2, CPU:3.340, REAL:3.315, MEM:1872.6M, EPOCH TIME: 1705615690.059136
[01/19 00:08:10    120s] OPERPROF: Finished npMain at level 1, CPU:3.440, REAL:3.416, MEM:1872.6M, EPOCH TIME: 1705615690.080022
[01/19 00:08:10    120s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1872.6M, EPOCH TIME: 1705615690.081360
[01/19 00:08:10    120s] Starting Early Global Route rough congestion estimation: mem = 1872.6M
[01/19 00:08:10    120s] (I)      ==================== Layers =====================
[01/19 00:08:10    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:10    120s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:08:10    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:10    120s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:08:10    120s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:08:10    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:10    120s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:08:10    120s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:08:10    120s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:08:10    120s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:08:10    120s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:08:10    120s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:08:10    120s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:08:10    120s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:08:10    120s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:08:10    120s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:08:10    120s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:08:10    120s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:08:10    120s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:08:10    120s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:08:10    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:10    120s] (I)      Started Import and model ( Curr Mem: 1872.63 MB )
[01/19 00:08:10    120s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:10    120s] (I)      == Non-default Options ==
[01/19 00:08:10    120s] (I)      Print mode                                         : 2
[01/19 00:08:10    120s] (I)      Stop if highly congested                           : false
[01/19 00:08:10    120s] (I)      Maximum routing layer                              : 11
[01/19 00:08:10    120s] (I)      Assign partition pins                              : false
[01/19 00:08:10    120s] (I)      Support large GCell                                : true
[01/19 00:08:10    120s] (I)      Number of threads                                  : 1
[01/19 00:08:10    120s] (I)      Number of rows per GCell                           : 9
[01/19 00:08:10    120s] (I)      Max num rows per GCell                             : 32
[01/19 00:08:10    120s] (I)      Method to set GCell size                           : row
[01/19 00:08:10    120s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:08:10    120s] (I)      Use row-based GCell size
[01/19 00:08:10    120s] (I)      Use row-based GCell align
[01/19 00:08:10    120s] (I)      layer 0 area = 80000
[01/19 00:08:10    120s] (I)      layer 1 area = 80000
[01/19 00:08:10    120s] (I)      layer 2 area = 80000
[01/19 00:08:10    120s] (I)      layer 3 area = 80000
[01/19 00:08:10    120s] (I)      layer 4 area = 80000
[01/19 00:08:10    120s] (I)      layer 5 area = 80000
[01/19 00:08:10    120s] (I)      layer 6 area = 80000
[01/19 00:08:10    120s] (I)      layer 7 area = 80000
[01/19 00:08:10    120s] (I)      layer 8 area = 80000
[01/19 00:08:10    120s] (I)      layer 9 area = 400000
[01/19 00:08:10    120s] (I)      layer 10 area = 400000
[01/19 00:08:10    120s] (I)      GCell unit size   : 3420
[01/19 00:08:10    120s] (I)      GCell multiplier  : 9
[01/19 00:08:10    120s] (I)      GCell row height  : 3420
[01/19 00:08:10    120s] (I)      Actual row height : 3420
[01/19 00:08:10    120s] (I)      GCell align ref   : 30000 30020
[01/19 00:08:10    120s] [NR-eGR] Track table information for default rule: 
[01/19 00:08:10    120s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:08:10    120s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:08:10    120s] (I)      ==================== Default via =====================
[01/19 00:08:10    120s] (I)      +----+------------------+----------------------------+
[01/19 00:08:10    120s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:08:10    120s] (I)      +----+------------------+----------------------------+
[01/19 00:08:10    120s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:08:10    120s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:08:10    120s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:08:10    120s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:08:10    120s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:08:10    120s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:08:10    120s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:08:10    120s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:08:10    120s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:08:10    120s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:08:10    120s] (I)      +----+------------------+----------------------------+
[01/19 00:08:10    120s] [NR-eGR] Read 4440 PG shapes
[01/19 00:08:10    120s] [NR-eGR] Read 0 clock shapes
[01/19 00:08:10    120s] [NR-eGR] Read 0 other shapes
[01/19 00:08:10    120s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:08:10    120s] [NR-eGR] #Instance Blockages : 0
[01/19 00:08:10    120s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:08:10    120s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:08:10    120s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:08:10    120s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:08:10    120s] [NR-eGR] #Other Blockages    : 0
[01/19 00:08:10    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:08:10    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:08:10    120s] [NR-eGR] Read 10508 nets ( ignored 0 )
[01/19 00:08:10    120s] (I)      early_global_route_priority property id does not exist.
[01/19 00:08:10    120s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:08:10    120s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:08:10    120s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:08:10    120s] (I)      Number of ignored nets                =      0
[01/19 00:08:10    120s] (I)      Number of connected nets              =      0
[01/19 00:08:10    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:08:10    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:08:10    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:08:10    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:08:10    120s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:08:10    120s] (I)      Ndr track 0 does not exist
[01/19 00:08:10    120s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:08:10    120s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:08:10    120s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:08:10    120s] (I)      Site width          :   400  (dbu)
[01/19 00:08:10    120s] (I)      Row height          :  3420  (dbu)
[01/19 00:08:10    120s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:08:10    120s] (I)      GCell width         : 30780  (dbu)
[01/19 00:08:10    120s] (I)      GCell height        : 30780  (dbu)
[01/19 00:08:10    120s] (I)      Grid                :    17    17    11
[01/19 00:08:10    120s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:08:10    120s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[01/19 00:08:10    120s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[01/19 00:08:10    120s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:08:10    120s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:08:10    120s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:08:10    120s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:08:10    120s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:08:10    120s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[01/19 00:08:10    120s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:08:10    120s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:08:10    120s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:08:10    120s] (I)      --------------------------------------------------------
[01/19 00:08:10    120s] 
[01/19 00:08:10    120s] [NR-eGR] ============ Routing rule table ============
[01/19 00:08:10    120s] [NR-eGR] Rule id: 0  Nets: 10508
[01/19 00:08:10    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:08:10    120s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:08:10    120s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:08:10    120s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:10    120s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:10    120s] [NR-eGR] ========================================
[01/19 00:08:10    120s] [NR-eGR] 
[01/19 00:08:10    120s] (I)      =============== Blocked Tracks ===============
[01/19 00:08:10    120s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:10    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:08:10    120s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:10    120s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:08:10    120s] (I)      |     2 |   21420 |     1088 |         5.08% |
[01/19 00:08:10    120s] (I)      |     3 |   22270 |      644 |         2.89% |
[01/19 00:08:10    120s] (I)      |     4 |   21420 |     1088 |         5.08% |
[01/19 00:08:10    120s] (I)      |     5 |   22270 |      644 |         2.89% |
[01/19 00:08:10    120s] (I)      |     6 |   21420 |     1088 |         5.08% |
[01/19 00:08:10    120s] (I)      |     7 |   22270 |      644 |         2.89% |
[01/19 00:08:10    120s] (I)      |     8 |   21420 |     1088 |         5.08% |
[01/19 00:08:10    120s] (I)      |     9 |   22270 |     1288 |         5.78% |
[01/19 00:08:10    120s] (I)      |    10 |    8551 |      512 |         5.99% |
[01/19 00:08:10    120s] (I)      |    11 |    8891 |     1434 |        16.13% |
[01/19 00:08:10    120s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:10    120s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1872.63 MB )
[01/19 00:08:10    120s] (I)      Reset routing kernel
[01/19 00:08:10    120s] (I)      numLocalWires=39443  numGlobalNetBranches=11259  numLocalNetBranches=8492
[01/19 00:08:10    120s] (I)      totalPins=39248  totalGlobalPin=13424 (34.20%)
[01/19 00:08:10    120s] (I)      total 2D Cap : 188670 = (95596 H, 93074 V)
[01/19 00:08:10    120s] (I)      
[01/19 00:08:10    120s] (I)      ============  Phase 1a Route ============
[01/19 00:08:10    120s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/19 00:08:10    120s] (I)      Usage: 11200 = (5676 H, 5524 V) = (5.94% H, 5.94% V) = (8.735e+04um H, 8.501e+04um V)
[01/19 00:08:10    120s] (I)      
[01/19 00:08:10    120s] (I)      ============  Phase 1b Route ============
[01/19 00:08:10    120s] (I)      Usage: 11200 = (5676 H, 5524 V) = (5.94% H, 5.94% V) = (8.735e+04um H, 8.501e+04um V)
[01/19 00:08:10    120s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/19 00:08:10    120s] 
[01/19 00:08:10    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:08:10    120s] Finished Early Global Route rough congestion estimation: mem = 1872.6M
[01/19 00:08:10    120s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.086, MEM:1872.6M, EPOCH TIME: 1705615690.166999
[01/19 00:08:10    120s] earlyGlobalRoute rough estimation gcell size 9 row height
[01/19 00:08:10    120s] OPERPROF: Starting CDPad at level 1, MEM:1872.6M, EPOCH TIME: 1705615690.167362
[01/19 00:08:10    120s] CDPadU 0.825 -> 0.826. R=0.700, N=9772, GS=15.390
[01/19 00:08:10    120s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.028, MEM:1872.6M, EPOCH TIME: 1705615690.195359
[01/19 00:08:10    120s] OPERPROF: Starting npMain at level 1, MEM:1872.6M, EPOCH TIME: 1705615690.196646
[01/19 00:08:10    120s] OPERPROF:   Starting npPlace at level 2, MEM:1872.6M, EPOCH TIME: 1705615690.267263
[01/19 00:08:10    120s] AB param 99.7% (9738/9772).
[01/19 00:08:10    120s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.058, MEM:1872.6M, EPOCH TIME: 1705615690.325630
[01/19 00:08:10    120s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.149, MEM:1872.6M, EPOCH TIME: 1705615690.345320
[01/19 00:08:10    120s] Global placement CDP is working on the selected area.
[01/19 00:08:10    120s] OPERPROF: Starting npMain at level 1, MEM:1872.6M, EPOCH TIME: 1705615690.346775
[01/19 00:08:10    120s] OPERPROF:   Starting npPlace at level 2, MEM:1872.6M, EPOCH TIME: 1705615690.417776
[01/19 00:08:13    123s] OPERPROF:   Finished npPlace at level 2, CPU:3.070, REAL:3.054, MEM:1873.7M, EPOCH TIME: 1705615693.471639
[01/19 00:08:13    123s] OPERPROF: Finished npMain at level 1, CPU:3.160, REAL:3.145, MEM:1873.7M, EPOCH TIME: 1705615693.492261
[01/19 00:08:13    123s] Iteration  7: Total net bbox = 2.104e+05 (1.05e+05 1.05e+05)
[01/19 00:08:13    123s]               Est.  stn bbox = 2.707e+05 (1.29e+05 1.41e+05)
[01/19 00:08:13    123s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1873.7M
[01/19 00:08:13    123s] Iteration  8: Total net bbox = 2.104e+05 (1.05e+05 1.05e+05)
[01/19 00:08:13    123s]               Est.  stn bbox = 2.707e+05 (1.29e+05 1.41e+05)
[01/19 00:08:13    123s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1873.7M
[01/19 00:08:13    123s] OPERPROF: Starting npMain at level 1, MEM:1873.7M, EPOCH TIME: 1705615693.519667
[01/19 00:08:13    123s] OPERPROF:   Starting npPlace at level 2, MEM:1873.7M, EPOCH TIME: 1705615693.594441
[01/19 00:08:16    127s] OPERPROF:   Finished npPlace at level 2, CPU:3.070, REAL:3.050, MEM:1868.7M, EPOCH TIME: 1705615696.644442
[01/19 00:08:16    127s] OPERPROF: Finished npMain at level 1, CPU:3.160, REAL:3.145, MEM:1868.7M, EPOCH TIME: 1705615696.665131
[01/19 00:08:16    127s] Legalizing MH Cells... 0 / 0 (level 5)
[01/19 00:08:16    127s] No instances found in the vector
[01/19 00:08:16    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1868.7M, DRC: 0)
[01/19 00:08:16    127s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:08:16    127s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1868.7M, EPOCH TIME: 1705615696.667020
[01/19 00:08:16    127s] Starting Early Global Route rough congestion estimation: mem = 1868.7M
[01/19 00:08:16    127s] (I)      ==================== Layers =====================
[01/19 00:08:16    127s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:16    127s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:08:16    127s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:16    127s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:08:16    127s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:08:16    127s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:16    127s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:08:16    127s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:08:16    127s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:08:16    127s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:08:16    127s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:08:16    127s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:08:16    127s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:08:16    127s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:08:16    127s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:08:16    127s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:08:16    127s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:08:16    127s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:08:16    127s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:08:16    127s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:08:16    127s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:16    127s] (I)      Started Import and model ( Curr Mem: 1868.66 MB )
[01/19 00:08:16    127s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:16    127s] (I)      == Non-default Options ==
[01/19 00:08:16    127s] (I)      Print mode                                         : 2
[01/19 00:08:16    127s] (I)      Stop if highly congested                           : false
[01/19 00:08:16    127s] (I)      Maximum routing layer                              : 11
[01/19 00:08:16    127s] (I)      Assign partition pins                              : false
[01/19 00:08:16    127s] (I)      Support large GCell                                : true
[01/19 00:08:16    127s] (I)      Number of threads                                  : 1
[01/19 00:08:16    127s] (I)      Number of rows per GCell                           : 5
[01/19 00:08:16    127s] (I)      Max num rows per GCell                             : 32
[01/19 00:08:16    127s] (I)      Method to set GCell size                           : row
[01/19 00:08:16    127s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:08:16    127s] (I)      Use row-based GCell size
[01/19 00:08:16    127s] (I)      Use row-based GCell align
[01/19 00:08:16    127s] (I)      layer 0 area = 80000
[01/19 00:08:16    127s] (I)      layer 1 area = 80000
[01/19 00:08:16    127s] (I)      layer 2 area = 80000
[01/19 00:08:16    127s] (I)      layer 3 area = 80000
[01/19 00:08:16    127s] (I)      layer 4 area = 80000
[01/19 00:08:16    127s] (I)      layer 5 area = 80000
[01/19 00:08:16    127s] (I)      layer 6 area = 80000
[01/19 00:08:16    127s] (I)      layer 7 area = 80000
[01/19 00:08:16    127s] (I)      layer 8 area = 80000
[01/19 00:08:16    127s] (I)      layer 9 area = 400000
[01/19 00:08:16    127s] (I)      layer 10 area = 400000
[01/19 00:08:16    127s] (I)      GCell unit size   : 3420
[01/19 00:08:16    127s] (I)      GCell multiplier  : 5
[01/19 00:08:16    127s] (I)      GCell row height  : 3420
[01/19 00:08:16    127s] (I)      Actual row height : 3420
[01/19 00:08:16    127s] (I)      GCell align ref   : 30000 30020
[01/19 00:08:16    127s] [NR-eGR] Track table information for default rule: 
[01/19 00:08:16    127s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:08:16    127s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:08:16    127s] (I)      ==================== Default via =====================
[01/19 00:08:16    127s] (I)      +----+------------------+----------------------------+
[01/19 00:08:16    127s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:08:16    127s] (I)      +----+------------------+----------------------------+
[01/19 00:08:16    127s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:08:16    127s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:08:16    127s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:08:16    127s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:08:16    127s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:08:16    127s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:08:16    127s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:08:16    127s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:08:16    127s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:08:16    127s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:08:16    127s] (I)      +----+------------------+----------------------------+
[01/19 00:08:16    127s] [NR-eGR] Read 4440 PG shapes
[01/19 00:08:16    127s] [NR-eGR] Read 0 clock shapes
[01/19 00:08:16    127s] [NR-eGR] Read 0 other shapes
[01/19 00:08:16    127s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:08:16    127s] [NR-eGR] #Instance Blockages : 0
[01/19 00:08:16    127s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:08:16    127s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:08:16    127s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:08:16    127s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:08:16    127s] [NR-eGR] #Other Blockages    : 0
[01/19 00:08:16    127s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:08:16    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:08:16    127s] [NR-eGR] Read 10508 nets ( ignored 0 )
[01/19 00:08:16    127s] (I)      early_global_route_priority property id does not exist.
[01/19 00:08:16    127s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:08:16    127s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:08:16    127s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:08:16    127s] (I)      Number of ignored nets                =      0
[01/19 00:08:16    127s] (I)      Number of connected nets              =      0
[01/19 00:08:16    127s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:08:16    127s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:08:16    127s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:08:16    127s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:08:16    127s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:08:16    127s] (I)      Ndr track 0 does not exist
[01/19 00:08:16    127s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:08:16    127s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:08:16    127s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:08:16    127s] (I)      Site width          :   400  (dbu)
[01/19 00:08:16    127s] (I)      Row height          :  3420  (dbu)
[01/19 00:08:16    127s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:08:16    127s] (I)      GCell width         : 17100  (dbu)
[01/19 00:08:16    127s] (I)      GCell height        : 17100  (dbu)
[01/19 00:08:16    127s] (I)      Grid                :    30    29    11
[01/19 00:08:16    127s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:08:16    127s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[01/19 00:08:16    127s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[01/19 00:08:16    127s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:08:16    127s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:08:16    127s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:08:16    127s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:08:16    127s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:08:16    127s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[01/19 00:08:16    127s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:08:16    127s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:08:16    127s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:08:16    127s] (I)      --------------------------------------------------------
[01/19 00:08:16    127s] 
[01/19 00:08:16    127s] [NR-eGR] ============ Routing rule table ============
[01/19 00:08:16    127s] [NR-eGR] Rule id: 0  Nets: 10508
[01/19 00:08:16    127s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:08:16    127s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:08:16    127s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:08:16    127s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:16    127s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:16    127s] [NR-eGR] ========================================
[01/19 00:08:16    127s] [NR-eGR] 
[01/19 00:08:16    127s] (I)      =============== Blocked Tracks ===============
[01/19 00:08:16    127s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:16    127s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:08:16    127s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:16    127s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:08:16    127s] (I)      |     2 |   36540 |     1836 |         5.02% |
[01/19 00:08:16    127s] (I)      |     3 |   39300 |      776 |         1.97% |
[01/19 00:08:16    127s] (I)      |     4 |   36540 |     1836 |         5.02% |
[01/19 00:08:16    127s] (I)      |     5 |   39300 |      776 |         1.97% |
[01/19 00:08:16    127s] (I)      |     6 |   36540 |     1836 |         5.02% |
[01/19 00:08:16    127s] (I)      |     7 |   39300 |      776 |         1.97% |
[01/19 00:08:16    127s] (I)      |     8 |   36540 |     1836 |         5.02% |
[01/19 00:08:16    127s] (I)      |     9 |   39300 |     1552 |         3.95% |
[01/19 00:08:16    127s] (I)      |    10 |   14587 |      912 |         6.25% |
[01/19 00:08:16    127s] (I)      |    11 |   15690 |     2523 |        16.08% |
[01/19 00:08:16    127s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:16    127s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1868.66 MB )
[01/19 00:08:16    127s] (I)      Reset routing kernel
[01/19 00:08:16    127s] (I)      numLocalWires=27995  numGlobalNetBranches=9029  numLocalNetBranches=4988
[01/19 00:08:16    127s] (I)      totalPins=39248  totalGlobalPin=21311 (54.30%)
[01/19 00:08:16    127s] (I)      total 2D Cap : 327289 = (168638 H, 158651 V)
[01/19 00:08:16    127s] (I)      
[01/19 00:08:16    127s] (I)      ============  Phase 1a Route ============
[01/19 00:08:16    127s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/19 00:08:16    127s] (I)      Usage: 22931 = (11573 H, 11358 V) = (6.86% H, 7.16% V) = (9.895e+04um H, 9.711e+04um V)
[01/19 00:08:16    127s] (I)      
[01/19 00:08:16    127s] (I)      ============  Phase 1b Route ============
[01/19 00:08:16    127s] (I)      Usage: 22931 = (11573 H, 11358 V) = (6.86% H, 7.16% V) = (9.895e+04um H, 9.711e+04um V)
[01/19 00:08:16    127s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/19 00:08:16    127s] 
[01/19 00:08:16    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:08:16    127s] Finished Early Global Route rough congestion estimation: mem = 1868.7M
[01/19 00:08:16    127s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.081, MEM:1868.7M, EPOCH TIME: 1705615696.748375
[01/19 00:08:16    127s] earlyGlobalRoute rough estimation gcell size 5 row height
[01/19 00:08:16    127s] OPERPROF: Starting CDPad at level 1, MEM:1868.7M, EPOCH TIME: 1705615696.748731
[01/19 00:08:16    127s] CDPadU 0.826 -> 0.828. R=0.700, N=9772, GS=8.550
[01/19 00:08:16    127s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.029, MEM:1868.7M, EPOCH TIME: 1705615696.778150
[01/19 00:08:16    127s] OPERPROF: Starting npMain at level 1, MEM:1868.7M, EPOCH TIME: 1705615696.779304
[01/19 00:08:16    127s] OPERPROF:   Starting npPlace at level 2, MEM:1868.7M, EPOCH TIME: 1705615696.847501
[01/19 00:08:16    127s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.076, MEM:1869.7M, EPOCH TIME: 1705615696.923179
[01/19 00:08:16    127s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.164, MEM:1869.7M, EPOCH TIME: 1705615696.942830
[01/19 00:08:16    127s] Global placement CDP skipped at cutLevel 9.
[01/19 00:08:16    127s] Iteration  9: Total net bbox = 2.152e+05 (1.06e+05 1.09e+05)
[01/19 00:08:16    127s]               Est.  stn bbox = 2.773e+05 (1.31e+05 1.47e+05)
[01/19 00:08:16    127s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 1869.7M
[01/19 00:08:16    127s] Iteration 10: Total net bbox = 2.152e+05 (1.06e+05 1.09e+05)
[01/19 00:08:16    127s]               Est.  stn bbox = 2.773e+05 (1.31e+05 1.47e+05)
[01/19 00:08:16    127s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.7M
[01/19 00:08:16    127s] Legalizing MH Cells... 0 / 0 (level 8)
[01/19 00:08:16    127s] No instances found in the vector
[01/19 00:08:16    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1869.7M, DRC: 0)
[01/19 00:08:16    127s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:08:16    127s] OPERPROF: Starting npMain at level 1, MEM:1869.7M, EPOCH TIME: 1705615696.969996
[01/19 00:08:17    127s] OPERPROF:   Starting npPlace at level 2, MEM:1869.7M, EPOCH TIME: 1705615697.043769
[01/19 00:08:23    133s] GP RA stats: MHOnly 0 nrInst 9772 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/19 00:08:24    134s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.424814
[01/19 00:08:24    134s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.425035
[01/19 00:08:24    134s] OPERPROF:   Finished npPlace at level 2, CPU:7.410, REAL:7.382, MEM:1869.7M, EPOCH TIME: 1705615704.426030
[01/19 00:08:24    134s] OPERPROF: Finished npMain at level 1, CPU:7.500, REAL:7.477, MEM:1869.7M, EPOCH TIME: 1705615704.446926
[01/19 00:08:24    134s] Iteration 11: Total net bbox = 2.118e+05 (1.05e+05 1.07e+05)
[01/19 00:08:24    134s]               Est.  stn bbox = 2.709e+05 (1.28e+05 1.43e+05)
[01/19 00:08:24    134s]               cpu = 0:00:07.5 real = 0:00:08.0 mem = 1869.7M
[01/19 00:08:24    134s] [adp] clock
[01/19 00:08:24    134s] [adp] weight, nr nets, wire length
[01/19 00:08:24    134s] [adp]      0        1  462.430500
[01/19 00:08:24    134s] [adp] data
[01/19 00:08:24    134s] [adp] weight, nr nets, wire length
[01/19 00:08:24    134s] [adp]      0    10619  211311.109500
[01/19 00:08:24    134s] [adp] 0.000000|0.000000|0.000000
[01/19 00:08:24    134s] Iteration 12: Total net bbox = 2.118e+05 (1.05e+05 1.07e+05)
[01/19 00:08:24    134s]               Est.  stn bbox = 2.709e+05 (1.28e+05 1.43e+05)
[01/19 00:08:24    134s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.7M
[01/19 00:08:24    134s] Clear WL Bound Manager after Global Placement... 
[01/19 00:08:24    134s] Finished Global Placement (cpu=0:00:24.4, real=0:00:25.0, mem=1869.7M)
[01/19 00:08:24    134s] Keep Tdgp Graph and DB for later use
[01/19 00:08:24    134s] Saved padding area to DB
[01/19 00:08:24    134s] All LLGs are deleted
[01/19 00:08:24    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1869.7M, EPOCH TIME: 1705615704.483568
[01/19 00:08:24    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.483869
[01/19 00:08:24    134s] Solver runtime cpu: 0:00:19.3 real: 0:00:19.2
[01/19 00:08:24    134s] Core Placement runtime cpu: 0:00:24.1 real: 0:00:25.0
[01/19 00:08:24    134s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/19 00:08:24    134s] Type 'man IMPSP-9025' for more detail.
[01/19 00:08:24    134s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1869.7M, EPOCH TIME: 1705615704.485923
[01/19 00:08:24    134s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1869.7M, EPOCH TIME: 1705615704.486064
[01/19 00:08:24    134s] Processing tracks to init pin-track alignment.
[01/19 00:08:24    134s] z: 2, totalTracks: 1
[01/19 00:08:24    134s] z: 4, totalTracks: 1
[01/19 00:08:24    134s] z: 6, totalTracks: 1
[01/19 00:08:24    134s] z: 8, totalTracks: 1
[01/19 00:08:24    134s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:24    134s] All LLGs are deleted
[01/19 00:08:24    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.493013
[01/19 00:08:24    134s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.493294
[01/19 00:08:24    134s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.495818
[01/19 00:08:24    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:24    134s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1869.7M, EPOCH TIME: 1705615704.497585
[01/19 00:08:24    134s] Max number of tech site patterns supported in site array is 256.
[01/19 00:08:24    134s] Core basic site is CoreSite
[01/19 00:08:24    134s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1869.7M, EPOCH TIME: 1705615704.527456
[01/19 00:08:24    134s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:08:24    134s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:08:24    134s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1869.7M, EPOCH TIME: 1705615704.528977
[01/19 00:08:24    134s] Fast DP-INIT is on for default
[01/19 00:08:24    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:08:24    134s] Atter site array init, number of instance map data is 0.
[01/19 00:08:24    134s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:1869.7M, EPOCH TIME: 1705615704.532622
[01/19 00:08:24    134s] 
[01/19 00:08:24    134s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:24    134s] OPERPROF:       Starting CMU at level 4, MEM:1869.7M, EPOCH TIME: 1705615704.534444
[01/19 00:08:24    134s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1869.7M, EPOCH TIME: 1705615704.535956
[01/19 00:08:24    134s] 
[01/19 00:08:24    134s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:24    134s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1869.7M, EPOCH TIME: 1705615704.537368
[01/19 00:08:24    134s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.537458
[01/19 00:08:24    134s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.537522
[01/19 00:08:24    134s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1869.7MB).
[01/19 00:08:24    134s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.056, MEM:1869.7M, EPOCH TIME: 1705615704.541948
[01/19 00:08:24    134s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.056, MEM:1869.7M, EPOCH TIME: 1705615704.542023
[01/19 00:08:24    134s] TDRefine: refinePlace mode is spiral
[01/19 00:08:24    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.1
[01/19 00:08:24    134s] OPERPROF: Starting RefinePlace at level 1, MEM:1869.7M, EPOCH TIME: 1705615704.542125
[01/19 00:08:24    134s] *** Starting refinePlace (0:02:15 mem=1869.7M) ***
[01/19 00:08:24    134s] Total net bbox length = 2.118e+05 (1.050e+05 1.068e+05) (ext = 5.176e+04)
[01/19 00:08:24    134s] 
[01/19 00:08:24    134s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:24    134s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:08:24    134s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:24    134s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:24    134s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1869.7M, EPOCH TIME: 1705615704.558730
[01/19 00:08:24    134s] Starting refinePlace ...
[01/19 00:08:24    134s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:24    134s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:24    134s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.582572
[01/19 00:08:24    134s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:08:24    134s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1869.7M, EPOCH TIME: 1705615704.582691
[01/19 00:08:24    134s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.582903
[01/19 00:08:24    134s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1869.7M, EPOCH TIME: 1705615704.582963
[01/19 00:08:24    134s] DDP markSite nrRow 128 nrJob 128
[01/19 00:08:24    134s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1705615704.583440
[01/19 00:08:24    134s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1869.7M, EPOCH TIME: 1705615704.583510
[01/19 00:08:24    134s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:08:24    134s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1869.7M, EPOCH TIME: 1705615704.588103
[01/19 00:08:24    134s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1869.7M, EPOCH TIME: 1705615704.588184
[01/19 00:08:24    135s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.003, MEM:1869.7M, EPOCH TIME: 1705615704.590710
[01/19 00:08:24    135s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:08:24    135s]  ** Cut row section real time 0:00:00.0.
[01/19 00:08:24    135s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:1869.7M, EPOCH TIME: 1705615704.590823
[01/19 00:08:24    135s]   Spread Effort: high, standalone mode, useDDP on.
[01/19 00:08:24    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1869.7MB) @(0:02:15 - 0:02:15).
[01/19 00:08:24    135s] Move report: preRPlace moves 9772 insts, mean move: 0.11 um, max move: 2.96 um 
[01/19 00:08:24    135s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_cdnfadd_033_3): (70.62, 208.67) --> (69.80, 206.53)
[01/19 00:08:24    135s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: ADDFXL
[01/19 00:08:24    135s] wireLenOptFixPriorityInst 0 inst fixed
[01/19 00:08:24    135s] Placement tweakage begins.
[01/19 00:08:24    135s] wire length = 2.003e+05
[01/19 00:08:25    136s] wire length = 2.002e+05
[01/19 00:08:25    136s] Placement tweakage ends.
[01/19 00:08:25    136s] Move report: tweak moves 2205 insts, mean move: 2.85 um, max move: 35.68 um 
[01/19 00:08:25    136s] 	Max move on inst (mem_addr_reg[22]): (106.40, 151.81) --> (84.40, 138.13)
[01/19 00:08:25    136s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1882.6MB) @(0:02:15 - 0:02:16).
[01/19 00:08:25    136s] 
[01/19 00:08:25    136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:08:25    136s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:08:25    136s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:08:25    136s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:08:25    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1898.6MB) @(0:02:16 - 0:02:16).
[01/19 00:08:25    136s] Move report: Detail placement moves 9772 insts, mean move: 0.73 um, max move: 35.72 um 
[01/19 00:08:25    136s] 	Max move on inst (mem_addr_reg[22]): (106.43, 151.82) --> (84.40, 138.13)
[01/19 00:08:25    136s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1898.6MB
[01/19 00:08:25    136s] Statistics of distance of Instance movement in refine placement:
[01/19 00:08:25    136s]   maximum (X+Y) =        35.72 um
[01/19 00:08:25    136s]   inst (mem_addr_reg[22]) with max move: (106.431, 151.816) -> (84.4, 138.13)
[01/19 00:08:25    136s]   mean    (X+Y) =         0.73 um
[01/19 00:08:25    136s] Summary Report:
[01/19 00:08:25    136s] Instances move: 9772 (out of 9772 movable)
[01/19 00:08:25    136s] Instances flipped: 0
[01/19 00:08:25    136s] Mean displacement: 0.73 um
[01/19 00:08:25    136s] Max displacement: 35.72 um (Instance: mem_addr_reg[22]) (106.431, 151.816) -> (84.4, 138.13)
[01/19 00:08:25    136s] 	Length: 28 sites, height: 1 rows, site name: CoreSite, cell type: EDFFXL
[01/19 00:08:25    136s] Total instances moved : 9772
[01/19 00:08:25    136s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.420, REAL:1.413, MEM:1898.6M, EPOCH TIME: 1705615705.971746
[01/19 00:08:25    136s] Total net bbox length = 2.114e+05 (1.046e+05 1.068e+05) (ext = 5.118e+04)
[01/19 00:08:25    136s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1898.6MB
[01/19 00:08:25    136s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=1898.6MB) @(0:02:15 - 0:02:16).
[01/19 00:08:25    136s] *** Finished refinePlace (0:02:16 mem=1898.6M) ***
[01/19 00:08:25    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.1
[01/19 00:08:25    136s] OPERPROF: Finished RefinePlace at level 1, CPU:1.440, REAL:1.434, MEM:1898.6M, EPOCH TIME: 1705615705.976600
[01/19 00:08:25    136s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1898.6M, EPOCH TIME: 1705615705.976669
[01/19 00:08:25    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9772).
[01/19 00:08:25    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] All LLGs are deleted
[01/19 00:08:25    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1898.6M, EPOCH TIME: 1705615705.984036
[01/19 00:08:25    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1898.6M, EPOCH TIME: 1705615705.984316
[01/19 00:08:25    136s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1883.6M, EPOCH TIME: 1705615705.990096
[01/19 00:08:25    136s] *** Finished Initial Placement (cpu=0:00:26.0, real=0:00:26.0, mem=1883.6M) ***
[01/19 00:08:25    136s] Processing tracks to init pin-track alignment.
[01/19 00:08:25    136s] z: 2, totalTracks: 1
[01/19 00:08:25    136s] z: 4, totalTracks: 1
[01/19 00:08:25    136s] z: 6, totalTracks: 1
[01/19 00:08:25    136s] z: 8, totalTracks: 1
[01/19 00:08:25    136s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:25    136s] All LLGs are deleted
[01/19 00:08:25    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1883.6M, EPOCH TIME: 1705615705.997147
[01/19 00:08:25    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1883.6M, EPOCH TIME: 1705615705.997401
[01/19 00:08:25    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.6M, EPOCH TIME: 1705615705.999448
[01/19 00:08:25    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:25    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:26    136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1883.6M, EPOCH TIME: 1705615706.000938
[01/19 00:08:26    136s] Max number of tech site patterns supported in site array is 256.
[01/19 00:08:26    136s] Core basic site is CoreSite
[01/19 00:08:26    136s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1883.6M, EPOCH TIME: 1705615706.031055
[01/19 00:08:26    136s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:08:26    136s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:08:26    136s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1883.6M, EPOCH TIME: 1705615706.032842
[01/19 00:08:26    136s] Fast DP-INIT is on for default
[01/19 00:08:26    136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:08:26    136s] Atter site array init, number of instance map data is 0.
[01/19 00:08:26    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1883.6M, EPOCH TIME: 1705615706.036438
[01/19 00:08:26    136s] 
[01/19 00:08:26    136s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:26    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1883.6M, EPOCH TIME: 1705615706.039124
[01/19 00:08:26    136s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1883.6M, EPOCH TIME: 1705615706.041205
[01/19 00:08:26    136s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1883.6M, EPOCH TIME: 1705615706.042986
[01/19 00:08:26    136s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:1883.6M, EPOCH TIME: 1705615706.045571
[01/19 00:08:26    136s] default core: bins with density > 0.750 = 42.60 % ( 72 / 169 )
[01/19 00:08:26    136s] Density distribution unevenness ratio = 7.218%
[01/19 00:08:26    136s] Density distribution unevenness ratio (U70) = 6.769%
[01/19 00:08:26    136s] Density distribution unevenness ratio (U80) = 0.581%
[01/19 00:08:26    136s] Density distribution unevenness ratio (U90) = 0.000%
[01/19 00:08:26    136s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.004, MEM:1883.6M, EPOCH TIME: 1705615706.045690
[01/19 00:08:26    136s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1883.6M, EPOCH TIME: 1705615706.045749
[01/19 00:08:26    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:26    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:26    136s] All LLGs are deleted
[01/19 00:08:26    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:26    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:26    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.6M, EPOCH TIME: 1705615706.052314
[01/19 00:08:26    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1883.6M, EPOCH TIME: 1705615706.052550
[01/19 00:08:26    136s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1883.6M, EPOCH TIME: 1705615706.053738
[01/19 00:08:26    136s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/19 00:08:26    136s] 
[01/19 00:08:26    136s] *** Start incrementalPlace ***
[01/19 00:08:26    136s] User Input Parameters:
[01/19 00:08:26    136s] - Congestion Driven    : On
[01/19 00:08:26    136s] - Timing Driven        : On
[01/19 00:08:26    136s] - Area-Violation Based : On
[01/19 00:08:26    136s] - Start Rollback Level : -5
[01/19 00:08:26    136s] - Legalized            : On
[01/19 00:08:26    136s] - Window Based         : Off
[01/19 00:08:26    136s] - eDen incr mode       : Off
[01/19 00:08:26    136s] - Small incr mode      : Off
[01/19 00:08:26    136s] 
[01/19 00:08:26    136s] No Views given, use default active views for adaptive view pruning
[01/19 00:08:26    136s] SKP will enable view:
[01/19 00:08:26    136s]   default_emulate_view
[01/19 00:08:26    136s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1885.6M, EPOCH TIME: 1705615706.092784
[01/19 00:08:26    136s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1885.6M, EPOCH TIME: 1705615706.101819
[01/19 00:08:26    136s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1885.6M, EPOCH TIME: 1705615706.101927
[01/19 00:08:26    136s] Starting Early Global Route congestion estimation: mem = 1885.6M
[01/19 00:08:26    136s] (I)      ==================== Layers =====================
[01/19 00:08:26    136s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:26    136s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:08:26    136s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:26    136s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:08:26    136s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:08:26    136s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:26    136s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:08:26    136s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:08:26    136s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:08:26    136s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:08:26    136s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:08:26    136s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:08:26    136s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:08:26    136s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:08:26    136s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:08:26    136s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:08:26    136s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:08:26    136s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:08:26    136s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:08:26    136s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:08:26    136s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:26    136s] (I)      Started Import and model ( Curr Mem: 1885.64 MB )
[01/19 00:08:26    136s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:26    136s] (I)      == Non-default Options ==
[01/19 00:08:26    136s] (I)      Maximum routing layer                              : 11
[01/19 00:08:26    136s] (I)      Number of threads                                  : 1
[01/19 00:08:26    136s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:08:26    136s] (I)      Method to set GCell size                           : row
[01/19 00:08:26    136s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:08:26    136s] (I)      Use row-based GCell size
[01/19 00:08:26    136s] (I)      Use row-based GCell align
[01/19 00:08:26    136s] (I)      layer 0 area = 80000
[01/19 00:08:26    136s] (I)      layer 1 area = 80000
[01/19 00:08:26    136s] (I)      layer 2 area = 80000
[01/19 00:08:26    136s] (I)      layer 3 area = 80000
[01/19 00:08:26    136s] (I)      layer 4 area = 80000
[01/19 00:08:26    136s] (I)      layer 5 area = 80000
[01/19 00:08:26    136s] (I)      layer 6 area = 80000
[01/19 00:08:26    136s] (I)      layer 7 area = 80000
[01/19 00:08:26    136s] (I)      layer 8 area = 80000
[01/19 00:08:26    136s] (I)      layer 9 area = 400000
[01/19 00:08:26    136s] (I)      layer 10 area = 400000
[01/19 00:08:26    136s] (I)      GCell unit size   : 3420
[01/19 00:08:26    136s] (I)      GCell multiplier  : 1
[01/19 00:08:26    136s] (I)      GCell row height  : 3420
[01/19 00:08:26    136s] (I)      Actual row height : 3420
[01/19 00:08:26    136s] (I)      GCell align ref   : 30000 30020
[01/19 00:08:26    136s] [NR-eGR] Track table information for default rule: 
[01/19 00:08:26    136s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:08:26    136s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:08:26    136s] (I)      ==================== Default via =====================
[01/19 00:08:26    136s] (I)      +----+------------------+----------------------------+
[01/19 00:08:26    136s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:08:26    136s] (I)      +----+------------------+----------------------------+
[01/19 00:08:26    136s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:08:26    136s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:08:26    136s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:08:26    136s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:08:26    136s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:08:26    136s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:08:26    136s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:08:26    136s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:08:26    136s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:08:26    136s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:08:26    136s] (I)      +----+------------------+----------------------------+
[01/19 00:08:26    136s] [NR-eGR] Read 4440 PG shapes
[01/19 00:08:26    136s] [NR-eGR] Read 0 clock shapes
[01/19 00:08:26    136s] [NR-eGR] Read 0 other shapes
[01/19 00:08:26    136s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:08:26    136s] [NR-eGR] #Instance Blockages : 0
[01/19 00:08:26    136s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:08:26    136s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:08:26    136s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:08:26    136s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:08:26    136s] [NR-eGR] #Other Blockages    : 0
[01/19 00:08:26    136s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:08:26    136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:08:26    136s] [NR-eGR] Read 10508 nets ( ignored 0 )
[01/19 00:08:26    136s] (I)      early_global_route_priority property id does not exist.
[01/19 00:08:26    136s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:08:26    136s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:08:26    136s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:08:26    136s] (I)      Number of ignored nets                =      0
[01/19 00:08:26    136s] (I)      Number of connected nets              =      0
[01/19 00:08:26    136s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:08:26    136s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:08:26    136s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:08:26    136s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:08:26    136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:08:26    136s] (I)      Ndr track 0 does not exist
[01/19 00:08:26    136s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:08:26    136s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:08:26    136s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:08:26    136s] (I)      Site width          :   400  (dbu)
[01/19 00:08:26    136s] (I)      Row height          :  3420  (dbu)
[01/19 00:08:26    136s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:08:26    136s] (I)      GCell width         :  3420  (dbu)
[01/19 00:08:26    136s] (I)      GCell height        :  3420  (dbu)
[01/19 00:08:26    136s] (I)      Grid                :   147   145    11
[01/19 00:08:26    136s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:08:26    136s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:08:26    136s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:08:26    136s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:08:26    136s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:08:26    136s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:08:26    136s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:08:26    136s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:08:26    136s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:08:26    136s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:08:26    136s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:08:26    136s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:08:26    136s] (I)      --------------------------------------------------------
[01/19 00:08:26    136s] 
[01/19 00:08:26    136s] [NR-eGR] ============ Routing rule table ============
[01/19 00:08:26    136s] [NR-eGR] Rule id: 0  Nets: 10508
[01/19 00:08:26    136s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:08:26    136s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:08:26    136s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:08:26    136s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:26    136s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:26    136s] [NR-eGR] ========================================
[01/19 00:08:26    136s] [NR-eGR] 
[01/19 00:08:26    136s] (I)      =============== Blocked Tracks ===============
[01/19 00:08:26    136s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:26    136s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:08:26    136s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:26    136s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:08:26    136s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:08:26    136s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:08:26    136s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:08:26    136s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:08:26    136s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:08:26    136s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:08:26    136s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:08:26    136s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:08:26    136s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:08:26    136s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:08:26    136s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:26    136s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1892.34 MB )
[01/19 00:08:26    136s] (I)      Reset routing kernel
[01/19 00:08:26    136s] (I)      Started Global Routing ( Curr Mem: 1892.34 MB )
[01/19 00:08:26    136s] (I)      totalPins=39248  totalGlobalPin=38273 (97.52%)
[01/19 00:08:26    136s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:08:26    136s] [NR-eGR] Layer group 1: route 10508 net(s) in layer range [2, 11]
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1a Route ============
[01/19 00:08:26    136s] (I)      Usage: 112872 = (56813 H, 56059 V) = (6.86% H, 7.10% V) = (9.715e+04um H, 9.586e+04um V)
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1b Route ============
[01/19 00:08:26    136s] (I)      Usage: 112872 = (56813 H, 56059 V) = (6.86% H, 7.10% V) = (9.715e+04um H, 9.586e+04um V)
[01/19 00:08:26    136s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.930111e+05um
[01/19 00:08:26    136s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:08:26    136s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1c Route ============
[01/19 00:08:26    136s] (I)      Usage: 112872 = (56813 H, 56059 V) = (6.86% H, 7.10% V) = (9.715e+04um H, 9.586e+04um V)
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1d Route ============
[01/19 00:08:26    136s] (I)      Usage: 112872 = (56813 H, 56059 V) = (6.86% H, 7.10% V) = (9.715e+04um H, 9.586e+04um V)
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1e Route ============
[01/19 00:08:26    136s] (I)      Usage: 112872 = (56813 H, 56059 V) = (6.86% H, 7.10% V) = (9.715e+04um H, 9.586e+04um V)
[01/19 00:08:26    136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.930111e+05um
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] (I)      ============  Phase 1l Route ============
[01/19 00:08:26    136s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:08:26    136s] (I)      Layer  2:     179072     52816         4           0      180986    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  3:     190030     49345         0           0      190530    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  4:     179072     17918         0           0      180986    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  5:     190030      9142         0           0      190530    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  6:     179072       541         0           0      180986    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  7:     190030         7         0           0      190530    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:08:26    136s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:08:26    136s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:08:26    136s] (I)      Total:       1607497    129769         4       12934     1621734    ( 0.79%) 
[01/19 00:08:26    136s] (I)      
[01/19 00:08:26    136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:08:26    136s] [NR-eGR]                        OverCon            
[01/19 00:08:26    136s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:08:26    136s] [NR-eGR]        Layer               (1)    OverCon
[01/19 00:08:26    136s] [NR-eGR] ----------------------------------------------
[01/19 00:08:26    136s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR] ----------------------------------------------
[01/19 00:08:26    136s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/19 00:08:26    136s] [NR-eGR] 
[01/19 00:08:26    136s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1892.34 MB )
[01/19 00:08:26    136s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:08:26    136s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:08:26    136s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1892.3M
[01/19 00:08:26    136s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.279, MEM:1892.3M, EPOCH TIME: 1705615706.381043
[01/19 00:08:26    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:1892.3M, EPOCH TIME: 1705615706.381116
[01/19 00:08:26    136s] [hotspot] +------------+---------------+---------------+
[01/19 00:08:26    136s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:08:26    136s] [hotspot] +------------+---------------+---------------+
[01/19 00:08:26    136s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:08:26    136s] [hotspot] +------------+---------------+---------------+
[01/19 00:08:26    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:08:26    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:08:26    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1892.3M, EPOCH TIME: 1705615706.383391
[01/19 00:08:26    136s] Skipped repairing congestion.
[01/19 00:08:26    136s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1892.3M, EPOCH TIME: 1705615706.383548
[01/19 00:08:26    136s] Starting Early Global Route wiring: mem = 1892.3M
[01/19 00:08:26    136s] (I)      ============= Track Assignment ============
[01/19 00:08:26    136s] (I)      Started Track Assignment (1T) ( Curr Mem: 1892.34 MB )
[01/19 00:08:26    136s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:08:26    136s] (I)      Run Multi-thread track assignment
[01/19 00:08:26    136s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1894.34 MB )
[01/19 00:08:26    136s] (I)      Started Export ( Curr Mem: 1894.34 MB )
[01/19 00:08:26    137s] [NR-eGR]                  Length (um)    Vias 
[01/19 00:08:26    137s] [NR-eGR] -------------------------------------
[01/19 00:08:26    137s] [NR-eGR]  Metal1   (1H)             0   39248 
[01/19 00:08:26    137s] [NR-eGR]  Metal2   (2V)         72088   57766 
[01/19 00:08:26    137s] [NR-eGR]  Metal3   (3H)         83506    5305 
[01/19 00:08:26    137s] [NR-eGR]  Metal4   (4V)         29970    1666 
[01/19 00:08:26    137s] [NR-eGR]  Metal5   (5H)         15675      65 
[01/19 00:08:26    137s] [NR-eGR]  Metal6   (6V)           931       3 
[01/19 00:08:26    137s] [NR-eGR]  Metal7   (7H)            13       0 
[01/19 00:08:26    137s] [NR-eGR]  Metal8   (8V)             0       0 
[01/19 00:08:26    137s] [NR-eGR]  Metal9   (9H)             0       0 
[01/19 00:08:26    137s] [NR-eGR]  Metal10  (10V)            0       0 
[01/19 00:08:26    137s] [NR-eGR]  Metal11  (11H)            0       0 
[01/19 00:08:26    137s] [NR-eGR] -------------------------------------
[01/19 00:08:26    137s] [NR-eGR]           Total       202184  104053 
[01/19 00:08:26    137s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:26    137s] [NR-eGR] Total half perimeter of net bounding box: 211424um
[01/19 00:08:26    137s] [NR-eGR] Total length: 202184um, number of vias: 104053
[01/19 00:08:26    137s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:26    137s] [NR-eGR] Total eGR-routed clock nets wire length: 6961um, number of vias: 5774
[01/19 00:08:26    137s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:26    137s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1896.34 MB )
[01/19 00:08:26    137s] Early Global Route wiring runtime: 0.27 seconds, mem = 1896.3M
[01/19 00:08:26    137s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.270, REAL:0.271, MEM:1896.3M, EPOCH TIME: 1705615706.654838
[01/19 00:08:26    137s] 0 delay mode for cte disabled.
[01/19 00:08:26    137s] SKP cleared!
[01/19 00:08:26    137s] 
[01/19 00:08:26    137s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:00.0)***
[01/19 00:08:26    137s] Tdgp not successfully inited but do clear! skip clearing
[01/19 00:08:26    137s] **placeDesign ... cpu = 0: 0:28, real = 0: 0:29, mem = 1870.3M **
[01/19 00:08:27    137s] AAE DB initialization (MEM=1894.23 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/19 00:08:27    137s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/19 00:08:27    137s] VSMManager cleared!
[01/19 00:08:27    137s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:28.9/0:00:29.8 (1.0), totSession cpu/real = 0:02:17.9/0:17:49.8 (0.1), mem = 1894.2M
[01/19 00:08:27    137s] 
[01/19 00:08:27    137s] =============================================================================================
[01/19 00:08:27    137s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/19 00:08:27    137s] =============================================================================================
[01/19 00:08:27    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:27    137s] ---------------------------------------------------------------------------------------------
[01/19 00:08:27    137s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:08:27    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:27    137s] [ TimingUpdate           ]      3   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:08:27    137s] [ MISC                   ]          0:00:29.4  (  98.8 % )     0:00:29.4 /  0:00:28.6    1.0
[01/19 00:08:27    137s] ---------------------------------------------------------------------------------------------
[01/19 00:08:27    137s]  GlobalPlace #1 TOTAL               0:00:29.8  ( 100.0 % )     0:00:29.8 /  0:00:28.9    1.0
[01/19 00:08:27    137s] ---------------------------------------------------------------------------------------------
[01/19 00:08:27    137s] 
[01/19 00:08:27    137s] Enable CTE adjustment.
[01/19 00:08:27    137s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1485.0M, totSessionCpu=0:02:18 **
[01/19 00:08:27    137s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/19 00:08:27    137s] GigaOpt running with 1 threads.
[01/19 00:08:27    137s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.0/0:17:49.9 (0.1), mem = 1894.2M
[01/19 00:08:27    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.2M, EPOCH TIME: 1705615707.557236
[01/19 00:08:27    137s] Processing tracks to init pin-track alignment.
[01/19 00:08:27    137s] z: 2, totalTracks: 1
[01/19 00:08:27    137s] z: 4, totalTracks: 1
[01/19 00:08:27    137s] z: 6, totalTracks: 1
[01/19 00:08:27    137s] z: 8, totalTracks: 1
[01/19 00:08:27    137s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:27    137s] All LLGs are deleted
[01/19 00:08:27    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    137s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1894.2M, EPOCH TIME: 1705615707.564313
[01/19 00:08:27    137s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.2M, EPOCH TIME: 1705615707.564619
[01/19 00:08:27    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.2M, EPOCH TIME: 1705615707.567144
[01/19 00:08:27    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    137s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1894.2M, EPOCH TIME: 1705615707.568925
[01/19 00:08:27    137s] Max number of tech site patterns supported in site array is 256.
[01/19 00:08:27    137s] Core basic site is CoreSite
[01/19 00:08:27    138s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1894.2M, EPOCH TIME: 1705615707.596074
[01/19 00:08:27    138s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:08:27    138s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:08:27    138s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1894.2M, EPOCH TIME: 1705615707.597616
[01/19 00:08:27    138s] Fast DP-INIT is on for default
[01/19 00:08:27    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:08:27    138s] Atter site array init, number of instance map data is 0.
[01/19 00:08:27    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1894.2M, EPOCH TIME: 1705615707.601578
[01/19 00:08:27    138s] 
[01/19 00:08:27    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:27    138s] OPERPROF:     Starting CMU at level 3, MEM:1894.2M, EPOCH TIME: 1705615707.603375
[01/19 00:08:27    138s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1894.2M, EPOCH TIME: 1705615707.604353
[01/19 00:08:27    138s] 
[01/19 00:08:27    138s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:27    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1894.2M, EPOCH TIME: 1705615707.605769
[01/19 00:08:27    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.2M, EPOCH TIME: 1705615707.605854
[01/19 00:08:27    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.2M, EPOCH TIME: 1705615707.605919
[01/19 00:08:27    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.2MB).
[01/19 00:08:27    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1894.2M, EPOCH TIME: 1705615707.610218
[01/19 00:08:27    138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1894.2M, EPOCH TIME: 1705615707.610307
[01/19 00:08:27    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:27    138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:1894.2M, EPOCH TIME: 1705615707.638625
[01/19 00:08:27    138s] 
[01/19 00:08:27    138s] Trim Metal Layers:
[01/19 00:08:27    138s] LayerId::1 widthSet size::1
[01/19 00:08:27    138s] LayerId::2 widthSet size::1
[01/19 00:08:27    138s] LayerId::3 widthSet size::1
[01/19 00:08:27    138s] LayerId::4 widthSet size::1
[01/19 00:08:27    138s] LayerId::5 widthSet size::1
[01/19 00:08:27    138s] LayerId::6 widthSet size::1
[01/19 00:08:27    138s] LayerId::7 widthSet size::1
[01/19 00:08:27    138s] LayerId::8 widthSet size::1
[01/19 00:08:27    138s] LayerId::9 widthSet size::1
[01/19 00:08:27    138s] LayerId::10 widthSet size::1
[01/19 00:08:27    138s] LayerId::11 widthSet size::1
[01/19 00:08:27    138s] Updating RC grid for preRoute extraction ...
[01/19 00:08:27    138s] eee: pegSigSF::1.070000
[01/19 00:08:27    138s] Initializing multi-corner resistance tables ...
[01/19 00:08:27    138s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:08:27    138s] eee: l::2 avDens::0.272411 usedTrk::4215.697381 availTrk::15475.500000 sigTrk::4215.697381
[01/19 00:08:27    138s] eee: l::3 avDens::0.299778 usedTrk::4883.390061 availTrk::16290.000000 sigTrk::4883.390061
[01/19 00:08:27    138s] eee: l::4 avDens::0.128115 usedTrk::1752.612862 availTrk::13680.000000 sigTrk::1752.612862
[01/19 00:08:27    138s] eee: l::5 avDens::0.070245 usedTrk::916.693566 availTrk::13050.000000 sigTrk::916.693566
[01/19 00:08:27    138s] eee: l::6 avDens::0.017215 usedTrk::54.460819 availTrk::3163.500000 sigTrk::54.460819
[01/19 00:08:27    138s] eee: l::7 avDens::0.004224 usedTrk::0.760234 availTrk::180.000000 sigTrk::0.760234
[01/19 00:08:27    138s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:08:27    138s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:08:27    138s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:08:27    138s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:08:27    138s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:27    138s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248274 uaWl=1.000000 uaWlH=0.230431 aWlH=0.000000 lMod=0 pMax=0.818300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:08:27    138s] 
[01/19 00:08:27    138s] Creating Lib Analyzer ...
[01/19 00:08:27    138s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:08:27    138s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:08:27    138s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:08:27    138s] 
[01/19 00:08:27    138s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:28    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=1902.3M
[01/19 00:08:28    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=1902.3M
[01/19 00:08:28    138s] Creating Lib Analyzer, finished. 
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:08:28    138s] Type 'man IMPOPT-665' for more detail.
[01/19 00:08:28    138s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/19 00:08:28    138s] To increase the message display limit, refer to the product command reference manual.
[01/19 00:08:28    138s] AAE DB initialization (MEM=1902.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/19 00:08:28    138s] #optDebug: fT-S <1 2 3 1 0>
[01/19 00:08:28    139s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/19 00:08:28    139s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/19 00:08:28    139s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1544.2M, totSessionCpu=0:02:19 **
[01/19 00:08:28    139s] *** optDesign -preCTS ***
[01/19 00:08:28    139s] DRC Margin: user margin 0.0; extra margin 0.2
[01/19 00:08:28    139s] Setup Target Slack: user slack 0; extra slack 0.0
[01/19 00:08:28    139s] Hold Target Slack: user slack 0
[01/19 00:08:28    139s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[01/19 00:08:28    139s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/19 00:08:28    139s] Type 'man IMPOPT-3195' for more detail.
[01/19 00:08:28    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1938.9M, EPOCH TIME: 1705615708.825369
[01/19 00:08:28    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] 
[01/19 00:08:28    139s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:28    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:1938.9M, EPOCH TIME: 1705615708.859676
[01/19 00:08:28    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1938.9M, EPOCH TIME: 1705615708.871396
[01/19 00:08:28    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] All LLGs are deleted
[01/19 00:08:28    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:28    139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1938.9M, EPOCH TIME: 1705615708.871551
[01/19 00:08:28    139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1938.9M, EPOCH TIME: 1705615708.871646
[01/19 00:08:28    139s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1938.9M, EPOCH TIME: 1705615708.872726
[01/19 00:08:28    139s] {MMLU 0 0 11614}
[01/19 00:08:28    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1938.9M
[01/19 00:08:28    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1938.9M
[01/19 00:08:28    139s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1938.88 MB )
[01/19 00:08:28    139s] (I)      ==================== Layers =====================
[01/19 00:08:28    139s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:28    139s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:08:28    139s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:28    139s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:08:28    139s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:08:28    139s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:28    139s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:08:28    139s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:08:28    139s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:08:28    139s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:08:28    139s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:08:28    139s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:08:28    139s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:08:28    139s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:08:28    139s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:08:28    139s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:08:28    139s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:08:28    139s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:08:28    139s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:08:28    139s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:08:28    139s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:08:28    139s] (I)      Started Import and model ( Curr Mem: 1938.88 MB )
[01/19 00:08:28    139s] (I)      Default pattern map key = picorv32_default.
[01/19 00:08:28    139s] (I)      Number of ignored instance 0
[01/19 00:08:28    139s] (I)      Number of inbound cells 0
[01/19 00:08:28    139s] (I)      Number of opened ILM blockages 0
[01/19 00:08:28    139s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/19 00:08:28    139s] (I)      numMoveCells=9772, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/19 00:08:28    139s] (I)      cell height: 3420, count: 9772
[01/19 00:08:28    139s] (I)      Number of nets = 10508 ( 1106 ignored )
[01/19 00:08:28    139s] (I)      Read rows... (mem=1946.3M)
[01/19 00:08:28    139s] (I)      Done Read rows (cpu=0.000s, mem=1946.3M)
[01/19 00:08:28    139s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 0, Logic 0
[01/19 00:08:28    139s] (I)      Read module constraints... (mem=1946.3M)
[01/19 00:08:28    139s] (I)      Done Read module constraints (cpu=0.000s, mem=1946.3M)
[01/19 00:08:28    139s] (I)      == Non-default Options ==
[01/19 00:08:28    139s] (I)      Maximum routing layer                              : 11
[01/19 00:08:28    139s] (I)      Buffering-aware routing                            : true
[01/19 00:08:28    139s] (I)      Spread congestion away from blockages              : true
[01/19 00:08:28    139s] (I)      Number of threads                                  : 1
[01/19 00:08:28    139s] (I)      Overflow penalty cost                              : 10
[01/19 00:08:28    139s] (I)      Punch through distance                             : 3217.880000
[01/19 00:08:28    139s] (I)      Source-to-sink ratio                               : 0.300000
[01/19 00:08:28    139s] (I)      Method to set GCell size                           : row
[01/19 00:08:28    139s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:08:28    139s] (I)      Use row-based GCell size
[01/19 00:08:28    139s] (I)      Use row-based GCell align
[01/19 00:08:28    139s] (I)      layer 0 area = 80000
[01/19 00:08:28    139s] (I)      layer 1 area = 80000
[01/19 00:08:28    139s] (I)      layer 2 area = 80000
[01/19 00:08:28    139s] (I)      layer 3 area = 80000
[01/19 00:08:28    139s] (I)      layer 4 area = 80000
[01/19 00:08:28    139s] (I)      layer 5 area = 80000
[01/19 00:08:28    139s] (I)      layer 6 area = 80000
[01/19 00:08:28    139s] (I)      layer 7 area = 80000
[01/19 00:08:28    139s] (I)      layer 8 area = 80000
[01/19 00:08:28    139s] (I)      layer 9 area = 400000
[01/19 00:08:28    139s] (I)      layer 10 area = 400000
[01/19 00:08:28    139s] (I)      GCell unit size   : 3420
[01/19 00:08:28    139s] (I)      GCell multiplier  : 1
[01/19 00:08:28    139s] (I)      GCell row height  : 3420
[01/19 00:08:28    139s] (I)      Actual row height : 3420
[01/19 00:08:28    139s] (I)      GCell align ref   : 30000 30020
[01/19 00:08:28    139s] [NR-eGR] Track table information for default rule: 
[01/19 00:08:28    139s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:08:28    139s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:08:28    139s] (I)      ==================== Default via =====================
[01/19 00:08:28    139s] (I)      +----+------------------+----------------------------+
[01/19 00:08:28    139s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:08:28    139s] (I)      +----+------------------+----------------------------+
[01/19 00:08:28    139s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:08:28    139s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:08:28    139s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:08:28    139s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:08:28    139s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:08:28    139s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:08:28    139s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:08:28    139s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:08:28    139s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:08:28    139s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:08:28    139s] (I)      +----+------------------+----------------------------+
[01/19 00:08:28    139s] [NR-eGR] Read 4440 PG shapes
[01/19 00:08:28    139s] [NR-eGR] Read 0 clock shapes
[01/19 00:08:28    139s] [NR-eGR] Read 0 other shapes
[01/19 00:08:28    139s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:08:28    139s] [NR-eGR] #Instance Blockages : 0
[01/19 00:08:28    139s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:08:28    139s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:08:28    139s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:08:28    139s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:08:28    139s] [NR-eGR] #Other Blockages    : 0
[01/19 00:08:28    139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:08:28    139s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:08:28    139s] [NR-eGR] Read 10508 nets ( ignored 0 )
[01/19 00:08:28    139s] (I)      early_global_route_priority property id does not exist.
[01/19 00:08:28    139s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:08:28    139s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:08:28    139s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:08:28    139s] (I)      Number of ignored nets                =      0
[01/19 00:08:28    139s] (I)      Number of connected nets              =      0
[01/19 00:08:28    139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:08:28    139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:08:28    139s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:08:28    139s] (I)      Constructing bin map
[01/19 00:08:28    139s] (I)      Initialize bin information with width=6840 height=6840
[01/19 00:08:28    139s] (I)      Done constructing bin map
[01/19 00:08:28    139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:08:28    139s] (I)      Ndr track 0 does not exist
[01/19 00:08:28    139s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:08:28    139s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:08:28    139s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:08:28    139s] (I)      Site width          :   400  (dbu)
[01/19 00:08:28    139s] (I)      Row height          :  3420  (dbu)
[01/19 00:08:28    139s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:08:28    139s] (I)      GCell width         :  3420  (dbu)
[01/19 00:08:28    139s] (I)      GCell height        :  3420  (dbu)
[01/19 00:08:28    139s] (I)      Grid                :   147   145    11
[01/19 00:08:28    139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:08:28    139s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:08:28    139s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:08:28    139s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:08:28    139s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:08:28    139s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:08:28    139s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:08:28    139s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:08:28    139s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:08:28    139s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:08:28    139s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:08:28    139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:08:28    139s] (I)      --------------------------------------------------------
[01/19 00:08:28    139s] 
[01/19 00:08:28    139s] [NR-eGR] ============ Routing rule table ============
[01/19 00:08:28    139s] [NR-eGR] Rule id: 0  Nets: 10508
[01/19 00:08:28    139s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:08:28    139s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:08:28    139s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:08:28    139s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:28    139s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:08:28    139s] [NR-eGR] ========================================
[01/19 00:08:28    139s] [NR-eGR] 
[01/19 00:08:28    139s] (I)      =============== Blocked Tracks ===============
[01/19 00:08:28    139s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:28    139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:08:28    139s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:28    139s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:08:28    139s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:08:28    139s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:08:28    139s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:08:28    139s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:08:28    139s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:08:28    139s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:08:28    139s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:08:28    139s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:08:28    139s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:08:28    139s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:08:28    139s] (I)      +-------+---------+----------+---------------+
[01/19 00:08:28    139s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1948.89 MB )
[01/19 00:08:28    139s] (I)      Reset routing kernel
[01/19 00:08:28    139s] (I)      Started Global Routing ( Curr Mem: 1948.89 MB )
[01/19 00:08:28    139s] (I)      totalPins=39248  totalGlobalPin=38273 (97.52%)
[01/19 00:08:29    139s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:08:29    139s] (I)      #blocked areas for congestion spreading : 0
[01/19 00:08:29    139s] [NR-eGR] Layer group 1: route 10508 net(s) in layer range [2, 11]
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1a Route ============
[01/19 00:08:29    139s] (I)      Usage: 114590 = (57576 H, 57014 V) = (6.95% H, 7.23% V) = (9.845e+04um H, 9.749e+04um V)
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1b Route ============
[01/19 00:08:29    139s] (I)      Usage: 114590 = (57576 H, 57014 V) = (6.95% H, 7.23% V) = (9.845e+04um H, 9.749e+04um V)
[01/19 00:08:29    139s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.959489e+05um
[01/19 00:08:29    139s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:08:29    139s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1c Route ============
[01/19 00:08:29    139s] (I)      Usage: 114590 = (57576 H, 57014 V) = (6.95% H, 7.23% V) = (9.845e+04um H, 9.749e+04um V)
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1d Route ============
[01/19 00:08:29    139s] (I)      Usage: 114590 = (57576 H, 57014 V) = (6.95% H, 7.23% V) = (9.845e+04um H, 9.749e+04um V)
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1e Route ============
[01/19 00:08:29    139s] (I)      Usage: 114590 = (57576 H, 57014 V) = (6.95% H, 7.23% V) = (9.845e+04um H, 9.749e+04um V)
[01/19 00:08:29    139s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.959489e+05um
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] (I)      ============  Phase 1l Route ============
[01/19 00:08:29    139s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:08:29    139s] (I)      Layer  2:     179072     53296         3           0      180986    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  3:     190030     49892         0           0      190530    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  4:     179072     18456         0           0      180986    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  5:     190030      9340         0           0      190530    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  6:     179072       487         0           0      180986    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  7:     190030        62         0           0      190530    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:08:29    139s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:08:29    139s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:08:29    139s] (I)      Total:       1607497    131533         3       12934     1621734    ( 0.79%) 
[01/19 00:08:29    139s] (I)      
[01/19 00:08:29    139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:08:29    139s] [NR-eGR]                        OverCon            
[01/19 00:08:29    139s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:08:29    139s] [NR-eGR]        Layer               (1)    OverCon
[01/19 00:08:29    139s] [NR-eGR] ----------------------------------------------
[01/19 00:08:29    139s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR] ----------------------------------------------
[01/19 00:08:29    139s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[01/19 00:08:29    139s] [NR-eGR] 
[01/19 00:08:29    139s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1951.89 MB )
[01/19 00:08:29    139s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:08:29    139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:08:29    139s] (I)      ============= Track Assignment ============
[01/19 00:08:29    139s] (I)      Started Track Assignment (1T) ( Curr Mem: 1951.89 MB )
[01/19 00:08:29    139s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:08:29    139s] (I)      Run Multi-thread track assignment
[01/19 00:08:29    139s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1951.89 MB )
[01/19 00:08:29    139s] (I)      Started Export ( Curr Mem: 1951.89 MB )
[01/19 00:08:29    139s] [NR-eGR]                  Length (um)    Vias 
[01/19 00:08:29    139s] [NR-eGR] -------------------------------------
[01/19 00:08:29    139s] [NR-eGR]  Metal1   (1H)             0   39248 
[01/19 00:08:29    139s] [NR-eGR]  Metal2   (2V)         72943   57819 
[01/19 00:08:29    139s] [NR-eGR]  Metal3   (3H)         84376    5357 
[01/19 00:08:29    139s] [NR-eGR]  Metal4   (4V)         30875    1681 
[01/19 00:08:29    139s] [NR-eGR]  Metal5   (5H)         16000      65 
[01/19 00:08:29    139s] [NR-eGR]  Metal6   (6V)           833       4 
[01/19 00:08:29    139s] [NR-eGR]  Metal7   (7H)           108       0 
[01/19 00:08:29    139s] [NR-eGR]  Metal8   (8V)             0       0 
[01/19 00:08:29    139s] [NR-eGR]  Metal9   (9H)             0       0 
[01/19 00:08:29    139s] [NR-eGR]  Metal10  (10V)            0       0 
[01/19 00:08:29    139s] [NR-eGR]  Metal11  (11H)            0       0 
[01/19 00:08:29    139s] [NR-eGR] -------------------------------------
[01/19 00:08:29    139s] [NR-eGR]           Total       205135  104174 
[01/19 00:08:29    139s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:29    139s] [NR-eGR] Total half perimeter of net bounding box: 211424um
[01/19 00:08:29    139s] [NR-eGR] Total length: 205135um, number of vias: 104174
[01/19 00:08:29    139s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:29    139s] [NR-eGR] Total eGR-routed clock nets wire length: 7305um, number of vias: 5760
[01/19 00:08:29    139s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:08:29    139s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1951.89 MB )
[01/19 00:08:29    139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 1947.89 MB )
[01/19 00:08:29    139s] (I)      ====================================== Runtime Summary =======================================
[01/19 00:08:29    139s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/19 00:08:29    139s] (I)      ----------------------------------------------------------------------------------------------
[01/19 00:08:29    139s] (I)       Early Global Route kernel                  100.00%  18.81 sec  19.37 sec  0.56 sec  0.56 sec 
[01/19 00:08:29    139s] (I)       +-Import and model                          15.56%  18.82 sec  18.90 sec  0.09 sec  0.09 sec 
[01/19 00:08:29    139s] (I)       | +-Create place DB                          6.87%  18.82 sec  18.85 sec  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)       | | +-Import place data                      6.83%  18.82 sec  18.85 sec  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read instances and placement         1.83%  18.82 sec  18.83 sec  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read nets                            4.24%  18.83 sec  18.85 sec  0.02 sec  0.03 sec 
[01/19 00:08:29    139s] (I)       | +-Create route DB                          6.82%  18.85 sec  18.89 sec  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)       | | +-Import route data (1T)                 6.74%  18.85 sec  18.89 sec  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.82%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read routing blockages             0.00%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read instance blockages            0.43%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read PG blockages                  0.14%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read clock blockages               0.01%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read other blockages               0.01%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read halo blockages                0.02%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Read boundary cut boxes            0.00%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read blackboxes                      0.00%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read prerouted                       0.10%  18.86 sec  18.86 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read unlegalized nets                0.18%  18.86 sec  18.87 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Read nets                            0.85%  18.87 sec  18.87 sec  0.00 sec  0.01 sec 
[01/19 00:08:29    139s] (I)       | | | +-Set up via pillars                   0.02%  18.87 sec  18.87 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Initialize 3D grid graph             0.15%  18.87 sec  18.87 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Model blockage capacity              3.11%  18.87 sec  18.89 sec  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Initialize 3D capacity             2.91%  18.87 sec  18.89 sec  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)       | +-Read aux data                            0.35%  18.89 sec  18.89 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | +-Others data preparation                  0.19%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | +-Create route kernel                      0.93%  18.90 sec  18.90 sec  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)       +-Global Routing                            31.73%  18.90 sec  19.08 sec  0.18 sec  0.18 sec 
[01/19 00:08:29    139s] (I)       | +-Initialization                           0.54%  18.90 sec  18.91 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | +-Net group 1                             29.48%  18.91 sec  19.07 sec  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)       | | +-Generate topology                      3.20%  18.91 sec  18.93 sec  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1a                               5.96%  18.93 sec  18.96 sec  0.03 sec  0.03 sec 
[01/19 00:08:29    139s] (I)       | | | +-Pattern routing (1T)                 5.21%  18.93 sec  18.96 sec  0.03 sec  0.03 sec 
[01/19 00:08:29    139s] (I)       | | | +-Add via demand to 2D                 0.63%  18.96 sec  18.96 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1b                               0.03%  18.96 sec  18.96 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1c                               0.00%  18.96 sec  18.96 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1d                               0.00%  18.96 sec  18.96 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1e                               0.17%  18.96 sec  18.97 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | +-Route legalization                   0.11%  18.96 sec  18.97 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | | | +-Legalize Reach Aware Violations    0.09%  18.96 sec  18.97 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | | +-Phase 1l                              19.06%  18.97 sec  19.07 sec  0.11 sec  0.11 sec 
[01/19 00:08:29    139s] (I)       | | | +-Layer assignment (1T)               18.61%  18.97 sec  19.07 sec  0.11 sec  0.10 sec 
[01/19 00:08:29    139s] (I)       | +-Clean cong LA                            0.00%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       +-Export 3D cong map                         1.21%  19.08 sec  19.09 sec  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)       | +-Export 2D cong map                       0.10%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       +-Extract Global 3D Wires                    0.52%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       +-Track Assignment (1T)                     29.89%  19.09 sec  19.26 sec  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)       | +-Initialization                           0.13%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       | +-Track Assignment Kernel                 29.30%  19.09 sec  19.26 sec  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)       | +-Free Memory                              0.00%  19.26 sec  19.26 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       +-Export                                    18.91%  19.26 sec  19.37 sec  0.11 sec  0.11 sec 
[01/19 00:08:29    139s] (I)       | +-Export DB wires                         10.76%  19.26 sec  19.32 sec  0.06 sec  0.06 sec 
[01/19 00:08:29    139s] (I)       | | +-Export all nets                        8.25%  19.26 sec  19.31 sec  0.05 sec  0.05 sec 
[01/19 00:08:29    139s] (I)       | | +-Set wire vias                          1.99%  19.31 sec  19.32 sec  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)       | +-Report wirelength                        4.10%  19.32 sec  19.35 sec  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)       | +-Update net boxes                         3.93%  19.35 sec  19.37 sec  0.02 sec  0.03 sec 
[01/19 00:08:29    139s] (I)       | +-Update timing                            0.00%  19.37 sec  19.37 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)       +-Postprocess design                         0.44%  19.37 sec  19.37 sec  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)      ====================== Summary by functions ======================
[01/19 00:08:29    139s] (I)       Lv  Step                                   %      Real       CPU 
[01/19 00:08:29    139s] (I)      ------------------------------------------------------------------
[01/19 00:08:29    139s] (I)        0  Early Global Route kernel        100.00%  0.56 sec  0.56 sec 
[01/19 00:08:29    139s] (I)        1  Global Routing                    31.73%  0.18 sec  0.18 sec 
[01/19 00:08:29    139s] (I)        1  Track Assignment (1T)             29.89%  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)        1  Export                            18.91%  0.11 sec  0.11 sec 
[01/19 00:08:29    139s] (I)        1  Import and model                  15.56%  0.09 sec  0.09 sec 
[01/19 00:08:29    139s] (I)        1  Export 3D cong map                 1.21%  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)        1  Extract Global 3D Wires            0.52%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        1  Postprocess design                 0.44%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Net group 1                       29.48%  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)        2  Track Assignment Kernel           29.30%  0.17 sec  0.17 sec 
[01/19 00:08:29    139s] (I)        2  Export DB wires                   10.76%  0.06 sec  0.06 sec 
[01/19 00:08:29    139s] (I)        2  Create place DB                    6.87%  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)        2  Create route DB                    6.82%  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)        2  Report wirelength                  4.10%  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)        2  Update net boxes                   3.93%  0.02 sec  0.03 sec 
[01/19 00:08:29    139s] (I)        2  Create route kernel                0.93%  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)        2  Initialization                     0.67%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Read aux data                      0.35%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Others data preparation            0.19%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Export 2D cong map                 0.10%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1l                          19.06%  0.11 sec  0.11 sec 
[01/19 00:08:29    139s] (I)        3  Export all nets                    8.25%  0.05 sec  0.05 sec 
[01/19 00:08:29    139s] (I)        3  Import place data                  6.83%  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)        3  Import route data (1T)             6.74%  0.04 sec  0.04 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1a                           5.96%  0.03 sec  0.03 sec 
[01/19 00:08:29    139s] (I)        3  Generate topology                  3.20%  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)        3  Set wire vias                      1.99%  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1e                           0.17%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Layer assignment (1T)             18.61%  0.11 sec  0.10 sec 
[01/19 00:08:29    139s] (I)        4  Pattern routing (1T)               5.21%  0.03 sec  0.03 sec 
[01/19 00:08:29    139s] (I)        4  Read nets                          5.09%  0.03 sec  0.04 sec 
[01/19 00:08:29    139s] (I)        4  Model blockage capacity            3.11%  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)        4  Read instances and placement       1.83%  0.01 sec  0.01 sec 
[01/19 00:08:29    139s] (I)        4  Read blockages ( Layer 2-11 )      0.82%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Add via demand to 2D               0.63%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Read unlegalized nets              0.18%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Route legalization                 0.11%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Initialize 3D capacity             2.91%  0.02 sec  0.02 sec 
[01/19 00:08:29    139s] (I)        5  Read instance blockages            0.43%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read PG blockages                  0.14%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Legalize Reach Aware Violations    0.09%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/19 00:08:29    139s] Extraction called for design 'picorv32' of instances=9772 and nets=11778 using extraction engine 'preRoute' .
[01/19 00:08:29    139s] PreRoute RC Extraction called for design picorv32.
[01/19 00:08:29    139s] RC Extraction called in multi-corner(1) mode.
[01/19 00:08:29    139s] RCMode: PreRoute
[01/19 00:08:29    139s]       RC Corner Indexes            0   
[01/19 00:08:29    139s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:08:29    139s] Resistance Scaling Factor    : 1.00000 
[01/19 00:08:29    139s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:08:29    139s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:08:29    139s] Shrink Factor                : 1.00000
[01/19 00:08:29    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:08:29    139s] Using Quantus QRC technology file ...
[01/19 00:08:29    139s] 
[01/19 00:08:29    139s] Trim Metal Layers:
[01/19 00:08:29    139s] LayerId::1 widthSet size::1
[01/19 00:08:29    139s] LayerId::2 widthSet size::1
[01/19 00:08:29    139s] LayerId::3 widthSet size::1
[01/19 00:08:29    139s] LayerId::4 widthSet size::1
[01/19 00:08:29    139s] LayerId::5 widthSet size::1
[01/19 00:08:29    139s] LayerId::6 widthSet size::1
[01/19 00:08:29    139s] LayerId::7 widthSet size::1
[01/19 00:08:29    139s] LayerId::8 widthSet size::1
[01/19 00:08:29    139s] LayerId::9 widthSet size::1
[01/19 00:08:29    139s] LayerId::10 widthSet size::1
[01/19 00:08:29    139s] LayerId::11 widthSet size::1
[01/19 00:08:29    139s] Updating RC grid for preRoute extraction ...
[01/19 00:08:29    139s] eee: pegSigSF::1.070000
[01/19 00:08:29    139s] Initializing multi-corner resistance tables ...
[01/19 00:08:29    139s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:08:29    139s] eee: l::2 avDens::0.275642 usedTrk::4265.698831 availTrk::15475.500000 sigTrk::4265.698831
[01/19 00:08:29    139s] eee: l::3 avDens::0.302903 usedTrk::4934.283648 availTrk::16290.000000 sigTrk::4934.283648
[01/19 00:08:29    139s] eee: l::4 avDens::0.131985 usedTrk::1805.557312 availTrk::13680.000000 sigTrk::1805.557312
[01/19 00:08:29    139s] eee: l::5 avDens::0.071697 usedTrk::935.643867 availTrk::13050.000000 sigTrk::935.643867
[01/19 00:08:29    139s] eee: l::6 avDens::0.013897 usedTrk::48.714912 availTrk::3505.500000 sigTrk::48.714912
[01/19 00:08:29    139s] eee: l::7 avDens::0.008772 usedTrk::6.315790 availTrk::720.000000 sigTrk::6.315790
[01/19 00:08:29    139s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:08:29    139s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:08:29    139s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:08:29    139s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:08:29    139s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:29    139s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.244995 uaWl=1.000000 uaWlH=0.233093 aWlH=0.000000 lMod=0 pMax=0.818700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:08:29    139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1942.891M)
[01/19 00:08:29    140s] All LLGs are deleted
[01/19 00:08:29    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1942.9M, EPOCH TIME: 1705615709.619472
[01/19 00:08:29    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1942.9M, EPOCH TIME: 1705615709.619771
[01/19 00:08:29    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1942.9M, EPOCH TIME: 1705615709.622415
[01/19 00:08:29    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1942.9M, EPOCH TIME: 1705615709.624208
[01/19 00:08:29    140s] Max number of tech site patterns supported in site array is 256.
[01/19 00:08:29    140s] Core basic site is CoreSite
[01/19 00:08:29    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1942.9M, EPOCH TIME: 1705615709.651428
[01/19 00:08:29    140s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:08:29    140s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:08:29    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1942.9M, EPOCH TIME: 1705615709.653006
[01/19 00:08:29    140s] Fast DP-INIT is on for default
[01/19 00:08:29    140s] Atter site array init, number of instance map data is 0.
[01/19 00:08:29    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1942.9M, EPOCH TIME: 1705615709.657003
[01/19 00:08:29    140s] 
[01/19 00:08:29    140s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:29    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1942.9M, EPOCH TIME: 1705615709.660181
[01/19 00:08:29    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:29    140s] Starting delay calculation for Setup views
[01/19 00:08:29    140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:08:29    140s] #################################################################################
[01/19 00:08:29    140s] # Design Stage: PreRoute
[01/19 00:08:29    140s] # Design Name: picorv32
[01/19 00:08:29    140s] # Design Mode: 45nm
[01/19 00:08:29    140s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:08:29    140s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:08:29    140s] # Signoff Settings: SI Off 
[01/19 00:08:29    140s] #################################################################################
[01/19 00:08:30    140s] Calculate delays in Single mode...
[01/19 00:08:30    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 1953.7M, InitMEM = 1952.7M)
[01/19 00:08:30    140s] Start delay calculation (fullDC) (1 T). (MEM=1953.7)
[01/19 00:08:30    140s] siFlow : Timing analysis mode is single, using late cdB files
[01/19 00:08:30    140s] Start AAE Lib Loading. (MEM=1965.21)
[01/19 00:08:30    140s] End AAE Lib Loading. (MEM=2003.37 CPU=0:00:00.0 Real=0:00:00.0)
[01/19 00:08:30    140s] End AAE Lib Interpolated Model. (MEM=2003.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:08:32    142s] Total number of fetched objects 11614
[01/19 00:08:32    142s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:08:32    142s] End delay calculation. (MEM=2092.82 CPU=0:00:01.6 REAL=0:00:02.0)
[01/19 00:08:32    142s] End delay calculation (fullDC). (MEM=2056.2 CPU=0:00:02.0 REAL=0:00:02.0)
[01/19 00:08:32    142s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 2056.2M) ***
[01/19 00:08:32    142s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:02:23 mem=2056.2M)
[01/19 00:08:32    143s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.608  |
|           TNS (ns):| -6.547  |
|    Violating Paths:|   27    |
|          All Paths:|  3250   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    580 (3948)    |   -2.469   |    580 (3955)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.5M, EPOCH TIME: 1705615712.657548
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:32    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2071.5M, EPOCH TIME: 1705615712.690811
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] Density: 69.526%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1582.8M, totSessionCpu=0:02:23 **
[01/19 00:08:32    143s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:02:23.1/0:17:55.0 (0.1), mem = 2029.5M
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s] =============================================================================================
[01/19 00:08:32    143s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/19 00:08:32    143s] =============================================================================================
[01/19 00:08:32    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:32    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:32    143s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:32    143s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:08:32    143s] [ DrvReport              ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:08:32    143s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  14.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:08:32    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:32    143s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:32    143s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  11.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:08:32    143s] [ ExtractRC              ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:32    143s] [ TimingUpdate           ]      1   0:00:00.4  (   7.6 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:08:32    143s] [ FullDelayCalc          ]      1   0:00:02.4  (  46.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/19 00:08:32    143s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:08:32    143s] [ MISC                   ]          0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:08:32    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:32    143s]  InitOpt #1 TOTAL                   0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.1    1.0
[01/19 00:08:32    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/19 00:08:32    143s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:32    143s] ### Creating PhyDesignMc. totSessionCpu=0:02:23 mem=2029.5M
[01/19 00:08:32    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:2029.5M, EPOCH TIME: 1705615712.702404
[01/19 00:08:32    143s] Processing tracks to init pin-track alignment.
[01/19 00:08:32    143s] z: 2, totalTracks: 1
[01/19 00:08:32    143s] z: 4, totalTracks: 1
[01/19 00:08:32    143s] z: 6, totalTracks: 1
[01/19 00:08:32    143s] z: 8, totalTracks: 1
[01/19 00:08:32    143s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:32    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2029.5M, EPOCH TIME: 1705615712.711866
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:32    143s] OPERPROF:     Starting CMU at level 3, MEM:2029.5M, EPOCH TIME: 1705615712.745299
[01/19 00:08:32    143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2029.5M, EPOCH TIME: 1705615712.746398
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:32    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2029.5M, EPOCH TIME: 1705615712.747833
[01/19 00:08:32    143s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2029.5M, EPOCH TIME: 1705615712.747937
[01/19 00:08:32    143s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2029.5M, EPOCH TIME: 1705615712.748003
[01/19 00:08:32    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2029.5MB).
[01/19 00:08:32    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2029.5M, EPOCH TIME: 1705615712.750021
[01/19 00:08:32    143s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:32    143s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=2029.5M
[01/19 00:08:32    143s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.5M, EPOCH TIME: 1705615712.764514
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2029.5M, EPOCH TIME: 1705615712.793809
[01/19 00:08:32    143s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:32    143s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:32    143s] ### Creating PhyDesignMc. totSessionCpu=0:02:23 mem=2029.5M
[01/19 00:08:32    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:2029.5M, EPOCH TIME: 1705615712.794411
[01/19 00:08:32    143s] Processing tracks to init pin-track alignment.
[01/19 00:08:32    143s] z: 2, totalTracks: 1
[01/19 00:08:32    143s] z: 4, totalTracks: 1
[01/19 00:08:32    143s] z: 6, totalTracks: 1
[01/19 00:08:32    143s] z: 8, totalTracks: 1
[01/19 00:08:32    143s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:32    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2029.5M, EPOCH TIME: 1705615712.803830
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:32    143s] OPERPROF:     Starting CMU at level 3, MEM:2029.5M, EPOCH TIME: 1705615712.835546
[01/19 00:08:32    143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2029.5M, EPOCH TIME: 1705615712.836550
[01/19 00:08:32    143s] 
[01/19 00:08:32    143s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:32    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2029.5M, EPOCH TIME: 1705615712.837965
[01/19 00:08:32    143s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2029.5M, EPOCH TIME: 1705615712.838055
[01/19 00:08:32    143s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2029.5M, EPOCH TIME: 1705615712.838117
[01/19 00:08:32    143s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2029.5MB).
[01/19 00:08:32    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2029.5M, EPOCH TIME: 1705615712.839876
[01/19 00:08:32    143s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:32    143s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=2029.5M
[01/19 00:08:32    143s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.5M, EPOCH TIME: 1705615712.853829
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:32    143s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2029.5M, EPOCH TIME: 1705615712.880748
[01/19 00:08:32    143s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:32    143s] *** Starting optimizing excluded clock nets MEM= 2029.5M) ***
[01/19 00:08:32    143s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2029.5M) ***
[01/19 00:08:32    143s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/19 00:08:32    143s] Begin: GigaOpt Route Type Constraints Refinement
[01/19 00:08:32    143s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.3/0:17:55.2 (0.1), mem = 2029.5M
[01/19 00:08:32    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.1
[01/19 00:08:32    143s] ### Creating RouteCongInterface, started
[01/19 00:08:32    143s] ### Creating TopoMgr, started
[01/19 00:08:32    143s] ### Creating TopoMgr, finished
[01/19 00:08:32    143s] #optDebug: Start CG creation (mem=2029.5M)
[01/19 00:08:32    143s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/19 00:08:33    143s] (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgPrt (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgEgp (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgPbk (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgNrb(cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgObs (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgCon (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s]  ...processing cgPdm (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2226.3M)
[01/19 00:08:33    143s] 
[01/19 00:08:33    143s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:08:33    143s] 
[01/19 00:08:33    143s] #optDebug: {0, 1.000}
[01/19 00:08:33    143s] ### Creating RouteCongInterface, finished
[01/19 00:08:33    143s] Updated routing constraints on 0 nets.
[01/19 00:08:33    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.1
[01/19 00:08:33    143s] Bottom Preferred Layer:
[01/19 00:08:33    143s]     None
[01/19 00:08:33    143s] Via Pillar Rule:
[01/19 00:08:33    143s]     None
[01/19 00:08:33    143s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:23.5/0:17:55.4 (0.1), mem = 2226.3M
[01/19 00:08:33    143s] 
[01/19 00:08:33    143s] =============================================================================================
[01/19 00:08:33    143s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/19 00:08:33    143s] =============================================================================================
[01/19 00:08:33    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:33    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:33    143s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  94.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:08:33    143s] [ MISC                   ]          0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:08:33    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:33    143s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:08:33    143s] ---------------------------------------------------------------------------------------------
[01/19 00:08:33    143s] 
[01/19 00:08:33    143s] End: GigaOpt Route Type Constraints Refinement
[01/19 00:08:33    143s] The useful skew maximum allowed delay set by user is: 1
[01/19 00:08:33    143s] GigaOpt Checkpoint: glsGetLeastAreaPwrNetlist
[01/19 00:08:33    143s] *** ForceDownSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.9/0:17:55.8 (0.1), mem = 2133.3M
[01/19 00:08:33    143s] clk(100MHz) Processing average sequential pin duty cycle 
[01/19 00:08:34    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.0M, EPOCH TIME: 1705615714.335392
[01/19 00:08:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:34    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2188.0M, EPOCH TIME: 1705615714.368278
[01/19 00:08:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:34    144s]  unitDynamic=0.011241840239 unitLeakage=0.0112418, designSmallDynamic=0.011241840239 designSmallLeakge=0.011241840239 largestInvLkgPwrAreaRatio=0.000000005233 smallCellArea_=2736000.0 
[01/19 00:08:34    144s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Power Net Detected:
[01/19 00:08:34    144s]         Voltage	    Name
[01/19 00:08:34    144s]              0V	    VSS
[01/19 00:08:34    144s]            0.9V	    VDD
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Power Analysis
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s]              0V	    VSS
[01/19 00:08:34    144s]            0.9V	    VDD
[01/19 00:08:34    144s] Begin Processing Timing Library for Power Calculation
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Processing Timing Library for Power Calculation
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.02MB/3668.62MB/1744.03MB)
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.04MB/3668.62MB/1744.04MB)
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Processing User Attributes
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.05MB/3668.62MB/1744.05MB)
[01/19 00:08:34    144s] 
[01/19 00:08:34    144s] Begin Processing Signal Activity
[01/19 00:08:34    144s] 
[01/19 00:08:34    145s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.18MB/3668.62MB/1744.18MB)
[01/19 00:08:34    145s] 
[01/19 00:08:34    145s] Begin Power Computation
[01/19 00:08:34    145s] 
[01/19 00:08:34    145s]       ----------------------------------------------------------
[01/19 00:08:34    145s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:08:34    145s]       # of cell(s) missing power table: 0
[01/19 00:08:34    145s]       # of cell(s) missing leakage table: 0
[01/19 00:08:34    145s]       ----------------------------------------------------------
[01/19 00:08:34    145s] 
[01/19 00:08:34    145s] 
[01/19 00:08:35    145s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:08:35    145s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.71MB/3669.62MB/1744.71MB)
[01/19 00:08:35    145s] 
[01/19 00:08:35    145s] Begin Processing User Attributes
[01/19 00:08:35    145s] 
[01/19 00:08:35    145s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.71MB/3669.62MB/1744.78MB)
[01/19 00:08:35    145s] 
[01/19 00:08:35    145s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1744.78MB/3669.62MB/1744.79MB)
[01/19 00:08:35    145s] 
[01/19 00:08:35    145s] *



[01/19 00:08:35    145s] Total Power
[01/19 00:08:35    145s] -----------------------------------------------------------------------------------------
[01/19 00:08:35    145s] Total Leakage Power:         0.00051850
[01/19 00:08:35    145s] -----------------------------------------------------------------------------------------
[01/19 00:08:35    145s] Processing average sequential pin duty cycle 
[01/19 00:08:35    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:35    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2190.7M
[01/19 00:08:35    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2190.7M, EPOCH TIME: 1705615715.591909
[01/19 00:08:35    145s] Processing tracks to init pin-track alignment.
[01/19 00:08:35    145s] z: 2, totalTracks: 1
[01/19 00:08:35    145s] z: 4, totalTracks: 1
[01/19 00:08:35    145s] z: 6, totalTracks: 1
[01/19 00:08:35    145s] z: 8, totalTracks: 1
[01/19 00:08:35    145s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:35    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2190.7M, EPOCH TIME: 1705615715.601560
[01/19 00:08:35    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:35    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:35    145s] 
[01/19 00:08:35    145s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:35    146s] OPERPROF:     Starting CMU at level 3, MEM:2190.7M, EPOCH TIME: 1705615715.632995
[01/19 00:08:35    146s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2190.7M, EPOCH TIME: 1705615715.633993
[01/19 00:08:35    146s] 
[01/19 00:08:35    146s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:35    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2190.7M, EPOCH TIME: 1705615715.635389
[01/19 00:08:35    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2190.7M, EPOCH TIME: 1705615715.635473
[01/19 00:08:35    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1705615715.635546
[01/19 00:08:35    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2190.7MB).
[01/19 00:08:35    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2190.7M, EPOCH TIME: 1705615715.637237
[01/19 00:08:35    146s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:35    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2190.7M
[01/19 00:08:35    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2190.7M, EPOCH TIME: 1705615715.696847
[01/19 00:08:35    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1705615715.697029
[01/19 00:08:35    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.2
[01/19 00:08:35    146s] [INFO] Starting AFDS 
[01/19 00:08:35    146s] Begin: Forced Downsizing 
[01/19 00:08:35    146s] ** Forced Downsizing WNS Slack -0.608  TNS Slack -6.547  Density 69.526 
[01/19 00:08:35    146s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504137, 0.000504137
[01/19 00:08:35    146s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:35    146s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:08:35    146s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:35    146s] |   69.53%|        -|  -0.608|  -6.547|   0:00:00.0| 2192.7M|
[01/19 00:08:35    146s]  unitDynamic=0.010943018815 unitLeakage=0.010943, designSmallDynamic=0.010943018815 designSmallLeakge=0.010943018815 largestInvLkgPwrAreaRatio=0.000000005094 smallCellArea_=2736000.0 
[01/19 00:08:36    146s] #optDebug: <NU> (L,D): (0.010943019 11712865078071785151716237129451138560353134253431114099538730555529858136449311335503812466876297837288617466092194690894857521317289429947395108727364088629140942511347387379741078803454132316251502502578856394752.000000000)
[01/19 00:08:36    146s] #optDebug: <aGPI> (S,C,M): (0.000000000 0.000000000, 0.10)
[01/19 00:08:36    147s] End AAE Lib Interpolated Model. (MEM=2212.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:08:38    149s] Total number of fetched objects 11614
[01/19 00:08:38    149s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:08:38    149s] End delay calculation. (MEM=2227.76 CPU=0:00:01.6 REAL=0:00:01.0)
[01/19 00:08:39    149s] |   69.25%|     2670|  -6.527|-601.208|   0:00:04.0| 2219.8M|
[01/19 00:08:39    149s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s] Change summary: 273 (28/242/3) / 2397 (636/386/1375) sequential/combinational (up/down/same) sizing moves committed. 
[01/19 00:08:39    149s] ** Forced Downsizing WNS Slack -6.527  TNS Slack -601.208  Density 69.250 
[01/19 00:08:39    149s] End: Forced Downsizing 
[01/19 00:08:39    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.2
[01/19 00:08:39    149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2219.8M, EPOCH TIME: 1705615719.266519
[01/19 00:08:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9772).
[01/19 00:08:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:39    149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2167.8M, EPOCH TIME: 1705615719.297923
[01/19 00:08:39    149s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:39    149s] *** ForceDownSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:02:29.7/0:18:01.6 (0.1), mem = 2167.8M
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s] =============================================================================================
[01/19 00:08:39    149s]  Step TAT Report : ForceDownSizing #1 / place_opt_design #1                     21.35-s114_1
[01/19 00:08:39    149s] =============================================================================================
[01/19 00:08:39    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:39    149s] ---------------------------------------------------------------------------------------------
[01/19 00:08:39    149s] [ SlackTraversorInit     ]      2   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:08:39    149s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:39    149s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:39    149s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:08:39    149s] [ PowerUnitCalc          ]      2   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:08:39    149s] [ TimingUpdate           ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:08:39    149s] [ FullDelayCalc          ]      1   0:00:02.3  (  38.8 % )     0:00:02.3 /  0:00:02.3    1.0
[01/19 00:08:39    149s] [ PowerReport            ]      1   0:00:01.2  (  19.8 % )     0:00:01.2 /  0:00:01.1    1.0
[01/19 00:08:39    149s] [ PropagateActivity      ]      1   0:00:00.7  (  12.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:39    149s] [ MISC                   ]          0:00:00.9  (  15.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:08:39    149s] ---------------------------------------------------------------------------------------------
[01/19 00:08:39    149s]  ForceDownSizing #1 TOTAL           0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[01/19 00:08:39    149s] ---------------------------------------------------------------------------------------------
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:39    149s] optDesignOneStep: Power Flow
[01/19 00:08:39    149s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:39    149s] Deleting Lib Analyzer.
[01/19 00:08:39    149s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:29.7/0:18:01.6 (0.1), mem = 2167.8M
[01/19 00:08:39    149s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:39    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=2167.8M
[01/19 00:08:39    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=2167.8M
[01/19 00:08:39    149s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:08:39    149s] Processing average sequential pin duty cycle 
[01/19 00:08:39    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.3
[01/19 00:08:39    149s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:39    149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:39    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=2183.8M
[01/19 00:08:39    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:2183.8M, EPOCH TIME: 1705615719.481752
[01/19 00:08:39    149s] Processing tracks to init pin-track alignment.
[01/19 00:08:39    149s] z: 2, totalTracks: 1
[01/19 00:08:39    149s] z: 4, totalTracks: 1
[01/19 00:08:39    149s] z: 6, totalTracks: 1
[01/19 00:08:39    149s] z: 8, totalTracks: 1
[01/19 00:08:39    149s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:39    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.8M, EPOCH TIME: 1705615719.491130
[01/19 00:08:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:39    149s] OPERPROF:     Starting CMU at level 3, MEM:2183.8M, EPOCH TIME: 1705615719.522804
[01/19 00:08:39    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2183.8M, EPOCH TIME: 1705615719.523861
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:39    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2183.8M, EPOCH TIME: 1705615719.525269
[01/19 00:08:39    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2183.8M, EPOCH TIME: 1705615719.525356
[01/19 00:08:39    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2183.8M, EPOCH TIME: 1705615719.525422
[01/19 00:08:39    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2183.8MB).
[01/19 00:08:39    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2183.8M, EPOCH TIME: 1705615719.527173
[01/19 00:08:39    149s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:39    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=2183.8M
[01/19 00:08:39    149s] 
[01/19 00:08:39    149s] Footprint cell information for calculating maxBufDist
[01/19 00:08:39    149s] *info: There are 16 candidate Buffer cells
[01/19 00:08:39    149s] *info: There are 19 candidate Inverter cells
[01/19 00:08:39    149s] 
[01/19 00:08:40    150s] #optDebug: Start CG creation (mem=2183.8M)
[01/19 00:08:40    150s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/19 00:08:40    150s] (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgPrt (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgEgp (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgPbk (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgNrb(cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgObs (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgCon (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s]  ...processing cgPdm (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2272.8M)
[01/19 00:08:40    150s] ### Creating RouteCongInterface, started
[01/19 00:08:40    150s] 
[01/19 00:08:40    150s] Creating Lib Analyzer ...
[01/19 00:08:40    150s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:08:40    150s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:08:40    150s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:08:40    150s] 
[01/19 00:08:40    150s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:40    151s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:31 mem=2272.8M
[01/19 00:08:40    151s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:31 mem=2272.8M
[01/19 00:08:40    151s] Creating Lib Analyzer, finished. 
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] #optDebug: {0, 1.000}
[01/19 00:08:41    151s] ### Creating RouteCongInterface, finished
[01/19 00:08:41    151s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:08:41    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2291.9M, EPOCH TIME: 1705615721.286223
[01/19 00:08:41    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2291.9M, EPOCH TIME: 1705615721.286449
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] Netlist preparation processing... 
[01/19 00:08:41    151s] Removed 0 instance
[01/19 00:08:41    151s] *info: Marking 0 isolation instances dont touch
[01/19 00:08:41    151s] *info: Marking 0 level shifter instances dont touch
[01/19 00:08:41    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2307.2M, EPOCH TIME: 1705615721.396615
[01/19 00:08:41    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9772).
[01/19 00:08:41    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:41    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:41    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:41    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2202.2M, EPOCH TIME: 1705615721.429618
[01/19 00:08:41    151s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:41    151s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:41    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.3
[01/19 00:08:41    151s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:31.9/0:18:03.8 (0.1), mem = 2202.2M
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] =============================================================================================
[01/19 00:08:41    151s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/19 00:08:41    151s] =============================================================================================
[01/19 00:08:41    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:41    151s] ---------------------------------------------------------------------------------------------
[01/19 00:08:41    151s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  33.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:41    151s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:41    151s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:08:41    151s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:08:41    151s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:08:41    151s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  29.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:41    151s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:41    151s] [ IncrDelayCalc          ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:08:41    151s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:41    151s] [ MISC                   ]          0:00:00.6  (  25.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:08:41    151s] ---------------------------------------------------------------------------------------------
[01/19 00:08:41    151s]  SimplifyNetlist #1 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:08:41    151s] ---------------------------------------------------------------------------------------------
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:41    151s] optDesignOneStep: Power Flow
[01/19 00:08:41    151s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:41    151s] Deleting Lib Analyzer.
[01/19 00:08:41    151s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -noPhysicalUpdate  -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[01/19 00:08:41    151s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:41    151s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=2202.2M
[01/19 00:08:41    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=2202.2M
[01/19 00:08:41    151s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] Begin: Area Power Optimization
[01/19 00:08:41    151s] Processing average sequential pin duty cycle 
[01/19 00:08:41    151s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:41    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=2259.4M
[01/19 00:08:41    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:2259.4M, EPOCH TIME: 1705615721.554707
[01/19 00:08:41    151s] Processing tracks to init pin-track alignment.
[01/19 00:08:41    151s] z: 2, totalTracks: 1
[01/19 00:08:41    151s] z: 4, totalTracks: 1
[01/19 00:08:41    151s] z: 6, totalTracks: 1
[01/19 00:08:41    151s] z: 8, totalTracks: 1
[01/19 00:08:41    151s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:41    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2259.4M, EPOCH TIME: 1705615721.564156
[01/19 00:08:41    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:41    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:41    151s] OPERPROF:     Starting CMU at level 3, MEM:2259.4M, EPOCH TIME: 1705615721.596218
[01/19 00:08:41    151s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2259.4M, EPOCH TIME: 1705615721.597211
[01/19 00:08:41    151s] 
[01/19 00:08:41    151s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:41    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2259.4M, EPOCH TIME: 1705615721.598630
[01/19 00:08:41    151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2259.4M, EPOCH TIME: 1705615721.598725
[01/19 00:08:41    151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2259.4M, EPOCH TIME: 1705615721.598793
[01/19 00:08:41    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2259.4MB).
[01/19 00:08:41    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2259.4M, EPOCH TIME: 1705615721.600720
[01/19 00:08:41    152s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:41    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=2259.4M
[01/19 00:08:41    152s] Begin: Area Power Reclaim Optimization
[01/19 00:08:41    152s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.1/0:18:04.0 (0.1), mem = 2259.4M
[01/19 00:08:41    152s] 
[01/19 00:08:41    152s] Creating Lib Analyzer ...
[01/19 00:08:41    152s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:08:41    152s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:08:41    152s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:08:41    152s] 
[01/19 00:08:41    152s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:42    152s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=2259.4M
[01/19 00:08:42    152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=2259.4M
[01/19 00:08:42    152s] Creating Lib Analyzer, finished. 
[01/19 00:08:42    152s] Processing average sequential pin duty cycle 
[01/19 00:08:42    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.4
[01/19 00:08:42    152s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:42    152s] ### Creating RouteCongInterface, started
[01/19 00:08:42    152s] 
[01/19 00:08:42    152s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:08:42    152s] 
[01/19 00:08:42    152s] #optDebug: {0, 1.000}
[01/19 00:08:42    152s] ### Creating RouteCongInterface, finished
[01/19 00:08:42    152s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:08:42    153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2259.4M, EPOCH TIME: 1705615722.795619
[01/19 00:08:42    153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2259.4M, EPOCH TIME: 1705615722.795849
[01/19 00:08:42    153s] Reclaim Optimization WNS Slack -6.527  TNS Slack -601.208 Density 69.25
[01/19 00:08:42    153s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:42    153s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:08:42    153s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:42    153s] |   69.25%|        -|  -6.527|-601.208|   0:00:00.0| 2259.4M|
[01/19 00:08:42    153s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:43    153s] |   69.25%|        0|  -6.527|-601.208|   0:00:01.0| 2286.0M|
[01/19 00:08:43    153s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:08:43    154s] |   69.25%|        0|  -6.527|-601.208|   0:00:00.0| 2286.0M|
[01/19 00:08:44    154s] |   69.25%|        0|  -6.527|-601.208|   0:00:01.0| 2286.0M|
[01/19 00:08:44    154s] Running power reclaim iteration with 0.00004 cutoff 
[01/19 00:08:44    155s] |   69.25%|        0|  -6.527|-601.208|   0:00:00.0| 2288.0M|
[01/19 00:08:44    155s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:08:44    155s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:44    155s] Reclaim Optimization End WNS Slack -6.527  TNS Slack -601.208 Density 69.25
[01/19 00:08:44    155s] 
[01/19 00:08:44    155s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:08:44    155s] --------------------------------------------------------------
[01/19 00:08:44    155s] |                                   | Total     | Sequential |
[01/19 00:08:44    155s] --------------------------------------------------------------
[01/19 00:08:44    155s] | Num insts resized                 |       0  |       0    |
[01/19 00:08:44    155s] | Num insts undone                  |       0  |       0    |
[01/19 00:08:44    155s] | Num insts Downsized               |       0  |       0    |
[01/19 00:08:44    155s] | Num insts Samesized               |       0  |       0    |
[01/19 00:08:44    155s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:08:44    155s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:08:44    155s] --------------------------------------------------------------
[01/19 00:08:44    155s] Bottom Preferred Layer:
[01/19 00:08:44    155s]     None
[01/19 00:08:44    155s] Via Pillar Rule:
[01/19 00:08:44    155s]     None
[01/19 00:08:44    155s] 
[01/19 00:08:44    155s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:08:44    155s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
[01/19 00:08:45    155s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:45    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.4
[01/19 00:08:45    155s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:02:35.4/0:18:07.3 (0.1), mem = 2288.0M
[01/19 00:08:45    155s] 
[01/19 00:08:45    155s] =============================================================================================
[01/19 00:08:45    155s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/19 00:08:45    155s] =============================================================================================
[01/19 00:08:45    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:45    155s] ---------------------------------------------------------------------------------------------
[01/19 00:08:45    155s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:08:45    155s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  21.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:45    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:45    155s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:08:45    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:08:45    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:45    155s] [ BottleneckAnalyzerInit ]      1   0:00:00.5  (  15.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:08:45    155s] [ OptimizationStep       ]      1   0:00:00.4  (  13.1 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:08:45    155s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[01/19 00:08:45    155s] [ OptGetWeight           ]    145   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:45    155s] [ OptEval                ]    145   0:00:01.0  (  30.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:08:45    155s] [ OptCommit              ]    145   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:45    155s] [ PostCommitDelayUpdate  ]    144   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:45    155s] [ MISC                   ]          0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:08:45    155s] ---------------------------------------------------------------------------------------------
[01/19 00:08:45    155s]  AreaOpt #1 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[01/19 00:08:45    155s] ---------------------------------------------------------------------------------------------
[01/19 00:08:45    155s] 
[01/19 00:08:45    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2268.9M, EPOCH TIME: 1705615725.037507
[01/19 00:08:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9772).
[01/19 00:08:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:45    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2209.9M, EPOCH TIME: 1705615725.069432
[01/19 00:08:45    155s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:45    155s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=2209.91M, totSessionCpu=0:02:35).
[01/19 00:08:45    155s] skipped the cell partition in DRV
[01/19 00:08:45    155s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:08:45    155s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:45    155s] optDesignOneStep: Power Flow
[01/19 00:08:45    155s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:45    155s] Deleting Lib Analyzer.
[01/19 00:08:45    155s] Begin: GigaOpt high fanout net optimization
[01/19 00:08:45    155s] GigaOpt HFN: use maxLocalDensity 1.2
[01/19 00:08:45    155s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/19 00:08:45    155s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.8/0:18:07.7 (0.1), mem = 2209.9M
[01/19 00:08:45    155s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:45    155s] Processing average sequential pin duty cycle 
[01/19 00:08:45    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.5
[01/19 00:08:45    155s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:45    155s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:45    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=2209.9M
[01/19 00:08:45    155s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:08:45    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.9M, EPOCH TIME: 1705615725.521112
[01/19 00:08:45    155s] Processing tracks to init pin-track alignment.
[01/19 00:08:45    155s] z: 2, totalTracks: 1
[01/19 00:08:45    155s] z: 4, totalTracks: 1
[01/19 00:08:45    155s] z: 6, totalTracks: 1
[01/19 00:08:45    155s] z: 8, totalTracks: 1
[01/19 00:08:45    155s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:45    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.9M, EPOCH TIME: 1705615725.530655
[01/19 00:08:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:45    155s] 
[01/19 00:08:45    155s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:45    155s] OPERPROF:     Starting CMU at level 3, MEM:2209.9M, EPOCH TIME: 1705615725.562374
[01/19 00:08:45    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2209.9M, EPOCH TIME: 1705615725.563361
[01/19 00:08:45    155s] 
[01/19 00:08:45    155s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:45    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2209.9M, EPOCH TIME: 1705615725.564757
[01/19 00:08:45    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2209.9M, EPOCH TIME: 1705615725.564845
[01/19 00:08:45    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2209.9M, EPOCH TIME: 1705615725.564909
[01/19 00:08:45    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2209.9MB).
[01/19 00:08:45    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2209.9M, EPOCH TIME: 1705615725.566617
[01/19 00:08:45    156s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:45    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=2209.9M
[01/19 00:08:45    156s] ### Creating RouteCongInterface, started
[01/19 00:08:45    156s] 
[01/19 00:08:45    156s] Creating Lib Analyzer ...
[01/19 00:08:45    156s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:08:45    156s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:08:45    156s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:08:45    156s] 
[01/19 00:08:45    156s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:08:46    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=2211.9M
[01/19 00:08:46    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=2211.9M
[01/19 00:08:46    156s] Creating Lib Analyzer, finished. 
[01/19 00:08:46    156s] 
[01/19 00:08:46    156s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:08:46    156s] 
[01/19 00:08:46    156s] #optDebug: {0, 1.000}
[01/19 00:08:46    156s] ### Creating RouteCongInterface, finished
[01/19 00:08:46    156s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:08:46    157s]  unitDynamic=0.008872339438 unitLeakage=0.00887234, designSmallDynamic=0.008872339438 designSmallLeakge=0.008872339438 largestInvLkgPwrAreaRatio=0.000000004130 smallCellArea_=2736000.0 
[01/19 00:08:47    157s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:08:47    157s] Total-nets :: 10620, Stn-nets :: 112, ratio :: 1.05461 %, Total-len 205135, Stn-len 0
[01/19 00:08:47    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2250.1M, EPOCH TIME: 1705615727.031964
[01/19 00:08:47    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2212.1M, EPOCH TIME: 1705615727.059551
[01/19 00:08:47    157s] TotalInstCnt at PhyDesignMc Destruction: 9772
[01/19 00:08:47    157s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:47    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.5
[01/19 00:08:47    157s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:37.5/0:18:09.4 (0.1), mem = 2212.1M
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s] =============================================================================================
[01/19 00:08:47    157s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/19 00:08:47    157s] =============================================================================================
[01/19 00:08:47    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:47    157s] ---------------------------------------------------------------------------------------------
[01/19 00:08:47    157s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:47    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:47    157s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:08:47    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:08:47    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:47    157s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:47    157s] [ PowerUnitCalc          ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:08:47    157s] [ MISC                   ]          0:00:00.7  (  41.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:08:47    157s] ---------------------------------------------------------------------------------------------
[01/19 00:08:47    157s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/19 00:08:47    157s] ---------------------------------------------------------------------------------------------
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/19 00:08:47    157s] End: GigaOpt high fanout net optimization
[01/19 00:08:47    157s] Begin: GigaOpt DRV Optimization
[01/19 00:08:47    157s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/19 00:08:47    157s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:37.5/0:18:09.4 (0.1), mem = 2212.1M
[01/19 00:08:47    157s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:47    157s] Processing average sequential pin duty cycle 
[01/19 00:08:47    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.6
[01/19 00:08:47    157s] (I,S,L,T): default_emulate_view: NA, NA, 0.00043306, 0.00043306
[01/19 00:08:47    157s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:47    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=2212.1M
[01/19 00:08:47    157s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:08:47    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:2212.1M, EPOCH TIME: 1705615727.253557
[01/19 00:08:47    157s] Processing tracks to init pin-track alignment.
[01/19 00:08:47    157s] z: 2, totalTracks: 1
[01/19 00:08:47    157s] z: 4, totalTracks: 1
[01/19 00:08:47    157s] z: 6, totalTracks: 1
[01/19 00:08:47    157s] z: 8, totalTracks: 1
[01/19 00:08:47    157s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:47    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2212.1M, EPOCH TIME: 1705615727.263160
[01/19 00:08:47    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:47    157s] OPERPROF:     Starting CMU at level 3, MEM:2212.1M, EPOCH TIME: 1705615727.294899
[01/19 00:08:47    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2212.1M, EPOCH TIME: 1705615727.295874
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:47    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2212.1M, EPOCH TIME: 1705615727.297301
[01/19 00:08:47    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2212.1M, EPOCH TIME: 1705615727.297391
[01/19 00:08:47    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2212.1M, EPOCH TIME: 1705615727.297455
[01/19 00:08:47    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2212.1MB).
[01/19 00:08:47    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2212.1M, EPOCH TIME: 1705615727.299215
[01/19 00:08:47    157s] TotalInstCnt at PhyDesignMc Initialization: 9772
[01/19 00:08:47    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=2212.1M
[01/19 00:08:47    157s] ### Creating RouteCongInterface, started
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:08:47    157s] 
[01/19 00:08:47    157s] #optDebug: {0, 1.000}
[01/19 00:08:47    157s] ### Creating RouteCongInterface, finished
[01/19 00:08:47    157s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:08:47    158s]  unitDynamic=0.008872339438 unitLeakage=0.00887234, designSmallDynamic=0.008872339438 designSmallLeakge=0.008872339438 largestInvLkgPwrAreaRatio=0.000000004130 smallCellArea_=2736000.0 
[01/19 00:08:47    158s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:08:47    158s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:08:47    158s] [GPS-DRV] maxLocalDensity: 1.2
[01/19 00:08:47    158s] [GPS-DRV] All active and enabled setup views
[01/19 00:08:47    158s] [GPS-DRV]     default_emulate_view
[01/19 00:08:47    158s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:08:47    158s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:08:47    158s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:08:47    158s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/19 00:08:47    158s] [GPS-DRV] timing-driven DRV settings
[01/19 00:08:47    158s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:08:47    158s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2269.3M, EPOCH TIME: 1705615727.999753
[01/19 00:08:48    158s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2269.3M, EPOCH TIME: 1705615727.999945
[01/19 00:08:48    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:08:48    158s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:08:48    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:08:48    158s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:08:48    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:08:48    158s] Info: violation cost 83555.164062 (cap = 0.000000, tran = 83555.164062, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:08:48    158s] |  1942| 15333|    -4.22|     0|     0|     0.00|     0|     0|     0|     0|    -6.53|  -601.21|       0|       0|       0| 69.25%|          |         |
[01/19 00:08:57    168s] Info: violation cost 6350.633301 (cap = 0.000000, tran = 6350.633301, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:08:57    168s] |    79|  1066|    -1.32|     0|     0|     0.00|     0|     0|     0|     0|     1.35|     0.00|     771|     552|     619| 73.24%| 0:00:09.0|  2326.0M|
[01/19 00:08:57    168s] Info: violation cost 6348.675293 (cap = 0.000000, tran = 6348.675293, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:08:57    168s] |    75|  1054|    -1.31|     0|     0|     0.00|     0|     0|     0|     0|     1.35|     0.00|       0|       6|       3| 73.25%| 0:00:00.0|  2326.0M|
[01/19 00:08:57    168s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:08:57    168s] 
[01/19 00:08:57    168s] ###############################################################################
[01/19 00:08:57    168s] #
[01/19 00:08:57    168s] #  Large fanout net report:  
[01/19 00:08:57    168s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:08:57    168s] #     - current density: 73.25
[01/19 00:08:57    168s] #
[01/19 00:08:57    168s] #  List of high fanout nets:
[01/19 00:08:57    168s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:08:57    168s] #
[01/19 00:08:57    168s] ###############################################################################
[01/19 00:08:57    168s] Bottom Preferred Layer:
[01/19 00:08:57    168s]     None
[01/19 00:08:57    168s] Via Pillar Rule:
[01/19 00:08:57    168s]     None
[01/19 00:08:57    168s] 
[01/19 00:08:57    168s] 
[01/19 00:08:57    168s] =======================================================================
[01/19 00:08:57    168s]                 Reasons for remaining drv violations
[01/19 00:08:57    168s] =======================================================================
[01/19 00:08:57    168s] *info: Total 75 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:08:57    168s] 
[01/19 00:08:57    168s] MultiBuffering failure reasons
[01/19 00:08:57    168s] ------------------------------------------------
[01/19 00:08:57    168s] *info:    66 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:08:57    168s] 
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] *** Finish DRV Fixing (cpu=0:00:10.0 real=0:00:10.0 mem=2326.0M) ***
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] Total-nets :: 11949, Stn-nets :: 132, ratio :: 1.10469 %, Total-len 205172, Stn-len 260.85
[01/19 00:08:58    168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2306.9M, EPOCH TIME: 1705615738.007806
[01/19 00:08:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11101).
[01/19 00:08:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:58    168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2237.9M, EPOCH TIME: 1705615738.043762
[01/19 00:08:58    168s] TotalInstCnt at PhyDesignMc Destruction: 11101
[01/19 00:08:58    168s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:08:58    168s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.6
[01/19 00:08:58    168s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 0:02:48.5/0:18:20.4 (0.2), mem = 2237.9M
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] =============================================================================================
[01/19 00:08:58    168s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/19 00:08:58    168s] =============================================================================================
[01/19 00:08:58    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:58    168s] ---------------------------------------------------------------------------------------------
[01/19 00:08:58    168s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:08:58    168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:58    168s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:58    168s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:08:58    168s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:08:58    168s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:58    168s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:09.9 /  0:00:09.9    1.0
[01/19 00:08:58    168s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:09.7 /  0:00:09.7    1.0
[01/19 00:08:58    168s] [ OptGetWeight           ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:58    168s] [ OptEval                ]     14   0:00:04.5  (  40.7 % )     0:00:04.5 /  0:00:04.5    1.0
[01/19 00:08:58    168s] [ OptCommit              ]     14   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:08:58    168s] [ PostCommitDelayUpdate  ]     14   0:00:00.2  (   2.1 % )     0:00:03.5 /  0:00:03.5    1.0
[01/19 00:08:58    168s] [ IncrDelayCalc          ]    162   0:00:03.3  (  30.0 % )     0:00:03.3 /  0:00:03.3    1.0
[01/19 00:08:58    168s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:58    168s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:08:58    168s] [ PowerUnitCalc          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:58    168s] [ IncrTimingUpdate       ]     14   0:00:01.2  (  10.7 % )     0:00:01.2 /  0:00:01.2    1.0
[01/19 00:08:58    168s] [ MISC                   ]          0:00:00.7  (   6.7 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:08:58    168s] ---------------------------------------------------------------------------------------------
[01/19 00:08:58    168s]  DrvOpt #2 TOTAL                    0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:11.0    1.0
[01/19 00:08:58    168s] ---------------------------------------------------------------------------------------------
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] End: GigaOpt DRV Optimization
[01/19 00:08:58    168s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:08:58    168s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:08:58    168s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:08:58    168s] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1784.4M, totSessionCpu=0:02:49 **
[01/19 00:08:58    168s] GigaOpt Checkpoint: glsOpt -numThreads 1 -glsBuffering
[01/19 00:08:58    168s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:58    168s] *** GlobalSizing #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.6/0:18:20.5 (0.2), mem = 2237.9M
[01/19 00:08:58    168s] Processing average sequential pin duty cycle 
[01/19 00:08:58    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.7
[01/19 00:08:58    168s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:08:58    168s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:08:58    168s] ### Creating PhyDesignMc. totSessionCpu=0:02:49 mem=2237.9M
[01/19 00:08:58    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:2237.9M, EPOCH TIME: 1705615738.278068
[01/19 00:08:58    168s] Processing tracks to init pin-track alignment.
[01/19 00:08:58    168s] z: 2, totalTracks: 1
[01/19 00:08:58    168s] z: 4, totalTracks: 1
[01/19 00:08:58    168s] z: 6, totalTracks: 1
[01/19 00:08:58    168s] z: 8, totalTracks: 1
[01/19 00:08:58    168s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:08:58    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2237.9M, EPOCH TIME: 1705615738.288874
[01/19 00:08:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:08:58    168s] OPERPROF:     Starting CMU at level 3, MEM:2237.9M, EPOCH TIME: 1705615738.321054
[01/19 00:08:58    168s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2237.9M, EPOCH TIME: 1705615738.322223
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:08:58    168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2237.9M, EPOCH TIME: 1705615738.323790
[01/19 00:08:58    168s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2237.9M, EPOCH TIME: 1705615738.323882
[01/19 00:08:58    168s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1705615738.323947
[01/19 00:08:58    168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2237.9MB).
[01/19 00:08:58    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2237.9M, EPOCH TIME: 1705615738.325993
[01/19 00:08:58    168s] TotalInstCnt at PhyDesignMc Initialization: 11101
[01/19 00:08:58    168s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=2237.9M
[01/19 00:08:58    168s] ### Creating RouteCongInterface, started
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:08:58    168s] 
[01/19 00:08:58    168s] #optDebug: {0, 1.000}
[01/19 00:08:58    168s] ### Creating RouteCongInterface, finished
[01/19 00:08:58    168s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:08:58    169s] *info: 1 clock net excluded
[01/19 00:08:58    169s] *info: 57 no-driver nets excluded.
[01/19 00:08:58    169s]  unitDynamic=0.010718492767 unitLeakage=0.0107185, designSmallDynamic=0.010718492767 designSmallLeakge=0.010718492767 largestInvLkgPwrAreaRatio=0.000000004989 smallCellArea_=2736000.0 
[01/19 00:08:59    169s] ### Creating LA Mngr. totSessionCpu=0:02:49 mem=2295.2M
[01/19 00:08:59    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:49 mem=2295.2M
[01/19 00:08:59    169s]  unitDynamic=0.010718492767 unitLeakage=0.0107185, designSmallDynamic=0.010718492767 designSmallLeakge=0.010718492767 largestInvLkgPwrAreaRatio=0.000000004989 smallCellArea_=2736000.0 
[01/19 00:08:59    169s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2295.2M, EPOCH TIME: 1705615739.153941
[01/19 00:08:59    169s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2295.2M, EPOCH TIME: 1705615739.154140
[01/19 00:08:59    170s]  unitDynamic=0.010718492767 unitLeakage=0.0107185, designSmallDynamic=0.010718492767 designSmallLeakge=0.010718492767 largestInvLkgPwrAreaRatio=0.000000004989 smallCellArea_=2736000.0 
[01/19 00:08:59    170s] Begin: GigaOpt Global Sizing 
[01/19 00:08:59    170s] ** GigaOpt GlsOpt WNS Slack 0.000  TNS Slack 0.000 Density 73.25
[01/19 00:08:59    170s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:59    170s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:08:59    170s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:59    170s] |   73.25%|        -|   0.000|   0.000|   0:00:00.0| 2295.2M|
[01/19 00:08:59    170s] Warning: Working set is empty ...
[01/19 00:08:59    170s] +---------+---------+--------+--------+------------+--------+
[01/19 00:08:59    170s] Total-nets :: 11949, Stn-nets :: 132, ratio :: 1.10469 %, Total-len 205172, Stn-len 260.85
[01/19 00:08:59    170s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2276.1M, EPOCH TIME: 1705615739.686773
[01/19 00:08:59    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11101).
[01/19 00:08:59    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:59    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:59    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:08:59    170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2236.1M, EPOCH TIME: 1705615739.720556
[01/19 00:08:59    170s] TotalInstCnt at PhyDesignMc Destruction: 11101
[01/19 00:08:59    170s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:08:59    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.7
[01/19 00:08:59    170s] *** GlobalSizing #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:50.2/0:18:22.1 (0.2), mem = 2236.1M
[01/19 00:08:59    170s] 
[01/19 00:08:59    170s] =============================================================================================
[01/19 00:08:59    170s]  Step TAT Report : GlobalSizing #1 / place_opt_design #1                        21.35-s114_1
[01/19 00:08:59    170s] =============================================================================================
[01/19 00:08:59    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:08:59    170s] ---------------------------------------------------------------------------------------------
[01/19 00:08:59    170s] [ SlackTraversorInit     ]      2   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:59    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:59    170s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:08:59    170s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:08:59    170s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:08:59    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:59    170s] [ TransformInit          ]      1   0:00:00.5  (  28.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:08:59    170s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:08:59    170s] [ PowerUnitCalc          ]      3   0:00:00.4  (  23.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:08:59    170s] [ MISC                   ]          0:00:00.5  (  28.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:08:59    170s] ---------------------------------------------------------------------------------------------
[01/19 00:08:59    170s]  GlobalSizing #1 TOTAL              0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:08:59    170s] ---------------------------------------------------------------------------------------------
[01/19 00:08:59    170s] 
[01/19 00:08:59    170s] 
[01/19 00:08:59    170s] Active setup views:
[01/19 00:08:59    170s]  default_emulate_view
[01/19 00:08:59    170s]   Dominating endpoints: 0
[01/19 00:08:59    170s]   Dominating TNS: -0.000
[01/19 00:08:59    170s] 
[01/19 00:08:59    170s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:08:59    170s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:59    170s] optDesignOneStep: Power Flow
[01/19 00:08:59    170s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:08:59    170s] Deleting Lib Analyzer.
[01/19 00:08:59    170s] Begin: GigaOpt Global Optimization
[01/19 00:08:59    170s] *info: use new DP (enabled)
[01/19 00:08:59    170s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[01/19 00:08:59    170s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:08:59    170s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.4/0:18:22.3 (0.2), mem = 2274.2M
[01/19 00:08:59    170s] Processing average sequential pin duty cycle 
[01/19 00:08:59    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.8
[01/19 00:09:00    170s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:09:00    170s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:09:00    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=2274.2M
[01/19 00:09:00    170s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:09:00    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:2274.2M, EPOCH TIME: 1705615740.059053
[01/19 00:09:00    170s] Processing tracks to init pin-track alignment.
[01/19 00:09:00    170s] z: 2, totalTracks: 1
[01/19 00:09:00    170s] z: 4, totalTracks: 1
[01/19 00:09:00    170s] z: 6, totalTracks: 1
[01/19 00:09:00    170s] z: 8, totalTracks: 1
[01/19 00:09:00    170s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:00    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2274.2M, EPOCH TIME: 1705615740.069849
[01/19 00:09:00    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:00    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:00    170s] 
[01/19 00:09:00    170s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:00    170s] OPERPROF:     Starting CMU at level 3, MEM:2274.2M, EPOCH TIME: 1705615740.102339
[01/19 00:09:00    170s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2274.2M, EPOCH TIME: 1705615740.103452
[01/19 00:09:00    170s] 
[01/19 00:09:00    170s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:09:00    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2274.2M, EPOCH TIME: 1705615740.104996
[01/19 00:09:00    170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2274.2M, EPOCH TIME: 1705615740.105093
[01/19 00:09:00    170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2274.2M, EPOCH TIME: 1705615740.105157
[01/19 00:09:00    170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2274.2MB).
[01/19 00:09:00    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2274.2M, EPOCH TIME: 1705615740.107362
[01/19 00:09:00    170s] TotalInstCnt at PhyDesignMc Initialization: 11101
[01/19 00:09:00    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=2274.2M
[01/19 00:09:00    170s] ### Creating RouteCongInterface, started
[01/19 00:09:00    170s] 
[01/19 00:09:00    170s] Creating Lib Analyzer ...
[01/19 00:09:00    170s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:09:00    170s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:09:00    170s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:09:00    170s] 
[01/19 00:09:00    170s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:09:00    171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:51 mem=2274.2M
[01/19 00:09:00    171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:51 mem=2274.2M
[01/19 00:09:00    171s] Creating Lib Analyzer, finished. 
[01/19 00:09:00    171s] 
[01/19 00:09:00    171s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:09:00    171s] 
[01/19 00:09:00    171s] #optDebug: {0, 1.000}
[01/19 00:09:00    171s] ### Creating RouteCongInterface, finished
[01/19 00:09:00    171s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:09:01    171s] *info: 1 clock net excluded
[01/19 00:09:01    171s] *info: 57 no-driver nets excluded.
[01/19 00:09:01    171s]  unitDynamic=0.010718492767 unitLeakage=0.0107185, designSmallDynamic=0.010718492767 designSmallLeakge=0.010718492767 largestInvLkgPwrAreaRatio=0.000000004989 smallCellArea_=2736000.0 
[01/19 00:09:01    171s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2312.4M, EPOCH TIME: 1705615741.421030
[01/19 00:09:01    171s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2312.4M, EPOCH TIME: 1705615741.421294
[01/19 00:09:01    172s]  unitDynamic=0.010718492767 unitLeakage=0.0107185, designSmallDynamic=0.010718492767 designSmallLeakge=0.010718492767 largestInvLkgPwrAreaRatio=0.000000004989 smallCellArea_=2736000.0 
[01/19 00:09:01    172s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:09:01    172s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:09:01    172s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/19 00:09:01    172s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:09:01    172s] |   0.000|   0.000|   73.25%|   0:00:00.0| 2312.4M|default_emulate_view|       NA| NA                                          |
[01/19 00:09:01    172s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:09:01    172s] 
[01/19 00:09:01    172s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2312.4M) ***
[01/19 00:09:01    172s] 
[01/19 00:09:01    172s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2312.4M) ***
[01/19 00:09:01    172s] Bottom Preferred Layer:
[01/19 00:09:01    172s]     None
[01/19 00:09:01    172s] Via Pillar Rule:
[01/19 00:09:01    172s]     None
[01/19 00:09:01    172s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:09:01    172s] Total-nets :: 11949, Stn-nets :: 132, ratio :: 1.10469 %, Total-len 205172, Stn-len 260.85
[01/19 00:09:01    172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2293.3M, EPOCH TIME: 1705615741.824338
[01/19 00:09:01    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11101).
[01/19 00:09:01    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:01    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:01    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:01    172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2236.3M, EPOCH TIME: 1705615741.859258
[01/19 00:09:01    172s] TotalInstCnt at PhyDesignMc Destruction: 11101
[01/19 00:09:01    172s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:09:01    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.8
[01/19 00:09:01    172s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:02:52.3/0:18:24.2 (0.2), mem = 2236.3M
[01/19 00:09:01    172s] 
[01/19 00:09:01    172s] =============================================================================================
[01/19 00:09:01    172s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/19 00:09:01    172s] =============================================================================================
[01/19 00:09:01    172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:09:01    172s] ---------------------------------------------------------------------------------------------
[01/19 00:09:01    172s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:01    172s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  30.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:09:01    172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:01    172s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:01    172s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:09:01    172s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:09:01    172s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:01    172s] [ TransformInit          ]      1   0:00:00.5  (  23.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:09:01    172s] [ PowerUnitCalc          ]      2   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.3    1.0
[01/19 00:09:01    172s] [ MISC                   ]          0:00:00.4  (  20.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:09:01    172s] ---------------------------------------------------------------------------------------------
[01/19 00:09:01    172s]  GlobalOpt #1 TOTAL                 0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/19 00:09:01    172s] ---------------------------------------------------------------------------------------------
[01/19 00:09:01    172s] 
[01/19 00:09:01    172s] End: GigaOpt Global Optimization
[01/19 00:09:01    172s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:09:01    172s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:09:01    172s] *** Timing Is met
[01/19 00:09:01    172s] *** Check timing (0:00:00.0)
[01/19 00:09:01    172s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:09:01    172s] optDesignOneStep: Power Flow
[01/19 00:09:01    172s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:09:01    172s] Deleting Lib Analyzer.
[01/19 00:09:01    172s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -noPhysicalUpdate  -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/19 00:09:01    172s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:09:01    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=2236.3M
[01/19 00:09:01    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=2236.3M
[01/19 00:09:01    172s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:09:01    172s] 
[01/19 00:09:01    172s] Begin: Area Power Optimization
[01/19 00:09:01    172s] Processing average sequential pin duty cycle 
[01/19 00:09:02    172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:09:02    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=2293.6M
[01/19 00:09:02    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2293.6M, EPOCH TIME: 1705615742.003169
[01/19 00:09:02    172s] Processing tracks to init pin-track alignment.
[01/19 00:09:02    172s] z: 2, totalTracks: 1
[01/19 00:09:02    172s] z: 4, totalTracks: 1
[01/19 00:09:02    172s] z: 6, totalTracks: 1
[01/19 00:09:02    172s] z: 8, totalTracks: 1
[01/19 00:09:02    172s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:02    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2293.6M, EPOCH TIME: 1705615742.013916
[01/19 00:09:02    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:02    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:02    172s] 
[01/19 00:09:02    172s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:02    172s] OPERPROF:     Starting CMU at level 3, MEM:2293.6M, EPOCH TIME: 1705615742.046431
[01/19 00:09:02    172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2293.6M, EPOCH TIME: 1705615742.047559
[01/19 00:09:02    172s] 
[01/19 00:09:02    172s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:09:02    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2293.6M, EPOCH TIME: 1705615742.049100
[01/19 00:09:02    172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2293.6M, EPOCH TIME: 1705615742.049189
[01/19 00:09:02    172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2293.6M, EPOCH TIME: 1705615742.049255
[01/19 00:09:02    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6MB).
[01/19 00:09:02    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2293.6M, EPOCH TIME: 1705615742.051423
[01/19 00:09:02    172s] TotalInstCnt at PhyDesignMc Initialization: 11101
[01/19 00:09:02    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:53 mem=2293.6M
[01/19 00:09:02    172s] Begin: Area Power Reclaim Optimization
[01/19 00:09:02    172s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:52.5/0:18:24.4 (0.2), mem = 2293.6M
[01/19 00:09:02    172s] 
[01/19 00:09:02    172s] Creating Lib Analyzer ...
[01/19 00:09:02    172s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:09:02    172s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:09:02    172s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:09:02    172s] 
[01/19 00:09:02    172s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:09:02    173s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:53 mem=2295.6M
[01/19 00:09:02    173s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:53 mem=2295.6M
[01/19 00:09:02    173s] Creating Lib Analyzer, finished. 
[01/19 00:09:02    173s] Processing average sequential pin duty cycle 
[01/19 00:09:02    173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.9
[01/19 00:09:02    173s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507385, 0.000507385
[01/19 00:09:02    173s] ### Creating RouteCongInterface, started
[01/19 00:09:03    173s] 
[01/19 00:09:03    173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:09:03    173s] 
[01/19 00:09:03    173s] #optDebug: {0, 1.000}
[01/19 00:09:03    173s] ### Creating RouteCongInterface, finished
[01/19 00:09:03    173s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:09:03    173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2295.6M, EPOCH TIME: 1705615743.272208
[01/19 00:09:03    173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2295.6M, EPOCH TIME: 1705615743.272459
[01/19 00:09:03    173s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.25
[01/19 00:09:03    173s] +---------+---------+--------+--------+------------+--------+
[01/19 00:09:03    173s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:09:03    173s] +---------+---------+--------+--------+------------+--------+
[01/19 00:09:03    173s] |   73.25%|        -|   0.000|   0.000|   0:00:00.0| 2295.6M|
[01/19 00:09:03    173s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:09:05    175s] |   73.23%|       11|   0.000|   0.000|   0:00:02.0| 2323.2M|
[01/19 00:09:05    175s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:09:05    175s] |   73.23%|        0|   0.000|   0.000|   0:00:00.0| 2323.2M|
[01/19 00:09:06    176s] |   73.11%|       77|   0.000|   0.000|   0:00:01.0| 2323.2M|
[01/19 00:09:07    178s] |   73.01%|       95|   0.000|   0.000|   0:00:01.0| 2323.2M|
[01/19 00:09:07    178s] |   73.01%|        2|   0.000|   0.000|   0:00:00.0| 2323.2M|
[01/19 00:09:08    178s] |   73.01%|        0|   0.000|   0.000|   0:00:01.0| 2323.2M|
[01/19 00:09:08    178s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:09:08    179s] |   73.01%|        0|   0.000|   0.000|   0:00:00.0| 2323.2M|
[01/19 00:09:08    179s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:09:09    179s] |   73.01%|        0|   0.000|   0.000|   0:00:01.0| 2323.2M|
[01/19 00:09:09    179s] +---------+---------+--------+--------+------------+--------+
[01/19 00:09:09    179s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.01
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] ** Summary: Restruct = 11 Buffer Deletion = 5 Declone = 72 Resize = 97 **
[01/19 00:09:09    179s] --------------------------------------------------------------
[01/19 00:09:09    179s] |                                   | Total     | Sequential |
[01/19 00:09:09    179s] --------------------------------------------------------------
[01/19 00:09:09    179s] | Num insts resized                 |      97  |       0    |
[01/19 00:09:09    179s] | Num insts undone                  |       0  |       0    |
[01/19 00:09:09    179s] | Num insts Downsized               |      97  |       0    |
[01/19 00:09:09    179s] | Num insts Samesized               |       0  |       0    |
[01/19 00:09:09    179s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:09:09    179s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:09:09    179s] --------------------------------------------------------------
[01/19 00:09:09    179s] Bottom Preferred Layer:
[01/19 00:09:09    179s]     None
[01/19 00:09:09    179s] Via Pillar Rule:
[01/19 00:09:09    179s]     None
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:09:09    179s] End: Core Area Reclaim Optimization (cpu = 0:00:06.9) (real = 0:00:07.0) **
[01/19 00:09:09    179s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503928, 0.000503928
[01/19 00:09:09    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.9
[01/19 00:09:09    179s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:02:59.5/0:18:31.4 (0.2), mem = 2323.2M
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] =============================================================================================
[01/19 00:09:09    179s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/19 00:09:09    179s] =============================================================================================
[01/19 00:09:09    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:09:09    179s] ---------------------------------------------------------------------------------------------
[01/19 00:09:09    179s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:09    179s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  10.7 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:09:09    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:09    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:09:09    179s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:09:09    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:09    179s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:09:09    179s] [ OptimizationStep       ]      1   0:00:00.7  (   9.6 % )     0:00:05.6 /  0:00:05.7    1.0
[01/19 00:09:09    179s] [ OptSingleIteration     ]      9   0:00:00.2  (   2.3 % )     0:00:04.6 /  0:00:04.6    1.0
[01/19 00:09:09    179s] [ OptGetWeight           ]    395   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[01/19 00:09:09    179s] [ OptEval                ]    395   0:00:02.9  (  41.6 % )     0:00:02.9 /  0:00:02.9    1.0
[01/19 00:09:09    179s] [ OptCommit              ]    395   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.3
[01/19 00:09:09    179s] [ PostCommitDelayUpdate  ]    394   0:00:00.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/19 00:09:09    179s] [ IncrDelayCalc          ]    199   0:00:01.0  (  14.1 % )     0:00:01.0 /  0:00:01.0    1.1
[01/19 00:09:09    179s] [ IncrTimingUpdate       ]     55   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.3    0.8
[01/19 00:09:09    179s] [ MISC                   ]          0:00:00.5  (   6.5 % )     0:00:00.5 /  0:00:00.4    1.0
[01/19 00:09:09    179s] ---------------------------------------------------------------------------------------------
[01/19 00:09:09    179s]  AreaOpt #2 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[01/19 00:09:09    179s] ---------------------------------------------------------------------------------------------
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2304.1M, EPOCH TIME: 1705615749.113753
[01/19 00:09:09    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11013).
[01/19 00:09:09    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2241.1M, EPOCH TIME: 1705615749.149342
[01/19 00:09:09    179s] TotalInstCnt at PhyDesignMc Destruction: 11013
[01/19 00:09:09    179s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2241.09M, totSessionCpu=0:03:00).
[01/19 00:09:09    179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2241.1M, EPOCH TIME: 1705615749.302680
[01/19 00:09:09    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:09    179s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2241.1M, EPOCH TIME: 1705615749.336000
[01/19 00:09:09    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    179s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.8/0:18:31.7 (0.2), mem = 2241.1M
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] *** Start incrementalPlace ***
[01/19 00:09:09    179s] User Input Parameters:
[01/19 00:09:09    179s] - Congestion Driven    : On
[01/19 00:09:09    179s] - Timing Driven        : On
[01/19 00:09:09    179s] - Area-Violation Based : On
[01/19 00:09:09    179s] - Start Rollback Level : -5
[01/19 00:09:09    179s] - Legalized            : On
[01/19 00:09:09    179s] - Window Based         : Off
[01/19 00:09:09    179s] - eDen incr mode       : Off
[01/19 00:09:09    179s] - Small incr mode      : Off
[01/19 00:09:09    179s] 
[01/19 00:09:09    179s] no activity file in design. spp won't run.
[01/19 00:09:09    179s] Effort level <high> specified for reg2reg path_group
[01/19 00:09:09    180s] No Views given, use default active views for adaptive view pruning
[01/19 00:09:09    180s] SKP will enable view:
[01/19 00:09:09    180s]   default_emulate_view
[01/19 00:09:09    180s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2243.1M, EPOCH TIME: 1705615749.607529
[01/19 00:09:09    180s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:2243.1M, EPOCH TIME: 1705615749.613605
[01/19 00:09:09    180s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2243.1M, EPOCH TIME: 1705615749.613723
[01/19 00:09:09    180s] Starting Early Global Route congestion estimation: mem = 2243.1M
[01/19 00:09:09    180s] (I)      ==================== Layers =====================
[01/19 00:09:09    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:09    180s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:09:09    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:09    180s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:09:09    180s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:09:09    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:09    180s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:09:09    180s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:09:09    180s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:09:09    180s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:09:09    180s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:09:09    180s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:09:09    180s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:09:09    180s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:09:09    180s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:09:09    180s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:09:09    180s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:09:09    180s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:09:09    180s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:09:09    180s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:09:09    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:09    180s] (I)      Started Import and model ( Curr Mem: 2243.09 MB )
[01/19 00:09:09    180s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:09    180s] (I)      == Non-default Options ==
[01/19 00:09:09    180s] (I)      Maximum routing layer                              : 11
[01/19 00:09:09    180s] (I)      Number of threads                                  : 1
[01/19 00:09:09    180s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:09:09    180s] (I)      Method to set GCell size                           : row
[01/19 00:09:09    180s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:09:09    180s] (I)      Use row-based GCell size
[01/19 00:09:09    180s] (I)      Use row-based GCell align
[01/19 00:09:09    180s] (I)      layer 0 area = 80000
[01/19 00:09:09    180s] (I)      layer 1 area = 80000
[01/19 00:09:09    180s] (I)      layer 2 area = 80000
[01/19 00:09:09    180s] (I)      layer 3 area = 80000
[01/19 00:09:09    180s] (I)      layer 4 area = 80000
[01/19 00:09:09    180s] (I)      layer 5 area = 80000
[01/19 00:09:09    180s] (I)      layer 6 area = 80000
[01/19 00:09:09    180s] (I)      layer 7 area = 80000
[01/19 00:09:09    180s] (I)      layer 8 area = 80000
[01/19 00:09:09    180s] (I)      layer 9 area = 400000
[01/19 00:09:09    180s] (I)      layer 10 area = 400000
[01/19 00:09:09    180s] (I)      GCell unit size   : 3420
[01/19 00:09:09    180s] (I)      GCell multiplier  : 1
[01/19 00:09:09    180s] (I)      GCell row height  : 3420
[01/19 00:09:09    180s] (I)      Actual row height : 3420
[01/19 00:09:09    180s] (I)      GCell align ref   : 30000 30020
[01/19 00:09:09    180s] [NR-eGR] Track table information for default rule: 
[01/19 00:09:09    180s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:09:09    180s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:09:09    180s] (I)      ==================== Default via =====================
[01/19 00:09:09    180s] (I)      +----+------------------+----------------------------+
[01/19 00:09:09    180s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:09:09    180s] (I)      +----+------------------+----------------------------+
[01/19 00:09:09    180s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:09:09    180s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:09:09    180s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:09:09    180s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:09:09    180s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:09:09    180s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:09:09    180s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:09:09    180s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:09:09    180s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:09:09    180s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:09:09    180s] (I)      +----+------------------+----------------------------+
[01/19 00:09:09    180s] [NR-eGR] Read 4440 PG shapes
[01/19 00:09:09    180s] [NR-eGR] Read 0 clock shapes
[01/19 00:09:09    180s] [NR-eGR] Read 0 other shapes
[01/19 00:09:09    180s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:09:09    180s] [NR-eGR] #Instance Blockages : 0
[01/19 00:09:09    180s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:09:09    180s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:09:09    180s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:09:09    180s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:09:09    180s] [NR-eGR] #Other Blockages    : 0
[01/19 00:09:09    180s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:09:09    180s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:09:09    180s] [NR-eGR] Read 11749 nets ( ignored 0 )
[01/19 00:09:09    180s] (I)      early_global_route_priority property id does not exist.
[01/19 00:09:09    180s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:09:09    180s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:09:09    180s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:09:09    180s] (I)      Number of ignored nets                =      0
[01/19 00:09:09    180s] (I)      Number of connected nets              =      0
[01/19 00:09:09    180s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:09:09    180s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:09:09    180s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:09:09    180s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:09:09    180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:09:09    180s] (I)      Ndr track 0 does not exist
[01/19 00:09:09    180s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:09:09    180s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:09:09    180s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:09:09    180s] (I)      Site width          :   400  (dbu)
[01/19 00:09:09    180s] (I)      Row height          :  3420  (dbu)
[01/19 00:09:09    180s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:09:09    180s] (I)      GCell width         :  3420  (dbu)
[01/19 00:09:09    180s] (I)      GCell height        :  3420  (dbu)
[01/19 00:09:09    180s] (I)      Grid                :   147   145    11
[01/19 00:09:09    180s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:09:09    180s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:09:09    180s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:09:09    180s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:09:09    180s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:09:09    180s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:09:09    180s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:09:09    180s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:09:09    180s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:09:09    180s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:09:09    180s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:09:09    180s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:09:09    180s] (I)      --------------------------------------------------------
[01/19 00:09:09    180s] 
[01/19 00:09:09    180s] [NR-eGR] ============ Routing rule table ============
[01/19 00:09:09    180s] [NR-eGR] Rule id: 0  Nets: 11728
[01/19 00:09:09    180s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:09:09    180s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:09:09    180s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:09:09    180s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:09    180s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:09    180s] [NR-eGR] ========================================
[01/19 00:09:09    180s] [NR-eGR] 
[01/19 00:09:09    180s] (I)      =============== Blocked Tracks ===============
[01/19 00:09:09    180s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:09    180s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:09:09    180s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:09    180s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:09:09    180s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:09:09    180s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:09:09    180s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:09:09    180s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:09:09    180s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:09:09    180s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:09:09    180s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:09:09    180s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:09:09    180s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:09:09    180s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:09:09    180s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:09    180s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2251.34 MB )
[01/19 00:09:09    180s] (I)      Reset routing kernel
[01/19 00:09:09    180s] (I)      Started Global Routing ( Curr Mem: 2251.34 MB )
[01/19 00:09:09    180s] (I)      totalPins=41688  totalGlobalPin=39825 (95.53%)
[01/19 00:09:09    180s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:09:09    180s] [NR-eGR] Layer group 1: route 11728 net(s) in layer range [2, 11]
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1a Route ============
[01/19 00:09:09    180s] (I)      Usage: 114149 = (57046 H, 57103 V) = (6.88% H, 7.24% V) = (9.755e+04um H, 9.765e+04um V)
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1b Route ============
[01/19 00:09:09    180s] (I)      Usage: 114149 = (57046 H, 57103 V) = (6.88% H, 7.24% V) = (9.755e+04um H, 9.765e+04um V)
[01/19 00:09:09    180s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.951948e+05um
[01/19 00:09:09    180s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:09:09    180s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1c Route ============
[01/19 00:09:09    180s] (I)      Usage: 114149 = (57046 H, 57103 V) = (6.88% H, 7.24% V) = (9.755e+04um H, 9.765e+04um V)
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1d Route ============
[01/19 00:09:09    180s] (I)      Usage: 114149 = (57046 H, 57103 V) = (6.88% H, 7.24% V) = (9.755e+04um H, 9.765e+04um V)
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1e Route ============
[01/19 00:09:09    180s] (I)      Usage: 114149 = (57046 H, 57103 V) = (6.88% H, 7.24% V) = (9.755e+04um H, 9.765e+04um V)
[01/19 00:09:09    180s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.951948e+05um
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] (I)      ============  Phase 1l Route ============
[01/19 00:09:09    180s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:09:09    180s] (I)      Layer  2:     179072     53198         7           0      180986    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  3:     190030     49159         1           0      190530    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  4:     179072     19548         0           0      180986    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  5:     190030      9820         0           0      190530    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  6:     179072       826         0           0      180986    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  7:     190030         0         0           0      190530    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:09:09    180s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:09:09    180s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:09:09    180s] (I)      Total:       1607497    132551         8       12934     1621734    ( 0.79%) 
[01/19 00:09:09    180s] (I)      
[01/19 00:09:09    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:09:09    180s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:09:09    180s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:09:09    180s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:09:09    180s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:09:09    180s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:09:09    180s] [NR-eGR]        Total         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[01/19 00:09:09    180s] [NR-eGR] 
[01/19 00:09:09    180s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2251.34 MB )
[01/19 00:09:09    180s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:09:09    180s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:09:09    180s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2251.3M
[01/19 00:09:09    180s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.280, REAL:0.279, MEM:2251.3M, EPOCH TIME: 1705615749.892388
[01/19 00:09:09    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:2251.3M, EPOCH TIME: 1705615749.892456
[01/19 00:09:09    180s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:09    180s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:09:09    180s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:09    180s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:09:09    180s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:09    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:09:09    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:09:09    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2251.3M, EPOCH TIME: 1705615749.894794
[01/19 00:09:09    180s] 
[01/19 00:09:09    180s] === incrementalPlace Internal Loop 1 ===
[01/19 00:09:09    180s] clkAW=0 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/19 00:09:09    180s] OPERPROF: Starting IPInitSPData at level 1, MEM:2251.3M, EPOCH TIME: 1705615749.895585
[01/19 00:09:09    180s] Processing tracks to init pin-track alignment.
[01/19 00:09:09    180s] z: 2, totalTracks: 1
[01/19 00:09:09    180s] z: 4, totalTracks: 1
[01/19 00:09:09    180s] z: 6, totalTracks: 1
[01/19 00:09:09    180s] z: 8, totalTracks: 1
[01/19 00:09:09    180s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:09    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2251.3M, EPOCH TIME: 1705615749.906133
[01/19 00:09:09    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:09    180s] 
[01/19 00:09:09    180s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:09    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2251.3M, EPOCH TIME: 1705615749.938681
[01/19 00:09:09    180s] OPERPROF:   Starting post-place ADS at level 2, MEM:2251.3M, EPOCH TIME: 1705615749.938794
[01/19 00:09:09    180s] ADSU 0.730 -> 0.730. site 142080.000 -> 142080.000. GS 13.680
[01/19 00:09:09    180s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.027, MEM:2251.3M, EPOCH TIME: 1705615749.966214
[01/19 00:09:09    180s] OPERPROF:   Starting spMPad at level 2, MEM:2251.3M, EPOCH TIME: 1705615749.967197
[01/19 00:09:09    180s] OPERPROF:     Starting spContextMPad at level 3, MEM:2251.3M, EPOCH TIME: 1705615749.967939
[01/19 00:09:09    180s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2251.3M, EPOCH TIME: 1705615749.968026
[01/19 00:09:09    180s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2251.3M, EPOCH TIME: 1705615749.971033
[01/19 00:09:09    180s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2251.3M, EPOCH TIME: 1705615749.974895
[01/19 00:09:09    180s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.010, REAL:0.000, MEM:2251.3M, EPOCH TIME: 1705615749.975381
[01/19 00:09:09    180s] no activity file in design. spp won't run.
[01/19 00:09:09    180s] SP #FI/SF FL/PI 0/0 11013/0
[01/19 00:09:09    180s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.083, MEM:2251.3M, EPOCH TIME: 1705615749.978166
[01/19 00:09:09    180s] PP off. flexM 0
[01/19 00:09:09    180s] OPERPROF: Starting CDPad at level 1, MEM:2251.3M, EPOCH TIME: 1705615749.987097
[01/19 00:09:09    180s] 3DP is on.
[01/19 00:09:09    180s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/19 00:09:09    180s] design sh 0.109. rd 0.200
[01/19 00:09:09    180s] design sh 0.109. rd 0.200
[01/19 00:09:09    180s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/19 00:09:10    180s] design sh 0.109. rd 0.200
[01/19 00:09:10    180s] CDPadU 0.912 -> 0.811. R=0.730, N=11013, GS=1.710
[01/19 00:09:10    180s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.117, MEM:2252.3M, EPOCH TIME: 1705615750.104445
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] OPERPROF: Starting spInitNetWt at level 1, MEM:2252.3M, EPOCH TIME: 1705615750.104600
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] [spp] 0
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] [adp] 1:1:1:3
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.003, MEM:2252.3M, EPOCH TIME: 1705615750.107529
[01/19 00:09:10    180s] OPERPROF: Starting InitSKP at level 1, MEM:2252.3M, EPOCH TIME: 1705615750.107637
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:10    180s] no activity file in design. spp won't run.
[01/19 00:09:11    181s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[01/19 00:09:11    181s] OPERPROF: Finished InitSKP at level 1, CPU:1.120, REAL:1.120, MEM:2266.3M, EPOCH TIME: 1705615751.227882
[01/19 00:09:11    181s] NP #FI/FS/SF FL/PI: 0/0/0 11013/0
[01/19 00:09:11    181s] no activity file in design. spp won't run.
[01/19 00:09:11    181s] 
[01/19 00:09:11    181s] AB Est...
[01/19 00:09:11    181s] OPERPROF: Starting npPlace at level 1, MEM:2271.0M, EPOCH TIME: 1705615751.269299
[01/19 00:09:11    181s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.029, MEM:2308.5M, EPOCH TIME: 1705615751.298722
[01/19 00:09:11    181s] Iteration  4: Skipped, with CDP Off
[01/19 00:09:11    181s] 
[01/19 00:09:11    181s] AB Est...
[01/19 00:09:11    181s] OPERPROF: Starting npPlace at level 1, MEM:2308.5M, EPOCH TIME: 1705615751.331083
[01/19 00:09:11    181s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.023, MEM:2308.5M, EPOCH TIME: 1705615751.353760
[01/19 00:09:11    181s] Iteration  5: Skipped, with CDP Off
[01/19 00:09:11    181s] OPERPROF: Starting npPlace at level 1, MEM:2308.5M, EPOCH TIME: 1705615751.445666
[01/19 00:09:13    184s] Iteration  6: Total net bbox = 1.663e+05 (8.14e+04 8.49e+04)
[01/19 00:09:13    184s]               Est.  stn bbox = 2.103e+05 (9.92e+04 1.11e+05)
[01/19 00:09:13    184s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2321.2M
[01/19 00:09:13    184s] OPERPROF: Finished npPlace at level 1, CPU:2.410, REAL:2.403, MEM:2321.2M, EPOCH TIME: 1705615753.848850
[01/19 00:09:13    184s] no activity file in design. spp won't run.
[01/19 00:09:13    184s] NP #FI/FS/SF FL/PI: 0/0/0 11013/0
[01/19 00:09:13    184s] no activity file in design. spp won't run.
[01/19 00:09:13    184s] OPERPROF: Starting npPlace at level 1, MEM:2321.2M, EPOCH TIME: 1705615753.995675
[01/19 00:09:16    187s] Iteration  7: Total net bbox = 1.675e+05 (8.21e+04 8.54e+04)
[01/19 00:09:17    187s]               Est.  stn bbox = 2.115e+05 (9.98e+04 1.12e+05)
[01/19 00:09:17    187s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 2309.2M
[01/19 00:09:17    187s] OPERPROF: Finished npPlace at level 1, CPU:3.030, REAL:3.007, MEM:2309.2M, EPOCH TIME: 1705615757.003027
[01/19 00:09:17    187s] Legalizing MH Cells... 0 / 0 (level 5)
[01/19 00:09:17    187s] No instances found in the vector
[01/19 00:09:17    187s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2309.2M, DRC: 0)
[01/19 00:09:17    187s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:17    187s] no activity file in design. spp won't run.
[01/19 00:09:17    187s] NP #FI/FS/SF FL/PI: 0/0/0 11013/0
[01/19 00:09:17    187s] no activity file in design. spp won't run.
[01/19 00:09:17    187s] OPERPROF: Starting npPlace at level 1, MEM:2309.2M, EPOCH TIME: 1705615757.148840
[01/19 00:09:20    191s] Iteration  8: Total net bbox = 1.647e+05 (8.09e+04 8.37e+04)
[01/19 00:09:20    191s]               Est.  stn bbox = 2.083e+05 (9.83e+04 1.10e+05)
[01/19 00:09:20    191s]               cpu = 0:00:03.7 real = 0:00:03.0 mem = 2304.2M
[01/19 00:09:20    191s] OPERPROF: Finished npPlace at level 1, CPU:3.660, REAL:3.629, MEM:2304.2M, EPOCH TIME: 1705615760.777715
[01/19 00:09:20    191s] Legalizing MH Cells... 0 / 0 (level 6)
[01/19 00:09:20    191s] No instances found in the vector
[01/19 00:09:20    191s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2304.2M, DRC: 0)
[01/19 00:09:20    191s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:20    191s] no activity file in design. spp won't run.
[01/19 00:09:20    191s] NP #FI/FS/SF FL/PI: 0/0/0 11013/0
[01/19 00:09:20    191s] no activity file in design. spp won't run.
[01/19 00:09:20    191s] OPERPROF: Starting npPlace at level 1, MEM:2304.2M, EPOCH TIME: 1705615760.922203
[01/19 00:09:27    198s] Iteration  9: Total net bbox = 1.656e+05 (8.13e+04 8.43e+04)
[01/19 00:09:27    198s]               Est.  stn bbox = 2.082e+05 (9.84e+04 1.10e+05)
[01/19 00:09:27    198s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 2304.2M
[01/19 00:09:27    198s] OPERPROF: Finished npPlace at level 1, CPU:6.760, REAL:6.733, MEM:2304.2M, EPOCH TIME: 1705615767.655053
[01/19 00:09:27    198s] Legalizing MH Cells... 0 / 0 (level 7)
[01/19 00:09:27    198s] No instances found in the vector
[01/19 00:09:27    198s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2304.2M, DRC: 0)
[01/19 00:09:27    198s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:27    198s] no activity file in design. spp won't run.
[01/19 00:09:27    198s] NP #FI/FS/SF FL/PI: 0/0/0 11013/0
[01/19 00:09:27    198s] no activity file in design. spp won't run.
[01/19 00:09:27    198s] OPERPROF: Starting npPlace at level 1, MEM:2304.2M, EPOCH TIME: 1705615767.798754
[01/19 00:09:27    198s] GP RA stats: MHOnly 0 nrInst 11013 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/19 00:09:31    202s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2304.2M, EPOCH TIME: 1705615771.606092
[01/19 00:09:31    202s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.606338
[01/19 00:09:31    202s] Iteration 10: Total net bbox = 1.608e+05 (7.63e+04 8.45e+04)
[01/19 00:09:31    202s]               Est.  stn bbox = 2.017e+05 (9.18e+04 1.10e+05)
[01/19 00:09:31    202s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 2304.2M
[01/19 00:09:31    202s] OPERPROF: Finished npPlace at level 1, CPU:3.820, REAL:3.811, MEM:2304.2M, EPOCH TIME: 1705615771.609720
[01/19 00:09:31    202s] Legalizing MH Cells... 0 / 0 (level 8)
[01/19 00:09:31    202s] No instances found in the vector
[01/19 00:09:31    202s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2304.2M, DRC: 0)
[01/19 00:09:31    202s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:31    202s] Move report: Timing Driven Placement moves 11013 insts, mean move: 7.36 um, max move: 60.90 um 
[01/19 00:09:31    202s] 	Max move on inst (FE_OFC698_n_4921): (114.80, 201.40) --> (69.29, 186.02)
[01/19 00:09:31    202s] no activity file in design. spp won't run.
[01/19 00:09:31    202s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2304.2M, EPOCH TIME: 1705615771.657374
[01/19 00:09:31    202s] Saved padding area to DB
[01/19 00:09:31    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2304.2M, EPOCH TIME: 1705615771.660134
[01/19 00:09:31    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.660442
[01/19 00:09:31    202s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:2304.2M, EPOCH TIME: 1705615771.661828
[01/19 00:09:31    202s] 
[01/19 00:09:31    202s] Finished Incremental Placement (cpu=0:00:21.9, real=0:00:22.0, mem=2304.2M)
[01/19 00:09:31    202s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/19 00:09:31    202s] Type 'man IMPSP-9025' for more detail.
[01/19 00:09:31    202s] CongRepair sets shifter mode to gplace
[01/19 00:09:31    202s] TDRefine: refinePlace mode is spiral
[01/19 00:09:31    202s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2304.2M, EPOCH TIME: 1705615771.664382
[01/19 00:09:31    202s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2304.2M, EPOCH TIME: 1705615771.664476
[01/19 00:09:31    202s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2304.2M, EPOCH TIME: 1705615771.664596
[01/19 00:09:31    202s] Processing tracks to init pin-track alignment.
[01/19 00:09:31    202s] z: 2, totalTracks: 1
[01/19 00:09:31    202s] z: 4, totalTracks: 1
[01/19 00:09:31    202s] z: 6, totalTracks: 1
[01/19 00:09:31    202s] z: 8, totalTracks: 1
[01/19 00:09:31    202s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:31    202s] All LLGs are deleted
[01/19 00:09:31    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2304.2M, EPOCH TIME: 1705615771.672445
[01/19 00:09:31    202s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.672724
[01/19 00:09:31    202s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2304.2M, EPOCH TIME: 1705615771.675551
[01/19 00:09:31    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:31    202s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2304.2M, EPOCH TIME: 1705615771.677352
[01/19 00:09:31    202s] Max number of tech site patterns supported in site array is 256.
[01/19 00:09:31    202s] Core basic site is CoreSite
[01/19 00:09:31    202s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2304.2M, EPOCH TIME: 1705615771.704464
[01/19 00:09:31    202s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:09:31    202s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:09:31    202s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2304.2M, EPOCH TIME: 1705615771.706317
[01/19 00:09:31    202s] Fast DP-INIT is on for default
[01/19 00:09:31    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:09:31    202s] Atter site array init, number of instance map data is 0.
[01/19 00:09:31    202s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.033, MEM:2304.2M, EPOCH TIME: 1705615771.710440
[01/19 00:09:31    202s] 
[01/19 00:09:31    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:31    202s] OPERPROF:         Starting CMU at level 5, MEM:2304.2M, EPOCH TIME: 1705615771.712397
[01/19 00:09:31    202s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2304.2M, EPOCH TIME: 1705615771.713448
[01/19 00:09:31    202s] 
[01/19 00:09:31    202s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:09:31    202s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2304.2M, EPOCH TIME: 1705615771.714981
[01/19 00:09:31    202s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2304.2M, EPOCH TIME: 1705615771.715076
[01/19 00:09:31    202s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.715140
[01/19 00:09:31    202s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2304.2MB).
[01/19 00:09:31    202s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.052, MEM:2304.2M, EPOCH TIME: 1705615771.717058
[01/19 00:09:31    202s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.053, MEM:2304.2M, EPOCH TIME: 1705615771.717115
[01/19 00:09:31    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.2
[01/19 00:09:31    202s] OPERPROF:   Starting RefinePlace at level 2, MEM:2304.2M, EPOCH TIME: 1705615771.717186
[01/19 00:09:31    202s] *** Starting refinePlace (0:03:22 mem=2304.2M) ***
[01/19 00:09:31    202s] Total net bbox length = 2.152e+05 (1.035e+05 1.117e+05) (ext = 5.099e+04)
[01/19 00:09:31    202s] 
[01/19 00:09:31    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:31    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:09:31    202s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:31    202s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:31    202s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2304.2M, EPOCH TIME: 1705615771.735522
[01/19 00:09:31    202s] Starting refinePlace ...
[01/19 00:09:31    202s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:31    202s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:31    202s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2304.2M, EPOCH TIME: 1705615771.762939
[01/19 00:09:31    202s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:09:31    202s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2304.2M, EPOCH TIME: 1705615771.763051
[01/19 00:09:31    202s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.763261
[01/19 00:09:31    202s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2304.2M, EPOCH TIME: 1705615771.763320
[01/19 00:09:31    202s] DDP markSite nrRow 128 nrJob 128
[01/19 00:09:31    202s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1705615771.763812
[01/19 00:09:31    202s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2304.2M, EPOCH TIME: 1705615771.763884
[01/19 00:09:31    202s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:09:31    202s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2304.2M, EPOCH TIME: 1705615771.769183
[01/19 00:09:31    202s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2304.2M, EPOCH TIME: 1705615771.769267
[01/19 00:09:31    202s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2304.2M, EPOCH TIME: 1705615771.771760
[01/19 00:09:31    202s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:09:31    202s]  ** Cut row section real time 0:00:00.0.
[01/19 00:09:31    202s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2304.2M, EPOCH TIME: 1705615771.771868
[01/19 00:09:31    202s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:09:31    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2304.2MB) @(0:03:22 - 0:03:22).
[01/19 00:09:31    202s] Move report: preRPlace moves 10252 insts, mean move: 0.12 um, max move: 4.07 um 
[01/19 00:09:31    202s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_cdnfadd_031_12): (82.01, 232.15) --> (84.40, 230.47)
[01/19 00:09:31    202s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: ADDFXL
[01/19 00:09:31    202s] wireLenOptFixPriorityInst 0 inst fixed
[01/19 00:09:31    202s] Placement tweakage begins.
[01/19 00:09:32    202s] wire length = 1.960e+05
[01/19 00:09:32    203s] wire length = 1.955e+05
[01/19 00:09:32    203s] Placement tweakage ends.
[01/19 00:09:32    203s] Move report: tweak moves 2090 insts, mean move: 1.92 um, max move: 22.40 um 
[01/19 00:09:32    203s] 	Max move on inst (reg_op1_reg[8]): (157.00, 86.83) --> (179.40, 86.83)
[01/19 00:09:32    203s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2309.5MB) @(0:03:22 - 0:03:23).
[01/19 00:09:32    203s] 
[01/19 00:09:32    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:09:32    203s] Move report: legalization moves 1277 insts, mean move: 2.59 um, max move: 23.60 um spiral
[01/19 00:09:32    203s] 	Max move on inst (FE_OFC684_n_3489): (198.88, 208.30) --> (185.60, 197.98)
[01/19 00:09:32    203s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:09:32    203s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:09:32    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2309.5MB) @(0:03:23 - 0:03:23).
[01/19 00:09:32    203s] Move report: Detail placement moves 11013 insts, mean move: 0.74 um, max move: 23.60 um 
[01/19 00:09:32    203s] 	Max move on inst (FE_OFC684_n_3489): (198.88, 208.30) --> (185.60, 197.98)
[01/19 00:09:32    203s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2309.5MB
[01/19 00:09:32    203s] Statistics of distance of Instance movement in refine placement:
[01/19 00:09:32    203s]   maximum (X+Y) =        23.60 um
[01/19 00:09:32    203s]   inst (FE_OFC684_n_3489) with max move: (198.876, 208.3) -> (185.6, 197.98)
[01/19 00:09:32    203s]   mean    (X+Y) =         0.74 um
[01/19 00:09:32    203s] Summary Report:
[01/19 00:09:32    203s] Instances move: 11013 (out of 11013 movable)
[01/19 00:09:32    203s] Instances flipped: 0
[01/19 00:09:32    203s] Mean displacement: 0.74 um
[01/19 00:09:32    203s] Max displacement: 23.60 um (Instance: FE_OFC684_n_3489) (198.876, 208.3) -> (185.6, 197.98)
[01/19 00:09:32    203s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:09:32    203s] Total instances moved : 11013
[01/19 00:09:32    203s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.160, REAL:1.152, MEM:2309.5M, EPOCH TIME: 1705615772.887495
[01/19 00:09:32    203s] Total net bbox length = 2.175e+05 (1.043e+05 1.133e+05) (ext = 5.075e+04)
[01/19 00:09:32    203s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2309.5MB
[01/19 00:09:32    203s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2309.5MB) @(0:03:22 - 0:03:23).
[01/19 00:09:32    203s] *** Finished refinePlace (0:03:23 mem=2309.5M) ***
[01/19 00:09:32    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.2
[01/19 00:09:32    203s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.180, REAL:1.176, MEM:2309.5M, EPOCH TIME: 1705615772.892893
[01/19 00:09:32    203s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2309.5M, EPOCH TIME: 1705615772.892970
[01/19 00:09:32    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11013).
[01/19 00:09:32    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:32    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:32    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:32    203s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.038, MEM:2294.5M, EPOCH TIME: 1705615772.930810
[01/19 00:09:32    203s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.270, REAL:1.267, MEM:2294.5M, EPOCH TIME: 1705615772.930940
[01/19 00:09:32    203s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2294.5M, EPOCH TIME: 1705615772.931653
[01/19 00:09:32    203s] Starting Early Global Route congestion estimation: mem = 2294.5M
[01/19 00:09:32    203s] (I)      ==================== Layers =====================
[01/19 00:09:32    203s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:32    203s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:09:32    203s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:32    203s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:09:32    203s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:09:32    203s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:32    203s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:09:32    203s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:09:32    203s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:09:32    203s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:09:32    203s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:09:32    203s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:09:32    203s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:09:32    203s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:09:32    203s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:09:32    203s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:09:32    203s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:09:32    203s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:09:32    203s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:09:32    203s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:09:32    203s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:32    203s] (I)      Started Import and model ( Curr Mem: 2294.52 MB )
[01/19 00:09:32    203s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:32    203s] (I)      == Non-default Options ==
[01/19 00:09:32    203s] (I)      Maximum routing layer                              : 11
[01/19 00:09:32    203s] (I)      Number of threads                                  : 1
[01/19 00:09:32    203s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:09:32    203s] (I)      Method to set GCell size                           : row
[01/19 00:09:32    203s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:09:32    203s] (I)      Use row-based GCell size
[01/19 00:09:32    203s] (I)      Use row-based GCell align
[01/19 00:09:32    203s] (I)      layer 0 area = 80000
[01/19 00:09:32    203s] (I)      layer 1 area = 80000
[01/19 00:09:32    203s] (I)      layer 2 area = 80000
[01/19 00:09:32    203s] (I)      layer 3 area = 80000
[01/19 00:09:32    203s] (I)      layer 4 area = 80000
[01/19 00:09:32    203s] (I)      layer 5 area = 80000
[01/19 00:09:32    203s] (I)      layer 6 area = 80000
[01/19 00:09:32    203s] (I)      layer 7 area = 80000
[01/19 00:09:32    203s] (I)      layer 8 area = 80000
[01/19 00:09:32    203s] (I)      layer 9 area = 400000
[01/19 00:09:32    203s] (I)      layer 10 area = 400000
[01/19 00:09:32    203s] (I)      GCell unit size   : 3420
[01/19 00:09:32    203s] (I)      GCell multiplier  : 1
[01/19 00:09:32    203s] (I)      GCell row height  : 3420
[01/19 00:09:32    203s] (I)      Actual row height : 3420
[01/19 00:09:32    203s] (I)      GCell align ref   : 30000 30020
[01/19 00:09:32    203s] [NR-eGR] Track table information for default rule: 
[01/19 00:09:32    203s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:09:32    203s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:09:32    203s] (I)      ==================== Default via =====================
[01/19 00:09:32    203s] (I)      +----+------------------+----------------------------+
[01/19 00:09:32    203s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:09:32    203s] (I)      +----+------------------+----------------------------+
[01/19 00:09:32    203s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:09:32    203s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:09:32    203s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:09:32    203s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:09:32    203s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:09:32    203s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:09:32    203s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:09:32    203s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:09:32    203s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:09:32    203s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:09:32    203s] (I)      +----+------------------+----------------------------+
[01/19 00:09:32    203s] [NR-eGR] Read 4440 PG shapes
[01/19 00:09:32    203s] [NR-eGR] Read 0 clock shapes
[01/19 00:09:32    203s] [NR-eGR] Read 0 other shapes
[01/19 00:09:32    203s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:09:32    203s] [NR-eGR] #Instance Blockages : 0
[01/19 00:09:32    203s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:09:32    203s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:09:32    203s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:09:32    203s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:09:32    203s] [NR-eGR] #Other Blockages    : 0
[01/19 00:09:32    203s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:09:32    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:09:32    203s] [NR-eGR] Read 11749 nets ( ignored 0 )
[01/19 00:09:32    203s] (I)      early_global_route_priority property id does not exist.
[01/19 00:09:32    203s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:09:33    203s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:09:33    203s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:09:33    203s] (I)      Number of ignored nets                =      0
[01/19 00:09:33    203s] (I)      Number of connected nets              =      0
[01/19 00:09:33    203s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:09:33    203s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:09:33    203s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:09:33    203s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:09:33    203s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:09:33    203s] (I)      Ndr track 0 does not exist
[01/19 00:09:33    203s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:09:33    203s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:09:33    203s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:09:33    203s] (I)      Site width          :   400  (dbu)
[01/19 00:09:33    203s] (I)      Row height          :  3420  (dbu)
[01/19 00:09:33    203s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:09:33    203s] (I)      GCell width         :  3420  (dbu)
[01/19 00:09:33    203s] (I)      GCell height        :  3420  (dbu)
[01/19 00:09:33    203s] (I)      Grid                :   147   145    11
[01/19 00:09:33    203s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:09:33    203s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:09:33    203s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:09:33    203s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:09:33    203s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:09:33    203s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:09:33    203s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:09:33    203s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:09:33    203s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:09:33    203s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:09:33    203s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:09:33    203s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:09:33    203s] (I)      --------------------------------------------------------
[01/19 00:09:33    203s] 
[01/19 00:09:33    203s] [NR-eGR] ============ Routing rule table ============
[01/19 00:09:33    203s] [NR-eGR] Rule id: 0  Nets: 11749
[01/19 00:09:33    203s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:09:33    203s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:09:33    203s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:09:33    203s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:33    203s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:33    203s] [NR-eGR] ========================================
[01/19 00:09:33    203s] [NR-eGR] 
[01/19 00:09:33    203s] (I)      =============== Blocked Tracks ===============
[01/19 00:09:33    203s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:33    203s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:09:33    203s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:33    203s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:09:33    203s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:09:33    203s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:09:33    203s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:09:33    203s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:09:33    203s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:09:33    203s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:09:33    203s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:09:33    203s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:09:33    203s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:09:33    203s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:09:33    203s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:33    203s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] (I)      Reset routing kernel
[01/19 00:09:33    203s] (I)      Started Global Routing ( Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] (I)      totalPins=41730  totalGlobalPin=40162 (96.24%)
[01/19 00:09:33    203s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:09:33    203s] [NR-eGR] Layer group 1: route 11749 net(s) in layer range [2, 11]
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1a Route ============
[01/19 00:09:33    203s] (I)      Usage: 112008 = (53862 H, 58146 V) = (6.50% H, 7.37% V) = (9.210e+04um H, 9.943e+04um V)
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1b Route ============
[01/19 00:09:33    203s] (I)      Usage: 112008 = (53862 H, 58146 V) = (6.50% H, 7.37% V) = (9.210e+04um H, 9.943e+04um V)
[01/19 00:09:33    203s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.915337e+05um
[01/19 00:09:33    203s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:09:33    203s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1c Route ============
[01/19 00:09:33    203s] (I)      Usage: 112008 = (53862 H, 58146 V) = (6.50% H, 7.37% V) = (9.210e+04um H, 9.943e+04um V)
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1d Route ============
[01/19 00:09:33    203s] (I)      Usage: 112008 = (53862 H, 58146 V) = (6.50% H, 7.37% V) = (9.210e+04um H, 9.943e+04um V)
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1e Route ============
[01/19 00:09:33    203s] (I)      Usage: 112008 = (53862 H, 58146 V) = (6.50% H, 7.37% V) = (9.210e+04um H, 9.943e+04um V)
[01/19 00:09:33    203s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.915337e+05um
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] (I)      ============  Phase 1l Route ============
[01/19 00:09:33    203s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:09:33    203s] (I)      Layer  2:     179072     52986         4           0      180986    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  3:     190030     47232         0           0      190530    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  4:     179072     20398         0           0      180986    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  5:     190030      8800         0           0      190530    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  6:     179072      1146         0           0      180986    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  7:     190030         0         0           0      190530    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:09:33    203s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:09:33    203s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:09:33    203s] (I)      Total:       1607497    130562         4       12934     1621734    ( 0.79%) 
[01/19 00:09:33    203s] (I)      
[01/19 00:09:33    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:09:33    203s] [NR-eGR]                        OverCon            
[01/19 00:09:33    203s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:09:33    203s] [NR-eGR]        Layer             (1-2)    OverCon
[01/19 00:09:33    203s] [NR-eGR] ----------------------------------------------
[01/19 00:09:33    203s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR] ----------------------------------------------
[01/19 00:09:33    203s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[01/19 00:09:33    203s] [NR-eGR] 
[01/19 00:09:33    203s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:09:33    203s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:09:33    203s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 2298.6M
[01/19 00:09:33    203s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.274, MEM:2298.6M, EPOCH TIME: 1705615773.205204
[01/19 00:09:33    203s] OPERPROF: Starting HotSpotCal at level 1, MEM:2298.6M, EPOCH TIME: 1705615773.205273
[01/19 00:09:33    203s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:33    203s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:09:33    203s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:33    203s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:09:33    203s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:33    203s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:09:33    203s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:09:33    203s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2298.6M, EPOCH TIME: 1705615773.207674
[01/19 00:09:33    203s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2298.6M, EPOCH TIME: 1705615773.208895
[01/19 00:09:33    203s] Starting Early Global Route wiring: mem = 2298.6M
[01/19 00:09:33    203s] (I)      ============= Track Assignment ============
[01/19 00:09:33    203s] (I)      Started Track Assignment (1T) ( Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:09:33    203s] (I)      Run Multi-thread track assignment
[01/19 00:09:33    203s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] (I)      Started Export ( Curr Mem: 2298.64 MB )
[01/19 00:09:33    203s] [NR-eGR]                  Length (um)    Vias 
[01/19 00:09:33    203s] [NR-eGR] -------------------------------------
[01/19 00:09:33    203s] [NR-eGR]  Metal1   (1H)             0   41730 
[01/19 00:09:33    203s] [NR-eGR]  Metal2   (2V)         70930   59860 
[01/19 00:09:33    203s] [NR-eGR]  Metal3   (3H)         79219    6342 
[01/19 00:09:33    203s] [NR-eGR]  Metal4   (4V)         34008    1918 
[01/19 00:09:33    203s] [NR-eGR]  Metal5   (5H)         15040     103 
[01/19 00:09:33    203s] [NR-eGR]  Metal6   (6V)          1960       0 
[01/19 00:09:33    203s] [NR-eGR]  Metal7   (7H)             0       0 
[01/19 00:09:33    203s] [NR-eGR]  Metal8   (8V)             0       0 
[01/19 00:09:33    203s] [NR-eGR]  Metal9   (9H)             0       0 
[01/19 00:09:33    203s] [NR-eGR]  Metal10  (10V)            0       0 
[01/19 00:09:33    203s] [NR-eGR]  Metal11  (11H)            0       0 
[01/19 00:09:33    203s] [NR-eGR] -------------------------------------
[01/19 00:09:33    203s] [NR-eGR]           Total       201157  109953 
[01/19 00:09:33    203s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:09:33    203s] [NR-eGR] Total half perimeter of net bounding box: 217525um
[01/19 00:09:33    203s] [NR-eGR] Total length: 201157um, number of vias: 109953
[01/19 00:09:33    203s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:09:33    203s] [NR-eGR] Total eGR-routed clock nets wire length: 6785um, number of vias: 5649
[01/19 00:09:33    203s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:09:33    204s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2298.64 MB )
[01/19 00:09:33    204s] Early Global Route wiring runtime: 0.30 seconds, mem = 2294.6M
[01/19 00:09:33    204s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.302, MEM:2294.6M, EPOCH TIME: 1705615773.510868
[01/19 00:09:33    204s] 0 delay mode for cte disabled.
[01/19 00:09:33    204s] SKP cleared!
[01/19 00:09:33    204s] 
[01/19 00:09:33    204s] *** Finished incrementalPlace (cpu=0:00:24.2, real=0:00:24.0)***
[01/19 00:09:33    204s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2294.6M, EPOCH TIME: 1705615773.532572
[01/19 00:09:33    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:33    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:33    204s] All LLGs are deleted
[01/19 00:09:33    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:33    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:33    204s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2294.6M, EPOCH TIME: 1705615773.532727
[01/19 00:09:33    204s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2294.6M, EPOCH TIME: 1705615773.532803
[01/19 00:09:33    204s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:2267.6M, EPOCH TIME: 1705615773.537421
[01/19 00:09:33    204s] Start to check current routing status for nets...
[01/19 00:09:33    204s] All nets are already routed correctly.
[01/19 00:09:33    204s] End to check current routing status for nets (mem=2267.6M)
[01/19 00:09:33    204s] Extraction called for design 'picorv32' of instances=11013 and nets=13019 using extraction engine 'preRoute' .
[01/19 00:09:33    204s] PreRoute RC Extraction called for design picorv32.
[01/19 00:09:33    204s] RC Extraction called in multi-corner(1) mode.
[01/19 00:09:33    204s] RCMode: PreRoute
[01/19 00:09:33    204s]       RC Corner Indexes            0   
[01/19 00:09:33    204s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:09:33    204s] Resistance Scaling Factor    : 1.00000 
[01/19 00:09:33    204s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:09:33    204s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:09:33    204s] Shrink Factor                : 1.00000
[01/19 00:09:33    204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:09:33    204s] Using Quantus QRC technology file ...
[01/19 00:09:33    204s] 
[01/19 00:09:33    204s] Trim Metal Layers:
[01/19 00:09:33    204s] LayerId::1 widthSet size::1
[01/19 00:09:33    204s] LayerId::2 widthSet size::1
[01/19 00:09:33    204s] LayerId::3 widthSet size::1
[01/19 00:09:33    204s] LayerId::4 widthSet size::1
[01/19 00:09:33    204s] LayerId::5 widthSet size::1
[01/19 00:09:33    204s] LayerId::6 widthSet size::1
[01/19 00:09:33    204s] LayerId::7 widthSet size::1
[01/19 00:09:33    204s] LayerId::8 widthSet size::1
[01/19 00:09:33    204s] LayerId::9 widthSet size::1
[01/19 00:09:33    204s] LayerId::10 widthSet size::1
[01/19 00:09:33    204s] LayerId::11 widthSet size::1
[01/19 00:09:33    204s] Updating RC grid for preRoute extraction ...
[01/19 00:09:33    204s] eee: pegSigSF::1.070000
[01/19 00:09:33    204s] Initializing multi-corner resistance tables ...
[01/19 00:09:33    204s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:09:33    204s] eee: l::2 avDens::0.274091 usedTrk::4147.958775 availTrk::15133.500000 sigTrk::4147.958775
[01/19 00:09:33    204s] eee: l::3 avDens::0.290814 usedTrk::4632.665478 availTrk::15930.000000 sigTrk::4632.665478
[01/19 00:09:33    204s] eee: l::4 avDens::0.140125 usedTrk::1988.798243 availTrk::14193.000000 sigTrk::1988.798243
[01/19 00:09:33    204s] eee: l::5 avDens::0.070817 usedTrk::879.542107 availTrk::12420.000000 sigTrk::879.542107
[01/19 00:09:33    204s] eee: l::6 avDens::0.026808 usedTrk::114.604387 availTrk::4275.000000 sigTrk::114.604387
[01/19 00:09:33    204s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:09:33    204s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:09:33    204s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:09:33    204s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:09:33    204s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:09:33    204s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:09:33    204s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269508 uaWl=1.000000 uaWlH=0.253575 aWlH=0.000000 lMod=0 pMax=0.821100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:09:33    204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2267.641M)
[01/19 00:09:34    204s] Compute RC Scale Done ...
[01/19 00:09:34    204s] **optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1782.2M, totSessionCpu=0:03:25 **
[01/19 00:09:34    204s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:09:34    204s] #################################################################################
[01/19 00:09:34    204s] # Design Stage: PreRoute
[01/19 00:09:34    204s] # Design Name: picorv32
[01/19 00:09:34    204s] # Design Mode: 45nm
[01/19 00:09:34    204s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:09:34    204s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:09:34    204s] # Signoff Settings: SI Off 
[01/19 00:09:34    204s] #################################################################################
[01/19 00:09:34    205s] Calculate delays in Single mode...
[01/19 00:09:34    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 2259.7M, InitMEM = 2259.7M)
[01/19 00:09:34    205s] Start delay calculation (fullDC) (1 T). (MEM=2259.73)
[01/19 00:09:34    205s] End AAE Lib Interpolated Model. (MEM=2271.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:09:36    207s] Total number of fetched objects 12855
[01/19 00:09:36    207s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:09:36    207s] End delay calculation. (MEM=2287.68 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:09:36    207s] End delay calculation (fullDC). (MEM=2287.68 CPU=0:00:02.1 REAL=0:00:02.0)
[01/19 00:09:36    207s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 2287.7M) ***
[01/19 00:09:36    207s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:27.7/0:00:27.6 (1.0), totSession cpu/real = 0:03:27.5/0:18:59.3 (0.2), mem = 2287.7M
[01/19 00:09:36    207s] 
[01/19 00:09:36    207s] =============================================================================================
[01/19 00:09:36    207s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/19 00:09:36    207s] =============================================================================================
[01/19 00:09:36    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:09:36    207s] ---------------------------------------------------------------------------------------------
[01/19 00:09:36    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:36    207s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:36    207s] [ TimingUpdate           ]      4   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:09:36    207s] [ FullDelayCalc          ]      1   0:00:02.5  (   8.9 % )     0:00:02.5 /  0:00:02.5    1.0
[01/19 00:09:36    207s] [ MISC                   ]          0:00:24.4  (  88.5 % )     0:00:24.4 /  0:00:24.5    1.0
[01/19 00:09:36    207s] ---------------------------------------------------------------------------------------------
[01/19 00:09:36    207s]  IncrReplace #1 TOTAL               0:00:27.6  ( 100.0 % )     0:00:27.6 /  0:00:27.7    1.0
[01/19 00:09:36    207s] ---------------------------------------------------------------------------------------------
[01/19 00:09:36    207s] 
[01/19 00:09:36    207s] skipped the cell partition in DRV
[01/19 00:09:37    207s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:09:37    207s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:09:37    207s] optDesignOneStep: Power Flow
[01/19 00:09:37    207s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:09:37    207s] Deleting Lib Analyzer.
[01/19 00:09:37    207s] Begin: GigaOpt DRV Optimization
[01/19 00:09:37    207s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/19 00:09:37    207s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:27.9/0:18:59.7 (0.2), mem = 2303.7M
[01/19 00:09:37    207s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:09:37    207s] Processing average sequential pin duty cycle 
[01/19 00:09:37    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.10
[01/19 00:09:37    208s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503928, 0.000503928
[01/19 00:09:37    208s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:09:37    208s] ### Creating PhyDesignMc. totSessionCpu=0:03:28 mem=2303.7M
[01/19 00:09:37    208s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:09:37    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:2303.7M, EPOCH TIME: 1705615777.514768
[01/19 00:09:37    208s] Processing tracks to init pin-track alignment.
[01/19 00:09:37    208s] z: 2, totalTracks: 1
[01/19 00:09:37    208s] z: 4, totalTracks: 1
[01/19 00:09:37    208s] z: 6, totalTracks: 1
[01/19 00:09:37    208s] z: 8, totalTracks: 1
[01/19 00:09:37    208s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:37    208s] All LLGs are deleted
[01/19 00:09:37    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:37    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:37    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2303.7M, EPOCH TIME: 1705615777.522804
[01/19 00:09:37    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2303.7M, EPOCH TIME: 1705615777.523106
[01/19 00:09:37    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2303.7M, EPOCH TIME: 1705615777.526021
[01/19 00:09:37    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:37    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:37    208s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2303.7M, EPOCH TIME: 1705615777.527834
[01/19 00:09:37    208s] Max number of tech site patterns supported in site array is 256.
[01/19 00:09:37    208s] Core basic site is CoreSite
[01/19 00:09:37    208s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2303.7M, EPOCH TIME: 1705615777.555132
[01/19 00:09:37    208s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:09:37    208s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:09:37    208s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2303.7M, EPOCH TIME: 1705615777.557070
[01/19 00:09:37    208s] Fast DP-INIT is on for default
[01/19 00:09:37    208s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:09:37    208s] Atter site array init, number of instance map data is 0.
[01/19 00:09:37    208s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2303.7M, EPOCH TIME: 1705615777.561143
[01/19 00:09:37    208s] 
[01/19 00:09:37    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:37    208s] OPERPROF:     Starting CMU at level 3, MEM:2303.7M, EPOCH TIME: 1705615777.563086
[01/19 00:09:37    208s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2303.7M, EPOCH TIME: 1705615777.564111
[01/19 00:09:37    208s] 
[01/19 00:09:37    208s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:09:37    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2303.7M, EPOCH TIME: 1705615777.565645
[01/19 00:09:37    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2303.7M, EPOCH TIME: 1705615777.565729
[01/19 00:09:37    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2303.7M, EPOCH TIME: 1705615777.565794
[01/19 00:09:37    208s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2303.7MB).
[01/19 00:09:37    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2303.7M, EPOCH TIME: 1705615777.567777
[01/19 00:09:37    208s] TotalInstCnt at PhyDesignMc Initialization: 11013
[01/19 00:09:37    208s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:28 mem=2303.7M
[01/19 00:09:37    208s] ### Creating RouteCongInterface, started
[01/19 00:09:37    208s] 
[01/19 00:09:37    208s] Creating Lib Analyzer ...
[01/19 00:09:37    208s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:09:37    208s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:09:37    208s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:09:37    208s] 
[01/19 00:09:37    208s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:09:38    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=2303.7M
[01/19 00:09:38    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=2303.7M
[01/19 00:09:38    208s] Creating Lib Analyzer, finished. 
[01/19 00:09:38    208s] 
[01/19 00:09:38    208s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:09:38    208s] 
[01/19 00:09:38    208s] #optDebug: {0, 1.000}
[01/19 00:09:38    208s] ### Creating RouteCongInterface, finished
[01/19 00:09:38    208s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:09:38    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=2303.7M
[01/19 00:09:38    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=2303.7M
[01/19 00:09:39    209s]  unitDynamic=0.010684226248 unitLeakage=0.0106842, designSmallDynamic=0.010684226248 designSmallLeakge=0.010684226248 largestInvLkgPwrAreaRatio=0.000000004973 smallCellArea_=2736000.0 
[01/19 00:09:39    209s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:09:39    209s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:09:39    209s] [GPS-DRV] maxLocalDensity: 1.2
[01/19 00:09:39    209s] [GPS-DRV] All active and enabled setup views
[01/19 00:09:39    209s] [GPS-DRV]     default_emulate_view
[01/19 00:09:39    209s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:09:39    209s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:09:39    209s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:09:39    209s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:09:39    209s] [GPS-DRV] timing-driven DRV settings
[01/19 00:09:39    209s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:09:39    209s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2338.8M, EPOCH TIME: 1705615779.100451
[01/19 00:09:39    209s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2338.8M, EPOCH TIME: 1705615779.100683
[01/19 00:09:39    209s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:09:39    209s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:09:39    209s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:09:39    209s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:09:39    209s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:09:39    209s] Info: violation cost 4464.015137 (cap = 0.000000, tran = 4464.015137, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:09:39    209s] |    85|  1076|    -1.17|     0|     0|     0.00|     0|     0|     0|     0|     1.35|     0.00|       0|       0|       0| 73.01%|          |         |
[01/19 00:09:40    211s] Info: violation cost 1692.336304 (cap = 0.000000, tran = 1692.336304, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:09:40    211s] |    65|  1033|    -0.50|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       3|       0|      81| 73.02%| 0:00:01.0|  2370.9M|
[01/19 00:09:41    212s] Info: violation cost 254.947845 (cap = 0.000000, tran = 254.947845, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:09:41    212s] |    32|   583|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       0|       0|      64| 73.13%| 0:00:01.0|  2370.9M|
[01/19 00:09:42    213s] Info: violation cost 137.948547 (cap = 0.000000, tran = 137.948547, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:09:42    213s] |     1|    78|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       0|       0|      31| 73.19%| 0:00:01.0|  2370.9M|
[01/19 00:09:42    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] ###############################################################################
[01/19 00:09:42    213s] #
[01/19 00:09:42    213s] #  Large fanout net report:  
[01/19 00:09:42    213s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:09:42    213s] #     - current density: 73.19
[01/19 00:09:42    213s] #
[01/19 00:09:42    213s] #  List of high fanout nets:
[01/19 00:09:42    213s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:09:42    213s] #
[01/19 00:09:42    213s] ###############################################################################
[01/19 00:09:42    213s] Bottom Preferred Layer:
[01/19 00:09:42    213s]     None
[01/19 00:09:42    213s] Via Pillar Rule:
[01/19 00:09:42    213s]     None
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] =======================================================================
[01/19 00:09:42    213s]                 Reasons for remaining drv violations
[01/19 00:09:42    213s] =======================================================================
[01/19 00:09:42    213s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] MultiBuffering failure reasons
[01/19 00:09:42    213s] ------------------------------------------------
[01/19 00:09:42    213s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] *** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=2370.9M) ***
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] Total-nets :: 11864, Stn-nets :: 112, ratio :: 0.944032 %, Total-len 201157, Stn-len 0
[01/19 00:09:42    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2351.8M, EPOCH TIME: 1705615782.504151
[01/19 00:09:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[01/19 00:09:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:42    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2282.8M, EPOCH TIME: 1705615782.539933
[01/19 00:09:42    213s] TotalInstCnt at PhyDesignMc Destruction: 11016
[01/19 00:09:42    213s] (I,S,L,T): default_emulate_view: NA, NA, 0.000511114, 0.000511114
[01/19 00:09:42    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.10
[01/19 00:09:42    213s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:03:33.2/0:19:04.9 (0.2), mem = 2282.8M
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] =============================================================================================
[01/19 00:09:42    213s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/19 00:09:42    213s] =============================================================================================
[01/19 00:09:42    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:09:42    213s] ---------------------------------------------------------------------------------------------
[01/19 00:09:42    213s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:42    213s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  14.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:09:42    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:42    213s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:09:42    213s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:09:42    213s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:09:42    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:42    213s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.3 /  0:00:03.3    1.0
[01/19 00:09:42    213s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:09:42    213s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:09:42    213s] [ OptEval                ]      4   0:00:01.9  (  36.9 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:09:42    213s] [ OptCommit              ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:09:42    213s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:09:42    213s] [ IncrDelayCalc          ]     96   0:00:00.8  (  16.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:09:42    213s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:09:42    213s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[01/19 00:09:42    213s] [ PowerUnitCalc          ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:09:42    213s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:09:42    213s] [ MISC                   ]          0:00:00.8  (  15.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:09:42    213s] ---------------------------------------------------------------------------------------------
[01/19 00:09:42    213s]  DrvOpt #3 TOTAL                    0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[01/19 00:09:42    213s] ---------------------------------------------------------------------------------------------
[01/19 00:09:42    213s] 
[01/19 00:09:42    213s] End: GigaOpt DRV Optimization
[01/19 00:09:42    213s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:09:42    213s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:09:42    213s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:09:42    213s] **optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 1812.4M, totSessionCpu=0:03:33 **
[01/19 00:09:42    213s] *** Timing Is met
[01/19 00:09:42    213s] *** Check timing (0:00:00.0)
[01/19 00:09:43    214s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.8M, EPOCH TIME: 1705615783.471498
[01/19 00:09:43    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:43    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2282.8M, EPOCH TIME: 1705615783.504727
[01/19 00:09:43    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:34.1/0:19:05.8 (0.2), mem = 2282.8M
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s] *** Start incrementalPlace ***
[01/19 00:09:43    214s] User Input Parameters:
[01/19 00:09:43    214s] - Congestion Driven    : On
[01/19 00:09:43    214s] - Timing Driven        : On
[01/19 00:09:43    214s] - Area-Violation Based : On
[01/19 00:09:43    214s] - Start Rollback Level : -5
[01/19 00:09:43    214s] - Legalized            : On
[01/19 00:09:43    214s] - Window Based         : Off
[01/19 00:09:43    214s] - eDen incr mode       : Off
[01/19 00:09:43    214s] - Small incr mode      : Off
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s] no activity file in design. spp won't run.
[01/19 00:09:43    214s] No Views given, use default active views for adaptive view pruning
[01/19 00:09:43    214s] SKP will enable view:
[01/19 00:09:43    214s]   default_emulate_view
[01/19 00:09:43    214s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2282.8M, EPOCH TIME: 1705615783.569148
[01/19 00:09:43    214s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:2282.8M, EPOCH TIME: 1705615783.575218
[01/19 00:09:43    214s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2282.8M, EPOCH TIME: 1705615783.575369
[01/19 00:09:43    214s] Starting Early Global Route congestion estimation: mem = 2282.8M
[01/19 00:09:43    214s] (I)      ==================== Layers =====================
[01/19 00:09:43    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:43    214s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:09:43    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:43    214s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:09:43    214s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:09:43    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:43    214s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:09:43    214s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:09:43    214s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:09:43    214s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:09:43    214s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:09:43    214s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:09:43    214s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:09:43    214s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:09:43    214s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:09:43    214s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:09:43    214s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:09:43    214s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:09:43    214s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:09:43    214s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:09:43    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:09:43    214s] (I)      Started Import and model ( Curr Mem: 2282.82 MB )
[01/19 00:09:43    214s] (I)      Default pattern map key = picorv32_default.
[01/19 00:09:43    214s] (I)      == Non-default Options ==
[01/19 00:09:43    214s] (I)      Maximum routing layer                              : 11
[01/19 00:09:43    214s] (I)      Number of threads                                  : 1
[01/19 00:09:43    214s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:09:43    214s] (I)      Method to set GCell size                           : row
[01/19 00:09:43    214s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:09:43    214s] (I)      Use row-based GCell size
[01/19 00:09:43    214s] (I)      Use row-based GCell align
[01/19 00:09:43    214s] (I)      layer 0 area = 80000
[01/19 00:09:43    214s] (I)      layer 1 area = 80000
[01/19 00:09:43    214s] (I)      layer 2 area = 80000
[01/19 00:09:43    214s] (I)      layer 3 area = 80000
[01/19 00:09:43    214s] (I)      layer 4 area = 80000
[01/19 00:09:43    214s] (I)      layer 5 area = 80000
[01/19 00:09:43    214s] (I)      layer 6 area = 80000
[01/19 00:09:43    214s] (I)      layer 7 area = 80000
[01/19 00:09:43    214s] (I)      layer 8 area = 80000
[01/19 00:09:43    214s] (I)      layer 9 area = 400000
[01/19 00:09:43    214s] (I)      layer 10 area = 400000
[01/19 00:09:43    214s] (I)      GCell unit size   : 3420
[01/19 00:09:43    214s] (I)      GCell multiplier  : 1
[01/19 00:09:43    214s] (I)      GCell row height  : 3420
[01/19 00:09:43    214s] (I)      Actual row height : 3420
[01/19 00:09:43    214s] (I)      GCell align ref   : 30000 30020
[01/19 00:09:43    214s] [NR-eGR] Track table information for default rule: 
[01/19 00:09:43    214s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:09:43    214s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:09:43    214s] (I)      ==================== Default via =====================
[01/19 00:09:43    214s] (I)      +----+------------------+----------------------------+
[01/19 00:09:43    214s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:09:43    214s] (I)      +----+------------------+----------------------------+
[01/19 00:09:43    214s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:09:43    214s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:09:43    214s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:09:43    214s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:09:43    214s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:09:43    214s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:09:43    214s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:09:43    214s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:09:43    214s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:09:43    214s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:09:43    214s] (I)      +----+------------------+----------------------------+
[01/19 00:09:43    214s] [NR-eGR] Read 4440 PG shapes
[01/19 00:09:43    214s] [NR-eGR] Read 0 clock shapes
[01/19 00:09:43    214s] [NR-eGR] Read 0 other shapes
[01/19 00:09:43    214s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:09:43    214s] [NR-eGR] #Instance Blockages : 0
[01/19 00:09:43    214s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:09:43    214s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:09:43    214s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:09:43    214s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:09:43    214s] [NR-eGR] #Other Blockages    : 0
[01/19 00:09:43    214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:09:43    214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:09:43    214s] [NR-eGR] Read 11752 nets ( ignored 0 )
[01/19 00:09:43    214s] (I)      early_global_route_priority property id does not exist.
[01/19 00:09:43    214s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:09:43    214s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:09:43    214s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:09:43    214s] (I)      Number of ignored nets                =      0
[01/19 00:09:43    214s] (I)      Number of connected nets              =      0
[01/19 00:09:43    214s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:09:43    214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:09:43    214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:09:43    214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:09:43    214s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:09:43    214s] (I)      Ndr track 0 does not exist
[01/19 00:09:43    214s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:09:43    214s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:09:43    214s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:09:43    214s] (I)      Site width          :   400  (dbu)
[01/19 00:09:43    214s] (I)      Row height          :  3420  (dbu)
[01/19 00:09:43    214s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:09:43    214s] (I)      GCell width         :  3420  (dbu)
[01/19 00:09:43    214s] (I)      GCell height        :  3420  (dbu)
[01/19 00:09:43    214s] (I)      Grid                :   147   145    11
[01/19 00:09:43    214s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:09:43    214s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:09:43    214s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:09:43    214s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:09:43    214s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:09:43    214s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:09:43    214s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:09:43    214s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:09:43    214s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:09:43    214s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:09:43    214s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:09:43    214s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:09:43    214s] (I)      --------------------------------------------------------
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s] [NR-eGR] ============ Routing rule table ============
[01/19 00:09:43    214s] [NR-eGR] Rule id: 0  Nets: 11752
[01/19 00:09:43    214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:09:43    214s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:09:43    214s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:09:43    214s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:43    214s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:09:43    214s] [NR-eGR] ========================================
[01/19 00:09:43    214s] [NR-eGR] 
[01/19 00:09:43    214s] (I)      =============== Blocked Tracks ===============
[01/19 00:09:43    214s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:43    214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:09:43    214s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:43    214s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:09:43    214s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:09:43    214s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:09:43    214s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:09:43    214s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:09:43    214s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:09:43    214s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:09:43    214s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:09:43    214s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:09:43    214s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:09:43    214s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:09:43    214s] (I)      +-------+---------+----------+---------------+
[01/19 00:09:43    214s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2289.82 MB )
[01/19 00:09:43    214s] (I)      Reset routing kernel
[01/19 00:09:43    214s] (I)      Started Global Routing ( Curr Mem: 2289.82 MB )
[01/19 00:09:43    214s] (I)      totalPins=41736  totalGlobalPin=40170 (96.25%)
[01/19 00:09:43    214s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:09:43    214s] [NR-eGR] Layer group 1: route 11752 net(s) in layer range [2, 11]
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1a Route ============
[01/19 00:09:43    214s] (I)      Usage: 112192 = (54044 H, 58148 V) = (6.52% H, 7.37% V) = (9.242e+04um H, 9.943e+04um V)
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1b Route ============
[01/19 00:09:43    214s] (I)      Usage: 112192 = (54044 H, 58148 V) = (6.52% H, 7.37% V) = (9.242e+04um H, 9.943e+04um V)
[01/19 00:09:43    214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918483e+05um
[01/19 00:09:43    214s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:09:43    214s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1c Route ============
[01/19 00:09:43    214s] (I)      Usage: 112192 = (54044 H, 58148 V) = (6.52% H, 7.37% V) = (9.242e+04um H, 9.943e+04um V)
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1d Route ============
[01/19 00:09:43    214s] (I)      Usage: 112192 = (54044 H, 58148 V) = (6.52% H, 7.37% V) = (9.242e+04um H, 9.943e+04um V)
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1e Route ============
[01/19 00:09:43    214s] (I)      Usage: 112192 = (54044 H, 58148 V) = (6.52% H, 7.37% V) = (9.242e+04um H, 9.943e+04um V)
[01/19 00:09:43    214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918483e+05um
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] (I)      ============  Phase 1l Route ============
[01/19 00:09:43    214s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:09:43    214s] (I)      Layer  2:     179072     53074         6           0      180986    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  3:     190030     47241         0           0      190530    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  4:     179072     20203         0           0      180986    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  5:     190030      8976         0           0      190530    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  6:     179072      1278         0           0      180986    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  7:     190030         0         0           0      190530    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:09:43    214s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:09:43    214s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:09:43    214s] (I)      Total:       1607497    130772         6       12934     1621734    ( 0.79%) 
[01/19 00:09:43    214s] (I)      
[01/19 00:09:43    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:09:43    214s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:09:43    214s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:09:43    214s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:09:43    214s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:09:43    214s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal2 ( 2)         3( 0.01%)         1( 0.00%)   ( 0.02%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:09:43    214s] [NR-eGR]        Total         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[01/19 00:09:43    214s] [NR-eGR] 
[01/19 00:09:43    214s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2289.82 MB )
[01/19 00:09:43    214s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:09:43    214s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:09:43    214s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2289.8M
[01/19 00:09:43    214s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.280, REAL:0.280, MEM:2289.8M, EPOCH TIME: 1705615783.855415
[01/19 00:09:43    214s] OPERPROF: Starting HotSpotCal at level 1, MEM:2289.8M, EPOCH TIME: 1705615783.855489
[01/19 00:09:43    214s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:43    214s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:09:43    214s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:43    214s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:09:43    214s] [hotspot] +------------+---------------+---------------+
[01/19 00:09:43    214s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:09:43    214s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:09:43    214s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2289.8M, EPOCH TIME: 1705615783.857860
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s] === incrementalPlace Internal Loop 1 ===
[01/19 00:09:43    214s] clkAW=0 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/19 00:09:43    214s] OPERPROF: Starting IPInitSPData at level 1, MEM:2289.8M, EPOCH TIME: 1705615783.858648
[01/19 00:09:43    214s] Processing tracks to init pin-track alignment.
[01/19 00:09:43    214s] z: 2, totalTracks: 1
[01/19 00:09:43    214s] z: 4, totalTracks: 1
[01/19 00:09:43    214s] z: 6, totalTracks: 1
[01/19 00:09:43    214s] z: 8, totalTracks: 1
[01/19 00:09:43    214s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:09:43    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2289.8M, EPOCH TIME: 1705615783.869290
[01/19 00:09:43    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:09:43    214s] 
[01/19 00:09:43    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:09:43    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2289.8M, EPOCH TIME: 1705615783.902105
[01/19 00:09:43    214s] OPERPROF:   Starting post-place ADS at level 2, MEM:2289.8M, EPOCH TIME: 1705615783.902227
[01/19 00:09:43    214s] ADSU 0.732 -> 0.732. site 142080.000 -> 142080.000. GS 13.680
[01/19 00:09:43    214s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.027, MEM:2289.8M, EPOCH TIME: 1705615783.928877
[01/19 00:09:43    214s] OPERPROF:   Starting spMPad at level 2, MEM:2289.8M, EPOCH TIME: 1705615783.930342
[01/19 00:09:43    214s] OPERPROF:     Starting spContextMPad at level 3, MEM:2289.8M, EPOCH TIME: 1705615783.931060
[01/19 00:09:43    214s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2289.8M, EPOCH TIME: 1705615783.931144
[01/19 00:09:43    214s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2289.8M, EPOCH TIME: 1705615783.934184
[01/19 00:09:43    214s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2289.8M, EPOCH TIME: 1705615783.938081
[01/19 00:09:43    214s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2289.8M, EPOCH TIME: 1705615783.938571
[01/19 00:09:43    214s] no activity file in design. spp won't run.
[01/19 00:09:43    214s] SP #FI/SF FL/PI 0/0 11016/0
[01/19 00:09:43    214s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.083, MEM:2289.8M, EPOCH TIME: 1705615783.941343
[01/19 00:09:43    214s] PP off. flexM 0
[01/19 00:09:43    214s] OPERPROF: Starting CDPad at level 1, MEM:2289.8M, EPOCH TIME: 1705615783.950246
[01/19 00:09:43    214s] 3DP is on.
[01/19 00:09:43    214s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/19 00:09:43    214s] design sh 0.092. rd 0.200
[01/19 00:09:43    214s] design sh 0.092. rd 0.200
[01/19 00:09:43    214s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/19 00:09:43    214s] design sh 0.092. rd 0.200
[01/19 00:09:44    214s] CDPadU 0.896 -> 0.814. R=0.732, N=11016, GS=1.710
[01/19 00:09:44    214s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.118, MEM:2289.8M, EPOCH TIME: 1705615784.068169
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    214s] OPERPROF: Starting spInitNetWt at level 1, MEM:2289.8M, EPOCH TIME: 1705615784.068311
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    214s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    214s] [spp] 0
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    214s] [adp] 1:1:1:3
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    214s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.003, MEM:2289.8M, EPOCH TIME: 1705615784.071161
[01/19 00:09:44    214s] OPERPROF: Starting InitSKP at level 1, MEM:2289.8M, EPOCH TIME: 1705615784.071256
[01/19 00:09:44    214s] no activity file in design. spp won't run.
[01/19 00:09:44    215s] no activity file in design. spp won't run.
[01/19 00:09:45    215s] *** Finished SKP initialization (cpu=0:00:01.3, real=0:00:01.0)***
[01/19 00:09:45    215s] OPERPROF: Finished InitSKP at level 1, CPU:1.350, REAL:1.347, MEM:2297.3M, EPOCH TIME: 1705615785.418378
[01/19 00:09:45    215s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[01/19 00:09:45    215s] no activity file in design. spp won't run.
[01/19 00:09:45    215s] 
[01/19 00:09:45    215s] AB Est...
[01/19 00:09:45    215s] OPERPROF: Starting npPlace at level 1, MEM:2300.0M, EPOCH TIME: 1705615785.460181
[01/19 00:09:45    216s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.029, MEM:2326.5M, EPOCH TIME: 1705615785.488715
[01/19 00:09:45    216s] Iteration  4: Skipped, with CDP Off
[01/19 00:09:45    216s] 
[01/19 00:09:45    216s] AB Est...
[01/19 00:09:45    216s] OPERPROF: Starting npPlace at level 1, MEM:2326.5M, EPOCH TIME: 1705615785.521702
[01/19 00:09:45    216s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.022, MEM:2326.5M, EPOCH TIME: 1705615785.543444
[01/19 00:09:45    216s] Iteration  5: Skipped, with CDP Off
[01/19 00:09:45    216s] OPERPROF: Starting npPlace at level 1, MEM:2326.5M, EPOCH TIME: 1705615785.635085
[01/19 00:09:48    218s] Iteration  6: Total net bbox = 1.655e+05 (8.08e+04 8.47e+04)
[01/19 00:09:48    218s]               Est.  stn bbox = 2.093e+05 (9.83e+04 1.11e+05)
[01/19 00:09:48    218s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 2342.7M
[01/19 00:09:48    218s] OPERPROF: Finished npPlace at level 1, CPU:2.490, REAL:2.473, MEM:2342.7M, EPOCH TIME: 1705615788.108518
[01/19 00:09:48    218s] no activity file in design. spp won't run.
[01/19 00:09:48    218s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[01/19 00:09:48    218s] no activity file in design. spp won't run.
[01/19 00:09:48    218s] OPERPROF: Starting npPlace at level 1, MEM:2342.7M, EPOCH TIME: 1705615788.268170
[01/19 00:09:51    221s] Iteration  7: Total net bbox = 1.669e+05 (8.16e+04 8.53e+04)
[01/19 00:09:51    221s]               Est.  stn bbox = 2.108e+05 (9.89e+04 1.12e+05)
[01/19 00:09:51    221s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 2328.7M
[01/19 00:09:51    221s] OPERPROF: Finished npPlace at level 1, CPU:2.790, REAL:2.767, MEM:2328.7M, EPOCH TIME: 1705615791.035289
[01/19 00:09:51    221s] Legalizing MH Cells... 0 / 0 (level 5)
[01/19 00:09:51    221s] No instances found in the vector
[01/19 00:09:51    221s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2328.7M, DRC: 0)
[01/19 00:09:51    221s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:51    221s] no activity file in design. spp won't run.
[01/19 00:09:51    221s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[01/19 00:09:51    221s] no activity file in design. spp won't run.
[01/19 00:09:51    221s] OPERPROF: Starting npPlace at level 1, MEM:2328.7M, EPOCH TIME: 1705615791.182156
[01/19 00:09:54    225s] Iteration  8: Total net bbox = 1.644e+05 (8.07e+04 8.37e+04)
[01/19 00:09:54    225s]               Est.  stn bbox = 2.081e+05 (9.79e+04 1.10e+05)
[01/19 00:09:54    225s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 2323.7M
[01/19 00:09:54    225s] OPERPROF: Finished npPlace at level 1, CPU:3.500, REAL:3.482, MEM:2323.7M, EPOCH TIME: 1705615794.664296
[01/19 00:09:54    225s] Legalizing MH Cells... 0 / 0 (level 6)
[01/19 00:09:54    225s] No instances found in the vector
[01/19 00:09:54    225s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2323.7M, DRC: 0)
[01/19 00:09:54    225s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:09:54    225s] no activity file in design. spp won't run.
[01/19 00:09:54    225s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[01/19 00:09:54    225s] no activity file in design. spp won't run.
[01/19 00:09:54    225s] OPERPROF: Starting npPlace at level 1, MEM:2323.7M, EPOCH TIME: 1705615794.808720
[01/19 00:10:02    233s] Iteration  9: Total net bbox = 1.645e+05 (8.09e+04 8.37e+04)
[01/19 00:10:02    233s]               Est.  stn bbox = 2.069e+05 (9.76e+04 1.09e+05)
[01/19 00:10:02    233s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 2323.7M
[01/19 00:10:02    233s] OPERPROF: Finished npPlace at level 1, CPU:7.620, REAL:7.594, MEM:2323.7M, EPOCH TIME: 1705615802.402845
[01/19 00:10:02    233s] Legalizing MH Cells... 0 / 0 (level 7)
[01/19 00:10:02    233s] No instances found in the vector
[01/19 00:10:02    233s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2323.7M, DRC: 0)
[01/19 00:10:02    233s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:10:02    233s] no activity file in design. spp won't run.
[01/19 00:10:02    233s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[01/19 00:10:02    233s] no activity file in design. spp won't run.
[01/19 00:10:02    233s] OPERPROF: Starting npPlace at level 1, MEM:2323.7M, EPOCH TIME: 1705615802.549004
[01/19 00:10:02    233s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/19 00:10:06    236s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2323.7M, EPOCH TIME: 1705615806.031405
[01/19 00:10:06    236s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.031645
[01/19 00:10:06    236s] Iteration 10: Total net bbox = 1.595e+05 (7.58e+04 8.38e+04)
[01/19 00:10:06    236s]               Est.  stn bbox = 2.004e+05 (9.11e+04 1.09e+05)
[01/19 00:10:06    236s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 2323.7M
[01/19 00:10:06    236s] OPERPROF: Finished npPlace at level 1, CPU:3.490, REAL:3.486, MEM:2323.7M, EPOCH TIME: 1705615806.035017
[01/19 00:10:06    236s] Legalizing MH Cells... 0 / 0 (level 8)
[01/19 00:10:06    236s] No instances found in the vector
[01/19 00:10:06    236s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2323.7M, DRC: 0)
[01/19 00:10:06    236s] 0 (out of 0) MH cells were successfully legalized.
[01/19 00:10:06    236s] Move report: Timing Driven Placement moves 11016 insts, mean move: 3.81 um, max move: 39.25 um 
[01/19 00:10:06    236s] 	Max move on inst (FE_OFC892_genblk1_pcpi_mul_mul_2366_47_n_1324): (112.60, 197.98) --> (88.73, 213.37)
[01/19 00:10:06    236s] no activity file in design. spp won't run.
[01/19 00:10:06    236s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2323.7M, EPOCH TIME: 1705615806.084188
[01/19 00:10:06    236s] Saved padding area to DB
[01/19 00:10:06    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2323.7M, EPOCH TIME: 1705615806.086751
[01/19 00:10:06    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.087060
[01/19 00:10:06    236s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.004, MEM:2323.7M, EPOCH TIME: 1705615806.088349
[01/19 00:10:06    236s] 
[01/19 00:10:06    236s] Finished Incremental Placement (cpu=0:00:22.3, real=0:00:23.0, mem=2323.7M)
[01/19 00:10:06    236s] CongRepair sets shifter mode to gplace
[01/19 00:10:06    236s] TDRefine: refinePlace mode is spiral
[01/19 00:10:06    236s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2323.7M, EPOCH TIME: 1705615806.089653
[01/19 00:10:06    236s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2323.7M, EPOCH TIME: 1705615806.089733
[01/19 00:10:06    236s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2323.7M, EPOCH TIME: 1705615806.089839
[01/19 00:10:06    236s] Processing tracks to init pin-track alignment.
[01/19 00:10:06    236s] z: 2, totalTracks: 1
[01/19 00:10:06    236s] z: 4, totalTracks: 1
[01/19 00:10:06    236s] z: 6, totalTracks: 1
[01/19 00:10:06    236s] z: 8, totalTracks: 1
[01/19 00:10:06    236s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:06    236s] All LLGs are deleted
[01/19 00:10:06    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2323.7M, EPOCH TIME: 1705615806.097747
[01/19 00:10:06    236s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.098022
[01/19 00:10:06    236s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2323.7M, EPOCH TIME: 1705615806.100870
[01/19 00:10:06    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:06    236s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2323.7M, EPOCH TIME: 1705615806.102660
[01/19 00:10:06    236s] Max number of tech site patterns supported in site array is 256.
[01/19 00:10:06    236s] Core basic site is CoreSite
[01/19 00:10:06    236s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2323.7M, EPOCH TIME: 1705615806.129850
[01/19 00:10:06    236s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:10:06    236s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:10:06    236s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2323.7M, EPOCH TIME: 1705615806.131858
[01/19 00:10:06    236s] Fast DP-INIT is on for default
[01/19 00:10:06    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:10:06    236s] Atter site array init, number of instance map data is 0.
[01/19 00:10:06    236s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.033, MEM:2323.7M, EPOCH TIME: 1705615806.136014
[01/19 00:10:06    236s] 
[01/19 00:10:06    236s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:06    236s] OPERPROF:         Starting CMU at level 5, MEM:2323.7M, EPOCH TIME: 1705615806.138020
[01/19 00:10:06    236s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2323.7M, EPOCH TIME: 1705615806.139039
[01/19 00:10:06    236s] 
[01/19 00:10:06    236s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:06    236s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.040, MEM:2323.7M, EPOCH TIME: 1705615806.140568
[01/19 00:10:06    236s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2323.7M, EPOCH TIME: 1705615806.140660
[01/19 00:10:06    236s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.140726
[01/19 00:10:06    236s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2323.7MB).
[01/19 00:10:06    236s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.053, MEM:2323.7M, EPOCH TIME: 1705615806.142634
[01/19 00:10:06    236s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.053, MEM:2323.7M, EPOCH TIME: 1705615806.142692
[01/19 00:10:06    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.3
[01/19 00:10:06    236s] OPERPROF:   Starting RefinePlace at level 2, MEM:2323.7M, EPOCH TIME: 1705615806.142760
[01/19 00:10:06    236s] *** Starting refinePlace (0:03:57 mem=2323.7M) ***
[01/19 00:10:06    236s] Total net bbox length = 2.141e+05 (1.033e+05 1.108e+05) (ext = 5.090e+04)
[01/19 00:10:06    236s] 
[01/19 00:10:06    236s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:06    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:06    236s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:06    236s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:06    236s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2323.7M, EPOCH TIME: 1705615806.162416
[01/19 00:10:06    236s] Starting refinePlace ...
[01/19 00:10:06    236s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:06    236s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:06    236s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2323.7M, EPOCH TIME: 1705615806.193584
[01/19 00:10:06    236s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:10:06    236s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2323.7M, EPOCH TIME: 1705615806.193716
[01/19 00:10:06    236s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.193930
[01/19 00:10:06    236s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2323.7M, EPOCH TIME: 1705615806.193989
[01/19 00:10:06    236s] DDP markSite nrRow 128 nrJob 128
[01/19 00:10:06    236s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2323.7M, EPOCH TIME: 1705615806.194482
[01/19 00:10:06    236s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2323.7M, EPOCH TIME: 1705615806.194566
[01/19 00:10:06    236s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:10:06    236s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2323.7M, EPOCH TIME: 1705615806.200398
[01/19 00:10:06    236s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2323.7M, EPOCH TIME: 1705615806.200480
[01/19 00:10:06    236s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2323.7M, EPOCH TIME: 1705615806.202959
[01/19 00:10:06    236s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:10:06    236s]  ** Cut row section real time 0:00:00.0.
[01/19 00:10:06    236s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2323.7M, EPOCH TIME: 1705615806.203070
[01/19 00:10:06    237s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:10:06    237s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2323.7MB) @(0:03:57 - 0:03:57).
[01/19 00:10:06    237s] Move report: preRPlace moves 10252 insts, mean move: 0.15 um, max move: 3.57 um 
[01/19 00:10:06    237s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_cdnfadd_031_12): (79.66, 232.18) --> (77.80, 230.47)
[01/19 00:10:06    237s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: ADDFXL
[01/19 00:10:06    237s] wireLenOptFixPriorityInst 0 inst fixed
[01/19 00:10:06    237s] Placement tweakage begins.
[01/19 00:10:06    237s] wire length = 1.952e+05
[01/19 00:10:07    237s] wire length = 1.944e+05
[01/19 00:10:07    237s] Placement tweakage ends.
[01/19 00:10:07    237s] Move report: tweak moves 2135 insts, mean move: 1.88 um, max move: 16.00 um 
[01/19 00:10:07    237s] 	Max move on inst (FE_OFC125_decoded_imm_24): (101.00, 134.71) --> (117.00, 134.71)
[01/19 00:10:07    237s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2329.0MB) @(0:03:57 - 0:03:58).
[01/19 00:10:07    237s] 
[01/19 00:10:07    237s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:10:07    237s] Move report: legalization moves 1299 insts, mean move: 2.54 um, max move: 20.09 um spiral
[01/19 00:10:07    237s] 	Max move on inst (FE_OFC1197_n_3395): (185.04, 194.58) --> (171.80, 187.72)
[01/19 00:10:07    237s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:10:07    237s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:07    237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2329.0MB) @(0:03:58 - 0:03:58).
[01/19 00:10:07    237s] Move report: Detail placement moves 11016 insts, mean move: 0.76 um, max move: 20.09 um 
[01/19 00:10:07    237s] 	Max move on inst (FE_OFC1197_n_3395): (185.04, 194.58) --> (171.80, 187.72)
[01/19 00:10:07    237s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2329.0MB
[01/19 00:10:07    237s] Statistics of distance of Instance movement in refine placement:
[01/19 00:10:07    237s]   maximum (X+Y) =        20.09 um
[01/19 00:10:07    237s]   inst (FE_OFC1197_n_3395) with max move: (185.037, 194.576) -> (171.8, 187.72)
[01/19 00:10:07    237s]   mean    (X+Y) =         0.76 um
[01/19 00:10:07    237s] Summary Report:
[01/19 00:10:07    237s] Instances move: 11016 (out of 11016 movable)
[01/19 00:10:07    237s] Instances flipped: 0
[01/19 00:10:07    237s] Mean displacement: 0.76 um
[01/19 00:10:07    237s] Max displacement: 20.09 um (Instance: FE_OFC1197_n_3395) (185.037, 194.576) -> (171.8, 187.72)
[01/19 00:10:07    237s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:10:07    237s] Total instances moved : 11016
[01/19 00:10:07    237s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.180, REAL:1.164, MEM:2329.0M, EPOCH TIME: 1705615807.326901
[01/19 00:10:07    237s] Total net bbox length = 2.170e+05 (1.045e+05 1.126e+05) (ext = 5.069e+04)
[01/19 00:10:07    237s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2329.0MB
[01/19 00:10:07    237s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2329.0MB) @(0:03:57 - 0:03:58).
[01/19 00:10:07    237s] *** Finished refinePlace (0:03:58 mem=2329.0M) ***
[01/19 00:10:07    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.3
[01/19 00:10:07    237s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.220, REAL:1.190, MEM:2329.0M, EPOCH TIME: 1705615807.332276
[01/19 00:10:07    237s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2329.0M, EPOCH TIME: 1705615807.332341
[01/19 00:10:07    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[01/19 00:10:07    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.038, MEM:2313.0M, EPOCH TIME: 1705615807.370681
[01/19 00:10:07    238s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.300, REAL:1.281, MEM:2313.0M, EPOCH TIME: 1705615807.370816
[01/19 00:10:07    238s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2313.0M, EPOCH TIME: 1705615807.371475
[01/19 00:10:07    238s] Starting Early Global Route congestion estimation: mem = 2313.0M
[01/19 00:10:07    238s] (I)      ==================== Layers =====================
[01/19 00:10:07    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:07    238s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:10:07    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:07    238s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:10:07    238s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:10:07    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:07    238s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:10:07    238s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:10:07    238s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:10:07    238s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:10:07    238s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:10:07    238s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:10:07    238s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:10:07    238s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:10:07    238s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:10:07    238s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:10:07    238s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:10:07    238s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:10:07    238s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:10:07    238s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:10:07    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:07    238s] (I)      Started Import and model ( Curr Mem: 2313.00 MB )
[01/19 00:10:07    238s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:07    238s] (I)      == Non-default Options ==
[01/19 00:10:07    238s] (I)      Maximum routing layer                              : 11
[01/19 00:10:07    238s] (I)      Number of threads                                  : 1
[01/19 00:10:07    238s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:10:07    238s] (I)      Method to set GCell size                           : row
[01/19 00:10:07    238s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:10:07    238s] (I)      Use row-based GCell size
[01/19 00:10:07    238s] (I)      Use row-based GCell align
[01/19 00:10:07    238s] (I)      layer 0 area = 80000
[01/19 00:10:07    238s] (I)      layer 1 area = 80000
[01/19 00:10:07    238s] (I)      layer 2 area = 80000
[01/19 00:10:07    238s] (I)      layer 3 area = 80000
[01/19 00:10:07    238s] (I)      layer 4 area = 80000
[01/19 00:10:07    238s] (I)      layer 5 area = 80000
[01/19 00:10:07    238s] (I)      layer 6 area = 80000
[01/19 00:10:07    238s] (I)      layer 7 area = 80000
[01/19 00:10:07    238s] (I)      layer 8 area = 80000
[01/19 00:10:07    238s] (I)      layer 9 area = 400000
[01/19 00:10:07    238s] (I)      layer 10 area = 400000
[01/19 00:10:07    238s] (I)      GCell unit size   : 3420
[01/19 00:10:07    238s] (I)      GCell multiplier  : 1
[01/19 00:10:07    238s] (I)      GCell row height  : 3420
[01/19 00:10:07    238s] (I)      Actual row height : 3420
[01/19 00:10:07    238s] (I)      GCell align ref   : 30000 30020
[01/19 00:10:07    238s] [NR-eGR] Track table information for default rule: 
[01/19 00:10:07    238s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:10:07    238s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:10:07    238s] (I)      ==================== Default via =====================
[01/19 00:10:07    238s] (I)      +----+------------------+----------------------------+
[01/19 00:10:07    238s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:10:07    238s] (I)      +----+------------------+----------------------------+
[01/19 00:10:07    238s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:10:07    238s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:10:07    238s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:10:07    238s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:10:07    238s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:10:07    238s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:10:07    238s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:10:07    238s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:10:07    238s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:10:07    238s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:10:07    238s] (I)      +----+------------------+----------------------------+
[01/19 00:10:07    238s] [NR-eGR] Read 4440 PG shapes
[01/19 00:10:07    238s] [NR-eGR] Read 0 clock shapes
[01/19 00:10:07    238s] [NR-eGR] Read 0 other shapes
[01/19 00:10:07    238s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:10:07    238s] [NR-eGR] #Instance Blockages : 0
[01/19 00:10:07    238s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:10:07    238s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:10:07    238s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:10:07    238s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:10:07    238s] [NR-eGR] #Other Blockages    : 0
[01/19 00:10:07    238s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:10:07    238s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:10:07    238s] [NR-eGR] Read 11752 nets ( ignored 0 )
[01/19 00:10:07    238s] (I)      early_global_route_priority property id does not exist.
[01/19 00:10:07    238s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:10:07    238s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:10:07    238s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:10:07    238s] (I)      Number of ignored nets                =      0
[01/19 00:10:07    238s] (I)      Number of connected nets              =      0
[01/19 00:10:07    238s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:10:07    238s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:10:07    238s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:10:07    238s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:10:07    238s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:10:07    238s] (I)      Ndr track 0 does not exist
[01/19 00:10:07    238s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:10:07    238s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:10:07    238s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:10:07    238s] (I)      Site width          :   400  (dbu)
[01/19 00:10:07    238s] (I)      Row height          :  3420  (dbu)
[01/19 00:10:07    238s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:10:07    238s] (I)      GCell width         :  3420  (dbu)
[01/19 00:10:07    238s] (I)      GCell height        :  3420  (dbu)
[01/19 00:10:07    238s] (I)      Grid                :   147   145    11
[01/19 00:10:07    238s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:10:07    238s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:10:07    238s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:10:07    238s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:10:07    238s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:10:07    238s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:10:07    238s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:10:07    238s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:10:07    238s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:10:07    238s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:10:07    238s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:10:07    238s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:10:07    238s] (I)      --------------------------------------------------------
[01/19 00:10:07    238s] 
[01/19 00:10:07    238s] [NR-eGR] ============ Routing rule table ============
[01/19 00:10:07    238s] [NR-eGR] Rule id: 0  Nets: 11752
[01/19 00:10:07    238s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:10:07    238s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:10:07    238s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:10:07    238s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:10:07    238s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:10:07    238s] [NR-eGR] ========================================
[01/19 00:10:07    238s] [NR-eGR] 
[01/19 00:10:07    238s] (I)      =============== Blocked Tracks ===============
[01/19 00:10:07    238s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:07    238s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:10:07    238s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:07    238s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:10:07    238s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:10:07    238s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:10:07    238s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:10:07    238s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:10:07    238s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:10:07    238s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:10:07    238s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:10:07    238s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:10:07    238s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:10:07    238s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:10:07    238s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:07    238s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] (I)      Reset routing kernel
[01/19 00:10:07    238s] (I)      Started Global Routing ( Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] (I)      totalPins=41736  totalGlobalPin=40017 (95.88%)
[01/19 00:10:07    238s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:10:07    238s] [NR-eGR] Layer group 1: route 11752 net(s) in layer range [2, 11]
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1a Route ============
[01/19 00:10:07    238s] (I)      Usage: 111559 = (53911 H, 57648 V) = (6.51% H, 7.31% V) = (9.219e+04um H, 9.858e+04um V)
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1b Route ============
[01/19 00:10:07    238s] (I)      Usage: 111559 = (53911 H, 57648 V) = (6.51% H, 7.31% V) = (9.219e+04um H, 9.858e+04um V)
[01/19 00:10:07    238s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.907659e+05um
[01/19 00:10:07    238s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:10:07    238s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1c Route ============
[01/19 00:10:07    238s] (I)      Usage: 111559 = (53911 H, 57648 V) = (6.51% H, 7.31% V) = (9.219e+04um H, 9.858e+04um V)
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1d Route ============
[01/19 00:10:07    238s] (I)      Usage: 111559 = (53911 H, 57648 V) = (6.51% H, 7.31% V) = (9.219e+04um H, 9.858e+04um V)
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1e Route ============
[01/19 00:10:07    238s] (I)      Usage: 111559 = (53911 H, 57648 V) = (6.51% H, 7.31% V) = (9.219e+04um H, 9.858e+04um V)
[01/19 00:10:07    238s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.907659e+05um
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] (I)      ============  Phase 1l Route ============
[01/19 00:10:07    238s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:10:07    238s] (I)      Layer  2:     179072     52381         4           0      180986    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  3:     190030     47066         0           0      190530    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  4:     179072     20865         0           0      180986    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  5:     190030      8954         0           0      190530    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  6:     179072       882         0           0      180986    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  7:     190030        55         0           0      190530    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:10:07    238s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:10:07    238s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:10:07    238s] (I)      Total:       1607497    130203         4       12934     1621734    ( 0.79%) 
[01/19 00:10:07    238s] (I)      
[01/19 00:10:07    238s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:10:07    238s] [NR-eGR]                        OverCon            
[01/19 00:10:07    238s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:10:07    238s] [NR-eGR]        Layer               (1)    OverCon
[01/19 00:10:07    238s] [NR-eGR] ----------------------------------------------
[01/19 00:10:07    238s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR] ----------------------------------------------
[01/19 00:10:07    238s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/19 00:10:07    238s] [NR-eGR] 
[01/19 00:10:07    238s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:10:07    238s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:10:07    238s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2317.1M
[01/19 00:10:07    238s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.280, REAL:0.281, MEM:2317.1M, EPOCH TIME: 1705615807.652116
[01/19 00:10:07    238s] OPERPROF: Starting HotSpotCal at level 1, MEM:2317.1M, EPOCH TIME: 1705615807.652185
[01/19 00:10:07    238s] [hotspot] +------------+---------------+---------------+
[01/19 00:10:07    238s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:10:07    238s] [hotspot] +------------+---------------+---------------+
[01/19 00:10:07    238s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:10:07    238s] [hotspot] +------------+---------------+---------------+
[01/19 00:10:07    238s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:10:07    238s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:10:07    238s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2317.1M, EPOCH TIME: 1705615807.654525
[01/19 00:10:07    238s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2317.1M, EPOCH TIME: 1705615807.655965
[01/19 00:10:07    238s] Starting Early Global Route wiring: mem = 2317.1M
[01/19 00:10:07    238s] (I)      ============= Track Assignment ============
[01/19 00:10:07    238s] (I)      Started Track Assignment (1T) ( Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:10:07    238s] (I)      Run Multi-thread track assignment
[01/19 00:10:07    238s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] (I)      Started Export ( Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] [NR-eGR]                  Length (um)    Vias 
[01/19 00:10:07    238s] [NR-eGR] -------------------------------------
[01/19 00:10:07    238s] [NR-eGR]  Metal1   (1H)             0   41736 
[01/19 00:10:07    238s] [NR-eGR]  Metal2   (2V)         69790   59759 
[01/19 00:10:07    238s] [NR-eGR]  Metal3   (3H)         78818    6259 
[01/19 00:10:07    238s] [NR-eGR]  Metal4   (4V)         34808    1879 
[01/19 00:10:07    238s] [NR-eGR]  Metal5   (5H)         15284     122 
[01/19 00:10:07    238s] [NR-eGR]  Metal6   (6V)          1507      17 
[01/19 00:10:07    238s] [NR-eGR]  Metal7   (7H)            94       0 
[01/19 00:10:07    238s] [NR-eGR]  Metal8   (8V)             0       0 
[01/19 00:10:07    238s] [NR-eGR]  Metal9   (9H)             0       0 
[01/19 00:10:07    238s] [NR-eGR]  Metal10  (10V)            0       0 
[01/19 00:10:07    238s] [NR-eGR]  Metal11  (11H)            0       0 
[01/19 00:10:07    238s] [NR-eGR] -------------------------------------
[01/19 00:10:07    238s] [NR-eGR]           Total       200301  109772 
[01/19 00:10:07    238s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:10:07    238s] [NR-eGR] Total half perimeter of net bounding box: 217047um
[01/19 00:10:07    238s] [NR-eGR] Total length: 200301um, number of vias: 109772
[01/19 00:10:07    238s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:10:07    238s] [NR-eGR] Total eGR-routed clock nets wire length: 6833um, number of vias: 5669
[01/19 00:10:07    238s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:10:07    238s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2317.12 MB )
[01/19 00:10:07    238s] Early Global Route wiring runtime: 0.31 seconds, mem = 2313.1M
[01/19 00:10:07    238s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.310, REAL:0.307, MEM:2313.1M, EPOCH TIME: 1705615807.963370
[01/19 00:10:07    238s] 0 delay mode for cte disabled.
[01/19 00:10:07    238s] SKP cleared!
[01/19 00:10:07    238s] 
[01/19 00:10:07    238s] *** Finished incrementalPlace (cpu=0:00:24.6, real=0:00:24.0)***
[01/19 00:10:07    238s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2313.1M, EPOCH TIME: 1705615807.984529
[01/19 00:10:07    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] All LLGs are deleted
[01/19 00:10:07    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:07    238s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2313.1M, EPOCH TIME: 1705615807.984702
[01/19 00:10:07    238s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2313.1M, EPOCH TIME: 1705615807.984779
[01/19 00:10:07    238s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:2285.1M, EPOCH TIME: 1705615807.989661
[01/19 00:10:07    238s] Start to check current routing status for nets...
[01/19 00:10:08    238s] All nets are already routed correctly.
[01/19 00:10:08    238s] End to check current routing status for nets (mem=2285.1M)
[01/19 00:10:08    238s] Extraction called for design 'picorv32' of instances=11016 and nets=13022 using extraction engine 'preRoute' .
[01/19 00:10:08    238s] PreRoute RC Extraction called for design picorv32.
[01/19 00:10:08    238s] RC Extraction called in multi-corner(1) mode.
[01/19 00:10:08    238s] RCMode: PreRoute
[01/19 00:10:08    238s]       RC Corner Indexes            0   
[01/19 00:10:08    238s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:10:08    238s] Resistance Scaling Factor    : 1.00000 
[01/19 00:10:08    238s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:10:08    238s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:10:08    238s] Shrink Factor                : 1.00000
[01/19 00:10:08    238s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:10:08    238s] Using Quantus QRC technology file ...
[01/19 00:10:08    238s] 
[01/19 00:10:08    238s] Trim Metal Layers:
[01/19 00:10:08    238s] LayerId::1 widthSet size::1
[01/19 00:10:08    238s] LayerId::2 widthSet size::1
[01/19 00:10:08    238s] LayerId::3 widthSet size::1
[01/19 00:10:08    238s] LayerId::4 widthSet size::1
[01/19 00:10:08    238s] LayerId::5 widthSet size::1
[01/19 00:10:08    238s] LayerId::6 widthSet size::1
[01/19 00:10:08    238s] LayerId::7 widthSet size::1
[01/19 00:10:08    238s] LayerId::8 widthSet size::1
[01/19 00:10:08    238s] LayerId::9 widthSet size::1
[01/19 00:10:08    238s] LayerId::10 widthSet size::1
[01/19 00:10:08    238s] LayerId::11 widthSet size::1
[01/19 00:10:08    238s] Updating RC grid for preRoute extraction ...
[01/19 00:10:08    238s] eee: pegSigSF::1.070000
[01/19 00:10:08    238s] Initializing multi-corner resistance tables ...
[01/19 00:10:08    238s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:10:08    238s] eee: l::2 avDens::0.268172 usedTrk::4081.307016 availTrk::15219.000000 sigTrk::4081.307016
[01/19 00:10:08    238s] eee: l::3 avDens::0.289344 usedTrk::4609.251448 availTrk::15930.000000 sigTrk::4609.251448
[01/19 00:10:08    238s] eee: l::4 avDens::0.143418 usedTrk::2035.534215 availTrk::14193.000000 sigTrk::2035.534215
[01/19 00:10:08    238s] eee: l::5 avDens::0.068021 usedTrk::893.792394 availTrk::13140.000000 sigTrk::893.792394
[01/19 00:10:08    238s] eee: l::6 avDens::0.016102 usedTrk::88.111989 availTrk::5472.000000 sigTrk::88.111989
[01/19 00:10:08    238s] eee: l::7 avDens::0.020446 usedTrk::5.520468 availTrk::270.000000 sigTrk::5.520468
[01/19 00:10:08    238s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:10:08    238s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:10:08    238s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:10:08    238s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:10:08    238s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:10:08    238s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269027 uaWl=1.000000 uaWlH=0.258074 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:10:08    238s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2285.121M)
[01/19 00:10:08    239s] Compute RC Scale Done ...
[01/19 00:10:08    239s] **optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 1791.5M, totSessionCpu=0:03:59 **
[01/19 00:10:08    239s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:10:08    239s] #################################################################################
[01/19 00:10:08    239s] # Design Stage: PreRoute
[01/19 00:10:08    239s] # Design Name: picorv32
[01/19 00:10:08    239s] # Design Mode: 45nm
[01/19 00:10:08    239s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:10:08    239s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:10:08    239s] # Signoff Settings: SI Off 
[01/19 00:10:08    239s] #################################################################################
[01/19 00:10:09    239s] Calculate delays in Single mode...
[01/19 00:10:09    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.2M, InitMEM = 2279.2M)
[01/19 00:10:09    239s] Start delay calculation (fullDC) (1 T). (MEM=2279.21)
[01/19 00:10:09    239s] End AAE Lib Interpolated Model. (MEM=2290.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:10:11    241s] Total number of fetched objects 12858
[01/19 00:10:11    241s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:10:11    241s] End delay calculation. (MEM=2306.42 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:10:11    241s] End delay calculation (fullDC). (MEM=2306.42 CPU=0:00:02.1 REAL=0:00:02.0)
[01/19 00:10:11    241s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2306.4M) ***
[01/19 00:10:11    242s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:28.1/0:00:27.9 (1.0), totSession cpu/real = 0:04:02.1/0:19:33.8 (0.2), mem = 2306.4M
[01/19 00:10:11    242s] 
[01/19 00:10:11    242s] =============================================================================================
[01/19 00:10:11    242s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         21.35-s114_1
[01/19 00:10:11    242s] =============================================================================================
[01/19 00:10:11    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:11    242s] ---------------------------------------------------------------------------------------------
[01/19 00:10:11    242s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:11    242s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:10:11    242s] [ TimingUpdate           ]      4   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:11    242s] [ FullDelayCalc          ]      1   0:00:02.5  (   8.8 % )     0:00:02.5 /  0:00:02.5    1.0
[01/19 00:10:11    242s] [ MISC                   ]          0:00:24.5  (  87.7 % )     0:00:24.5 /  0:00:24.7    1.0
[01/19 00:10:11    242s] ---------------------------------------------------------------------------------------------
[01/19 00:10:11    242s]  IncrReplace #2 TOTAL               0:00:27.9  ( 100.0 % )     0:00:27.9 /  0:00:28.1    1.0
[01/19 00:10:11    242s] ---------------------------------------------------------------------------------------------
[01/19 00:10:11    242s] 
[01/19 00:10:11    242s] skipped the cell partition in DRV
[01/19 00:10:11    242s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:10:11    242s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:10:11    242s] optDesignOneStep: Power Flow
[01/19 00:10:11    242s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:10:11    242s] Deleting Lib Analyzer.
[01/19 00:10:11    242s] Begin: GigaOpt DRV Optimization
[01/19 00:10:11    242s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/19 00:10:11    242s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:02.6/0:19:34.2 (0.2), mem = 2322.4M
[01/19 00:10:11    242s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:11    242s] Processing average sequential pin duty cycle 
[01/19 00:10:11    242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.11
[01/19 00:10:12    242s] (I,S,L,T): default_emulate_view: NA, NA, 0.000511114, 0.000511114
[01/19 00:10:12    242s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:10:12    242s] ### Creating PhyDesignMc. totSessionCpu=0:04:03 mem=2322.4M
[01/19 00:10:12    242s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:10:12    242s] OPERPROF: Starting DPlace-Init at level 1, MEM:2322.4M, EPOCH TIME: 1705615812.035427
[01/19 00:10:12    242s] Processing tracks to init pin-track alignment.
[01/19 00:10:12    242s] z: 2, totalTracks: 1
[01/19 00:10:12    242s] z: 4, totalTracks: 1
[01/19 00:10:12    242s] z: 6, totalTracks: 1
[01/19 00:10:12    242s] z: 8, totalTracks: 1
[01/19 00:10:12    242s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:12    242s] All LLGs are deleted
[01/19 00:10:12    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:12    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:12    242s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2322.4M, EPOCH TIME: 1705615812.043506
[01/19 00:10:12    242s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2322.4M, EPOCH TIME: 1705615812.043841
[01/19 00:10:12    242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2322.4M, EPOCH TIME: 1705615812.046736
[01/19 00:10:12    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:12    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:12    242s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2322.4M, EPOCH TIME: 1705615812.048548
[01/19 00:10:12    242s] Max number of tech site patterns supported in site array is 256.
[01/19 00:10:12    242s] Core basic site is CoreSite
[01/19 00:10:12    242s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2322.4M, EPOCH TIME: 1705615812.075810
[01/19 00:10:12    242s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:10:12    242s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:10:12    242s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2322.4M, EPOCH TIME: 1705615812.077799
[01/19 00:10:12    242s] Fast DP-INIT is on for default
[01/19 00:10:12    242s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:10:12    242s] Atter site array init, number of instance map data is 0.
[01/19 00:10:12    242s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2322.4M, EPOCH TIME: 1705615812.081922
[01/19 00:10:12    242s] 
[01/19 00:10:12    242s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:12    242s] OPERPROF:     Starting CMU at level 3, MEM:2322.4M, EPOCH TIME: 1705615812.083893
[01/19 00:10:12    242s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2322.4M, EPOCH TIME: 1705615812.084904
[01/19 00:10:12    242s] 
[01/19 00:10:12    242s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:12    242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2322.4M, EPOCH TIME: 1705615812.086410
[01/19 00:10:12    242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2322.4M, EPOCH TIME: 1705615812.086495
[01/19 00:10:12    242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2322.4M, EPOCH TIME: 1705615812.086575
[01/19 00:10:12    242s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2322.4MB).
[01/19 00:10:12    242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2322.4M, EPOCH TIME: 1705615812.088571
[01/19 00:10:12    242s] TotalInstCnt at PhyDesignMc Initialization: 11016
[01/19 00:10:12    242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:03 mem=2322.4M
[01/19 00:10:12    242s] ### Creating RouteCongInterface, started
[01/19 00:10:12    242s] 
[01/19 00:10:12    242s] Creating Lib Analyzer ...
[01/19 00:10:12    242s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:10:12    242s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:10:12    242s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:10:12    242s] 
[01/19 00:10:12    242s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:10:12    243s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:04 mem=2322.4M
[01/19 00:10:12    243s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:04 mem=2322.4M
[01/19 00:10:12    243s] Creating Lib Analyzer, finished. 
[01/19 00:10:12    243s] 
[01/19 00:10:12    243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:10:12    243s] 
[01/19 00:10:12    243s] #optDebug: {0, 1.000}
[01/19 00:10:12    243s] ### Creating RouteCongInterface, finished
[01/19 00:10:12    243s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:12    243s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=2322.4M
[01/19 00:10:12    243s] ### Creating LA Mngr, finished. totSessionCpu=0:04:04 mem=2322.4M
[01/19 00:10:13    244s]  unitDynamic=0.010739564153 unitLeakage=0.0107396, designSmallDynamic=0.010739564153 designSmallLeakge=0.010739564153 largestInvLkgPwrAreaRatio=0.000000004999 smallCellArea_=2736000.0 
[01/19 00:10:13    244s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:10:13    244s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:10:13    244s] [GPS-DRV] maxLocalDensity: 1.2
[01/19 00:10:13    244s] [GPS-DRV] All active and enabled setup views
[01/19 00:10:13    244s] [GPS-DRV]     default_emulate_view
[01/19 00:10:13    244s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:13    244s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:13    244s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:10:13    244s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:10:13    244s] [GPS-DRV] timing-driven DRV settings
[01/19 00:10:13    244s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:10:13    244s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2357.5M, EPOCH TIME: 1705615813.623036
[01/19 00:10:13    244s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2357.5M, EPOCH TIME: 1705615813.623253
[01/19 00:10:13    244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:13    244s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:10:13    244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:13    244s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:10:13    244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:13    244s] Info: violation cost 298.338165 (cap = 0.000000, tran = 298.338165, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:13    244s] |   232|   978|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.32|     0.00|       0|       0|       0| 73.19%|          |         |
[01/19 00:10:15    246s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:15    246s] |     1|    78|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.31|     0.00|      99|      27|     126| 73.61%| 0:00:02.0|  2379.6M|
[01/19 00:10:15    246s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:15    246s] |     1|    78|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.31|     0.00|       0|       0|       0| 73.61%| 0:00:00.0|  2379.6M|
[01/19 00:10:15    246s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] ###############################################################################
[01/19 00:10:15    246s] #
[01/19 00:10:15    246s] #  Large fanout net report:  
[01/19 00:10:15    246s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:10:15    246s] #     - current density: 73.61
[01/19 00:10:15    246s] #
[01/19 00:10:15    246s] #  List of high fanout nets:
[01/19 00:10:15    246s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:10:15    246s] #
[01/19 00:10:15    246s] ###############################################################################
[01/19 00:10:15    246s] Bottom Preferred Layer:
[01/19 00:10:15    246s]     None
[01/19 00:10:15    246s] Via Pillar Rule:
[01/19 00:10:15    246s]     None
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] =======================================================================
[01/19 00:10:15    246s]                 Reasons for remaining drv violations
[01/19 00:10:15    246s] =======================================================================
[01/19 00:10:15    246s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] MultiBuffering failure reasons
[01/19 00:10:15    246s] ------------------------------------------------
[01/19 00:10:15    246s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2379.6M) ***
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2379.6M, EPOCH TIME: 1705615815.524224
[01/19 00:10:15    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11142).
[01/19 00:10:15    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:15    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:15    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:15    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2374.6M, EPOCH TIME: 1705615815.561639
[01/19 00:10:15    246s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2374.6M, EPOCH TIME: 1705615815.565606
[01/19 00:10:15    246s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2374.6M, EPOCH TIME: 1705615815.565760
[01/19 00:10:15    246s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2374.6M, EPOCH TIME: 1705615815.576389
[01/19 00:10:15    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:15    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:15    246s] OPERPROF:       Starting CMU at level 4, MEM:2374.6M, EPOCH TIME: 1705615815.608150
[01/19 00:10:15    246s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2374.6M, EPOCH TIME: 1705615815.609215
[01/19 00:10:15    246s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2374.6M, EPOCH TIME: 1705615815.610751
[01/19 00:10:15    246s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2374.6M, EPOCH TIME: 1705615815.610838
[01/19 00:10:15    246s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2374.6M, EPOCH TIME: 1705615815.610901
[01/19 00:10:15    246s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2374.6M, EPOCH TIME: 1705615815.612652
[01/19 00:10:15    246s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2374.6M, EPOCH TIME: 1705615815.612870
[01/19 00:10:15    246s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2374.6M, EPOCH TIME: 1705615815.612996
[01/19 00:10:15    246s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:2374.6M, EPOCH TIME: 1705615815.613052
[01/19 00:10:15    246s] TDRefine: refinePlace mode is spiral
[01/19 00:10:15    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.4
[01/19 00:10:15    246s] OPERPROF: Starting RefinePlace at level 1, MEM:2374.6M, EPOCH TIME: 1705615815.613132
[01/19 00:10:15    246s] *** Starting refinePlace (0:04:06 mem=2374.6M) ***
[01/19 00:10:15    246s] Total net bbox length = 2.172e+05 (1.045e+05 1.127e+05) (ext = 5.069e+04)
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:15    246s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:15    246s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:15    246s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:15    246s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2374.6M, EPOCH TIME: 1705615815.630493
[01/19 00:10:15    246s] Starting refinePlace ...
[01/19 00:10:15    246s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:15    246s] One DDP V2 for no tweak run.
[01/19 00:10:15    246s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:15    246s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2374.6M, EPOCH TIME: 1705615815.658634
[01/19 00:10:15    246s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:10:15    246s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2374.6M, EPOCH TIME: 1705615815.658762
[01/19 00:10:15    246s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2374.6M, EPOCH TIME: 1705615815.658989
[01/19 00:10:15    246s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2374.6M, EPOCH TIME: 1705615815.659049
[01/19 00:10:15    246s] DDP markSite nrRow 128 nrJob 128
[01/19 00:10:15    246s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2374.6M, EPOCH TIME: 1705615815.659541
[01/19 00:10:15    246s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2374.6M, EPOCH TIME: 1705615815.659615
[01/19 00:10:15    246s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:10:15    246s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2376.2M, EPOCH TIME: 1705615815.666071
[01/19 00:10:15    246s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2376.2M, EPOCH TIME: 1705615815.666155
[01/19 00:10:15    246s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2376.2M, EPOCH TIME: 1705615815.668745
[01/19 00:10:15    246s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:10:15    246s]  ** Cut row section real time 0:00:00.0.
[01/19 00:10:15    246s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:2376.2M, EPOCH TIME: 1705615815.668852
[01/19 00:10:15    246s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:10:15    246s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2376.2MB) @(0:04:06 - 0:04:06).
[01/19 00:10:15    246s] Move report: preRPlace moves 123 insts, mean move: 0.33 um, max move: 2.11 um 
[01/19 00:10:15    246s] 	Max move on inst (FE_OFC1414_n_4384): (94.40, 71.44) --> (94.80, 73.15)
[01/19 00:10:15    246s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[01/19 00:10:15    246s] wireLenOptFixPriorityInst 0 inst fixed
[01/19 00:10:15    246s] 
[01/19 00:10:15    246s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:10:16    246s] Move report: legalization moves 353 insts, mean move: 4.79 um, max move: 31.54 um spiral
[01/19 00:10:16    246s] 	Max move on inst (FE_OFC1092_n_3014): (184.60, 194.56) --> (192.20, 170.62)
[01/19 00:10:16    246s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:16    246s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:16    246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2379.2MB) @(0:04:06 - 0:04:07).
[01/19 00:10:16    246s] Move report: Detail placement moves 471 insts, mean move: 3.68 um, max move: 31.54 um 
[01/19 00:10:16    246s] 	Max move on inst (FE_OFC1092_n_3014): (184.60, 194.56) --> (192.20, 170.62)
[01/19 00:10:16    246s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2379.2MB
[01/19 00:10:16    246s] Statistics of distance of Instance movement in refine placement:
[01/19 00:10:16    246s]   maximum (X+Y) =        31.54 um
[01/19 00:10:16    246s]   inst (FE_OFC1092_n_3014) with max move: (184.6, 194.56) -> (192.2, 170.62)
[01/19 00:10:16    246s]   mean    (X+Y) =         3.68 um
[01/19 00:10:16    246s] Summary Report:
[01/19 00:10:16    246s] Instances move: 471 (out of 11142 movable)
[01/19 00:10:16    246s] Instances flipped: 0
[01/19 00:10:16    246s] Mean displacement: 3.68 um
[01/19 00:10:16    246s] Max displacement: 31.54 um (Instance: FE_OFC1092_n_3014) (184.6, 194.56) -> (192.2, 170.62)
[01/19 00:10:16    246s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:10:16    246s] Total instances moved : 471
[01/19 00:10:16    246s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.446, MEM:2379.2M, EPOCH TIME: 1705615816.076214
[01/19 00:10:16    246s] Total net bbox length = 2.192e+05 (1.058e+05 1.134e+05) (ext = 5.069e+04)
[01/19 00:10:16    246s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2379.2MB
[01/19 00:10:16    246s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2379.2MB) @(0:04:06 - 0:04:07).
[01/19 00:10:16    246s] *** Finished refinePlace (0:04:07 mem=2379.2M) ***
[01/19 00:10:16    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.4
[01/19 00:10:16    246s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.468, MEM:2379.2M, EPOCH TIME: 1705615816.081609
[01/19 00:10:16    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2379.2M, EPOCH TIME: 1705615816.143430
[01/19 00:10:16    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11142).
[01/19 00:10:16    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.038, MEM:2376.2M, EPOCH TIME: 1705615816.181055
[01/19 00:10:16    246s] *** maximum move = 31.54 um ***
[01/19 00:10:16    246s] *** Finished re-routing un-routed nets (2376.2M) ***
[01/19 00:10:16    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:2376.2M, EPOCH TIME: 1705615816.241152
[01/19 00:10:16    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2376.2M, EPOCH TIME: 1705615816.252208
[01/19 00:10:16    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    246s] 
[01/19 00:10:16    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:16    246s] OPERPROF:     Starting CMU at level 3, MEM:2376.2M, EPOCH TIME: 1705615816.284208
[01/19 00:10:16    246s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2376.2M, EPOCH TIME: 1705615816.285279
[01/19 00:10:16    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2376.2M, EPOCH TIME: 1705615816.286831
[01/19 00:10:16    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2376.2M, EPOCH TIME: 1705615816.286920
[01/19 00:10:16    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2376.2M, EPOCH TIME: 1705615816.286985
[01/19 00:10:16    246s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2376.2M, EPOCH TIME: 1705615816.288870
[01/19 00:10:16    246s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2376.2M, EPOCH TIME: 1705615816.289091
[01/19 00:10:16    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2376.2M, EPOCH TIME: 1705615816.289217
[01/19 00:10:16    247s] 
[01/19 00:10:16    247s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2376.2M) ***
[01/19 00:10:16    247s] Total-nets :: 11990, Stn-nets :: 175, ratio :: 1.45955 %, Total-len 201023, Stn-len 1621.63
[01/19 00:10:16    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2357.1M, EPOCH TIME: 1705615816.464156
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2293.1M, EPOCH TIME: 1705615816.498205
[01/19 00:10:16    247s] TotalInstCnt at PhyDesignMc Destruction: 11142
[01/19 00:10:16    247s] (I,S,L,T): default_emulate_view: NA, NA, 0.000520924, 0.000520924
[01/19 00:10:16    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.11
[01/19 00:10:16    247s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:04:07.2/0:19:38.9 (0.2), mem = 2293.1M
[01/19 00:10:16    247s] 
[01/19 00:10:16    247s] =============================================================================================
[01/19 00:10:16    247s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/19 00:10:16    247s] =============================================================================================
[01/19 00:10:16    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:16    247s] ---------------------------------------------------------------------------------------------
[01/19 00:10:16    247s] [ SlackTraversorInit     ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:16    247s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  16.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:16    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:16    247s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:16    247s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:10:16    247s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:16    247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:16    247s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/19 00:10:16    247s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[01/19 00:10:16    247s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:16    247s] [ OptEval                ]      4   0:00:01.0  (  21.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:10:16    247s] [ OptCommit              ]      4   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:16    247s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:16    247s] [ IncrDelayCalc          ]     22   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:16    247s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:16    247s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:10:16    247s] [ PowerUnitCalc          ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:16    247s] [ RefinePlace            ]      1   0:00:00.8  (  17.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:16    247s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[01/19 00:10:16    247s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.1
[01/19 00:10:16    247s] [ MISC                   ]          0:00:00.8  (  16.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:16    247s] ---------------------------------------------------------------------------------------------
[01/19 00:10:16    247s]  DrvOpt #4 TOTAL                    0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[01/19 00:10:16    247s] ---------------------------------------------------------------------------------------------
[01/19 00:10:16    247s] 
[01/19 00:10:16    247s] End: GigaOpt DRV Optimization
[01/19 00:10:16    247s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:10:16    247s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:10:16    247s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:10:16    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2293.1M, EPOCH TIME: 1705615816.594453
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] 
[01/19 00:10:16    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:16    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2293.1M, EPOCH TIME: 1705615816.628032
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] 
------------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=2293.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.173  |  1.675  |  1.173  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |     10 (96)      |   -0.288   |     10 (96)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2341.3M, EPOCH TIME: 1705615816.939467
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] 
[01/19 00:10:16    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:16    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2341.3M, EPOCH TIME: 1705615816.973708
[01/19 00:10:16    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:16    247s] Density: 73.605%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:49, mem = 1825.9M, totSessionCpu=0:04:08 **
[01/19 00:10:17    247s] *** Timing Is met
[01/19 00:10:17    247s] *** Check timing (0:00:00.0)
[01/19 00:10:17    247s] *** Timing Is met
[01/19 00:10:17    247s] *** Check timing (0:00:00.0)
[01/19 00:10:17    247s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/19 00:10:17    247s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:17    247s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2293.3M
[01/19 00:10:17    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2293.3M
[01/19 00:10:17    247s] Processing average sequential pin duty cycle 
[01/19 00:10:17    247s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:10:17    247s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=2350.5M
[01/19 00:10:17    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2350.5M, EPOCH TIME: 1705615817.128954
[01/19 00:10:17    247s] Processing tracks to init pin-track alignment.
[01/19 00:10:17    247s] z: 2, totalTracks: 1
[01/19 00:10:17    247s] z: 4, totalTracks: 1
[01/19 00:10:17    247s] z: 6, totalTracks: 1
[01/19 00:10:17    247s] z: 8, totalTracks: 1
[01/19 00:10:17    247s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:17    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2350.5M, EPOCH TIME: 1705615817.139972
[01/19 00:10:17    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:17    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:17    247s] 
[01/19 00:10:17    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:17    247s] OPERPROF:     Starting CMU at level 3, MEM:2350.5M, EPOCH TIME: 1705615817.172505
[01/19 00:10:17    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2350.5M, EPOCH TIME: 1705615817.173623
[01/19 00:10:17    247s] 
[01/19 00:10:17    247s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:17    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2350.5M, EPOCH TIME: 1705615817.175170
[01/19 00:10:17    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2350.5M, EPOCH TIME: 1705615817.175259
[01/19 00:10:17    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2350.5M, EPOCH TIME: 1705615817.175324
[01/19 00:10:17    247s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2350.5MB).
[01/19 00:10:17    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2350.5M, EPOCH TIME: 1705615817.177575
[01/19 00:10:17    247s] TotalInstCnt at PhyDesignMc Initialization: 11142
[01/19 00:10:17    247s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=2350.5M
[01/19 00:10:17    247s] Begin: Area Reclaim Optimization
[01/19 00:10:17    247s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:07.9/0:19:39.6 (0.2), mem = 2350.5M
[01/19 00:10:17    247s] Processing average sequential pin duty cycle 
[01/19 00:10:17    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.12
[01/19 00:10:17    248s] (I,S,L,T): default_emulate_view: NA, NA, 0.000520924, 0.000520924
[01/19 00:10:17    248s] ### Creating RouteCongInterface, started
[01/19 00:10:17    248s] 
[01/19 00:10:17    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/19 00:10:17    248s] 
[01/19 00:10:17    248s] #optDebug: {0, 1.000}
[01/19 00:10:17    248s] ### Creating RouteCongInterface, finished
[01/19 00:10:17    248s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:17    248s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2350.5M
[01/19 00:10:17    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2350.5M
[01/19 00:10:17    248s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2350.5M, EPOCH TIME: 1705615817.668275
[01/19 00:10:17    248s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2350.5M, EPOCH TIME: 1705615817.668557
[01/19 00:10:17    248s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.61
[01/19 00:10:17    248s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:17    248s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:10:17    248s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:17    248s] |   73.61%|        -|   0.000|   0.000|   0:00:00.0| 2350.5M|
[01/19 00:10:17    248s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:37    268s] |   72.15%|      691|   0.000|   0.000|   0:00:20.0| 2408.3M|
[01/19 00:10:37    268s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:37    268s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:37    268s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.15
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:10:37    268s] --------------------------------------------------------------
[01/19 00:10:37    268s] |                                   | Total     | Sequential |
[01/19 00:10:37    268s] --------------------------------------------------------------
[01/19 00:10:37    268s] | Num insts resized                 |       0  |       0    |
[01/19 00:10:37    268s] | Num insts undone                  |       0  |       0    |
[01/19 00:10:37    268s] | Num insts Downsized               |       0  |       0    |
[01/19 00:10:37    268s] | Num insts Samesized               |       0  |       0    |
[01/19 00:10:37    268s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:10:37    268s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:10:37    268s] --------------------------------------------------------------
[01/19 00:10:37    268s] Bottom Preferred Layer:
[01/19 00:10:37    268s]     None
[01/19 00:10:37    268s] Via Pillar Rule:
[01/19 00:10:37    268s]     None
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:10:37    268s] End: Core Area Reclaim Optimization (cpu = 0:00:20.5) (real = 0:00:20.0) **
[01/19 00:10:37    268s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507307, 0.000507307
[01/19 00:10:37    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.12
[01/19 00:10:37    268s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:20.6/0:00:20.6 (1.0), totSession cpu/real = 0:04:28.5/0:20:00.1 (0.2), mem = 2408.3M
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] =============================================================================================
[01/19 00:10:37    268s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/19 00:10:37    268s] =============================================================================================
[01/19 00:10:37    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:37    268s] ---------------------------------------------------------------------------------------------
[01/19 00:10:37    268s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:37    268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:37    268s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:10:37    268s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[01/19 00:10:37    268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:37    268s] [ OptimizationStep       ]      1   0:00:00.1  (   0.4 % )     0:00:20.0 /  0:00:20.0    1.0
[01/19 00:10:37    268s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:19.9 /  0:00:19.9    1.0
[01/19 00:10:37    268s] [ OptGetWeight           ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:37    268s] [ OptEval                ]     54   0:00:14.4  (  69.8 % )     0:00:14.4 /  0:00:14.4    1.0
[01/19 00:10:37    268s] [ OptCommit              ]     54   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:10:37    268s] [ PostCommitDelayUpdate  ]     54   0:00:00.3  (   1.3 % )     0:00:03.3 /  0:00:03.3    1.0
[01/19 00:10:37    268s] [ IncrDelayCalc          ]    270   0:00:03.0  (  14.5 % )     0:00:03.0 /  0:00:03.0    1.0
[01/19 00:10:37    268s] [ IncrTimingUpdate       ]     42   0:00:01.6  (   7.9 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:10:37    268s] [ MISC                   ]          0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:10:37    268s] ---------------------------------------------------------------------------------------------
[01/19 00:10:37    268s]  AreaOpt #3 TOTAL                   0:00:20.6  ( 100.0 % )     0:00:20.6 /  0:00:20.6    1.0
[01/19 00:10:37    268s] ---------------------------------------------------------------------------------------------
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2389.3M, EPOCH TIME: 1705615837.830971
[01/19 00:10:37    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10655).
[01/19 00:10:37    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:37    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:37    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:37    268s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2303.3M, EPOCH TIME: 1705615837.870674
[01/19 00:10:37    268s] TotalInstCnt at PhyDesignMc Destruction: 10655
[01/19 00:10:37    268s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:20, mem=2303.25M, totSessionCpu=0:04:29).
[01/19 00:10:37    268s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -noPhysicalUpdate  -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/19 00:10:37    268s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:37    268s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=2303.3M
[01/19 00:10:37    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=2303.3M
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] Begin: Area Power Optimization
[01/19 00:10:37    268s] Processing average sequential pin duty cycle 
[01/19 00:10:37    268s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:10:37    268s] ### Creating PhyDesignMc. totSessionCpu=0:04:29 mem=2360.5M
[01/19 00:10:37    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.5M, EPOCH TIME: 1705615837.922239
[01/19 00:10:37    268s] Processing tracks to init pin-track alignment.
[01/19 00:10:37    268s] z: 2, totalTracks: 1
[01/19 00:10:37    268s] z: 4, totalTracks: 1
[01/19 00:10:37    268s] z: 6, totalTracks: 1
[01/19 00:10:37    268s] z: 8, totalTracks: 1
[01/19 00:10:37    268s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:37    268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2360.5M, EPOCH TIME: 1705615837.932842
[01/19 00:10:37    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:37    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:37    268s] OPERPROF:     Starting CMU at level 3, MEM:2360.5M, EPOCH TIME: 1705615837.964937
[01/19 00:10:37    268s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2360.5M, EPOCH TIME: 1705615837.966046
[01/19 00:10:37    268s] 
[01/19 00:10:37    268s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:37    268s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2360.5M, EPOCH TIME: 1705615837.967581
[01/19 00:10:37    268s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2360.5M, EPOCH TIME: 1705615837.967669
[01/19 00:10:37    268s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2360.5M, EPOCH TIME: 1705615837.967734
[01/19 00:10:37    268s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2360.5MB).
[01/19 00:10:37    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2360.5M, EPOCH TIME: 1705615837.969672
[01/19 00:10:38    268s] TotalInstCnt at PhyDesignMc Initialization: 10655
[01/19 00:10:38    268s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:29 mem=2360.5M
[01/19 00:10:38    268s] Begin: Area Power Reclaim Optimization
[01/19 00:10:38    268s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:28.7/0:20:00.3 (0.2), mem = 2360.5M
[01/19 00:10:38    268s] Processing average sequential pin duty cycle 
[01/19 00:10:38    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.13
[01/19 00:10:38    268s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507307, 0.000507307
[01/19 00:10:38    268s] ### Creating RouteCongInterface, started
[01/19 00:10:38    268s] 
[01/19 00:10:38    268s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:10:38    268s] 
[01/19 00:10:38    268s] #optDebug: {0, 1.000}
[01/19 00:10:38    268s] ### Creating RouteCongInterface, finished
[01/19 00:10:38    268s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:38    268s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=2360.5M
[01/19 00:10:38    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=2360.5M
[01/19 00:10:38    269s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2360.5M, EPOCH TIME: 1705615838.441419
[01/19 00:10:38    269s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2360.5M, EPOCH TIME: 1705615838.441727
[01/19 00:10:38    269s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.15
[01/19 00:10:38    269s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:38    269s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:10:38    269s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:38    269s] |   72.15%|        -|   0.000|   0.000|   0:00:00.0| 2360.5M|
[01/19 00:10:38    269s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:38    269s] |   72.15%|        0|   0.000|   0.000|   0:00:00.0| 2360.5M|
[01/19 00:10:39    270s] |   72.11%|       16|   0.000|   0.000|   0:00:01.0| 2384.1M|
[01/19 00:10:40    271s] |   72.06%|       52|   0.000|   0.000|   0:00:01.0| 2384.1M|
[01/19 00:10:40    271s] |   72.06%|        0|   0.000|   0.000|   0:00:00.0| 2384.1M|
[01/19 00:10:40    271s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:10:41    272s] |   72.06%|        0|   0.000|   0.000|   0:00:01.0| 2384.1M|
[01/19 00:10:41    272s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:41    272s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/19 00:10:41    272s] |   72.06%|        0|   0.000|   0.000|   0:00:00.0| 2384.1M|
[01/19 00:10:41    272s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:41    272s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.06
[01/19 00:10:41    272s] 
[01/19 00:10:41    272s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 10 Resize = 52 **
[01/19 00:10:41    272s] --------------------------------------------------------------
[01/19 00:10:41    272s] |                                   | Total     | Sequential |
[01/19 00:10:41    272s] --------------------------------------------------------------
[01/19 00:10:41    272s] | Num insts resized                 |      52  |       0    |
[01/19 00:10:41    272s] | Num insts undone                  |       0  |       0    |
[01/19 00:10:41    272s] | Num insts Downsized               |      52  |       0    |
[01/19 00:10:41    272s] | Num insts Samesized               |       0  |       0    |
[01/19 00:10:41    272s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:10:41    272s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:10:41    272s] --------------------------------------------------------------
[01/19 00:10:41    272s] Bottom Preferred Layer:
[01/19 00:10:41    272s]     None
[01/19 00:10:41    272s] Via Pillar Rule:
[01/19 00:10:41    272s]     None
[01/19 00:10:41    272s] 
[01/19 00:10:41    272s] Number of times islegalLocAvaiable called = 61 skipped = 0, called in commitmove = 52, skipped in commitmove = 0
[01/19 00:10:41    272s] End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
[01/19 00:10:41    272s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505482, 0.000505482
[01/19 00:10:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.13
[01/19 00:10:41    272s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:04:32.4/0:20:04.0 (0.2), mem = 2384.1M
[01/19 00:10:41    272s] 
[01/19 00:10:41    272s] =============================================================================================
[01/19 00:10:41    272s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             21.35-s114_1
[01/19 00:10:41    272s] =============================================================================================
[01/19 00:10:41    272s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:41    272s] ---------------------------------------------------------------------------------------------
[01/19 00:10:41    272s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:41    272s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:41    272s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:10:41    272s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:41    272s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:41    272s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  11.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:41    272s] [ OptimizationStep       ]      1   0:00:00.5  (  14.6 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:10:41    272s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.4 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:10:41    272s] [ OptGetWeight           ]    167   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:41    272s] [ OptEval                ]    167   0:00:01.2  (  33.7 % )     0:00:01.2 /  0:00:01.3    1.0
[01/19 00:10:41    272s] [ OptCommit              ]    167   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:41    272s] [ PostCommitDelayUpdate  ]    166   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:10:41    272s] [ IncrDelayCalc          ]     91   0:00:00.5  (  13.1 % )     0:00:00.5 /  0:00:00.4    0.9
[01/19 00:10:41    272s] [ IncrTimingUpdate       ]     28   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.3    1.2
[01/19 00:10:41    272s] [ MISC                   ]          0:00:00.5  (  12.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:10:41    272s] ---------------------------------------------------------------------------------------------
[01/19 00:10:41    272s]  AreaOpt #4 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[01/19 00:10:41    272s] ---------------------------------------------------------------------------------------------
[01/19 00:10:41    272s] 
[01/19 00:10:41    272s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.0M, EPOCH TIME: 1705615841.721475
[01/19 00:10:41    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10638).
[01/19 00:10:41    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:41    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:41    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:41    272s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2304.0M, EPOCH TIME: 1705615841.758378
[01/19 00:10:41    272s] TotalInstCnt at PhyDesignMc Destruction: 10638
[01/19 00:10:41    272s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=2304.01M, totSessionCpu=0:04:32).
[01/19 00:10:41    272s] Begin: GigaOpt postEco DRV Optimization
[01/19 00:10:41    272s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/19 00:10:41    272s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:32.6/0:20:04.2 (0.2), mem = 2304.0M
[01/19 00:10:41    272s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:41    272s] Processing average sequential pin duty cycle 
[01/19 00:10:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.14
[01/19 00:10:41    272s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505482, 0.000505482
[01/19 00:10:41    272s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:10:41    272s] ### Creating PhyDesignMc. totSessionCpu=0:04:33 mem=2304.0M
[01/19 00:10:41    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.0M, EPOCH TIME: 1705615841.997937
[01/19 00:10:41    272s] Processing tracks to init pin-track alignment.
[01/19 00:10:41    272s] z: 2, totalTracks: 1
[01/19 00:10:41    272s] z: 4, totalTracks: 1
[01/19 00:10:41    272s] z: 6, totalTracks: 1
[01/19 00:10:41    272s] z: 8, totalTracks: 1
[01/19 00:10:41    272s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:42    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.0M, EPOCH TIME: 1705615842.008648
[01/19 00:10:42    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:42    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:42    272s] 
[01/19 00:10:42    272s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:42    272s] OPERPROF:     Starting CMU at level 3, MEM:2304.0M, EPOCH TIME: 1705615842.040918
[01/19 00:10:42    272s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2304.0M, EPOCH TIME: 1705615842.041990
[01/19 00:10:42    272s] 
[01/19 00:10:42    272s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:42    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2304.0M, EPOCH TIME: 1705615842.043493
[01/19 00:10:42    272s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.0M, EPOCH TIME: 1705615842.043590
[01/19 00:10:42    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.0M, EPOCH TIME: 1705615842.043655
[01/19 00:10:42    272s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2304.0MB).
[01/19 00:10:42    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2304.0M, EPOCH TIME: 1705615842.045697
[01/19 00:10:42    272s] TotalInstCnt at PhyDesignMc Initialization: 10638
[01/19 00:10:42    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:33 mem=2304.0M
[01/19 00:10:42    272s] ### Creating RouteCongInterface, started
[01/19 00:10:42    272s] 
[01/19 00:10:42    272s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:10:42    272s] 
[01/19 00:10:42    272s] #optDebug: {0, 1.000}
[01/19 00:10:42    272s] ### Creating RouteCongInterface, finished
[01/19 00:10:42    272s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:42    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=2304.0M
[01/19 00:10:42    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=2304.0M
[01/19 00:10:42    273s]  unitDynamic=0.010653370585 unitLeakage=0.0106534, designSmallDynamic=0.010653370585 designSmallLeakge=0.010653370585 largestInvLkgPwrAreaRatio=0.000000004959 smallCellArea_=2736000.0 
[01/19 00:10:42    273s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:10:42    273s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:10:42    273s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:10:42    273s] [GPS-DRV] All active and enabled setup views
[01/19 00:10:42    273s] [GPS-DRV]     default_emulate_view
[01/19 00:10:42    273s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:42    273s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:42    273s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:10:42    273s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:10:42    273s] [GPS-DRV] timing-driven DRV settings
[01/19 00:10:42    273s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:10:42    273s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2361.2M, EPOCH TIME: 1705615842.801227
[01/19 00:10:42    273s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2361.2M, EPOCH TIME: 1705615842.801451
[01/19 00:10:42    273s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:42    273s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:10:42    273s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:42    273s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:10:42    273s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:42    273s] Info: violation cost 207.035446 (cap = 0.000000, tran = 207.035446, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:42    273s] |    17|   176|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|       0|       0|       0| 72.06%|          |         |
[01/19 00:10:43    274s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:43    274s] |     1|    78|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|      15|       3|      11| 72.11%| 0:00:01.0|  2408.0M|
[01/19 00:10:43    274s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:43    274s] |     1|    78|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|       0|       0|       0| 72.11%| 0:00:00.0|  2408.0M|
[01/19 00:10:43    274s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] ###############################################################################
[01/19 00:10:43    274s] #
[01/19 00:10:43    274s] #  Large fanout net report:  
[01/19 00:10:43    274s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:10:43    274s] #     - current density: 72.11
[01/19 00:10:43    274s] #
[01/19 00:10:43    274s] #  List of high fanout nets:
[01/19 00:10:43    274s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:10:43    274s] #
[01/19 00:10:43    274s] ###############################################################################
[01/19 00:10:43    274s] Bottom Preferred Layer:
[01/19 00:10:43    274s]     None
[01/19 00:10:43    274s] Via Pillar Rule:
[01/19 00:10:43    274s]     None
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] =======================================================================
[01/19 00:10:43    274s]                 Reasons for remaining drv violations
[01/19 00:10:43    274s] =======================================================================
[01/19 00:10:43    274s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] MultiBuffering failure reasons
[01/19 00:10:43    274s] ------------------------------------------------
[01/19 00:10:43    274s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2408.0M) ***
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] Total-nets :: 11504, Stn-nets :: 182, ratio :: 1.58206 %, Total-len 200357, Stn-len 1466.41
[01/19 00:10:43    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2388.9M, EPOCH TIME: 1705615843.355476
[01/19 00:10:43    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10656).
[01/19 00:10:43    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:43    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:43    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:43    274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2304.9M, EPOCH TIME: 1705615843.393324
[01/19 00:10:43    274s] TotalInstCnt at PhyDesignMc Destruction: 10656
[01/19 00:10:43    274s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:43    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.14
[01/19 00:10:43    274s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:34.2/0:20:05.8 (0.2), mem = 2304.9M
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] =============================================================================================
[01/19 00:10:43    274s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.35-s114_1
[01/19 00:10:43    274s] =============================================================================================
[01/19 00:10:43    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:43    274s] ---------------------------------------------------------------------------------------------
[01/19 00:10:43    274s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:43    274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:43    274s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:43    274s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:10:43    274s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:43    274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:43    274s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:43    274s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:10:43    274s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:43    274s] [ OptEval                ]      2   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:43    274s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[01/19 00:10:43    274s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:43    274s] [ IncrDelayCalc          ]      6   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:43    274s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.2
[01/19 00:10:43    274s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:10:43    274s] [ PowerUnitCalc          ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:43    274s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:10:43    274s] [ MISC                   ]          0:00:00.8  (  48.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:43    274s] ---------------------------------------------------------------------------------------------
[01/19 00:10:43    274s]  DrvOpt #5 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:10:43    274s] ---------------------------------------------------------------------------------------------
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] End: GigaOpt postEco DRV Optimization
[01/19 00:10:43    274s] Running refinePlace -preserveRouting true -hardFence false
[01/19 00:10:43    274s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2304.9M, EPOCH TIME: 1705615843.639756
[01/19 00:10:43    274s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2304.9M, EPOCH TIME: 1705615843.639856
[01/19 00:10:43    274s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2304.9M, EPOCH TIME: 1705615843.639963
[01/19 00:10:43    274s] Processing tracks to init pin-track alignment.
[01/19 00:10:43    274s] z: 2, totalTracks: 1
[01/19 00:10:43    274s] z: 4, totalTracks: 1
[01/19 00:10:43    274s] z: 6, totalTracks: 1
[01/19 00:10:43    274s] z: 8, totalTracks: 1
[01/19 00:10:43    274s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:43    274s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2304.9M, EPOCH TIME: 1705615843.650464
[01/19 00:10:43    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:43    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:43    274s] OPERPROF:         Starting CMU at level 5, MEM:2304.9M, EPOCH TIME: 1705615843.682478
[01/19 00:10:43    274s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2304.9M, EPOCH TIME: 1705615843.683563
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:43    274s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2304.9M, EPOCH TIME: 1705615843.685074
[01/19 00:10:43    274s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2304.9M, EPOCH TIME: 1705615843.685162
[01/19 00:10:43    274s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1705615843.685228
[01/19 00:10:43    274s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2304.9MB).
[01/19 00:10:43    274s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2304.9M, EPOCH TIME: 1705615843.687340
[01/19 00:10:43    274s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.048, MEM:2304.9M, EPOCH TIME: 1705615843.687398
[01/19 00:10:43    274s] TDRefine: refinePlace mode is spiral
[01/19 00:10:43    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.5
[01/19 00:10:43    274s] OPERPROF:   Starting RefinePlace at level 2, MEM:2304.9M, EPOCH TIME: 1705615843.687474
[01/19 00:10:43    274s] *** Starting refinePlace (0:04:34 mem=2304.9M) ***
[01/19 00:10:43    274s] Total net bbox length = 2.155e+05 (1.041e+05 1.115e+05) (ext = 5.069e+04)
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:43    274s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:43    274s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] Starting Small incrNP...
[01/19 00:10:43    274s] User Input Parameters:
[01/19 00:10:43    274s] - Congestion Driven    : Off
[01/19 00:10:43    274s] - Timing Driven        : Off
[01/19 00:10:43    274s] - Area-Violation Based : Off
[01/19 00:10:43    274s] - Start Rollback Level : -5
[01/19 00:10:43    274s] - Legalized            : On
[01/19 00:10:43    274s] - Window Based         : Off
[01/19 00:10:43    274s] - eDen incr mode       : Off
[01/19 00:10:43    274s] - Small incr mode      : On
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2304.9M, EPOCH TIME: 1705615843.705836
[01/19 00:10:43    274s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2304.9M, EPOCH TIME: 1705615843.707811
[01/19 00:10:43    274s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2304.9M, EPOCH TIME: 1705615843.710603
[01/19 00:10:43    274s] default core: bins with density > 0.750 = 62.72 % ( 106 / 169 )
[01/19 00:10:43    274s] Density distribution unevenness ratio = 10.743%
[01/19 00:10:43    274s] Density distribution unevenness ratio (U70) = 10.743%
[01/19 00:10:43    274s] Density distribution unevenness ratio (U80) = 4.040%
[01/19 00:10:43    274s] Density distribution unevenness ratio (U90) = 0.352%
[01/19 00:10:43    274s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.005, MEM:2304.9M, EPOCH TIME: 1705615843.710720
[01/19 00:10:43    274s] cost 0.984012, thresh 1.000000
[01/19 00:10:43    274s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2304.9M)
[01/19 00:10:43    274s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:43    274s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2304.9M, EPOCH TIME: 1705615843.711330
[01/19 00:10:43    274s] Starting refinePlace ...
[01/19 00:10:43    274s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:43    274s] One DDP V2 for no tweak run.
[01/19 00:10:43    274s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:43    274s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2304.9M, EPOCH TIME: 1705615843.738934
[01/19 00:10:43    274s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:10:43    274s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2304.9M, EPOCH TIME: 1705615843.739064
[01/19 00:10:43    274s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1705615843.739290
[01/19 00:10:43    274s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2304.9M, EPOCH TIME: 1705615843.739349
[01/19 00:10:43    274s] DDP markSite nrRow 128 nrJob 128
[01/19 00:10:43    274s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1705615843.739838
[01/19 00:10:43    274s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2304.9M, EPOCH TIME: 1705615843.739910
[01/19 00:10:43    274s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:10:43    274s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2304.9M, EPOCH TIME: 1705615843.746231
[01/19 00:10:43    274s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2304.9M, EPOCH TIME: 1705615843.746311
[01/19 00:10:43    274s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2304.9M, EPOCH TIME: 1705615843.748786
[01/19 00:10:43    274s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:10:43    274s]  ** Cut row section real time 0:00:00.0.
[01/19 00:10:43    274s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.003, MEM:2304.9M, EPOCH TIME: 1705615843.748890
[01/19 00:10:43    274s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:10:43    274s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2304.9MB) @(0:04:34 - 0:04:35).
[01/19 00:10:43    274s] Move report: preRPlace moves 1074 insts, mean move: 0.44 um, max move: 3.51 um 
[01/19 00:10:43    274s] 	Max move on inst (g187041): (193.60, 42.37) --> (195.40, 40.66)
[01/19 00:10:43    274s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: AND2X4
[01/19 00:10:43    274s] wireLenOptFixPriorityInst 0 inst fixed
[01/19 00:10:43    274s] 
[01/19 00:10:43    274s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:10:44    274s] Move report: legalization moves 178 insts, mean move: 2.61 um, max move: 13.80 um spiral
[01/19 00:10:44    274s] 	Max move on inst (FE_OFC1056_n_2680): (208.00, 122.74) --> (221.80, 122.74)
[01/19 00:10:44    274s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:10:44    274s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:44    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2308.0MB) @(0:04:35 - 0:04:35).
[01/19 00:10:44    274s] Move report: Detail placement moves 1214 insts, mean move: 0.76 um, max move: 13.80 um 
[01/19 00:10:44    274s] 	Max move on inst (FE_OFC1056_n_2680): (208.00, 122.74) --> (221.80, 122.74)
[01/19 00:10:44    274s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2308.0MB
[01/19 00:10:44    274s] Statistics of distance of Instance movement in refine placement:
[01/19 00:10:44    274s]   maximum (X+Y) =        13.80 um
[01/19 00:10:44    274s]   inst (FE_OFC1056_n_2680) with max move: (208, 122.74) -> (221.8, 122.74)
[01/19 00:10:44    274s]   mean    (X+Y) =         0.76 um
[01/19 00:10:44    274s] Summary Report:
[01/19 00:10:44    274s] Instances move: 1214 (out of 10656 movable)
[01/19 00:10:44    274s] Instances flipped: 0
[01/19 00:10:44    274s] Mean displacement: 0.76 um
[01/19 00:10:44    274s] Max displacement: 13.80 um (Instance: FE_OFC1056_n_2680) (208, 122.74) -> (221.8, 122.74)
[01/19 00:10:44    274s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:10:44    274s] Total instances moved : 1214
[01/19 00:10:44    274s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.430, REAL:0.424, MEM:2308.0M, EPOCH TIME: 1705615844.135829
[01/19 00:10:44    274s] Total net bbox length = 2.161e+05 (1.044e+05 1.117e+05) (ext = 5.069e+04)
[01/19 00:10:44    274s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2308.0MB
[01/19 00:10:44    274s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2308.0MB) @(0:04:34 - 0:04:35).
[01/19 00:10:44    274s] *** Finished refinePlace (0:04:35 mem=2308.0M) ***
[01/19 00:10:44    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.5
[01/19 00:10:44    274s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.460, REAL:0.454, MEM:2308.0M, EPOCH TIME: 1705615844.141249
[01/19 00:10:44    274s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2308.0M, EPOCH TIME: 1705615844.141321
[01/19 00:10:44    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10656).
[01/19 00:10:44    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    274s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.036, MEM:2305.0M, EPOCH TIME: 1705615844.177682
[01/19 00:10:44    274s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.540, REAL:0.538, MEM:2305.0M, EPOCH TIME: 1705615844.177810
[01/19 00:10:44    274s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[01/19 00:10:44    274s] GigaOpt: Skipping nonLegal postEco optimization
[01/19 00:10:44    275s] Design TNS changes after trial route: 0.000 -> 0.000
[01/19 00:10:44    275s] GigaOpt: Skipping post-eco TNS optimization
[01/19 00:10:44    275s]   Timing/DRV Snapshot: (REF)
[01/19 00:10:44    275s]      Weighted WNS: 0.000
[01/19 00:10:44    275s]       All  PG WNS: 0.000
[01/19 00:10:44    275s]       High PG WNS: 0.000
[01/19 00:10:44    275s]       All  PG TNS: 0.000
[01/19 00:10:44    275s]       High PG TNS: 0.000
[01/19 00:10:44    275s]       Low  PG TNS: 0.000
[01/19 00:10:44    275s]          Tran DRV: 1 (1)
[01/19 00:10:44    275s]           Cap DRV: 0 (1)
[01/19 00:10:44    275s]        Fanout DRV: 0 (0)
[01/19 00:10:44    275s]            Glitch: 0 (0)
[01/19 00:10:44    275s]    Category Slack: { [L, 1.119] [H, 1.825] }
[01/19 00:10:44    275s] 
[01/19 00:10:44    275s] **optDesign ... cpu = 0:02:17, real = 0:02:17, mem = 1835.4M, totSessionCpu=0:04:35 **
[01/19 00:10:44    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.1M, EPOCH TIME: 1705615844.711790
[01/19 00:10:44    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    275s] 
[01/19 00:10:44    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:44    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2305.1M, EPOCH TIME: 1705615844.745262
[01/19 00:10:44    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:44    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.119  |  1.825  |  1.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.288   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:10:45    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.3M, EPOCH TIME: 1705615845.052085
[01/19 00:10:45    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:45    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2353.3M, EPOCH TIME: 1705615845.086170
[01/19 00:10:45    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] Density: 72.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -nativePathGroupFlow -noRouting
[01/19 00:10:45    275s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:45    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=2353.3M
[01/19 00:10:45    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=2353.3M
[01/19 00:10:45    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.3M, EPOCH TIME: 1705615845.135105
[01/19 00:10:45    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:45    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2353.3M, EPOCH TIME: 1705615845.169050
[01/19 00:10:45    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin: Leakage Power Optimization
[01/19 00:10:45    275s] Processing average sequential pin duty cycle 
[01/19 00:10:45    275s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Power Analysis
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s]              0V	    VSS
[01/19 00:10:45    275s]            0.9V	    VDD
[01/19 00:10:45    275s] Begin Processing Timing Library for Power Calculation
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Processing Timing Library for Power Calculation
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.62MB/3834.34MB/1885.99MB)
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.62MB/3834.34MB/1885.99MB)
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Processing User Attributes
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.62MB/3834.34MB/1885.99MB)
[01/19 00:10:45    275s] 
[01/19 00:10:45    275s] Begin Processing Signal Activity
[01/19 00:10:45    275s] 
[01/19 00:10:45    276s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.89MB/3834.34MB/1885.99MB)
[01/19 00:10:45    276s] 
[01/19 00:10:45    276s] Begin Power Computation
[01/19 00:10:45    276s] 
[01/19 00:10:45    276s]       ----------------------------------------------------------
[01/19 00:10:45    276s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:10:45    276s]       # of cell(s) missing power table: 0
[01/19 00:10:45    276s]       # of cell(s) missing leakage table: 0
[01/19 00:10:45    276s]       ----------------------------------------------------------
[01/19 00:10:45    276s] 
[01/19 00:10:45    276s] 
[01/19 00:10:46    276s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:10:46    276s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.89MB/3834.34MB/1885.99MB)
[01/19 00:10:46    276s] 
[01/19 00:10:46    276s] Begin Processing User Attributes
[01/19 00:10:46    276s] 
[01/19 00:10:46    276s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1835.89MB/3834.34MB/1885.99MB)
[01/19 00:10:46    276s] 
[01/19 00:10:46    276s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1835.89MB/3834.34MB/1885.99MB)
[01/19 00:10:46    276s] 
[01/19 00:10:46    277s] *



[01/19 00:10:46    277s] Total Power
[01/19 00:10:46    277s] -----------------------------------------------------------------------------------------
[01/19 00:10:46    277s] Total Leakage Power:         0.00051689
[01/19 00:10:46    277s] -----------------------------------------------------------------------------------------
[01/19 00:10:46    277s] Processing average sequential pin duty cycle 
[01/19 00:10:46    277s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:10:46    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2372.4M
[01/19 00:10:46    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2372.4M, EPOCH TIME: 1705615846.526434
[01/19 00:10:46    277s] Processing tracks to init pin-track alignment.
[01/19 00:10:46    277s] z: 2, totalTracks: 1
[01/19 00:10:46    277s] z: 4, totalTracks: 1
[01/19 00:10:46    277s] z: 6, totalTracks: 1
[01/19 00:10:46    277s] z: 8, totalTracks: 1
[01/19 00:10:46    277s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:10:46    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2372.4M, EPOCH TIME: 1705615846.537154
[01/19 00:10:46    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:46    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:46    277s] 
[01/19 00:10:46    277s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:46    277s] OPERPROF:     Starting CMU at level 3, MEM:2372.4M, EPOCH TIME: 1705615846.569072
[01/19 00:10:46    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2372.4M, EPOCH TIME: 1705615846.570113
[01/19 00:10:46    277s] 
[01/19 00:10:46    277s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:10:46    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2372.4M, EPOCH TIME: 1705615846.571624
[01/19 00:10:46    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2372.4M, EPOCH TIME: 1705615846.571710
[01/19 00:10:46    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1705615846.571774
[01/19 00:10:46    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2372.4MB).
[01/19 00:10:46    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2372.4M, EPOCH TIME: 1705615846.573627
[01/19 00:10:46    277s] TotalInstCnt at PhyDesignMc Initialization: 10656
[01/19 00:10:46    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2372.4M
[01/19 00:10:46    277s]   Timing Snapshot: (REF)
[01/19 00:10:46    277s]      Weighted WNS: 0.000
[01/19 00:10:46    277s]       All  PG WNS: 0.000
[01/19 00:10:46    277s]       High PG WNS: 0.000
[01/19 00:10:46    277s]       All  PG TNS: 0.000
[01/19 00:10:46    277s]       High PG TNS: 0.000
[01/19 00:10:46    277s]       Low  PG TNS: 0.000
[01/19 00:10:46    277s]    Category Slack: { [L, 1.119] [H, 1.825] }
[01/19 00:10:46    277s] 
[01/19 00:10:46    277s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.119|0.000|
|reg2reg   |1.825|0.000|
|HEPG      |1.825|0.000|
|All Paths |1.119|0.000|
+----------+-----+-----+

[01/19 00:10:46    277s] Begin: Core Leakage Power Optimization
[01/19 00:10:46    277s] *** PowerOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:37.6/0:20:09.2 (0.2), mem = 2372.4M
[01/19 00:10:46    277s] Processing average sequential pin duty cycle 
[01/19 00:10:46    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.15
[01/19 00:10:46    277s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:46    277s] ### Creating RouteCongInterface, started
[01/19 00:10:47    277s] 
[01/19 00:10:47    277s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:10:47    277s] 
[01/19 00:10:47    277s] #optDebug: {0, 1.000}
[01/19 00:10:47    277s] ### Creating RouteCongInterface, finished
[01/19 00:10:47    277s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:47    277s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=2372.4M
[01/19 00:10:47    277s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=2372.4M
[01/19 00:10:47    277s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2372.4M, EPOCH TIME: 1705615847.291507
[01/19 00:10:47    277s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1705615847.291807
[01/19 00:10:47    278s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:47    278s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:47    278s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:10:47    278s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:47    278s] |   72.11%|        -|  -0.125|   0.000|   0:00:00.0| 2372.4M|
[01/19 00:10:47    278s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:47    278s] Running power reclaim iteration with 0.00095 cutoff 
[01/19 00:10:48    279s] |   72.11%|        0|  -0.125|   0.000|   0:00:01.0| 2372.4M|
[01/19 00:10:48    279s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:48    279s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:10:48    279s] --------------------------------------------------------------
[01/19 00:10:48    279s] |                                   | Total     | Sequential |
[01/19 00:10:48    279s] --------------------------------------------------------------
[01/19 00:10:48    279s] | Num insts resized                 |       0  |       0    |
[01/19 00:10:48    279s] | Num insts undone                  |       0  |       0    |
[01/19 00:10:48    279s] | Num insts Downsized               |       0  |       0    |
[01/19 00:10:48    279s] | Num insts Samesized               |       0  |       0    |
[01/19 00:10:48    279s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:10:48    279s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:10:48    279s] --------------------------------------------------------------
[01/19 00:10:48    279s] Bottom Preferred Layer:
[01/19 00:10:48    279s]     None
[01/19 00:10:48    279s] Via Pillar Rule:
[01/19 00:10:48    279s]     None
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:10:48    279s] End: Core Leakage Power Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
[01/19 00:10:48    279s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:48    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.15
[01/19 00:10:48    279s] *** PowerOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:39.1/0:20:10.7 (0.2), mem = 2372.4M
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] =============================================================================================
[01/19 00:10:48    279s]  Step TAT Report : PowerOpt #1 / place_opt_design #1                            21.35-s114_1
[01/19 00:10:48    279s] =============================================================================================
[01/19 00:10:48    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:48    279s] ---------------------------------------------------------------------------------------------
[01/19 00:10:48    279s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:48    279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:48    279s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:10:48    279s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:10:48    279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:48    279s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  25.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:48    279s] [ OptimizationStep       ]      1   0:00:00.2  (  15.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:10:48    279s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:48    279s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:48    279s] [ OptEval                ]      1   0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:48    279s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:48    279s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:48    279s] [ MISC                   ]          0:00:00.5  (  29.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:10:48    279s] ---------------------------------------------------------------------------------------------
[01/19 00:10:48    279s]  PowerOpt #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:10:48    279s] ---------------------------------------------------------------------------------------------
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] OPT: Doing preprocessing before recovery...
[01/19 00:10:48    279s] OptDebug: Start of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.119|0.000|
|reg2reg   |1.825|0.000|
|HEPG      |1.825|0.000|
|All Paths |1.119|0.000|
+----------+-----+-----+

[01/19 00:10:48    279s] OptDebug: End of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.119|0.000|
|reg2reg   |1.825|0.000|
|HEPG      |1.825|0.000|
|All Paths |1.119|0.000|
+----------+-----+-----+

[01/19 00:10:48    279s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:48    279s]   Timing Snapshot: (TGT)
[01/19 00:10:48    279s]      Weighted WNS: 0.000
[01/19 00:10:48    279s]       All  PG WNS: 0.000
[01/19 00:10:48    279s]       High PG WNS: 0.000
[01/19 00:10:48    279s]       All  PG TNS: 0.000
[01/19 00:10:48    279s]       High PG TNS: 0.000
[01/19 00:10:48    279s]       Low  PG TNS: 0.000
[01/19 00:10:48    279s]    Category Slack: { [L, 1.119] [H, 1.825] }
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] Checking setup slack degradation ...
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] Recovery Manager:
[01/19 00:10:48    279s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:10:48    279s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:10:48    279s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[01/19 00:10:48    279s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[01/19 00:10:48    279s] 
[01/19 00:10:48    279s] Begin: Core Leakage Power Optimization
[01/19 00:10:48    279s] *** PowerOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:39.6/0:20:11.2 (0.2), mem = 2372.4M
[01/19 00:10:48    279s] Processing average sequential pin duty cycle 
[01/19 00:10:48    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.16
[01/19 00:10:49    279s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:49    279s] ### Creating RouteCongInterface, started
[01/19 00:10:49    279s] 
[01/19 00:10:49    279s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:10:49    279s] 
[01/19 00:10:49    279s] #optDebug: {0, 1.000}
[01/19 00:10:49    279s] ### Creating RouteCongInterface, finished
[01/19 00:10:49    279s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:49    279s] ### Creating LA Mngr. totSessionCpu=0:04:40 mem=2372.4M
[01/19 00:10:49    279s] ### Creating LA Mngr, finished. totSessionCpu=0:04:40 mem=2372.4M
[01/19 00:10:49    280s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2372.4M, EPOCH TIME: 1705615849.347893
[01/19 00:10:49    280s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1705615849.348171
[01/19 00:10:49    280s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:49    280s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.11
[01/19 00:10:49    280s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:49    280s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:10:49    280s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:49    280s] |   72.11%|        -|   0.000|   0.000|   0:00:00.0| 2372.4M|
[01/19 00:10:49    280s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:49    280s] Running power reclaim iteration with 0.00095 cutoff 
[01/19 00:10:50    281s] |   72.11%|        0|   0.000|   0.000|   0:00:01.0| 2372.4M|
[01/19 00:10:50    281s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:10:50    281s] +---------+---------+--------+--------+------------+--------+
[01/19 00:10:50    281s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.11
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:10:50    281s] --------------------------------------------------------------
[01/19 00:10:50    281s] |                                   | Total     | Sequential |
[01/19 00:10:50    281s] --------------------------------------------------------------
[01/19 00:10:50    281s] | Num insts resized                 |       0  |       0    |
[01/19 00:10:50    281s] | Num insts undone                  |       0  |       0    |
[01/19 00:10:50    281s] | Num insts Downsized               |       0  |       0    |
[01/19 00:10:50    281s] | Num insts Samesized               |       0  |       0    |
[01/19 00:10:50    281s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:10:50    281s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:10:50    281s] --------------------------------------------------------------
[01/19 00:10:50    281s] Bottom Preferred Layer:
[01/19 00:10:50    281s]     None
[01/19 00:10:50    281s] Via Pillar Rule:
[01/19 00:10:50    281s]     None
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:10:50    281s] End: Core Leakage Power Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[01/19 00:10:50    281s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:50    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.16
[01/19 00:10:50    281s] *** PowerOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:04:41.1/0:20:12.7 (0.2), mem = 2372.4M
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] =============================================================================================
[01/19 00:10:50    281s]  Step TAT Report : PowerOpt #2 / place_opt_design #1                            21.35-s114_1
[01/19 00:10:50    281s] =============================================================================================
[01/19 00:10:50    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:50    281s] ---------------------------------------------------------------------------------------------
[01/19 00:10:50    281s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:50    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:50    281s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:10:50    281s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:50    281s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:50    281s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  27.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:50    281s] [ OptimizationStep       ]      1   0:00:00.2  (  12.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:10:50    281s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:50    281s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:50    281s] [ OptEval                ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:50    281s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:50    281s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:50    281s] [ MISC                   ]          0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:10:50    281s] ---------------------------------------------------------------------------------------------
[01/19 00:10:50    281s]  PowerOpt #2 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:10:50    281s] ---------------------------------------------------------------------------------------------
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2372.4M, EPOCH TIME: 1705615850.422929
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10656).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2362.4M, EPOCH TIME: 1705615850.460383
[01/19 00:10:50    281s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2362.4M, EPOCH TIME: 1705615850.464963
[01/19 00:10:50    281s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2362.4M, EPOCH TIME: 1705615850.465126
[01/19 00:10:50    281s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2362.4M, EPOCH TIME: 1705615850.478850
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:50    281s] OPERPROF:       Starting CMU at level 4, MEM:2362.4M, EPOCH TIME: 1705615850.510780
[01/19 00:10:50    281s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2362.4M, EPOCH TIME: 1705615850.511816
[01/19 00:10:50    281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2362.4M, EPOCH TIME: 1705615850.513324
[01/19 00:10:50    281s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2362.4M, EPOCH TIME: 1705615850.513414
[01/19 00:10:50    281s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2362.4M, EPOCH TIME: 1705615850.513479
[01/19 00:10:50    281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.050, MEM:2362.4M, EPOCH TIME: 1705615850.515338
[01/19 00:10:50    281s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.050, MEM:2362.4M, EPOCH TIME: 1705615850.515399
[01/19 00:10:50    281s] TDRefine: refinePlace mode is spiral
[01/19 00:10:50    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.6
[01/19 00:10:50    281s] OPERPROF: Starting RefinePlace at level 1, MEM:2362.4M, EPOCH TIME: 1705615850.515478
[01/19 00:10:50    281s] *** Starting refinePlace (0:04:41 mem=2362.4M) ***
[01/19 00:10:50    281s] Total net bbox length = 2.161e+05 (1.044e+05 1.117e+05) (ext = 5.069e+04)
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:50    281s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:50    281s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:50    281s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:50    281s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2362.4M, EPOCH TIME: 1705615850.533081
[01/19 00:10:50    281s] Starting refinePlace ...
[01/19 00:10:50    281s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:50    281s] One DDP V2 for no tweak run.
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:10:50    281s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:10:50    281s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:10:50    281s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:50    281s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2362.4MB) @(0:04:41 - 0:04:41).
[01/19 00:10:50    281s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:50    281s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2362.4MB
[01/19 00:10:50    281s] Statistics of distance of Instance movement in refine placement:
[01/19 00:10:50    281s]   maximum (X+Y) =         0.00 um
[01/19 00:10:50    281s]   mean    (X+Y) =         0.00 um
[01/19 00:10:50    281s] Summary Report:
[01/19 00:10:50    281s] Instances move: 0 (out of 10656 movable)
[01/19 00:10:50    281s] Instances flipped: 0
[01/19 00:10:50    281s] Mean displacement: 0.00 um
[01/19 00:10:50    281s] Max displacement: 0.00 um 
[01/19 00:10:50    281s] Total instances moved : 0
[01/19 00:10:50    281s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.235, MEM:2362.4M, EPOCH TIME: 1705615850.768495
[01/19 00:10:50    281s] Total net bbox length = 2.161e+05 (1.044e+05 1.117e+05) (ext = 5.069e+04)
[01/19 00:10:50    281s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2362.4MB
[01/19 00:10:50    281s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2362.4MB) @(0:04:41 - 0:04:41).
[01/19 00:10:50    281s] *** Finished refinePlace (0:04:41 mem=2362.4M) ***
[01/19 00:10:50    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.6
[01/19 00:10:50    281s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.258, MEM:2362.4M, EPOCH TIME: 1705615850.773722
[01/19 00:10:50    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2362.4M, EPOCH TIME: 1705615850.838541
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10656).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:2362.4M, EPOCH TIME: 1705615850.875663
[01/19 00:10:50    281s] *** maximum move = 0.00 um ***
[01/19 00:10:50    281s] *** Finished re-routing un-routed nets (2362.4M) ***
[01/19 00:10:50    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:2382.4M, EPOCH TIME: 1705615850.912588
[01/19 00:10:50    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2382.4M, EPOCH TIME: 1705615850.923412
[01/19 00:10:50    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:50    281s] 
[01/19 00:10:50    281s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:50    281s] OPERPROF:     Starting CMU at level 3, MEM:2382.4M, EPOCH TIME: 1705615850.958542
[01/19 00:10:50    281s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2382.4M, EPOCH TIME: 1705615850.959595
[01/19 00:10:50    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2382.4M, EPOCH TIME: 1705615850.961105
[01/19 00:10:50    281s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2382.4M, EPOCH TIME: 1705615850.961211
[01/19 00:10:50    281s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2382.4M, EPOCH TIME: 1705615850.961278
[01/19 00:10:50    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2382.4M, EPOCH TIME: 1705615850.963275
[01/19 00:10:51    281s] 
[01/19 00:10:51    281s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2382.4M) ***
[01/19 00:10:51    281s] Info: violation cost 207.837646 (cap = 0.000000, tran = 207.837646, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:51    281s] Running DRV recovery as an increase was found in the number of tran violations from 1 to 5.
[01/19 00:10:51    281s] skipped the cell partition in DRV
[01/19 00:10:51    281s] *** DrvOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:41.9/0:20:13.5 (0.2), mem = 2382.4M
[01/19 00:10:51    281s] Info: 1 clock net  excluded from IPO operation.
[01/19 00:10:51    281s] Processing average sequential pin duty cycle 
[01/19 00:10:51    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.17
[01/19 00:10:51    282s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506119, 0.000506119
[01/19 00:10:51    282s] ### Creating RouteCongInterface, started
[01/19 00:10:51    282s] 
[01/19 00:10:51    282s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:10:51    282s] 
[01/19 00:10:51    282s] #optDebug: {0, 1.000}
[01/19 00:10:51    282s] ### Creating RouteCongInterface, finished
[01/19 00:10:51    282s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:10:51    282s] ### Creating LA Mngr. totSessionCpu=0:04:42 mem=2382.4M
[01/19 00:10:51    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:42 mem=2382.4M
[01/19 00:10:51    282s]  unitDynamic=0.010666208656 unitLeakage=0.0106662, designSmallDynamic=0.010666208656 designSmallLeakge=0.010666208656 largestInvLkgPwrAreaRatio=0.000000004965 smallCellArea_=2736000.0 
[01/19 00:10:52    282s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:10:52    282s] [GPS-DRV] maxDensity (design): 1
[01/19 00:10:52    282s] [GPS-DRV] maxLocalDensity: 1
[01/19 00:10:52    282s] [GPS-DRV] isLegalOnly: 1
[01/19 00:10:52    282s] [GPS-DRV] MaintainWNS: 1
[01/19 00:10:52    282s] [GPS-DRV] All active and enabled setup views
[01/19 00:10:52    282s] [GPS-DRV]     default_emulate_view
[01/19 00:10:52    282s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:52    282s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:10:52    282s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:10:52    282s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:10:52    282s] [GPS-DRV] timing-driven DRV settings
[01/19 00:10:52    282s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:10:52    282s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2427.1M, EPOCH TIME: 1705615852.018952
[01/19 00:10:52    282s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2427.1M, EPOCH TIME: 1705615852.019159
[01/19 00:10:52    282s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:52    282s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:10:52    282s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:52    282s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:10:52    282s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:52    282s] Info: violation cost 220.028442 (cap = 0.000000, tran = 220.028442, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:52    282s] |    75|   514|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|       0|       0|       0| 72.11%|          |         |
[01/19 00:10:53    284s] Info: violation cost 212.805710 (cap = 0.000000, tran = 212.805710, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:53    284s] |     3|    97|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|      11|       0|      61| 72.16%| 0:00:01.0|  2472.3M|
[01/19 00:10:53    284s] Info: violation cost 212.779282 (cap = 0.000000, tran = 212.779282, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:53    284s] |     2|    95|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|       0|       0|       1| 72.16%| 0:00:00.0|  2472.3M|
[01/19 00:10:53    284s] Info: violation cost 205.098373 (cap = 0.000000, tran = 205.098373, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:10:53    284s] |     1|    78|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|       0|       0|       0| 72.16%| 0:00:00.0|  2472.3M|
[01/19 00:10:53    284s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] ###############################################################################
[01/19 00:10:53    284s] #
[01/19 00:10:53    284s] #  Large fanout net report:  
[01/19 00:10:53    284s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:10:53    284s] #     - current density: 72.16
[01/19 00:10:53    284s] #
[01/19 00:10:53    284s] #  List of high fanout nets:
[01/19 00:10:53    284s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:10:53    284s] #
[01/19 00:10:53    284s] ###############################################################################
[01/19 00:10:53    284s] Bottom Preferred Layer:
[01/19 00:10:53    284s]     None
[01/19 00:10:53    284s] Via Pillar Rule:
[01/19 00:10:53    284s]     None
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] =======================================================================
[01/19 00:10:53    284s]                 Reasons for remaining drv violations
[01/19 00:10:53    284s] =======================================================================
[01/19 00:10:53    284s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2472.3M) ***
[01/19 00:10:53    284s] 
[01/19 00:10:53    284s] Total-nets :: 11515, Stn-nets :: 208, ratio :: 1.80634 %, Total-len 200426, Stn-len 2139.72
[01/19 00:10:54    284s] (I,S,L,T): default_emulate_view: NA, NA, 0.000508318, 0.000508318
[01/19 00:10:54    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.17
[01/19 00:10:54    284s] *** DrvOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:44.7/0:20:16.4 (0.2), mem = 2462.7M
[01/19 00:10:54    284s] 
[01/19 00:10:54    284s] =============================================================================================
[01/19 00:10:54    284s]  Step TAT Report : DrvOpt #6 / place_opt_design #1                              21.35-s114_1
[01/19 00:10:54    284s] =============================================================================================
[01/19 00:10:54    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:10:54    284s] ---------------------------------------------------------------------------------------------
[01/19 00:10:54    284s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:54    284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:54    284s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:10:54    284s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:10:54    284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:54    284s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[01/19 00:10:54    284s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[01/19 00:10:54    284s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:10:54    284s] [ OptEval                ]      4   0:00:01.3  (  46.4 % )     0:00:01.3 /  0:00:01.3    1.0
[01/19 00:10:54    284s] [ OptCommit              ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[01/19 00:10:54    284s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:54    284s] [ IncrDelayCalc          ]     15   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:10:54    284s] [ DrvFindVioNets         ]      4   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:10:54    284s] [ DrvComputeSummary      ]      4   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/19 00:10:54    284s] [ PowerUnitCalc          ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:10:54    284s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/19 00:10:54    284s] [ MISC                   ]          0:00:00.7  (  25.9 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:10:54    284s] ---------------------------------------------------------------------------------------------
[01/19 00:10:54    284s]  DrvOpt #6 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[01/19 00:10:54    284s] ---------------------------------------------------------------------------------------------
[01/19 00:10:54    284s] 
[01/19 00:10:54    284s]   Timing Snapshot: (TGT)
[01/19 00:10:54    284s]      Weighted WNS: 0.000
[01/19 00:10:54    284s]       All  PG WNS: 0.000
[01/19 00:10:54    284s]       High PG WNS: 0.000
[01/19 00:10:54    284s]       All  PG TNS: 0.000
[01/19 00:10:54    284s]       High PG TNS: 0.000
[01/19 00:10:54    284s]       Low  PG TNS: 0.000
[01/19 00:10:54    284s]    Category Slack: { [L, 1.153] [H, 1.825] }
[01/19 00:10:54    284s] 
[01/19 00:10:54    284s] Checking setup slack degradation ...
[01/19 00:10:54    284s] 
[01/19 00:10:54    284s] Recovery Manager:
[01/19 00:10:54    284s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:10:54    284s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:10:54    284s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[01/19 00:10:54    284s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[01/19 00:10:54    284s] 
[01/19 00:10:54    284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2462.7M, EPOCH TIME: 1705615854.280158
[01/19 00:10:54    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10667).
[01/19 00:10:54    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:2412.7M, EPOCH TIME: 1705615854.317230
[01/19 00:10:54    285s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2412.7M, EPOCH TIME: 1705615854.320661
[01/19 00:10:54    285s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2412.7M, EPOCH TIME: 1705615854.320811
[01/19 00:10:54    285s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2412.7M, EPOCH TIME: 1705615854.331318
[01/19 00:10:54    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:54    285s] OPERPROF:       Starting CMU at level 4, MEM:2412.7M, EPOCH TIME: 1705615854.362866
[01/19 00:10:54    285s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2412.7M, EPOCH TIME: 1705615854.363940
[01/19 00:10:54    285s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2412.7M, EPOCH TIME: 1705615854.365445
[01/19 00:10:54    285s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2412.7M, EPOCH TIME: 1705615854.365539
[01/19 00:10:54    285s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2412.7M, EPOCH TIME: 1705615854.365605
[01/19 00:10:54    285s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.047, MEM:2412.7M, EPOCH TIME: 1705615854.367467
[01/19 00:10:54    285s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.047, MEM:2412.7M, EPOCH TIME: 1705615854.367541
[01/19 00:10:54    285s] TDRefine: refinePlace mode is spiral
[01/19 00:10:54    285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.7
[01/19 00:10:54    285s] OPERPROF: Starting RefinePlace at level 1, MEM:2412.7M, EPOCH TIME: 1705615854.367623
[01/19 00:10:54    285s] *** Starting refinePlace (0:04:45 mem=2412.7M) ***
[01/19 00:10:54    285s] Total net bbox length = 2.163e+05 (1.044e+05 1.118e+05) (ext = 5.069e+04)
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:54    285s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:54    285s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:54    285s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:54    285s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2412.7M, EPOCH TIME: 1705615854.384707
[01/19 00:10:54    285s] Starting refinePlace ...
[01/19 00:10:54    285s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:54    285s] One DDP V2 for no tweak run.
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:10:54    285s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:10:54    285s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:10:54    285s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:10:54    285s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2412.7MB) @(0:04:45 - 0:04:45).
[01/19 00:10:54    285s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:10:54    285s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2412.7MB
[01/19 00:10:54    285s] Statistics of distance of Instance movement in refine placement:
[01/19 00:10:54    285s]   maximum (X+Y) =         0.00 um
[01/19 00:10:54    285s]   mean    (X+Y) =         0.00 um
[01/19 00:10:54    285s] Summary Report:
[01/19 00:10:54    285s] Instances move: 0 (out of 10667 movable)
[01/19 00:10:54    285s] Instances flipped: 0
[01/19 00:10:54    285s] Mean displacement: 0.00 um
[01/19 00:10:54    285s] Max displacement: 0.00 um 
[01/19 00:10:54    285s] Total instances moved : 0
[01/19 00:10:54    285s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.237, MEM:2412.7M, EPOCH TIME: 1705615854.621514
[01/19 00:10:54    285s] Total net bbox length = 2.163e+05 (1.044e+05 1.118e+05) (ext = 5.069e+04)
[01/19 00:10:54    285s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2412.7MB
[01/19 00:10:54    285s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2412.7MB) @(0:04:45 - 0:04:45).
[01/19 00:10:54    285s] *** Finished refinePlace (0:04:45 mem=2412.7M) ***
[01/19 00:10:54    285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.7
[01/19 00:10:54    285s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.259, MEM:2412.7M, EPOCH TIME: 1705615854.626755
[01/19 00:10:54    285s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2412.7M, EPOCH TIME: 1705615854.687789
[01/19 00:10:54    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10667).
[01/19 00:10:54    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2412.7M, EPOCH TIME: 1705615854.724175
[01/19 00:10:54    285s] *** maximum move = 0.00 um ***
[01/19 00:10:54    285s] *** Finished re-routing un-routed nets (2412.7M) ***
[01/19 00:10:54    285s] OPERPROF: Starting DPlace-Init at level 1, MEM:2412.7M, EPOCH TIME: 1705615854.751352
[01/19 00:10:54    285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2412.7M, EPOCH TIME: 1705615854.761759
[01/19 00:10:54    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:10:54    285s] OPERPROF:     Starting CMU at level 3, MEM:2412.7M, EPOCH TIME: 1705615854.794238
[01/19 00:10:54    285s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2412.7M, EPOCH TIME: 1705615854.795330
[01/19 00:10:54    285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2412.7M, EPOCH TIME: 1705615854.796846
[01/19 00:10:54    285s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2412.7M, EPOCH TIME: 1705615854.796934
[01/19 00:10:54    285s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2412.7M, EPOCH TIME: 1705615854.797006
[01/19 00:10:54    285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2412.7M, EPOCH TIME: 1705615854.799235
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2412.7M) ***
[01/19 00:10:54    285s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Power Analysis
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s]              0V	    VSS
[01/19 00:10:54    285s]            0.9V	    VDD
[01/19 00:10:54    285s] Begin Processing Timing Library for Power Calculation
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Processing Timing Library for Power Calculation
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.42MB/3893.79MB/1885.99MB)
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.42MB/3893.79MB/1885.99MB)
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Processing User Attributes
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.42MB/3893.79MB/1885.99MB)
[01/19 00:10:54    285s] 
[01/19 00:10:54    285s] Begin Processing Signal Activity
[01/19 00:10:54    285s] 
[01/19 00:10:55    286s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.69MB/3893.79MB/1885.99MB)
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s] Begin Power Computation
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s]       ----------------------------------------------------------
[01/19 00:10:55    286s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:10:55    286s]       # of cell(s) missing power table: 0
[01/19 00:10:55    286s]       # of cell(s) missing leakage table: 0
[01/19 00:10:55    286s]       ----------------------------------------------------------
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:10:55    286s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.69MB/3893.79MB/1885.99MB)
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s] Begin Processing User Attributes
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1838.69MB/3893.79MB/1885.99MB)
[01/19 00:10:55    286s] 
[01/19 00:10:55    286s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1838.69MB/3893.79MB/1885.99MB)
[01/19 00:10:55    286s] 
[01/19 00:10:56    286s] *



[01/19 00:10:56    286s] Total Power
[01/19 00:10:56    286s] -----------------------------------------------------------------------------------------
[01/19 00:10:56    286s] Total Leakage Power:         0.00051931
[01/19 00:10:56    286s] -----------------------------------------------------------------------------------------
[01/19 00:10:56    286s] Processing average sequential pin duty cycle 
[01/19 00:10:56    286s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2379.4M, EPOCH TIME: 1705615856.207391
[01/19 00:10:56    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:56    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:56    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:56    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:10:56    286s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2322.4M, EPOCH TIME: 1705615856.242198
[01/19 00:10:56    286s] TotalInstCnt at PhyDesignMc Destruction: 10667
[01/19 00:10:56    286s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.153|0.000|
|reg2reg   |1.825|0.000|
|HEPG      |1.825|0.000|
|All Paths |1.153|0.000|
+----------+-----+-----+

[01/19 00:10:56    286s] End: Leakage Power Optimization (cpu=0:00:09, real=0:00:10, mem=2322.39M, totSessionCpu=0:04:47).
[01/19 00:10:56    286s] **optDesign ... cpu = 0:02:29, real = 0:02:29, mem = 1836.0M, totSessionCpu=0:04:47 **
[01/19 00:10:56    286s] Register exp ratio and priority group on 0 nets on 12509 nets : 
[01/19 00:10:56    287s] 
[01/19 00:10:56    287s] Active setup views:
[01/19 00:10:56    287s]  default_emulate_view
[01/19 00:10:56    287s]   Dominating endpoints: 0
[01/19 00:10:56    287s]   Dominating TNS: -0.000
[01/19 00:10:56    287s] 
[01/19 00:10:56    287s] Extraction called for design 'picorv32' of instances=10667 and nets=12673 using extraction engine 'preRoute' .
[01/19 00:10:56    287s] PreRoute RC Extraction called for design picorv32.
[01/19 00:10:56    287s] RC Extraction called in multi-corner(1) mode.
[01/19 00:10:56    287s] RCMode: PreRoute
[01/19 00:10:56    287s]       RC Corner Indexes            0   
[01/19 00:10:56    287s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:10:56    287s] Resistance Scaling Factor    : 1.00000 
[01/19 00:10:56    287s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:10:56    287s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:10:56    287s] Shrink Factor                : 1.00000
[01/19 00:10:56    287s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:10:56    287s] Using Quantus QRC technology file ...
[01/19 00:10:56    287s] RC Grid backup saved.
[01/19 00:10:56    287s] 
[01/19 00:10:56    287s] Trim Metal Layers:
[01/19 00:10:56    287s] LayerId::1 widthSet size::1
[01/19 00:10:56    287s] LayerId::2 widthSet size::1
[01/19 00:10:56    287s] LayerId::3 widthSet size::1
[01/19 00:10:56    287s] LayerId::4 widthSet size::1
[01/19 00:10:56    287s] LayerId::5 widthSet size::1
[01/19 00:10:56    287s] LayerId::6 widthSet size::1
[01/19 00:10:56    287s] LayerId::7 widthSet size::1
[01/19 00:10:56    287s] LayerId::8 widthSet size::1
[01/19 00:10:56    287s] LayerId::9 widthSet size::1
[01/19 00:10:56    287s] LayerId::10 widthSet size::1
[01/19 00:10:56    287s] LayerId::11 widthSet size::1
[01/19 00:10:56    287s] Skipped RC grid update for preRoute extraction.
[01/19 00:10:56    287s] eee: pegSigSF::1.070000
[01/19 00:10:56    287s] Initializing multi-corner resistance tables ...
[01/19 00:10:56    287s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:10:56    287s] eee: l::2 avDens::0.268172 usedTrk::4081.307016 availTrk::15219.000000 sigTrk::4081.307016
[01/19 00:10:56    287s] eee: l::3 avDens::0.289344 usedTrk::4609.251448 availTrk::15930.000000 sigTrk::4609.251448
[01/19 00:10:56    287s] eee: l::4 avDens::0.143418 usedTrk::2035.534215 availTrk::14193.000000 sigTrk::2035.534215
[01/19 00:10:56    287s] eee: l::5 avDens::0.068021 usedTrk::893.792394 availTrk::13140.000000 sigTrk::893.792394
[01/19 00:10:56    287s] eee: l::6 avDens::0.016102 usedTrk::88.111989 availTrk::5472.000000 sigTrk::88.111989
[01/19 00:10:56    287s] eee: l::7 avDens::0.020446 usedTrk::5.520468 availTrk::270.000000 sigTrk::5.520468
[01/19 00:10:56    287s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:10:56    287s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:10:56    287s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:10:56    287s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:10:56    287s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:10:56    287s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269027 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:10:56    287s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2309.035M)
[01/19 00:10:56    287s] Skewing Data Summary (End_of_FINAL)
[01/19 00:10:57    287s] --------------------------------------------------
[01/19 00:10:57    287s]  Total skewed count:0
[01/19 00:10:57    287s] --------------------------------------------------
[01/19 00:10:57    287s] <optDesign CMD> Restore Using all VT Cells
[01/19 00:10:57    287s] Starting delay calculation for Setup views
[01/19 00:10:57    287s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:10:57    287s] #################################################################################
[01/19 00:10:57    287s] # Design Stage: PreRoute
[01/19 00:10:57    287s] # Design Name: picorv32
[01/19 00:10:57    287s] # Design Mode: 45nm
[01/19 00:10:57    287s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:10:57    287s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:10:57    287s] # Signoff Settings: SI Off 
[01/19 00:10:57    287s] #################################################################################
[01/19 00:10:57    288s] Calculate delays in Single mode...
[01/19 00:10:57    288s] Topological Sorting (REAL = 0:00:00.0, MEM = 2295.1M, InitMEM = 2295.1M)
[01/19 00:10:57    288s] Start delay calculation (fullDC) (1 T). (MEM=2295.05)
[01/19 00:10:57    288s] End AAE Lib Interpolated Model. (MEM=2306.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:10:59    290s] Total number of fetched objects 12509
[01/19 00:10:59    290s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:10:59    290s] End delay calculation. (MEM=2320.25 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:10:59    290s] End delay calculation (fullDC). (MEM=2320.25 CPU=0:00:02.1 REAL=0:00:02.0)
[01/19 00:10:59    290s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 2320.3M) ***
[01/19 00:10:59    290s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:04:50 mem=2320.3M)
[01/19 00:10:59    290s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2320.25 MB )
[01/19 00:10:59    290s] (I)      ==================== Layers =====================
[01/19 00:10:59    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:59    290s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:10:59    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:59    290s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:10:59    290s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:10:59    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:59    290s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:10:59    290s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:10:59    290s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:10:59    290s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:10:59    290s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:10:59    290s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:10:59    290s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:10:59    290s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:10:59    290s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:10:59    290s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:10:59    290s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:10:59    290s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:10:59    290s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:10:59    290s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:10:59    290s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:10:59    290s] (I)      Started Import and model ( Curr Mem: 2320.25 MB )
[01/19 00:10:59    290s] (I)      Default pattern map key = picorv32_default.
[01/19 00:10:59    290s] (I)      == Non-default Options ==
[01/19 00:10:59    290s] (I)      Build term to term wires                           : false
[01/19 00:10:59    290s] (I)      Maximum routing layer                              : 11
[01/19 00:10:59    290s] (I)      Number of threads                                  : 1
[01/19 00:10:59    290s] (I)      Method to set GCell size                           : row
[01/19 00:10:59    290s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:10:59    290s] (I)      Use row-based GCell size
[01/19 00:10:59    290s] (I)      Use row-based GCell align
[01/19 00:10:59    290s] (I)      layer 0 area = 80000
[01/19 00:10:59    290s] (I)      layer 1 area = 80000
[01/19 00:10:59    290s] (I)      layer 2 area = 80000
[01/19 00:10:59    290s] (I)      layer 3 area = 80000
[01/19 00:10:59    290s] (I)      layer 4 area = 80000
[01/19 00:10:59    290s] (I)      layer 5 area = 80000
[01/19 00:10:59    290s] (I)      layer 6 area = 80000
[01/19 00:10:59    290s] (I)      layer 7 area = 80000
[01/19 00:10:59    290s] (I)      layer 8 area = 80000
[01/19 00:10:59    290s] (I)      layer 9 area = 400000
[01/19 00:10:59    290s] (I)      layer 10 area = 400000
[01/19 00:10:59    290s] (I)      GCell unit size   : 3420
[01/19 00:10:59    290s] (I)      GCell multiplier  : 1
[01/19 00:10:59    290s] (I)      GCell row height  : 3420
[01/19 00:10:59    290s] (I)      Actual row height : 3420
[01/19 00:10:59    290s] (I)      GCell align ref   : 30000 30020
[01/19 00:10:59    290s] [NR-eGR] Track table information for default rule: 
[01/19 00:10:59    290s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:10:59    290s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:10:59    290s] (I)      ==================== Default via =====================
[01/19 00:10:59    290s] (I)      +----+------------------+----------------------------+
[01/19 00:10:59    290s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:10:59    290s] (I)      +----+------------------+----------------------------+
[01/19 00:10:59    290s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:10:59    290s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:10:59    290s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:10:59    290s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:10:59    290s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:10:59    290s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:10:59    290s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:10:59    290s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:10:59    290s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:10:59    290s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:10:59    290s] (I)      +----+------------------+----------------------------+
[01/19 00:10:59    290s] [NR-eGR] Read 4440 PG shapes
[01/19 00:10:59    290s] [NR-eGR] Read 0 clock shapes
[01/19 00:10:59    290s] [NR-eGR] Read 0 other shapes
[01/19 00:10:59    290s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:10:59    290s] [NR-eGR] #Instance Blockages : 0
[01/19 00:10:59    290s] [NR-eGR] #PG Blockages       : 4440
[01/19 00:10:59    290s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:10:59    290s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:10:59    290s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:10:59    290s] [NR-eGR] #Other Blockages    : 0
[01/19 00:10:59    290s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:10:59    290s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:10:59    290s] [NR-eGR] Read 11403 nets ( ignored 0 )
[01/19 00:10:59    290s] (I)      early_global_route_priority property id does not exist.
[01/19 00:10:59    290s] (I)      Read Num Blocks=4440  Num Prerouted Wires=0  Num CS=0
[01/19 00:10:59    290s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:10:59    290s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:10:59    290s] (I)      Number of ignored nets                =      0
[01/19 00:10:59    290s] (I)      Number of connected nets              =      0
[01/19 00:10:59    290s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:10:59    290s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:10:59    290s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:10:59    290s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:10:59    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:10:59    290s] (I)      Ndr track 0 does not exist
[01/19 00:10:59    290s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:10:59    290s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:10:59    290s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:10:59    290s] (I)      Site width          :   400  (dbu)
[01/19 00:10:59    290s] (I)      Row height          :  3420  (dbu)
[01/19 00:10:59    290s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:10:59    290s] (I)      GCell width         :  3420  (dbu)
[01/19 00:10:59    290s] (I)      GCell height        :  3420  (dbu)
[01/19 00:10:59    290s] (I)      Grid                :   147   145    11
[01/19 00:10:59    290s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:10:59    290s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:10:59    290s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:10:59    290s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:10:59    290s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:10:59    290s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:10:59    290s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:10:59    290s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:10:59    290s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:10:59    290s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:10:59    290s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:10:59    290s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:10:59    290s] (I)      --------------------------------------------------------
[01/19 00:10:59    290s] 
[01/19 00:10:59    290s] [NR-eGR] ============ Routing rule table ============
[01/19 00:10:59    290s] [NR-eGR] Rule id: 0  Nets: 11403
[01/19 00:10:59    290s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:10:59    290s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:10:59    290s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:10:59    290s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:10:59    290s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:10:59    290s] [NR-eGR] ========================================
[01/19 00:10:59    290s] [NR-eGR] 
[01/19 00:10:59    290s] (I)      =============== Blocked Tracks ===============
[01/19 00:10:59    290s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:59    290s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:10:59    290s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:59    290s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:10:59    290s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:10:59    290s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:10:59    290s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:10:59    290s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:10:59    290s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:10:59    290s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:10:59    290s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:10:59    290s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:10:59    290s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:10:59    290s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:10:59    290s] (I)      +-------+---------+----------+---------------+
[01/19 00:10:59    290s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2320.25 MB )
[01/19 00:10:59    290s] (I)      Reset routing kernel
[01/19 00:10:59    290s] (I)      Started Global Routing ( Curr Mem: 2320.25 MB )
[01/19 00:10:59    290s] (I)      totalPins=41038  totalGlobalPin=39321 (95.82%)
[01/19 00:10:59    290s] (I)      total 2D Cap : 1617643 = (828564 H, 789079 V)
[01/19 00:10:59    290s] [NR-eGR] Layer group 1: route 11403 net(s) in layer range [2, 11]
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1a Route ============
[01/19 00:10:59    290s] (I)      Usage: 111284 = (54134 H, 57150 V) = (6.53% H, 7.24% V) = (9.257e+04um H, 9.773e+04um V)
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1b Route ============
[01/19 00:10:59    290s] (I)      Usage: 111284 = (54134 H, 57150 V) = (6.53% H, 7.24% V) = (9.257e+04um H, 9.773e+04um V)
[01/19 00:10:59    290s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:10:59    290s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:10:59    290s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1c Route ============
[01/19 00:10:59    290s] (I)      Usage: 111284 = (54134 H, 57150 V) = (6.53% H, 7.24% V) = (9.257e+04um H, 9.773e+04um V)
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1d Route ============
[01/19 00:10:59    290s] (I)      Usage: 111284 = (54134 H, 57150 V) = (6.53% H, 7.24% V) = (9.257e+04um H, 9.773e+04um V)
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1e Route ============
[01/19 00:10:59    290s] (I)      Usage: 111284 = (54134 H, 57150 V) = (6.53% H, 7.24% V) = (9.257e+04um H, 9.773e+04um V)
[01/19 00:10:59    290s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:10:59    290s] (I)      
[01/19 00:10:59    290s] (I)      ============  Phase 1l Route ============
[01/19 00:11:00    290s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:11:00    290s] (I)      Layer  2:     179072     52029         9           0      180986    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  3:     190030     46916         0           0      190530    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  4:     179072     20355         0           0      180986    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  5:     190030      9293         0           0      190530    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  6:     179072      1068         0           0      180986    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  7:     190030        43         0           0      190530    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer  9:     189051         0         0           0      190530    ( 0.00%) 
[01/19 00:11:00    290s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:11:00    290s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:11:00    290s] (I)      Total:       1607497    129704         9       12934     1621734    ( 0.79%) 
[01/19 00:11:00    290s] (I)      
[01/19 00:11:00    290s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:11:00    290s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:11:00    290s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:11:00    290s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:11:00    290s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:11:00    290s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         1( 0.00%)   ( 0.03%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:11:00    290s] [NR-eGR]        Total         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[01/19 00:11:00    290s] [NR-eGR] 
[01/19 00:11:00    290s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2328.26 MB )
[01/19 00:11:00    290s] (I)      total 2D Cap : 1618687 = (828952 H, 789735 V)
[01/19 00:11:00    290s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:11:00    290s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2328.26 MB )
[01/19 00:11:00    290s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:11:00    290s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:11:00    290s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:11:00    290s] (I)       Early Global Route kernel              100.00%  169.69 sec  169.97 sec  0.28 sec  0.28 sec 
[01/19 00:11:00    290s] (I)       +-Import and model                      33.99%  169.70 sec  169.79 sec  0.10 sec  0.09 sec 
[01/19 00:11:00    290s] (I)       | +-Create place DB                     14.68%  169.70 sec  169.74 sec  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)       | | +-Import place data                 14.62%  169.70 sec  169.74 sec  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read instances and placement     3.70%  169.70 sec  169.71 sec  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read nets                       10.78%  169.71 sec  169.74 sec  0.03 sec  0.03 sec 
[01/19 00:11:00    290s] (I)       | +-Create route DB                     16.11%  169.74 sec  169.79 sec  0.05 sec  0.04 sec 
[01/19 00:11:00    290s] (I)       | | +-Import route data (1T)            15.95%  169.74 sec  169.79 sec  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.82%  169.75 sec  169.75 sec  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read routing blockages         0.00%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read instance blockages        0.93%  169.75 sec  169.75 sec  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read PG blockages              0.27%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read clock blockages           0.03%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read other blockages           0.03%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read halo blockages            0.04%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Read boundary cut boxes        0.00%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read blackboxes                  0.01%  169.75 sec  169.75 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read prerouted                   2.49%  169.75 sec  169.76 sec  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read unlegalized nets            0.39%  169.76 sec  169.76 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Read nets                        1.39%  169.76 sec  169.76 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Set up via pillars               0.03%  169.77 sec  169.77 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Initialize 3D grid graph         0.25%  169.77 sec  169.77 sec  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | +-Model blockage capacity          6.19%  169.77 sec  169.78 sec  0.02 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | | | +-Initialize 3D capacity         5.80%  169.77 sec  169.78 sec  0.02 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | +-Read aux data                        0.00%  169.79 sec  169.79 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | +-Others data preparation              0.34%  169.79 sec  169.79 sec  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | +-Create route kernel                  1.95%  169.79 sec  169.79 sec  0.01 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       +-Global Routing                        60.90%  169.79 sec  169.97 sec  0.17 sec  0.17 sec 
[01/19 00:11:00    290s] (I)       | +-Initialization                       0.95%  169.80 sec  169.80 sec  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | +-Net group 1                         56.28%  169.80 sec  169.96 sec  0.16 sec  0.15 sec 
[01/19 00:11:00    290s] (I)       | | +-Generate topology                  5.20%  169.80 sec  169.81 sec  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1a                          12.60%  169.82 sec  169.85 sec  0.04 sec  0.03 sec 
[01/19 00:11:00    290s] (I)       | | | +-Pattern routing (1T)            10.93%  169.82 sec  169.85 sec  0.03 sec  0.03 sec 
[01/19 00:11:00    290s] (I)       | | | +-Add via demand to 2D             1.42%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1b                           0.07%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1c                           0.01%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1d                           0.01%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1e                           0.13%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | | +-Route legalization               0.00%  169.85 sec  169.85 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       | | +-Phase 1l                          36.30%  169.85 sec  169.96 sec  0.10 sec  0.10 sec 
[01/19 00:11:00    290s] (I)       | | | +-Layer assignment (1T)           35.29%  169.86 sec  169.96 sec  0.10 sec  0.10 sec 
[01/19 00:11:00    290s] (I)       | +-Clean cong LA                        0.00%  169.96 sec  169.96 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)       +-Export 3D cong map                     2.41%  169.97 sec  169.97 sec  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)       | +-Export 2D cong map                   0.20%  169.97 sec  169.97 sec  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)      ===================== Summary by functions =====================
[01/19 00:11:00    290s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:11:00    290s] (I)      ----------------------------------------------------------------
[01/19 00:11:00    290s] (I)        0  Early Global Route kernel      100.00%  0.28 sec  0.28 sec 
[01/19 00:11:00    290s] (I)        1  Global Routing                  60.90%  0.17 sec  0.17 sec 
[01/19 00:11:00    290s] (I)        1  Import and model                33.99%  0.10 sec  0.09 sec 
[01/19 00:11:00    290s] (I)        1  Export 3D cong map               2.41%  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        2  Net group 1                     56.28%  0.16 sec  0.15 sec 
[01/19 00:11:00    290s] (I)        2  Create route DB                 16.11%  0.05 sec  0.04 sec 
[01/19 00:11:00    290s] (I)        2  Create place DB                 14.68%  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)        2  Create route kernel              1.95%  0.01 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        2  Initialization                   0.95%  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        2  Others data preparation          0.34%  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1l                        36.30%  0.10 sec  0.10 sec 
[01/19 00:11:00    290s] (I)        3  Import route data (1T)          15.95%  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)        3  Import place data               14.62%  0.04 sec  0.04 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1a                        12.60%  0.04 sec  0.03 sec 
[01/19 00:11:00    290s] (I)        3  Generate topology                5.20%  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1e                         0.13%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        4  Layer assignment (1T)           35.29%  0.10 sec  0.10 sec 
[01/19 00:11:00    290s] (I)        4  Read nets                       12.17%  0.03 sec  0.03 sec 
[01/19 00:11:00    290s] (I)        4  Pattern routing (1T)            10.93%  0.03 sec  0.03 sec 
[01/19 00:11:00    290s] (I)        4  Model blockage capacity          6.19%  0.02 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        4  Read instances and placement     3.70%  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        4  Read prerouted                   2.49%  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        4  Read blockages ( Layer 2-11 )    1.82%  0.01 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        4  Add via demand to 2D             1.42%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        4  Read unlegalized nets            0.39%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        4  Initialize 3D grid graph         0.25%  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Initialize 3D capacity           5.80%  0.02 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        5  Read instance blockages          0.93%  0.00 sec  0.01 sec 
[01/19 00:11:00    290s] (I)        5  Read PG blockages                0.27%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:11:00    290s] OPERPROF: Starting HotSpotCal at level 1, MEM:2328.3M, EPOCH TIME: 1705615860.073142
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:11:00    290s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:11:00    290s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2328.3M, EPOCH TIME: 1705615860.075771
[01/19 00:11:00    290s] [hotspot] Hotspot report including placement blocked areas
[01/19 00:11:00    290s] OPERPROF: Starting HotSpotCal at level 1, MEM:2328.3M, EPOCH TIME: 1705615860.076039
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:11:00    290s] [hotspot] +------------+---------------+---------------+
[01/19 00:11:00    290s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:11:00    290s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:11:00    290s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2328.3M, EPOCH TIME: 1705615860.078427
[01/19 00:11:00    290s] Reported timing to dir ./timingReports
[01/19 00:11:00    290s] **optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1830.6M, totSessionCpu=0:04:51 **
[01/19 00:11:00    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2277.3M, EPOCH TIME: 1705615860.107445
[01/19 00:11:00    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:00    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:00    290s] 
[01/19 00:11:00    290s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:11:00    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2277.3M, EPOCH TIME: 1705615860.141494
[01/19 00:11:00    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:00    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:00    291s] Using report_power -leakage to report leakage power.
[01/19 00:11:00    291s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Power Analysis
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s]              0V	    VSS
[01/19 00:11:00    291s]            0.9V	    VDD
[01/19 00:11:00    291s] Begin Processing Timing Library for Power Calculation
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Processing Timing Library for Power Calculation
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.07MB/3760.34MB/1885.99MB)
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.07MB/3760.34MB/1885.99MB)
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Processing User Attributes
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.07MB/3760.34MB/1885.99MB)
[01/19 00:11:00    291s] 
[01/19 00:11:00    291s] Begin Processing Signal Activity
[01/19 00:11:00    291s] 
[01/19 00:11:01    291s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.34MB/3760.34MB/1885.99MB)
[01/19 00:11:01    291s] 
[01/19 00:11:01    291s] Begin Power Computation
[01/19 00:11:01    291s] 
[01/19 00:11:01    291s]       ----------------------------------------------------------
[01/19 00:11:01    291s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:11:01    291s]       # of cell(s) missing power table: 0
[01/19 00:11:01    291s]       # of cell(s) missing leakage table: 0
[01/19 00:11:01    291s]       ----------------------------------------------------------
[01/19 00:11:01    291s] 
[01/19 00:11:01    291s] 
[01/19 00:11:01    292s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:11:01    292s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.34MB/3760.34MB/1885.99MB)
[01/19 00:11:01    292s] 
[01/19 00:11:01    292s] Begin Processing User Attributes
[01/19 00:11:01    292s] 
[01/19 00:11:01    292s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.34MB/3760.34MB/1885.99MB)
[01/19 00:11:01    292s] 
[01/19 00:11:01    292s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1831.34MB/3760.34MB/1885.99MB)
[01/19 00:11:01    292s] 
[01/19 00:11:01    292s] *



[01/19 00:11:01    292s] Total Power
[01/19 00:11:01    292s] -----------------------------------------------------------------------------------------
[01/19 00:11:01    292s] Total Leakage Power:         0.00051931
[01/19 00:11:01    292s] -----------------------------------------------------------------------------------------
[01/19 00:11:01    292s] Processing average sequential pin duty cycle 
[01/19 00:11:03    292s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.154  |  1.825  |  1.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.288   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2292.7M, EPOCH TIME: 1705615863.915736
[01/19 00:11:03    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    292s] 
[01/19 00:11:03    292s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:11:03    292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2292.7M, EPOCH TIME: 1705615863.949611
[01/19 00:11:03    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    292s] Density: 72.161%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2292.7M, EPOCH TIME: 1705615863.966169
[01/19 00:11:03    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:03    293s] 
[01/19 00:11:03    293s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:11:04    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2292.7M, EPOCH TIME: 1705615864.000076
[01/19 00:11:04    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:04    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:04    293s] **optDesign ... cpu = 0:02:35, real = 0:02:37, mem = 1832.9M, totSessionCpu=0:04:53 **
[01/19 00:11:04    293s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/19 00:11:04    293s] Type 'man IMPOPT-3195' for more detail.
[01/19 00:11:04    293s] *** Finished optDesign ***
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:46 real=  0:02:47)
[01/19 00:11:04    293s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/19 00:11:04    293s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:14.7 real=0:00:14.6)
[01/19 00:11:04    293s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[01/19 00:11:04    293s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:50.0 real=0:00:49.8)
[01/19 00:11:04    293s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.6 real=0:00:02.5)
[01/19 00:11:04    293s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:11.6 real=0:00:11.7)
[01/19 00:11:04    293s] Deleting Lib Analyzer.
[01/19 00:11:04    293s] clean pInstBBox. size 0
[01/19 00:11:04    293s] All LLGs are deleted
[01/19 00:11:04    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:04    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:11:04    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2292.7M, EPOCH TIME: 1705615864.082627
[01/19 00:11:04    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2292.7M, EPOCH TIME: 1705615864.082777
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] TimeStamp Deleting Cell Server End ...
[01/19 00:11:04    293s] Disable CTE adjustment.
[01/19 00:11:04    293s] Info: pop threads available for lower-level modules during optimization.
[01/19 00:11:04    293s] #optDebug: fT-D <X 1 0 0 0>
[01/19 00:11:04    293s] VSMManager cleared!
[01/19 00:11:04    293s] **place_opt_design ... cpu = 0:03:04, real = 0:03:07, mem = 2187.7M **
[01/19 00:11:04    293s] *** Finished GigaPlace ***
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] *** Summary of all messages that are not suppressed in this session:
[01/19 00:11:04    293s] Severity  ID               Count  Summary                                  
[01/19 00:11:04    293s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[01/19 00:11:04    293s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/19 00:11:04    293s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/19 00:11:04    293s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/19 00:11:04    293s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/19 00:11:04    293s] WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
[01/19 00:11:04    293s] *** Message Summary: 305 warning(s), 0 error(s)
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] *** place_opt_design #1 [finish] : cpu/real = 0:03:04.3/0:03:06.6 (1.0), totSession cpu/real = 0:04:53.1/0:20:26.4 (0.2), mem = 2187.7M
[01/19 00:11:04    293s] 
[01/19 00:11:04    293s] =============================================================================================
[01/19 00:11:04    293s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/19 00:11:04    293s] =============================================================================================
[01/19 00:11:04    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:11:04    293s] ---------------------------------------------------------------------------------------------
[01/19 00:11:04    293s] [ InitOpt                ]      1   0:00:01.4  (   0.7 % )     0:00:05.2 /  0:00:05.1    1.0
[01/19 00:11:04    293s] [ GlobalOpt              ]      1   0:00:02.0  (   1.1 % )     0:00:02.0 /  0:00:02.0    1.0
[01/19 00:11:04    293s] [ GlobalSizing           ]      1   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:11:04    293s] [ ForceDownSizing        ]      1   0:00:01.5  (   0.8 % )     0:00:05.8 /  0:00:05.8    1.0
[01/19 00:11:04    293s] [ DrvOpt                 ]      6   0:00:26.3  (  14.1 % )     0:00:27.1 /  0:00:27.1    1.0
[01/19 00:11:04    293s] [ SimplifyNetlist        ]      1   0:00:02.2  (   1.2 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:11:04    293s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:11:04    293s] [ AreaOpt                ]      4   0:00:34.6  (  18.6 % )     0:00:34.6 /  0:00:34.7    1.0
[01/19 00:11:04    293s] [ PowerOpt               ]      2   0:00:03.1  (   1.6 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:11:04    293s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:11:04    293s] [ OptSummaryReport       ]      4   0:00:00.5  (   0.3 % )     0:00:07.8 /  0:00:06.1    0.8
[01/19 00:11:04    293s] [ DrvReport              ]      5   0:00:02.6  (   1.4 % )     0:00:02.6 /  0:00:01.0    0.4
[01/19 00:11:04    293s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:11:04    293s] [ SlackTraversorInit     ]     28   0:00:02.5  (   1.4 % )     0:00:02.5 /  0:00:02.5    1.0
[01/19 00:11:04    293s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:11:04    293s] [ PlacerInterfaceInit    ]      5   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:11:04    293s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:11:04    293s] [ ReportTranViolation    ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.0
[01/19 00:11:04    293s] [ ReportCapViolation     ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[01/19 00:11:04    293s] [ GlobalPlace            ]      1   0:00:29.5  (  15.8 % )     0:00:29.8 /  0:00:28.9    1.0
[01/19 00:11:04    293s] [ IncrReplace            ]      2   0:00:48.9  (  26.2 % )     0:00:55.6 /  0:00:55.8    1.0
[01/19 00:11:04    293s] [ RefinePlace            ]      4   0:00:02.6  (   1.4 % )     0:00:02.6 /  0:00:02.6    1.0
[01/19 00:11:04    293s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:11:04    293s] [ ExtractRC              ]      4   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:11:04    293s] [ TimingUpdate           ]     58   0:00:03.3  (   1.7 % )     0:00:07.9 /  0:00:07.9    1.0
[01/19 00:11:04    293s] [ FullDelayCalc          ]      5   0:00:11.8  (   6.3 % )     0:00:11.8 /  0:00:11.9    1.0
[01/19 00:11:04    293s] [ TimingReport           ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:11:04    293s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:11:04    293s] [ PowerReport            ]      4   0:00:05.2  (   2.8 % )     0:00:05.2 /  0:00:05.1    1.0
[01/19 00:11:04    293s] [ PropagateActivity      ]      1   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:11:04    293s] [ MISC                   ]          0:00:02.1  (   1.1 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:11:04    293s] ---------------------------------------------------------------------------------------------
[01/19 00:11:04    293s]  place_opt_design #1 TOTAL          0:03:06.6  ( 100.0 % )     0:03:06.6 /  0:03:04.3    1.0
[01/19 00:11:04    293s] ---------------------------------------------------------------------------------------------
[01/19 00:11:04    293s] 
[01/19 00:11:57    296s] <CMD> report_power > innovus_power_step11.txt
[01/19 00:11:57    296s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Power Analysis
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s]              0V	    VSS
[01/19 00:11:58    297s]            0.9V	    VDD
[01/19 00:11:58    297s] Begin Processing Timing Library for Power Calculation
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Processing Timing Library for Power Calculation
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.11MB/3682.80MB/1885.99MB)
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.36MB/3682.80MB/1885.99MB)
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Processing User Attributes
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.36MB/3682.80MB/1885.99MB)
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Processing Signal Activity
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.50MB/3682.80MB/1885.99MB)
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] Begin Power Computation
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s]       ----------------------------------------------------------
[01/19 00:11:58    297s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:11:58    297s]       # of cell(s) missing power table: 0
[01/19 00:11:58    297s]       # of cell(s) missing leakage table: 0
[01/19 00:11:58    297s]       ----------------------------------------------------------
[01/19 00:11:58    297s] 
[01/19 00:11:58    297s] 
[01/19 00:11:59    298s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:11:59    298s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1732.68MB/3682.80MB/1885.99MB)
[01/19 00:11:59    298s] 
[01/19 00:11:59    298s] Begin Processing User Attributes
[01/19 00:11:59    298s] 
[01/19 00:11:59    298s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.68MB/3682.80MB/1885.99MB)
[01/19 00:11:59    298s] 
[01/19 00:11:59    298s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1732.68MB/3682.80MB/1885.99MB)
[01/19 00:11:59    298s] 
[01/19 00:11:59    299s] *



[01/19 00:11:59    299s] Total Power
[01/19 00:11:59    299s] -----------------------------------------------------------------------------------------
[01/19 00:11:59    299s] Total Internal Power:        0.54929270 	   72.4023%
[01/19 00:11:59    299s] Total Switching Power:       0.20885539 	   27.5292%
[01/19 00:11:59    299s] Total Leakage Power:         0.00051931 	    0.0685%
[01/19 00:11:59    299s] Total Power:                 0.75866740
[01/19 00:11:59    299s] -----------------------------------------------------------------------------------------
[01/19 00:12:00    299s] Processing average sequential pin duty cycle 
[01/19 00:12:00    299s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/19 00:12:00    299s] 
[01/19 00:12:00    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:12:00    299s] Summary for sequential cells identification: 
[01/19 00:12:00    299s]   Identified SBFF number: 104
[01/19 00:12:00    299s]   Identified MBFF number: 0
[01/19 00:12:00    299s]   Identified SB Latch number: 0
[01/19 00:12:00    299s]   Identified MB Latch number: 0
[01/19 00:12:00    299s]   Not identified SBFF number: 16
[01/19 00:12:00    299s]   Not identified MBFF number: 0
[01/19 00:12:00    299s]   Not identified SB Latch number: 0
[01/19 00:12:00    299s]   Not identified MB Latch number: 0
[01/19 00:12:00    299s]   Number of sequential cells which are not FFs: 32
[01/19 00:12:00    299s]  Visiting view : default_emulate_view
[01/19 00:12:00    299s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:12:00    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:12:00    299s]  Visiting view : default_emulate_view
[01/19 00:12:00    299s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:12:00    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:12:00    299s] TLC MultiMap info (StdDelay):
[01/19 00:12:00    299s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:12:00    299s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:12:00    299s]  Setting StdDelay to: 38ps
[01/19 00:12:00    299s] 
[01/19 00:12:00    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:12:04    299s] <CMD> report_timing > innovus_timing_step11.txt
[01/19 00:12:12    300s] <CMD> report_area > innovus_area_step11.txt
[01/19 00:12:51    303s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/19 00:12:51    303s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:12:51    303s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:12:51    303s] <CMD> earlyGlobalRoute
[01/19 00:12:51    303s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2201.73 MB )
[01/19 00:12:51    303s] (I)      ==================== Layers =====================
[01/19 00:12:51    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:12:51    303s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:12:51    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:12:51    303s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:12:51    303s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:12:51    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:12:51    303s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:12:51    303s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:12:51    303s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:12:51    303s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:12:51    303s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:12:51    303s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:12:51    303s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:12:51    303s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:12:51    303s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:12:51    303s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:12:51    303s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:12:51    303s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:12:51    303s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:12:51    303s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:12:51    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:12:51    303s] (I)      Started Import and model ( Curr Mem: 2201.73 MB )
[01/19 00:12:51    303s] (I)      Default pattern map key = picorv32_default.
[01/19 00:12:51    303s] (I)      == Non-default Options ==
[01/19 00:12:51    303s] (I)      Maximum routing layer                              : 11
[01/19 00:12:51    303s] (I)      Minimum routing layer                              : 1
[01/19 00:12:51    303s] (I)      Number of threads                                  : 1
[01/19 00:12:51    303s] (I)      Method to set GCell size                           : row
[01/19 00:12:51    303s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:12:51    303s] (I)      Use row-based GCell size
[01/19 00:12:51    303s] (I)      Use row-based GCell align
[01/19 00:12:51    303s] (I)      layer 0 area = 80000
[01/19 00:12:51    303s] (I)      layer 1 area = 80000
[01/19 00:12:51    303s] (I)      layer 2 area = 80000
[01/19 00:12:51    303s] (I)      layer 3 area = 80000
[01/19 00:12:51    303s] (I)      layer 4 area = 80000
[01/19 00:12:51    303s] (I)      layer 5 area = 80000
[01/19 00:12:51    303s] (I)      layer 6 area = 80000
[01/19 00:12:51    303s] (I)      layer 7 area = 80000
[01/19 00:12:51    303s] (I)      layer 8 area = 80000
[01/19 00:12:51    303s] (I)      layer 9 area = 400000
[01/19 00:12:51    303s] (I)      layer 10 area = 400000
[01/19 00:12:51    303s] (I)      GCell unit size   : 3420
[01/19 00:12:51    303s] (I)      GCell multiplier  : 1
[01/19 00:12:51    303s] (I)      GCell row height  : 3420
[01/19 00:12:51    303s] (I)      Actual row height : 3420
[01/19 00:12:51    303s] (I)      GCell align ref   : 30000 30020
[01/19 00:12:51    303s] [NR-eGR] Track table information for default rule: 
[01/19 00:12:51    303s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:12:51    303s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:12:51    303s] (I)      ==================== Default via =====================
[01/19 00:12:51    303s] (I)      +----+------------------+----------------------------+
[01/19 00:12:51    303s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:12:51    303s] (I)      +----+------------------+----------------------------+
[01/19 00:12:51    303s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:12:51    303s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:12:51    303s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:12:51    303s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:12:51    303s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:12:51    303s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:12:51    303s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:12:51    303s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:12:51    303s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:12:51    303s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:12:51    303s] (I)      +----+------------------+----------------------------+
[01/19 00:12:52    303s] [NR-eGR] Read 5085 PG shapes
[01/19 00:12:52    303s] [NR-eGR] Read 0 clock shapes
[01/19 00:12:52    303s] [NR-eGR] Read 0 other shapes
[01/19 00:12:52    303s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:12:52    303s] [NR-eGR] #Instance Blockages : 436557
[01/19 00:12:52    303s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:12:52    303s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:12:52    303s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:12:52    303s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:12:52    303s] [NR-eGR] #Other Blockages    : 0
[01/19 00:12:52    303s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:12:52    303s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:12:52    303s] [NR-eGR] Read 11403 nets ( ignored 0 )
[01/19 00:12:52    303s] (I)      early_global_route_priority property id does not exist.
[01/19 00:12:52    303s] (I)      Read Num Blocks=441642  Num Prerouted Wires=0  Num CS=0
[01/19 00:12:52    303s] (I)      Layer 0 (H) : #blockages 437202 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:12:52    303s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:12:52    303s] (I)      Number of ignored nets                =      0
[01/19 00:12:52    303s] (I)      Number of connected nets              =      0
[01/19 00:12:52    303s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:12:52    303s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:12:52    303s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:12:52    303s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:12:52    303s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:12:52    303s] (I)      Ndr track 0 does not exist
[01/19 00:12:52    303s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:12:52    303s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:12:52    303s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:12:52    303s] (I)      Site width          :   400  (dbu)
[01/19 00:12:52    303s] (I)      Row height          :  3420  (dbu)
[01/19 00:12:52    303s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:12:52    303s] (I)      GCell width         :  3420  (dbu)
[01/19 00:12:52    303s] (I)      GCell height        :  3420  (dbu)
[01/19 00:12:52    303s] (I)      Grid                :   147   145    11
[01/19 00:12:52    303s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:12:52    303s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:12:52    303s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:12:52    303s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:12:52    303s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:12:52    303s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:12:52    303s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:12:52    303s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:12:52    303s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:12:52    303s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:12:52    303s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:12:52    303s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:12:52    303s] (I)      --------------------------------------------------------
[01/19 00:12:52    303s] 
[01/19 00:12:52    303s] [NR-eGR] ============ Routing rule table ============
[01/19 00:12:52    303s] [NR-eGR] Rule id: 0  Nets: 11403
[01/19 00:12:52    303s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:12:52    303s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:12:52    303s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:12:52    303s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:12:52    303s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:12:52    303s] [NR-eGR] ========================================
[01/19 00:12:52    303s] [NR-eGR] 
[01/19 00:12:52    303s] (I)      =============== Blocked Tracks ===============
[01/19 00:12:52    303s] (I)      +-------+---------+----------+---------------+
[01/19 00:12:52    303s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:12:52    303s] (I)      +-------+---------+----------+---------------+
[01/19 00:12:52    303s] (I)      |     1 |  192570 |   140019 |        72.71% |
[01/19 00:12:52    303s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:12:52    303s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:12:52    303s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:12:52    303s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:12:52    303s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:12:52    303s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:12:52    303s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:12:52    303s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:12:52    303s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:12:52    303s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:12:52    303s] (I)      +-------+---------+----------+---------------+
[01/19 00:12:52    303s] (I)      Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] (I)      Reset routing kernel
[01/19 00:12:52    303s] (I)      Started Global Routing ( Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] (I)      totalPins=41038  totalGlobalPin=39321 (95.82%)
[01/19 00:12:52    303s] (I)      total 2D Cap : 1671258 = (882179 H, 789079 V)
[01/19 00:12:52    303s] [NR-eGR] Layer group 1: route 11403 net(s) in layer range [1, 11]
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1a Route ============
[01/19 00:12:52    303s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1b Route ============
[01/19 00:12:52    303s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:12:52    303s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:12:52    303s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:12:52    303s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1c Route ============
[01/19 00:12:52    303s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1d Route ============
[01/19 00:12:52    303s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1e Route ============
[01/19 00:12:52    303s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:12:52    303s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] (I)      ============  Phase 1l Route ============
[01/19 00:12:52    303s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:12:52    303s] (I)      Layer  1:      52655       118        56      125757       64773    (66.00%) 
[01/19 00:12:52    303s] (I)      Layer  2:     179072     50115         0           0      180986    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  3:     190036     43223         0           0      190530    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  4:     179072     16374         0           0      180986    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  5:     190036      5865         0           0      190530    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  6:     179072       357         0           0      180986    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  7:     190036        46         0           0      190530    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:12:52    303s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:12:52    303s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:12:52    303s] (I)      Total:       1660183    116098        56      138691     1686507    ( 7.60%) 
[01/19 00:12:52    303s] (I)      
[01/19 00:12:52    303s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:12:52    303s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:12:52    303s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:12:52    303s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:12:52    303s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:12:52    303s] [NR-eGR]  Metal1 ( 1)        50( 0.69%)         1( 0.01%)   ( 0.71%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:12:52    303s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:12:52    303s] [NR-eGR]        Total        50( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/19 00:12:52    303s] [NR-eGR] 
[01/19 00:12:52    303s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] (I)      total 2D Cap : 1672615 = (882880 H, 789735 V)
[01/19 00:12:52    303s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:12:52    303s] (I)      ============= Track Assignment ============
[01/19 00:12:52    303s] (I)      Started Track Assignment (1T) ( Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:12:52    303s] (I)      Run Multi-thread track assignment
[01/19 00:12:52    303s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] (I)      Started Export ( Curr Mem: 2219.23 MB )
[01/19 00:12:52    303s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:12:52    303s] [NR-eGR] ------------------------------------
[01/19 00:12:52    303s] [NR-eGR]  Metal1   (1H)         16454  43005 
[01/19 00:12:52    303s] [NR-eGR]  Metal2   (2V)         72921  27788 
[01/19 00:12:52    303s] [NR-eGR]  Metal3   (3H)         70990   4396 
[01/19 00:12:52    303s] [NR-eGR]  Metal4   (4V)         27494   1127 
[01/19 00:12:52    303s] [NR-eGR]  Metal5   (5H)         10018     57 
[01/19 00:12:52    303s] [NR-eGR]  Metal6   (6V)           608     11 
[01/19 00:12:52    303s] [NR-eGR]  Metal7   (7H)            81      0 
[01/19 00:12:52    303s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:12:52    303s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:12:52    303s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:12:52    303s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:12:52    303s] [NR-eGR] ------------------------------------
[01/19 00:12:52    303s] [NR-eGR]           Total       198565  76384 
[01/19 00:12:52    303s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:12:52    303s] [NR-eGR] Total half perimeter of net bounding box: 216259um
[01/19 00:12:52    303s] [NR-eGR] Total length: 198565um, number of vias: 76384
[01/19 00:12:52    303s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:12:52    303s] [NR-eGR] Total eGR-routed clock nets wire length: 6774um, number of vias: 4052
[01/19 00:12:52    303s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:12:52    303s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2209.72 MB )
[01/19 00:12:52    303s] Saved RC grid cleaned up.
[01/19 00:12:52    304s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 2186.72 MB )
[01/19 00:12:52    304s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:12:52    304s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:12:52    304s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:12:52    304s] (I)       Early Global Route kernel              100.00%  281.72 sec  282.56 sec  0.84 sec  0.84 sec 
[01/19 00:12:52    304s] (I)       +-Import and model                      32.50%  281.73 sec  282.00 sec  0.27 sec  0.27 sec 
[01/19 00:12:52    304s] (I)       | +-Create place DB                      4.83%  281.73 sec  281.77 sec  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)       | | +-Import place data                  4.81%  281.73 sec  281.77 sec  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read instances and placement     1.29%  281.73 sec  281.74 sec  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read nets                        3.48%  281.74 sec  281.77 sec  0.03 sec  0.03 sec 
[01/19 00:12:52    304s] (I)       | +-Create route DB                     26.55%  281.77 sec  281.99 sec  0.22 sec  0.23 sec 
[01/19 00:12:52    304s] (I)       | | +-Import route data (1T)            26.50%  281.77 sec  281.99 sec  0.22 sec  0.23 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.34%  281.77 sec  281.93 sec  0.15 sec  0.16 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read routing blockages         0.00%  281.77 sec  281.77 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read instance blockages       18.02%  281.77 sec  281.92 sec  0.15 sec  0.15 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read PG blockages              0.09%  281.92 sec  281.93 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read clock blockages           0.01%  281.93 sec  281.93 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read other blockages           0.01%  281.93 sec  281.93 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read halo blockages            0.03%  281.93 sec  281.93 sec  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Read boundary cut boxes        0.00%  281.93 sec  281.93 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read blackboxes                  0.00%  281.93 sec  281.93 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read prerouted                   0.86%  281.93 sec  281.93 sec  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read unlegalized nets            0.23%  281.93 sec  281.94 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Read nets                        0.48%  281.94 sec  281.94 sec  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | | | +-Set up via pillars               0.01%  281.94 sec  281.94 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Initialize 3D grid graph         0.07%  281.94 sec  281.94 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Model blockage capacity          5.43%  281.94 sec  281.99 sec  0.05 sec  0.05 sec 
[01/19 00:12:52    304s] (I)       | | | | +-Initialize 3D capacity         5.19%  281.94 sec  281.99 sec  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)       | +-Read aux data                        0.00%  281.99 sec  281.99 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | +-Others data preparation              0.12%  281.99 sec  281.99 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | +-Create route kernel                  0.69%  281.99 sec  282.00 sec  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       +-Global Routing                        20.83%  282.00 sec  282.17 sec  0.17 sec  0.18 sec 
[01/19 00:12:52    304s] (I)       | +-Initialization                       0.33%  282.00 sec  282.00 sec  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | +-Net group 1                         19.21%  282.00 sec  282.16 sec  0.16 sec  0.16 sec 
[01/19 00:12:52    304s] (I)       | | +-Generate topology                  1.78%  282.00 sec  282.02 sec  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1a                           4.08%  282.02 sec  282.06 sec  0.03 sec  0.04 sec 
[01/19 00:12:52    304s] (I)       | | | +-Pattern routing (1T)             3.56%  282.02 sec  282.05 sec  0.03 sec  0.03 sec 
[01/19 00:12:52    304s] (I)       | | | +-Add via demand to 2D             0.44%  282.05 sec  282.06 sec  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1b                           0.02%  282.06 sec  282.06 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1c                           0.00%  282.06 sec  282.06 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1d                           0.00%  282.06 sec  282.06 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1e                           0.04%  282.06 sec  282.06 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | | +-Route legalization               0.00%  282.06 sec  282.06 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | | +-Phase 1l                          12.62%  282.06 sec  282.16 sec  0.11 sec  0.10 sec 
[01/19 00:12:52    304s] (I)       | | | +-Layer assignment (1T)           12.30%  282.06 sec  282.16 sec  0.10 sec  0.10 sec 
[01/19 00:12:52    304s] (I)       | +-Clean cong LA                        0.00%  282.16 sec  282.16 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       +-Export 3D cong map                     0.83%  282.17 sec  282.18 sec  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)       | +-Export 2D cong map                   0.06%  282.18 sec  282.18 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       +-Extract Global 3D Wires                0.35%  282.20 sec  282.20 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       +-Track Assignment (1T)                 18.73%  282.20 sec  282.36 sec  0.16 sec  0.16 sec 
[01/19 00:12:52    304s] (I)       | +-Initialization                       0.08%  282.20 sec  282.20 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       | +-Track Assignment Kernel             18.31%  282.20 sec  282.36 sec  0.15 sec  0.15 sec 
[01/19 00:12:52    304s] (I)       | +-Free Memory                          0.00%  282.36 sec  282.36 sec  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)       +-Export                                22.82%  282.36 sec  282.55 sec  0.19 sec  0.19 sec 
[01/19 00:12:52    304s] (I)       | +-Export DB wires                      7.57%  282.36 sec  282.42 sec  0.06 sec  0.06 sec 
[01/19 00:12:52    304s] (I)       | | +-Export all nets                    5.56%  282.36 sec  282.41 sec  0.05 sec  0.04 sec 
[01/19 00:12:52    304s] (I)       | | +-Set wire vias                      1.61%  282.41 sec  282.42 sec  0.01 sec  0.02 sec 
[01/19 00:12:52    304s] (I)       | +-Report wirelength                    2.71%  282.42 sec  282.45 sec  0.02 sec  0.03 sec 
[01/19 00:12:52    304s] (I)       | +-Update net boxes                     2.95%  282.45 sec  282.47 sec  0.02 sec  0.02 sec 
[01/19 00:12:52    304s] (I)       | +-Update timing                        9.50%  282.47 sec  282.55 sec  0.08 sec  0.08 sec 
[01/19 00:12:52    304s] (I)       +-Postprocess design                     0.62%  282.55 sec  282.56 sec  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)      ===================== Summary by functions =====================
[01/19 00:12:52    304s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:12:52    304s] (I)      ----------------------------------------------------------------
[01/19 00:12:52    304s] (I)        0  Early Global Route kernel      100.00%  0.84 sec  0.84 sec 
[01/19 00:12:52    304s] (I)        1  Import and model                32.50%  0.27 sec  0.27 sec 
[01/19 00:12:52    304s] (I)        1  Export                          22.82%  0.19 sec  0.19 sec 
[01/19 00:12:52    304s] (I)        1  Global Routing                  20.83%  0.17 sec  0.18 sec 
[01/19 00:12:52    304s] (I)        1  Track Assignment (1T)           18.73%  0.16 sec  0.16 sec 
[01/19 00:12:52    304s] (I)        1  Export 3D cong map               0.83%  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        1  Postprocess design               0.62%  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        1  Extract Global 3D Wires          0.35%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Create route DB                 26.55%  0.22 sec  0.23 sec 
[01/19 00:12:52    304s] (I)        2  Net group 1                     19.21%  0.16 sec  0.16 sec 
[01/19 00:12:52    304s] (I)        2  Track Assignment Kernel         18.31%  0.15 sec  0.15 sec 
[01/19 00:12:52    304s] (I)        2  Update timing                    9.50%  0.08 sec  0.08 sec 
[01/19 00:12:52    304s] (I)        2  Export DB wires                  7.57%  0.06 sec  0.06 sec 
[01/19 00:12:52    304s] (I)        2  Create place DB                  4.83%  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        2  Update net boxes                 2.95%  0.02 sec  0.02 sec 
[01/19 00:12:52    304s] (I)        2  Report wirelength                2.71%  0.02 sec  0.03 sec 
[01/19 00:12:52    304s] (I)        2  Create route kernel              0.69%  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Initialization                   0.41%  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        3  Import route data (1T)          26.50%  0.22 sec  0.23 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1l                        12.62%  0.11 sec  0.10 sec 
[01/19 00:12:52    304s] (I)        3  Export all nets                  5.56%  0.05 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        3  Import place data                4.81%  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1a                         4.08%  0.03 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        3  Generate topology                1.78%  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        3  Set wire vias                    1.61%  0.01 sec  0.02 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Read blockages ( Layer 1-11 )   18.34%  0.15 sec  0.16 sec 
[01/19 00:12:52    304s] (I)        4  Layer assignment (1T)           12.30%  0.10 sec  0.10 sec 
[01/19 00:12:52    304s] (I)        4  Model blockage capacity          5.43%  0.05 sec  0.05 sec 
[01/19 00:12:52    304s] (I)        4  Read nets                        3.96%  0.03 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        4  Pattern routing (1T)             3.56%  0.03 sec  0.03 sec 
[01/19 00:12:52    304s] (I)        4  Read instances and placement     1.29%  0.01 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        4  Read prerouted                   0.86%  0.01 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Add via demand to 2D             0.44%  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        4  Read unlegalized nets            0.23%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        5  Read instance blockages         18.02%  0.15 sec  0.15 sec 
[01/19 00:12:52    304s] (I)        5  Initialize 3D capacity           5.19%  0.04 sec  0.04 sec 
[01/19 00:12:52    304s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.01 sec 
[01/19 00:12:52    304s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:12:52    304s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:13:33    307s] <CMD> reportCongestion -hotSpot
[01/19 00:13:33    307s] OPERPROF: Starting HotSpotCal at level 1, MEM:2186.7M, EPOCH TIME: 1705616013.037660
[01/19 00:13:33    307s] [hotspot] +------------+---------------+---------------+
[01/19 00:13:33    307s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:13:33    307s] [hotspot] +------------+---------------+---------------+
[01/19 00:13:33    307s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:13:33    307s] [hotspot] +------------+---------------+---------------+
[01/19 00:13:33    307s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:13:33    307s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:13:33    307s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2186.7M, EPOCH TIME: 1705616013.040568
[01/19 00:14:57    313s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/19 00:15:19    315s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/19 00:15:26    315s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/19 00:15:31    316s] <CMD> set_ccopt_property target_skew 0.2
[01/19 00:15:36    316s] <CMD> set_ccopt_property target_max_trans 0.2
[01/19 00:15:42    317s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/19 00:15:48    317s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/19 00:15:53    318s] <CMD> set_ccopt_property target_skew 0.2
[01/19 00:15:59    318s] <CMD> set_ccopt_property target_max_trans 0.2
[01/19 00:16:08    319s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/19 00:16:08    319s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/19 00:16:08    319s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/19 00:16:08    319s] Reset timing graph...
[01/19 00:16:08    319s] Ignoring AAE DB Resetting ...
[01/19 00:16:08    319s] Reset timing graph done.
[01/19 00:16:09    319s] Ignoring AAE DB Resetting ...
[01/19 00:16:09    319s] Analyzing clock structure...
[01/19 00:16:09    319s] Analyzing clock structure done.
[01/19 00:16:09    319s] Reset timing graph...
[01/19 00:16:09    320s] Ignoring AAE DB Resetting ...
[01/19 00:16:09    320s] Reset timing graph done.
[01/19 00:16:09    320s] Wrote: step14_1.spec
[01/19 00:16:15    320s] <CMD> ccopt_design
[01/19 00:16:15    320s] #% Begin ccopt_design (date=01/19 00:16:15, mem=1721.5M)
[01/19 00:16:15    320s] Turning off fast DC mode.
[01/19 00:16:15    320s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:20.5/0:25:37.6 (0.2), mem = 2179.7M
[01/19 00:16:15    320s] Runtime...
[01/19 00:16:15    320s] **INFO: User's settings:
[01/19 00:16:15    320s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/19 00:16:15    320s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/19 00:16:15    320s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/19 00:16:15    320s] setNanoRouteMode -grouteExpTdStdDelay               38
[01/19 00:16:15    320s] setNanoRouteMode -timingEngine                      {}
[01/19 00:16:15    320s] setDesignMode -process                              45
[01/19 00:16:15    320s] setExtractRCMode -coupling_c_th                     0.1
[01/19 00:16:15    320s] setExtractRCMode -engine                            preRoute
[01/19 00:16:15    320s] setExtractRCMode -relative_c_th                     1
[01/19 00:16:15    320s] setExtractRCMode -total_c_th                        0
[01/19 00:16:15    320s] setDelayCalMode -enable_high_fanout                 true
[01/19 00:16:15    320s] setDelayCalMode -engine                             aae
[01/19 00:16:15    320s] setDelayCalMode -ignoreNetLoad                      false
[01/19 00:16:15    320s] setDelayCalMode -socv_accuracy_mode                 low
[01/19 00:16:15    320s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/19 00:16:15    320s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/19 00:16:15    320s] setOptMode -allEndPoints                            false
[01/19 00:16:15    320s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/19 00:16:15    320s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/19 00:16:15    320s] setOptMode -drcMargin                               0
[01/19 00:16:15    320s] setOptMode -effort                                  high
[01/19 00:16:15    320s] setOptMode -fixDrc                                  true
[01/19 00:16:15    320s] setOptMode -holdTargetSlack                         0
[01/19 00:16:15    320s] setOptMode -leakageToDynamicRatio                   1
[01/19 00:16:15    320s] setOptMode -maxDensity                              0.95
[01/19 00:16:15    320s] setOptMode -optimizeFF                              true
[01/19 00:16:15    320s] setOptMode -powerEffort                             high
[01/19 00:16:15    320s] setOptMode -preserveAllSequential                   true
[01/19 00:16:15    320s] setOptMode -reclaimArea                             true
[01/19 00:16:15    320s] setOptMode -setupTargetSlack                        0
[01/19 00:16:15    320s] setOptMode -simplifyNetlist                         true
[01/19 00:16:15    320s] setOptMode -usefulSkew                              true
[01/19 00:16:15    320s] setPlaceMode -place_detail_check_route              false
[01/19 00:16:15    320s] setPlaceMode -place_detail_preserve_routing         true
[01/19 00:16:15    320s] setPlaceMode -place_detail_remove_affected_routing  false
[01/19 00:16:15    320s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/19 00:16:15    320s] setPlaceMode -place_global_clock_gate_aware         false
[01/19 00:16:15    320s] setPlaceMode -place_global_cong_effort              auto
[01/19 00:16:15    320s] setPlaceMode -place_global_ignore_scan              true
[01/19 00:16:15    320s] setPlaceMode -place_global_ignore_spare             false
[01/19 00:16:15    320s] setPlaceMode -place_global_module_aware_spare       false
[01/19 00:16:15    320s] setPlaceMode -place_global_place_io_pins            false
[01/19 00:16:15    320s] setPlaceMode -place_global_reorder_scan             true
[01/19 00:16:15    320s] setPlaceMode -powerDriven                           true
[01/19 00:16:15    320s] setPlaceMode -timingDriven                          true
[01/19 00:16:15    320s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/19 00:16:15    320s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/19 00:16:15    320s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/19 00:16:15    320s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/19 00:16:15    320s] 
[01/19 00:16:15    320s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/19 00:16:15    320s] (ccopt_design): create_ccopt_clock_tree_spec
[01/19 00:16:15    320s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/19 00:16:15    320s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/19 00:16:15    320s] Reset timing graph...
[01/19 00:16:15    320s] Ignoring AAE DB Resetting ...
[01/19 00:16:15    320s] Reset timing graph done.
[01/19 00:16:15    320s] Ignoring AAE DB Resetting ...
[01/19 00:16:15    320s] Analyzing clock structure...
[01/19 00:16:15    321s] Analyzing clock structure done.
[01/19 00:16:15    321s] Reset timing graph...
[01/19 00:16:15    321s] Ignoring AAE DB Resetting ...
[01/19 00:16:15    321s] Reset timing graph done.
[01/19 00:16:15    321s] Extracting original clock gating for clk...
[01/19 00:16:16    321s]   clock_tree clk contains 1961 sinks and 0 clock gates.
[01/19 00:16:16    321s] Extracting original clock gating for clk done.
[01/19 00:16:16    321s] The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
[01/19 00:16:16    321s] Checking clock tree convergence...
[01/19 00:16:16    321s] Checking clock tree convergence done.
[01/19 00:16:16    321s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/19 00:16:16    321s] Set place::cacheFPlanSiteMark to 1
[01/19 00:16:16    321s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/19 00:16:16    321s] Using CCOpt effort standard.
[01/19 00:16:16    321s] CCOpt::Phase::Initialization...
[01/19 00:16:16    321s] Check Prerequisites...
[01/19 00:16:16    321s] Leaving CCOpt scope - CheckPlace...
[01/19 00:16:16    321s] OPERPROF: Starting checkPlace at level 1, MEM:2183.7M, EPOCH TIME: 1705616176.022565
[01/19 00:16:16    321s] Processing tracks to init pin-track alignment.
[01/19 00:16:16    321s] z: 2, totalTracks: 1
[01/19 00:16:16    321s] z: 4, totalTracks: 1
[01/19 00:16:16    321s] z: 6, totalTracks: 1
[01/19 00:16:16    321s] z: 8, totalTracks: 1
[01/19 00:16:16    321s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:16    321s] All LLGs are deleted
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2183.7M, EPOCH TIME: 1705616176.031313
[01/19 00:16:16    321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2183.7M, EPOCH TIME: 1705616176.031709
[01/19 00:16:16    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.7M, EPOCH TIME: 1705616176.032135
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2183.7M, EPOCH TIME: 1705616176.034072
[01/19 00:16:16    321s] Max number of tech site patterns supported in site array is 256.
[01/19 00:16:16    321s] Core basic site is CoreSite
[01/19 00:16:16    321s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2183.7M, EPOCH TIME: 1705616176.034635
[01/19 00:16:16    321s] After signature check, allow fast init is false, keep pre-filter is true.
[01/19 00:16:16    321s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/19 00:16:16    321s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2183.7M, EPOCH TIME: 1705616176.036999
[01/19 00:16:16    321s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:16:16    321s] SiteArray: use 819,200 bytes
[01/19 00:16:16    321s] SiteArray: current memory after site array memory allocation 2183.7M
[01/19 00:16:16    321s] SiteArray: FP blocked sites are writable
[01/19 00:16:16    321s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:16:16    321s] Atter site array init, number of instance map data is 0.
[01/19 00:16:16    321s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2183.7M, EPOCH TIME: 1705616176.042097
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:16    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2183.7M, EPOCH TIME: 1705616176.043206
[01/19 00:16:16    321s] Begin checking placement ... (start mem=2183.7M, init mem=2183.7M)
[01/19 00:16:16    321s] Begin checking exclusive groups violation ...
[01/19 00:16:16    321s] There are 0 groups to check, max #box is 0, total #box is 0
[01/19 00:16:16    321s] Finished checking exclusive groups violations. Found 0 Vio.
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Running CheckPlace using 1 thread in normal mode...
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] ...checkPlace normal is done!
[01/19 00:16:16    321s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2183.7M, EPOCH TIME: 1705616176.162152
[01/19 00:16:16    321s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.008, MEM:2183.7M, EPOCH TIME: 1705616176.170320
[01/19 00:16:16    321s] *info: Placed = 10667         
[01/19 00:16:16    321s] *info: Unplaced = 0           
[01/19 00:16:16    321s] Placement Density:72.16%(35064/48591)
[01/19 00:16:16    321s] Placement Density (including fixed std cells):72.16%(35064/48591)
[01/19 00:16:16    321s] All LLGs are deleted
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10667).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2183.7M, EPOCH TIME: 1705616176.175230
[01/19 00:16:16    321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2183.7M, EPOCH TIME: 1705616176.175600
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2183.7M)
[01/19 00:16:16    321s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.155, MEM:2183.7M, EPOCH TIME: 1705616176.177171
[01/19 00:16:16    321s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:16    321s] Innovus will update I/O latencies
[01/19 00:16:16    321s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:16    321s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:16    321s] Info: 1 threads available for lower-level modules during optimization.
[01/19 00:16:16    321s] Processing average sequential pin duty cycle 
[01/19 00:16:16    321s] Executing ccopt post-processing.
[01/19 00:16:16    321s] Synthesizing clock trees with CCOpt...
[01/19 00:16:16    321s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:21.5/0:25:38.5 (0.2), mem = 2218.1M
[01/19 00:16:16    321s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/19 00:16:16    321s] CCOpt::Phase::PreparingToBalance...
[01/19 00:16:16    321s] Leaving CCOpt scope - Initializing power interface...
[01/19 00:16:16    321s] Processing average sequential pin duty cycle 
[01/19 00:16:16    321s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:16    321s] Leaving CCOpt scope - Initializing activity data...
[01/19 00:16:16    321s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Positive (advancing) pin insertion delays
[01/19 00:16:16    321s] =========================================
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Negative (delaying) pin insertion delays
[01/19 00:16:16    321s] ========================================
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/19 00:16:16    321s] Notify start of optimization...
[01/19 00:16:16    321s] Notify start of optimization done.
[01/19 00:16:16    321s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/19 00:16:16    321s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2218.1M, EPOCH TIME: 1705616176.249953
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] All LLGs are deleted
[01/19 00:16:16    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:16    321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2218.1M, EPOCH TIME: 1705616176.250095
[01/19 00:16:16    321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2218.1M, EPOCH TIME: 1705616176.250165
[01/19 00:16:16    321s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2218.1M, EPOCH TIME: 1705616176.251449
[01/19 00:16:16    321s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=2218.1M
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] Trim Metal Layers:
[01/19 00:16:16    321s] LayerId::1 widthSet size::2
[01/19 00:16:16    321s] LayerId::2 widthSet size::2
[01/19 00:16:16    321s] LayerId::3 widthSet size::2
[01/19 00:16:16    321s] LayerId::4 widthSet size::2
[01/19 00:16:16    321s] LayerId::5 widthSet size::2
[01/19 00:16:16    321s] LayerId::6 widthSet size::2
[01/19 00:16:16    321s] LayerId::7 widthSet size::2
[01/19 00:16:16    321s] LayerId::8 widthSet size::2
[01/19 00:16:16    321s] LayerId::9 widthSet size::2
[01/19 00:16:16    321s] LayerId::10 widthSet size::2
[01/19 00:16:16    321s] LayerId::11 widthSet size::2
[01/19 00:16:16    321s] Updating RC grid for preRoute extraction ...
[01/19 00:16:16    321s] eee: pegSigSF::1.070000
[01/19 00:16:16    321s] Initializing multi-corner resistance tables ...
[01/19 00:16:16    321s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:16:16    321s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:16    321s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:16:16    321s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:16:16    321s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:16:16    321s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:16:16    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=2218.1M
[01/19 00:16:16    321s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2218.07 MB )
[01/19 00:16:16    321s] (I)      ==================== Layers =====================
[01/19 00:16:16    321s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:16    321s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:16    321s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:16    321s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:16    321s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:16    321s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:16    321s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:16    321s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:16    321s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:16    321s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:16    321s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:16    321s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:16    321s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:16    321s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:16    321s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:16    321s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:16    321s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:16    321s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:16    321s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:16    321s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:16    321s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:16    321s] (I)      Started Import and model ( Curr Mem: 2218.07 MB )
[01/19 00:16:16    321s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:16    321s] (I)      == Non-default Options ==
[01/19 00:16:16    321s] (I)      Maximum routing layer                              : 11
[01/19 00:16:16    321s] (I)      Minimum routing layer                              : 1
[01/19 00:16:16    321s] (I)      Number of threads                                  : 1
[01/19 00:16:16    321s] (I)      Method to set GCell size                           : row
[01/19 00:16:16    321s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:16:16    321s] (I)      Use row-based GCell size
[01/19 00:16:16    321s] (I)      Use row-based GCell align
[01/19 00:16:16    321s] (I)      layer 0 area = 80000
[01/19 00:16:16    321s] (I)      layer 1 area = 80000
[01/19 00:16:16    321s] (I)      layer 2 area = 80000
[01/19 00:16:16    321s] (I)      layer 3 area = 80000
[01/19 00:16:16    321s] (I)      layer 4 area = 80000
[01/19 00:16:16    321s] (I)      layer 5 area = 80000
[01/19 00:16:16    321s] (I)      layer 6 area = 80000
[01/19 00:16:16    321s] (I)      layer 7 area = 80000
[01/19 00:16:16    321s] (I)      layer 8 area = 80000
[01/19 00:16:16    321s] (I)      layer 9 area = 400000
[01/19 00:16:16    321s] (I)      layer 10 area = 400000
[01/19 00:16:16    321s] (I)      GCell unit size   : 3420
[01/19 00:16:16    321s] (I)      GCell multiplier  : 1
[01/19 00:16:16    321s] (I)      GCell row height  : 3420
[01/19 00:16:16    321s] (I)      Actual row height : 3420
[01/19 00:16:16    321s] (I)      GCell align ref   : 30000 30020
[01/19 00:16:16    321s] [NR-eGR] Track table information for default rule: 
[01/19 00:16:16    321s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:16:16    321s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:16:16    321s] (I)      ==================== Default via =====================
[01/19 00:16:16    321s] (I)      +----+------------------+----------------------------+
[01/19 00:16:16    321s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:16:16    321s] (I)      +----+------------------+----------------------------+
[01/19 00:16:16    321s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:16:16    321s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:16:16    321s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:16:16    321s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:16:16    321s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:16:16    321s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:16:16    321s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:16:16    321s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:16:16    321s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:16:16    321s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:16:16    321s] (I)      +----+------------------+----------------------------+
[01/19 00:16:16    321s] [NR-eGR] Read 5085 PG shapes
[01/19 00:16:16    321s] [NR-eGR] Read 0 clock shapes
[01/19 00:16:16    321s] [NR-eGR] Read 0 other shapes
[01/19 00:16:16    321s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:16:16    321s] [NR-eGR] #Instance Blockages : 436557
[01/19 00:16:16    321s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:16:16    321s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:16:16    321s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:16:16    321s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:16:16    321s] [NR-eGR] #Other Blockages    : 0
[01/19 00:16:16    321s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:16:16    321s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:16:16    321s] [NR-eGR] Read 11403 nets ( ignored 0 )
[01/19 00:16:16    321s] (I)      early_global_route_priority property id does not exist.
[01/19 00:16:16    321s] (I)      Read Num Blocks=441642  Num Prerouted Wires=0  Num CS=0
[01/19 00:16:16    321s] (I)      Layer 0 (H) : #blockages 437202 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:16:16    321s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:16:16    321s] (I)      Number of ignored nets                =      0
[01/19 00:16:16    321s] (I)      Number of connected nets              =      0
[01/19 00:16:16    321s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/19 00:16:16    321s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:16:16    321s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:16:16    321s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:16:16    321s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/19 00:16:16    321s] (I)      Ndr track 0 does not exist
[01/19 00:16:16    321s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:16:16    321s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:16:16    321s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:16:16    321s] (I)      Site width          :   400  (dbu)
[01/19 00:16:16    321s] (I)      Row height          :  3420  (dbu)
[01/19 00:16:16    321s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:16:16    321s] (I)      GCell width         :  3420  (dbu)
[01/19 00:16:16    321s] (I)      GCell height        :  3420  (dbu)
[01/19 00:16:16    321s] (I)      Grid                :   147   145    11
[01/19 00:16:16    321s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:16:16    321s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:16:16    321s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:16:16    321s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:16:16    321s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:16:16    321s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:16:16    321s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:16:16    321s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:16:16    321s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:16:16    321s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:16:16    321s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:16:16    321s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:16:16    321s] (I)      --------------------------------------------------------
[01/19 00:16:16    321s] 
[01/19 00:16:16    321s] [NR-eGR] ============ Routing rule table ============
[01/19 00:16:16    321s] [NR-eGR] Rule id: 0  Nets: 11403
[01/19 00:16:16    321s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:16:16    321s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:16:16    321s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:16:16    321s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:16    321s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:16    321s] [NR-eGR] ========================================
[01/19 00:16:16    321s] [NR-eGR] 
[01/19 00:16:16    321s] (I)      =============== Blocked Tracks ===============
[01/19 00:16:16    321s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:16    321s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:16:16    321s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:16    321s] (I)      |     1 |  192570 |   140019 |        72.71% |
[01/19 00:16:16    321s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:16:16    321s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:16:16    321s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:16:16    321s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:16:16    321s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:16:16    321s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:16:16    321s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:16:16    321s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:16:16    321s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:16:16    321s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:16:16    321s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:16    321s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2239.70 MB )
[01/19 00:16:16    321s] (I)      Reset routing kernel
[01/19 00:16:16    321s] (I)      Started Global Routing ( Curr Mem: 2239.70 MB )
[01/19 00:16:16    321s] (I)      totalPins=41038  totalGlobalPin=39321 (95.82%)
[01/19 00:16:16    321s] (I)      total 2D Cap : 1671258 = (882179 H, 789079 V)
[01/19 00:16:16    321s] [NR-eGR] Layer group 1: route 11403 net(s) in layer range [1, 11]
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1a Route ============
[01/19 00:16:16    321s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1b Route ============
[01/19 00:16:16    321s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:16:16    321s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:16:16    321s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:16:16    321s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1c Route ============
[01/19 00:16:16    321s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1d Route ============
[01/19 00:16:16    321s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1e Route ============
[01/19 00:16:16    321s] (I)      Usage: 111284 = (54130 H, 57154 V) = (6.14% H, 7.24% V) = (9.256e+04um H, 9.773e+04um V)
[01/19 00:16:16    321s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.902956e+05um
[01/19 00:16:16    321s] (I)      
[01/19 00:16:16    321s] (I)      ============  Phase 1l Route ============
[01/19 00:16:16    322s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:16:16    322s] (I)      Layer  1:      52655       118        56      125757       64773    (66.00%) 
[01/19 00:16:16    322s] (I)      Layer  2:     179072     50115         0           0      180986    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  3:     190036     43223         0           0      190530    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  4:     179072     16374         0           0      180986    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  5:     190036      5865         0           0      190530    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  6:     179072       357         0           0      180986    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  7:     190036        46         0           0      190530    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:16:16    322s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:16:16    322s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:16:16    322s] (I)      Total:       1660183    116098        56      138691     1686507    ( 7.60%) 
[01/19 00:16:16    322s] (I)      
[01/19 00:16:16    322s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:16:16    322s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:16:16    322s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:16:16    322s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:16:16    322s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:16:16    322s] [NR-eGR]  Metal1 ( 1)        50( 0.69%)         1( 0.01%)   ( 0.71%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:16    322s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:16:16    322s] [NR-eGR]        Total        50( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/19 00:16:16    322s] [NR-eGR] 
[01/19 00:16:16    322s] (I)      Finished Global Routing ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2239.70 MB )
[01/19 00:16:16    322s] (I)      total 2D Cap : 1672615 = (882880 H, 789735 V)
[01/19 00:16:16    322s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:16:16    322s] (I)      ============= Track Assignment ============
[01/19 00:16:16    322s] (I)      Started Track Assignment (1T) ( Curr Mem: 2239.70 MB )
[01/19 00:16:16    322s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:16:16    322s] (I)      Run Multi-thread track assignment
[01/19 00:16:16    322s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2239.70 MB )
[01/19 00:16:16    322s] (I)      Started Export ( Curr Mem: 2239.70 MB )
[01/19 00:16:17    322s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:16:17    322s] [NR-eGR] ------------------------------------
[01/19 00:16:17    322s] [NR-eGR]  Metal1   (1H)         16454  43005 
[01/19 00:16:17    322s] [NR-eGR]  Metal2   (2V)         72921  27788 
[01/19 00:16:17    322s] [NR-eGR]  Metal3   (3H)         70990   4396 
[01/19 00:16:17    322s] [NR-eGR]  Metal4   (4V)         27494   1127 
[01/19 00:16:17    322s] [NR-eGR]  Metal5   (5H)         10018     57 
[01/19 00:16:17    322s] [NR-eGR]  Metal6   (6V)           608     11 
[01/19 00:16:17    322s] [NR-eGR]  Metal7   (7H)            81      0 
[01/19 00:16:17    322s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:16:17    322s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:16:17    322s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:16:17    322s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:16:17    322s] [NR-eGR] ------------------------------------
[01/19 00:16:17    322s] [NR-eGR]           Total       198565  76384 
[01/19 00:16:17    322s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:17    322s] [NR-eGR] Total half perimeter of net bounding box: 216259um
[01/19 00:16:17    322s] [NR-eGR] Total length: 198565um, number of vias: 76384
[01/19 00:16:17    322s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:17    322s] [NR-eGR] Total eGR-routed clock nets wire length: 6774um, number of vias: 4052
[01/19 00:16:17    322s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:17    322s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2239.70 MB )
[01/19 00:16:17    322s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.78 sec, Curr Mem: 2224.70 MB )
[01/19 00:16:17    322s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:16:17    322s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:16:17    322s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:16:17    322s] (I)       Early Global Route kernel              100.00%  486.22 sec  487.00 sec  0.78 sec  0.79 sec 
[01/19 00:16:17    322s] (I)       +-Import and model                      36.17%  486.23 sec  486.51 sec  0.28 sec  0.28 sec 
[01/19 00:16:17    322s] (I)       | +-Create place DB                      6.33%  486.23 sec  486.28 sec  0.05 sec  0.05 sec 
[01/19 00:16:17    322s] (I)       | | +-Import place data                  6.31%  486.23 sec  486.28 sec  0.05 sec  0.05 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read instances and placement     1.54%  486.23 sec  486.24 sec  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read nets                        4.72%  486.24 sec  486.28 sec  0.04 sec  0.03 sec 
[01/19 00:16:17    322s] (I)       | +-Create route DB                     28.54%  486.28 sec  486.50 sec  0.22 sec  0.22 sec 
[01/19 00:16:17    322s] (I)       | | +-Import route data (1T)            28.48%  486.28 sec  486.50 sec  0.22 sec  0.22 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read blockages ( Layer 1-11 )   20.06%  486.28 sec  486.44 sec  0.16 sec  0.16 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read routing blockages         0.00%  486.28 sec  486.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read instance blockages       19.69%  486.28 sec  486.44 sec  0.15 sec  0.16 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read PG blockages              0.11%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read clock blockages           0.01%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read other blockages           0.01%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read halo blockages            0.04%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Read boundary cut boxes        0.00%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read blackboxes                  0.00%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read prerouted                   0.17%  486.44 sec  486.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read unlegalized nets            0.35%  486.44 sec  486.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Read nets                        0.55%  486.45 sec  486.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Set up via pillars               0.01%  486.45 sec  486.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Initialize 3D grid graph         0.07%  486.45 sec  486.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Model blockage capacity          5.89%  486.45 sec  486.50 sec  0.05 sec  0.04 sec 
[01/19 00:16:17    322s] (I)       | | | | +-Initialize 3D capacity         5.61%  486.45 sec  486.50 sec  0.04 sec  0.04 sec 
[01/19 00:16:17    322s] (I)       | +-Read aux data                        0.00%  486.50 sec  486.50 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | +-Others data preparation              0.17%  486.50 sec  486.50 sec  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)       | +-Create route kernel                  0.74%  486.50 sec  486.51 sec  0.01 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       +-Global Routing                        24.35%  486.51 sec  486.70 sec  0.19 sec  0.20 sec 
[01/19 00:16:17    322s] (I)       | +-Initialization                       0.38%  486.51 sec  486.51 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | +-Net group 1                         22.56%  486.51 sec  486.69 sec  0.18 sec  0.19 sec 
[01/19 00:16:17    322s] (I)       | | +-Generate topology                  1.92%  486.51 sec  486.53 sec  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1a                           5.06%  486.53 sec  486.57 sec  0.04 sec  0.04 sec 
[01/19 00:16:17    322s] (I)       | | | +-Pattern routing (1T)             4.42%  486.53 sec  486.57 sec  0.03 sec  0.04 sec 
[01/19 00:16:17    322s] (I)       | | | +-Add via demand to 2D             0.54%  486.57 sec  486.57 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1b                           0.03%  486.57 sec  486.57 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1c                           0.00%  486.57 sec  486.57 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1d                           0.00%  486.57 sec  486.57 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1e                           0.04%  486.57 sec  486.58 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | | +-Route legalization               0.00%  486.58 sec  486.58 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | | +-Phase 1l                          14.75%  486.58 sec  486.69 sec  0.12 sec  0.13 sec 
[01/19 00:16:17    322s] (I)       | | | +-Layer assignment (1T)           14.41%  486.58 sec  486.69 sec  0.11 sec  0.12 sec 
[01/19 00:16:17    322s] (I)       | +-Clean cong LA                        0.00%  486.69 sec  486.69 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       +-Export 3D cong map                     0.91%  486.70 sec  486.71 sec  0.01 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | +-Export 2D cong map                   0.07%  486.71 sec  486.71 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       +-Extract Global 3D Wires                0.45%  486.71 sec  486.71 sec  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)       +-Track Assignment (1T)                 21.47%  486.71 sec  486.88 sec  0.17 sec  0.16 sec 
[01/19 00:16:17    322s] (I)       | +-Initialization                       0.10%  486.71 sec  486.71 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       | +-Track Assignment Kernel             20.92%  486.71 sec  486.88 sec  0.16 sec  0.16 sec 
[01/19 00:16:17    322s] (I)       | +-Free Memory                          0.02%  486.88 sec  486.88 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       +-Export                                15.01%  486.88 sec  487.00 sec  0.12 sec  0.12 sec 
[01/19 00:16:17    322s] (I)       | +-Export DB wires                      8.05%  486.88 sec  486.94 sec  0.06 sec  0.07 sec 
[01/19 00:16:17    322s] (I)       | | +-Export all nets                    6.01%  486.88 sec  486.93 sec  0.05 sec  0.04 sec 
[01/19 00:16:17    322s] (I)       | | +-Set wire vias                      1.54%  486.93 sec  486.94 sec  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)       | +-Report wirelength                    3.18%  486.94 sec  486.97 sec  0.02 sec  0.02 sec 
[01/19 00:16:17    322s] (I)       | +-Update net boxes                     3.68%  486.97 sec  487.00 sec  0.03 sec  0.03 sec 
[01/19 00:16:17    322s] (I)       | +-Update timing                        0.00%  487.00 sec  487.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)       +-Postprocess design                     0.40%  487.00 sec  487.00 sec  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)      ===================== Summary by functions =====================
[01/19 00:16:17    322s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:16:17    322s] (I)      ----------------------------------------------------------------
[01/19 00:16:17    322s] (I)        0  Early Global Route kernel      100.00%  0.78 sec  0.79 sec 
[01/19 00:16:17    322s] (I)        1  Import and model                36.17%  0.28 sec  0.28 sec 
[01/19 00:16:17    322s] (I)        1  Global Routing                  24.35%  0.19 sec  0.20 sec 
[01/19 00:16:17    322s] (I)        1  Track Assignment (1T)           21.47%  0.17 sec  0.16 sec 
[01/19 00:16:17    322s] (I)        1  Export                          15.01%  0.12 sec  0.12 sec 
[01/19 00:16:17    322s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        1  Extract Global 3D Wires          0.45%  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)        1  Postprocess design               0.40%  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)        2  Create route DB                 28.54%  0.22 sec  0.22 sec 
[01/19 00:16:17    322s] (I)        2  Net group 1                     22.56%  0.18 sec  0.19 sec 
[01/19 00:16:17    322s] (I)        2  Track Assignment Kernel         20.92%  0.16 sec  0.16 sec 
[01/19 00:16:17    322s] (I)        2  Export DB wires                  8.05%  0.06 sec  0.07 sec 
[01/19 00:16:17    322s] (I)        2  Create place DB                  6.33%  0.05 sec  0.05 sec 
[01/19 00:16:17    322s] (I)        2  Update net boxes                 3.68%  0.03 sec  0.03 sec 
[01/19 00:16:17    322s] (I)        2  Report wirelength                3.18%  0.02 sec  0.02 sec 
[01/19 00:16:17    322s] (I)        2  Create route kernel              0.74%  0.01 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Initialization                   0.48%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Others data preparation          0.17%  0.00 sec  0.01 sec 
[01/19 00:16:17    322s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Free Memory                      0.02%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        3  Import route data (1T)          28.48%  0.22 sec  0.22 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1l                        14.75%  0.12 sec  0.13 sec 
[01/19 00:16:17    322s] (I)        3  Import place data                6.31%  0.05 sec  0.05 sec 
[01/19 00:16:17    322s] (I)        3  Export all nets                  6.01%  0.05 sec  0.04 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1a                         5.06%  0.04 sec  0.04 sec 
[01/19 00:16:17    322s] (I)        3  Generate topology                1.92%  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)        3  Set wire vias                    1.54%  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Read blockages ( Layer 1-11 )   20.06%  0.16 sec  0.16 sec 
[01/19 00:16:17    322s] (I)        4  Layer assignment (1T)           14.41%  0.11 sec  0.12 sec 
[01/19 00:16:17    322s] (I)        4  Model blockage capacity          5.89%  0.05 sec  0.04 sec 
[01/19 00:16:17    322s] (I)        4  Read nets                        5.27%  0.04 sec  0.03 sec 
[01/19 00:16:17    322s] (I)        4  Pattern routing (1T)             4.42%  0.03 sec  0.04 sec 
[01/19 00:16:17    322s] (I)        4  Read instances and placement     1.54%  0.01 sec  0.02 sec 
[01/19 00:16:17    322s] (I)        4  Add via demand to 2D             0.54%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Read unlegalized nets            0.35%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Read prerouted                   0.17%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read instance blockages         19.69%  0.15 sec  0.16 sec 
[01/19 00:16:17    322s] (I)        5  Initialize 3D capacity           5.61%  0.04 sec  0.04 sec 
[01/19 00:16:17    322s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:16:17    322s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[01/19 00:16:17    322s] Legalization setup...
[01/19 00:16:17    322s] Using cell based legalization.
[01/19 00:16:17    322s] Initializing placement interface...
[01/19 00:16:17    322s]   Use check_library -place or consult logv if problems occur.
[01/19 00:16:17    322s]   Leaving CCOpt scope - Initializing placement interface...
[01/19 00:16:17    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:2219.7M, EPOCH TIME: 1705616177.107189
[01/19 00:16:17    322s] Processing tracks to init pin-track alignment.
[01/19 00:16:17    322s] z: 2, totalTracks: 1
[01/19 00:16:17    322s] z: 4, totalTracks: 1
[01/19 00:16:17    322s] z: 6, totalTracks: 1
[01/19 00:16:17    322s] z: 8, totalTracks: 1
[01/19 00:16:17    322s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:17    322s] All LLGs are deleted
[01/19 00:16:17    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2219.7M, EPOCH TIME: 1705616177.116285
[01/19 00:16:17    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2219.7M, EPOCH TIME: 1705616177.116647
[01/19 00:16:17    322s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2219.7M, EPOCH TIME: 1705616177.119494
[01/19 00:16:17    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2219.7M, EPOCH TIME: 1705616177.121369
[01/19 00:16:17    322s] Max number of tech site patterns supported in site array is 256.
[01/19 00:16:17    322s] Core basic site is CoreSite
[01/19 00:16:17    322s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2219.7M, EPOCH TIME: 1705616177.149555
[01/19 00:16:17    322s] After signature check, allow fast init is false, keep pre-filter is true.
[01/19 00:16:17    322s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/19 00:16:17    322s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2219.7M, EPOCH TIME: 1705616177.151916
[01/19 00:16:17    322s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:16:17    322s] SiteArray: use 819,200 bytes
[01/19 00:16:17    322s] SiteArray: current memory after site array memory allocation 2219.7M
[01/19 00:16:17    322s] SiteArray: FP blocked sites are writable
[01/19 00:16:17    322s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:16:17    322s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2219.7M, EPOCH TIME: 1705616177.155823
[01/19 00:16:17    322s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2219.7M, EPOCH TIME: 1705616177.156069
[01/19 00:16:17    322s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:16:17    322s] Atter site array init, number of instance map data is 0.
[01/19 00:16:17    322s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2219.7M, EPOCH TIME: 1705616177.158318
[01/19 00:16:17    322s] 
[01/19 00:16:17    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:17    322s] OPERPROF:     Starting CMU at level 3, MEM:2219.7M, EPOCH TIME: 1705616177.160578
[01/19 00:16:17    322s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2219.7M, EPOCH TIME: 1705616177.161973
[01/19 00:16:17    322s] 
[01/19 00:16:17    322s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:17    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2219.7M, EPOCH TIME: 1705616177.163477
[01/19 00:16:17    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2219.7M, EPOCH TIME: 1705616177.163573
[01/19 00:16:17    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.7M, EPOCH TIME: 1705616177.163641
[01/19 00:16:17    322s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2219.7MB).
[01/19 00:16:17    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:2219.7M, EPOCH TIME: 1705616177.168631
[01/19 00:16:17    322s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:17    322s] Initializing placement interface done.
[01/19 00:16:17    322s] Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:16:17    322s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2219.7M, EPOCH TIME: 1705616177.168941
[01/19 00:16:17    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:2219.7M, EPOCH TIME: 1705616177.202942
[01/19 00:16:17    322s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:17    322s] Leaving CCOpt scope - Initializing placement interface...
[01/19 00:16:17    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:2219.7M, EPOCH TIME: 1705616177.220747
[01/19 00:16:17    322s] Processing tracks to init pin-track alignment.
[01/19 00:16:17    322s] z: 2, totalTracks: 1
[01/19 00:16:17    322s] z: 4, totalTracks: 1
[01/19 00:16:17    322s] z: 6, totalTracks: 1
[01/19 00:16:17    322s] z: 8, totalTracks: 1
[01/19 00:16:17    322s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:17    322s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2219.7M, EPOCH TIME: 1705616177.231971
[01/19 00:16:17    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:17    322s] 
[01/19 00:16:17    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:17    322s] OPERPROF:     Starting CMU at level 3, MEM:2219.7M, EPOCH TIME: 1705616177.266111
[01/19 00:16:17    322s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2219.7M, EPOCH TIME: 1705616177.267614
[01/19 00:16:17    322s] 
[01/19 00:16:17    322s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:17    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2219.7M, EPOCH TIME: 1705616177.269160
[01/19 00:16:17    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2219.7M, EPOCH TIME: 1705616177.269255
[01/19 00:16:17    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.7M, EPOCH TIME: 1705616177.269322
[01/19 00:16:17    322s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2219.7MB).
[01/19 00:16:17    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2219.7M, EPOCH TIME: 1705616177.271769
[01/19 00:16:17    322s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:17    322s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:17    322s] (I)      Load db... (mem=2219.7M)
[01/19 00:16:17    322s] (I)      Read data from FE... (mem=2219.7M)
[01/19 00:16:17    322s] (I)      Number of ignored instance 0
[01/19 00:16:17    322s] (I)      Number of inbound cells 0
[01/19 00:16:17    322s] (I)      Number of opened ILM blockages 0
[01/19 00:16:17    322s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/19 00:16:17    322s] (I)      numMoveCells=10667, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/19 00:16:17    322s] (I)      cell height: 3420, count: 10667
[01/19 00:16:17    322s] (I)      Read rows... (mem=2221.8M)
[01/19 00:16:17    322s] (I)      Reading non-standard rows with height 6840
[01/19 00:16:17    322s] (I)      Done Read rows (cpu=0.000s, mem=2221.8M)
[01/19 00:16:17    322s] (I)      Done Read data from FE (cpu=0.010s, mem=2221.8M)
[01/19 00:16:17    322s] (I)      Done Load db (cpu=0.010s, mem=2221.8M)
[01/19 00:16:17    322s] (I)      Constructing placeable region... (mem=2221.8M)
[01/19 00:16:17    322s] (I)      Constructing bin map
[01/19 00:16:17    322s] (I)      Initialize bin information with width=34200 height=34200
[01/19 00:16:17    322s] (I)      Done constructing bin map
[01/19 00:16:17    322s] (I)      Compute region effective width... (mem=2221.8M)
[01/19 00:16:17    322s] (I)      Done Compute region effective width (cpu=0.000s, mem=2221.8M)
[01/19 00:16:17    322s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2221.8M)
[01/19 00:16:17    322s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:17    322s] Validating CTS configuration...
[01/19 00:16:17    322s] Checking module port directions...
[01/19 00:16:17    322s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:17    322s] Non-default CCOpt properties:
[01/19 00:16:17    322s]   Public non-default CCOpt properties:
[01/19 00:16:17    322s]     cts_merge_clock_gates is set for at least one object
[01/19 00:16:17    322s]     cts_merge_clock_logic is set for at least one object
[01/19 00:16:17    322s]     route_type is set for at least one object
[01/19 00:16:17    322s]     source_driver is set for at least one object
[01/19 00:16:17    322s]     target_max_trans is set for at least one object
[01/19 00:16:17    322s]     target_max_trans_sdc is set for at least one object
[01/19 00:16:17    322s]     target_skew is set for at least one object
[01/19 00:16:17    322s]   Private non-default CCOpt properties:
[01/19 00:16:17    322s]     cloning_copy_activity: 1 (default: false)
[01/19 00:16:17    322s] 
[01/19 00:16:17    322s] Trim Metal Layers:
[01/19 00:16:17    322s] LayerId::1 widthSet size::2
[01/19 00:16:17    322s] LayerId::2 widthSet size::2
[01/19 00:16:17    322s] LayerId::3 widthSet size::2
[01/19 00:16:17    322s] LayerId::4 widthSet size::2
[01/19 00:16:17    322s] LayerId::5 widthSet size::2
[01/19 00:16:17    322s] LayerId::6 widthSet size::2
[01/19 00:16:17    322s] LayerId::7 widthSet size::2
[01/19 00:16:17    322s] LayerId::8 widthSet size::2
[01/19 00:16:17    322s] LayerId::9 widthSet size::2
[01/19 00:16:17    322s] LayerId::10 widthSet size::2
[01/19 00:16:17    322s] LayerId::11 widthSet size::2
[01/19 00:16:17    322s] Updating RC grid for preRoute extraction ...
[01/19 00:16:17    322s] eee: pegSigSF::1.070000
[01/19 00:16:17    322s] Initializing multi-corner resistance tables ...
[01/19 00:16:17    322s] eee: l::1 avDens::0.147609 usedTrk::2789.817044 availTrk::18900.000000 sigTrk::2789.817044
[01/19 00:16:17    322s] eee: l::2 avDens::0.281784 usedTrk::4264.383321 availTrk::15133.500000 sigTrk::4264.383321
[01/19 00:16:17    322s] eee: l::3 avDens::0.262086 usedTrk::4151.442982 availTrk::15840.000000 sigTrk::4151.442982
[01/19 00:16:17    322s] eee: l::4 avDens::0.115367 usedTrk::1607.816665 availTrk::13936.500000 sigTrk::1607.816665
[01/19 00:16:17    322s] eee: l::5 avDens::0.047170 usedTrk::585.850879 availTrk::12420.000000 sigTrk::585.850879
[01/19 00:16:17    322s] eee: l::6 avDens::0.013406 usedTrk::35.533334 availTrk::2650.500000 sigTrk::35.533334
[01/19 00:16:17    322s] eee: l::7 avDens::0.017585 usedTrk::4.747953 availTrk::270.000000 sigTrk::4.747953
[01/19 00:16:17    322s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:17    322s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:17    322s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:16:17    322s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:16:17    322s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:16:17    322s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258630 uaWl=1.000000 uaWlH=0.192383 aWlH=0.000000 lMod=0 pMax=0.814500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:16:17    322s] Route type trimming info:
[01/19 00:16:17    322s]   The following route types were modified by the autotrimmer:
[01/19 00:16:17    322s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/19 00:16:17    322s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/19 00:16:17    322s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/19 00:16:17    322s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/19 00:16:17    322s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/19 00:16:17    322s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/19 00:16:17    322s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/19 00:16:17    322s] End AAE Lib Interpolated Model. (MEM=2221.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] (I)      Initializing Steiner engine. 
[01/19 00:16:17    322s] (I)      ==================== Layers =====================
[01/19 00:16:17    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:17    322s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:17    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:17    322s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:17    322s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:17    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:17    322s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:17    322s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:17    322s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:17    322s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:17    322s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:17    322s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:17    322s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:17    322s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:17    322s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:17    322s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:17    322s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:17    322s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:17    322s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:17    322s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:17    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:17    322s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/19 00:16:17    322s] Original list had 6 cells:
[01/19 00:16:17    322s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/19 00:16:17    322s] New trimmed list has 4 cells:
[01/19 00:16:17    322s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/19 00:16:17    322s] Original list had 7 cells:
[01/19 00:16:17    322s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/19 00:16:17    322s] New trimmed list has 4 cells:
[01/19 00:16:17    322s] INVX3 INVX2 INVX1 INVXL 
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:17    322s] Accumulated time to calculate placeable region: 0.01
[01/19 00:16:18    323s] Clock tree balancer configuration for clock_tree clk:
[01/19 00:16:18    323s] Non-default CCOpt properties:
[01/19 00:16:18    323s]   Public non-default CCOpt properties:
[01/19 00:16:18    323s]     cts_merge_clock_gates: true (default: false)
[01/19 00:16:18    323s]     cts_merge_clock_logic: true (default: false)
[01/19 00:16:18    323s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/19 00:16:18    323s]     route_type (top): default_route_type_nonleaf (default: default)
[01/19 00:16:18    323s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/19 00:16:18    323s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/19 00:16:18    323s]   No private non-default CCOpt properties
[01/19 00:16:18    323s] For power domain auto-default:
[01/19 00:16:18    323s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/19 00:16:18    323s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/19 00:16:18    323s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/19 00:16:18    323s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/19 00:16:18    323s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 48591.360um^2
[01/19 00:16:18    323s] Top Routing info:
[01/19 00:16:18    323s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/19 00:16:18    323s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] Trunk Routing info:
[01/19 00:16:18    323s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:16:18    323s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] Leaf Routing info:
[01/19 00:16:18    323s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:16:18    323s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/19 00:16:18    323s]   Slew time target (leaf):    0.200ns
[01/19 00:16:18    323s]   Slew time target (trunk):   0.200ns
[01/19 00:16:18    323s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/19 00:16:18    323s]   Buffer unit delay: 0.142ns
[01/19 00:16:18    323s]   Buffer max distance: 145.485um
[01/19 00:16:18    323s] Fastest wire driving cells and distances:
[01/19 00:16:18    323s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/19 00:16:18    323s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/19 00:16:18    323s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/19 00:16:18    323s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Logic Sizing Table:
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------
[01/19 00:16:18    323s] Cell    Instance count    Source    Eligible library cells
[01/19 00:16:18    323s] ----------------------------------------------------------
[01/19 00:16:18    323s]   (empty table)
[01/19 00:16:18    323s] ----------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/19 00:16:18    323s]   Sources:                     pin clk
[01/19 00:16:18    323s]   Total number of sinks:       1961
[01/19 00:16:18    323s]   Delay constrained sinks:     1961
[01/19 00:16:18    323s]   Constrains:                  default
[01/19 00:16:18    323s]   Non-leaf sinks:              0
[01/19 00:16:18    323s]   Ignore pins:                 0
[01/19 00:16:18    323s]  Timing corner default_emulate_delay_corner:both.late:
[01/19 00:16:18    323s]   Skew target:                 0.200ns
[01/19 00:16:18    323s] Primary reporting skew groups are:
[01/19 00:16:18    323s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Clock DAG stats initial state:
[01/19 00:16:18    323s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/19 00:16:18    323s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:18    323s]   misc counts      : r=1, pp=0
[01/19 00:16:18    323s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/19 00:16:18    323s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/19 00:16:18    323s] Clock DAG hash initial state: 3336806058749455146 6588623829326244068
[01/19 00:16:18    323s] CTS services accumulated run-time stats initial state:
[01/19 00:16:18    323s]   delay calculator: calls=5007, total_wall_time=0.098s, mean_wall_time=0.020ms
[01/19 00:16:18    323s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/19 00:16:18    323s]   steiner router: calls=5008, total_wall_time=0.043s, mean_wall_time=0.009ms
[01/19 00:16:18    323s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/19 00:16:18    323s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Layer information for route type default_route_type_nonleaf:
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] Layer      Preferred    Route    Res.          Cap.          RC
[01/19 00:16:18    323s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] Metal1     N            H          1.227         0.160         0.196
[01/19 00:16:18    323s] Metal2     N            V          0.755         0.143         0.108
[01/19 00:16:18    323s] Metal3     Y            H          0.755         0.151         0.114
[01/19 00:16:18    323s] Metal4     Y            V          0.755         0.146         0.110
[01/19 00:16:18    323s] Metal5     N            H          0.755         0.146         0.110
[01/19 00:16:18    323s] Metal6     N            V          0.755         0.150         0.113
[01/19 00:16:18    323s] Metal7     N            H          0.755         0.153         0.116
[01/19 00:16:18    323s] Metal8     N            V          0.268         0.153         0.041
[01/19 00:16:18    323s] Metal9     N            H          0.268         0.967         0.259
[01/19 00:16:18    323s] Metal10    N            V          0.097         0.459         0.045
[01/19 00:16:18    323s] Metal11    N            H          0.095         0.587         0.056
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:16:18    323s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Layer information for route type l_route_ccopt_autotrimmed:
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] Layer      Preferred    Route    Res.          Cap.          RC
[01/19 00:16:18    323s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] Metal1     N            H          1.227         0.160         0.196
[01/19 00:16:18    323s] Metal2     N            V          0.755         0.143         0.108
[01/19 00:16:18    323s] Metal3     N            H          0.755         0.151         0.114
[01/19 00:16:18    323s] Metal4     N            V          0.755         0.146         0.110
[01/19 00:16:18    323s] Metal5     Y            H          0.755         0.146         0.110
[01/19 00:16:18    323s] Metal6     Y            V          0.755         0.150         0.113
[01/19 00:16:18    323s] Metal7     Y            H          0.755         0.153         0.116
[01/19 00:16:18    323s] Metal8     N            V          0.268         0.153         0.041
[01/19 00:16:18    323s] Metal9     N            H          0.268         0.967         0.259
[01/19 00:16:18    323s] Metal10    N            V          0.097         0.459         0.045
[01/19 00:16:18    323s] Metal11    N            H          0.095         0.587         0.056
[01/19 00:16:18    323s] ----------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:16:18    323s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Layer information for route type t_route_ccopt_autotrimmed:
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------------------------------
[01/19 00:16:18    323s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/19 00:16:18    323s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/19 00:16:18    323s]                                                                           to Layer
[01/19 00:16:18    323s] ----------------------------------------------------------------------------------
[01/19 00:16:18    323s] Metal1     N            H          0.818         0.190         0.156         3
[01/19 00:16:18    323s] Metal2     N            V          0.503         0.182         0.092         3
[01/19 00:16:18    323s] Metal3     N            H          0.503         0.189         0.095         3
[01/19 00:16:18    323s] Metal4     N            V          0.503         0.184         0.093         3
[01/19 00:16:18    323s] Metal5     Y            H          0.503         0.190         0.096         3
[01/19 00:16:18    323s] Metal6     Y            V          0.503         0.190         0.096         3
[01/19 00:16:18    323s] Metal7     Y            H          0.503         0.190         0.095         3
[01/19 00:16:18    323s] Metal8     N            V          0.178         0.192         0.034         3
[01/19 00:16:18    323s] Metal9     N            H          0.178         1.175         0.210         3
[01/19 00:16:18    323s] Metal10    N            V          0.065         0.402         0.026         7
[01/19 00:16:18    323s] Metal11    N            H          0.064         0.477         0.030         7
[01/19 00:16:18    323s] ----------------------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Via selection for estimated routes (rule default):
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/19 00:16:18    323s] Range                                (Ohm)    (fF)     (fs)     Only
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/19 00:16:18    323s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/19 00:16:18    323s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/19 00:16:18    323s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/19 00:16:18    323s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/19 00:16:18    323s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/19 00:16:18    323s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/19 00:16:18    323s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/19 00:16:18    323s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/19 00:16:18    323s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Via selection for estimated routes (rule NDR_13):
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/19 00:16:18    323s] Range                                (Ohm)    (fF)     (fs)     Only
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/19 00:16:18    323s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/19 00:16:18    323s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/19 00:16:18    323s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/19 00:16:18    323s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/19 00:16:18    323s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/19 00:16:18    323s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/19 00:16:18    323s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/19 00:16:18    323s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/19 00:16:18    323s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/19 00:16:18    323s] ----------------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] No ideal or dont_touch nets found in the clock tree
[01/19 00:16:18    323s] No dont_touch hnets found in the clock tree
[01/19 00:16:18    323s] No dont_touch hpins found in the clock network.
[01/19 00:16:18    323s] Checking for illegal sizes of clock logic instances...
[01/19 00:16:18    323s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Filtering reasons for cell type: buffer
[01/19 00:16:18    323s] =======================================
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] Clock trees    Power domain    Reason                         Library cells
[01/19 00:16:18    323s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/19 00:16:18    323s]                                                                 CLKBUFX8 }
[01/19 00:16:18    323s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/19 00:16:18    323s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Filtering reasons for cell type: inverter
[01/19 00:16:18    323s] =========================================
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] Clock trees    Power domain    Reason                         Library cells
[01/19 00:16:18    323s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/19 00:16:18    323s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/19 00:16:18    323s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/19 00:16:18    323s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/19 00:16:18    323s] CCOpt configuration status: all checks passed.
[01/19 00:16:18    323s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/19 00:16:18    323s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/19 00:16:18    323s]   No exclusion drivers are needed.
[01/19 00:16:18    323s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/19 00:16:18    323s] Antenna diode management...
[01/19 00:16:18    323s]   Found 0 antenna diodes in the clock trees.
[01/19 00:16:18    323s]   
[01/19 00:16:18    323s] Antenna diode management done.
[01/19 00:16:18    323s] Adding driver cells for primary IOs...
[01/19 00:16:18    323s]   
[01/19 00:16:18    323s]   ----------------------------------------------------------------------------------------------
[01/19 00:16:18    323s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/19 00:16:18    323s]   ----------------------------------------------------------------------------------------------
[01/19 00:16:18    323s]     (empty table)
[01/19 00:16:18    323s]   ----------------------------------------------------------------------------------------------
[01/19 00:16:18    323s]   
[01/19 00:16:18    323s]   
[01/19 00:16:18    323s] Adding driver cells for primary IOs done.
[01/19 00:16:18    323s] Adding driver cell for primary IO roots...
[01/19 00:16:18    323s] Adding driver cell for primary IO roots done.
[01/19 00:16:18    323s] Maximizing clock DAG abstraction...
[01/19 00:16:18    323s]   Removing clock DAG drivers
[01/19 00:16:18    323s] Maximizing clock DAG abstraction done.
[01/19 00:16:18    323s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.4)
[01/19 00:16:18    323s] Synthesizing clock trees...
[01/19 00:16:18    323s]   Preparing To Balance...
[01/19 00:16:18    323s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:16:18    323s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2292.2M, EPOCH TIME: 1705616178.593736
[01/19 00:16:18    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:2274.2M, EPOCH TIME: 1705616178.627845
[01/19 00:16:18    323s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:18    323s]   Leaving CCOpt scope - Initializing placement interface...
[01/19 00:16:18    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.7M, EPOCH TIME: 1705616178.628322
[01/19 00:16:18    323s] Processing tracks to init pin-track alignment.
[01/19 00:16:18    323s] z: 2, totalTracks: 1
[01/19 00:16:18    323s] z: 4, totalTracks: 1
[01/19 00:16:18    323s] z: 6, totalTracks: 1
[01/19 00:16:18    323s] z: 8, totalTracks: 1
[01/19 00:16:18    323s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:18    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.7M, EPOCH TIME: 1705616178.639408
[01/19 00:16:18    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:18    323s] OPERPROF:     Starting CMU at level 3, MEM:2264.7M, EPOCH TIME: 1705616178.672730
[01/19 00:16:18    323s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2264.7M, EPOCH TIME: 1705616178.674225
[01/19 00:16:18    323s] 
[01/19 00:16:18    323s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:18    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2264.7M, EPOCH TIME: 1705616178.675780
[01/19 00:16:18    323s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2264.7M, EPOCH TIME: 1705616178.675879
[01/19 00:16:18    323s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2264.7M, EPOCH TIME: 1705616178.675956
[01/19 00:16:18    323s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2264.7MB).
[01/19 00:16:18    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2264.7M, EPOCH TIME: 1705616178.678507
[01/19 00:16:18    323s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:18    323s]   Merging duplicate siblings in DAG...
[01/19 00:16:18    323s]     Clock DAG stats before merging:
[01/19 00:16:18    323s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/19 00:16:18    323s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:18    323s]       misc counts      : r=1, pp=0
[01/19 00:16:18    323s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/19 00:16:18    323s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/19 00:16:18    323s]     Clock DAG hash before merging: 3336806058749455146 6588623829326244068
[01/19 00:16:18    323s]     CTS services accumulated run-time stats before merging:
[01/19 00:16:18    323s]       delay calculator: calls=5007, total_wall_time=0.098s, mean_wall_time=0.020ms
[01/19 00:16:18    323s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/19 00:16:18    323s]       steiner router: calls=5008, total_wall_time=0.043s, mean_wall_time=0.009ms
[01/19 00:16:18    323s]     Resynthesising clock tree into netlist...
[01/19 00:16:18    323s]       Reset timing graph...
[01/19 00:16:18    323s] Ignoring AAE DB Resetting ...
[01/19 00:16:18    323s]       Reset timing graph done.
[01/19 00:16:18    323s]     Resynthesising clock tree into netlist done.
[01/19 00:16:18    323s]     Merging duplicate clock dag driver clones in DAG...
[01/19 00:16:18    323s]     Merging duplicate clock dag driver clones in DAG done.
[01/19 00:16:18    323s]     
[01/19 00:16:18    323s]     Disconnecting clock tree from netlist...
[01/19 00:16:18    323s]     Disconnecting clock tree from netlist done.
[01/19 00:16:18    323s]   Merging duplicate siblings in DAG done.
[01/19 00:16:18    323s]   Applying movement limits...
[01/19 00:16:18    323s]   Applying movement limits done.
[01/19 00:16:18    323s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:18    323s]   CCOpt::Phase::Construction...
[01/19 00:16:18    323s]   Stage::Clustering...
[01/19 00:16:18    323s]   Clustering...
[01/19 00:16:18    323s]     Clock DAG hash before 'Clustering': 3336806058749455146 6588623829326244068
[01/19 00:16:18    323s]     CTS services accumulated run-time stats before 'Clustering':
[01/19 00:16:18    323s]       delay calculator: calls=5007, total_wall_time=0.098s, mean_wall_time=0.020ms
[01/19 00:16:18    323s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/19 00:16:18    323s]       steiner router: calls=5008, total_wall_time=0.043s, mean_wall_time=0.009ms
[01/19 00:16:18    323s]     Initialize for clustering...
[01/19 00:16:18    323s]     Clock DAG stats before clustering:
[01/19 00:16:18    323s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/19 00:16:18    323s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:18    323s]       misc counts      : r=1, pp=0
[01/19 00:16:18    323s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/19 00:16:18    323s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/19 00:16:18    323s]     Clock DAG hash before clustering: 3336806058749455146 6588623829326244068
[01/19 00:16:18    323s]     CTS services accumulated run-time stats before clustering:
[01/19 00:16:18    323s]       delay calculator: calls=5007, total_wall_time=0.098s, mean_wall_time=0.020ms
[01/19 00:16:18    323s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/19 00:16:18    323s]       steiner router: calls=5008, total_wall_time=0.043s, mean_wall_time=0.009ms
[01/19 00:16:18    323s]     Computing max distances from locked parents...
[01/19 00:16:18    323s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/19 00:16:18    323s]     Computing max distances from locked parents done.
[01/19 00:16:18    323s]     Computing optimal clock node locations...
[01/19 00:16:18    323s]     : ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:18    323s]     Optimal path computation stats:
[01/19 00:16:18    323s]       Successful          : 1
[01/19 00:16:18    323s]       Unsuccessful        : 0
[01/19 00:16:18    323s]       Immovable           : 140612934303745
[01/19 00:16:18    323s]       lockedParentLocation: 0
[01/19 00:16:18    323s]       Region hash         : e4d0d11cb7a6f7ec
[01/19 00:16:18    323s]     Unsuccessful details:
[01/19 00:16:18    323s]     
[01/19 00:16:18    323s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:18    323s] End AAE Lib Interpolated Model. (MEM=2264.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:18    323s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:18    323s]     Bottom-up phase...
[01/19 00:16:18    323s]     Clustering bottom-up starting from leaves...
[01/19 00:16:18    323s]       Clustering clock_tree clk...
[01/19 00:16:19    325s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:16:20    325s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:20    325s]       Clustering clock_tree clk done.
[01/19 00:16:20    325s]     Clustering bottom-up starting from leaves done.
[01/19 00:16:20    325s]     Rebuilding the clock tree after clustering...
[01/19 00:16:20    325s]     Rebuilding the clock tree after clustering done.
[01/19 00:16:20    325s]     Clock DAG stats after bottom-up phase:
[01/19 00:16:20    325s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/19 00:16:20    325s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:20    325s]       misc counts      : r=1, pp=0
[01/19 00:16:20    325s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/19 00:16:20    325s]       hp wire lengths  : top=0.000um, trunk=566.730um, leaf=2511.370um, total=3078.100um
[01/19 00:16:20    325s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/19 00:16:20    325s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/19 00:16:20    325s]     Clock DAG hash after bottom-up phase: 14709879336715431433 8871884850456860090
[01/19 00:16:20    325s]     CTS services accumulated run-time stats after bottom-up phase:
[01/19 00:16:20    325s]       delay calculator: calls=5282, total_wall_time=0.123s, mean_wall_time=0.023ms
[01/19 00:16:20    325s]       legalizer: calls=529, total_wall_time=0.009s, mean_wall_time=0.017ms
[01/19 00:16:20    325s]       steiner router: calls=5277, total_wall_time=0.218s, mean_wall_time=0.041ms
[01/19 00:16:20    325s]     Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/19 00:16:20    325s]     Legalizing clock trees...
[01/19 00:16:20    325s]     Resynthesising clock tree into netlist...
[01/19 00:16:20    325s]       Reset timing graph...
[01/19 00:16:20    325s] Ignoring AAE DB Resetting ...
[01/19 00:16:20    325s]       Reset timing graph done.
[01/19 00:16:20    325s]     Resynthesising clock tree into netlist done.
[01/19 00:16:20    325s]     Commiting net attributes....
[01/19 00:16:20    325s]     Commiting net attributes. done.
[01/19 00:16:20    325s]     Leaving CCOpt scope - ClockRefiner...
[01/19 00:16:20    325s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2267.7M, EPOCH TIME: 1705616180.124471
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:2225.7M, EPOCH TIME: 1705616180.158732
[01/19 00:16:20    325s]     Assigned high priority to 2000 instances.
[01/19 00:16:20    325s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/19 00:16:20    325s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/19 00:16:20    325s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2225.7M, EPOCH TIME: 1705616180.176520
[01/19 00:16:20    325s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2225.7M, EPOCH TIME: 1705616180.176711
[01/19 00:16:20    325s] Processing tracks to init pin-track alignment.
[01/19 00:16:20    325s] z: 2, totalTracks: 1
[01/19 00:16:20    325s] z: 4, totalTracks: 1
[01/19 00:16:20    325s] z: 6, totalTracks: 1
[01/19 00:16:20    325s] z: 8, totalTracks: 1
[01/19 00:16:20    325s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:20    325s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2225.7M, EPOCH TIME: 1705616180.187895
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:20    325s] OPERPROF:       Starting CMU at level 4, MEM:2225.7M, EPOCH TIME: 1705616180.221037
[01/19 00:16:20    325s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2225.7M, EPOCH TIME: 1705616180.222523
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:20    325s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:2225.7M, EPOCH TIME: 1705616180.224076
[01/19 00:16:20    325s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2225.7M, EPOCH TIME: 1705616180.224174
[01/19 00:16:20    325s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2225.7M, EPOCH TIME: 1705616180.224241
[01/19 00:16:20    325s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2225.7MB).
[01/19 00:16:20    325s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2225.7M, EPOCH TIME: 1705616180.226870
[01/19 00:16:20    325s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2225.7M, EPOCH TIME: 1705616180.226930
[01/19 00:16:20    325s] TDRefine: refinePlace mode is spiral
[01/19 00:16:20    325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.8
[01/19 00:16:20    325s] OPERPROF: Starting RefinePlace at level 1, MEM:2225.7M, EPOCH TIME: 1705616180.227036
[01/19 00:16:20    325s] *** Starting refinePlace (0:05:25 mem=2225.7M) ***
[01/19 00:16:20    325s] Total net bbox length = 2.191e+05 (1.057e+05 1.134e+05) (ext = 5.072e+04)
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:20    325s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:20    325s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:20    325s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:20    325s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2225.7M, EPOCH TIME: 1705616180.245484
[01/19 00:16:20    325s] Starting refinePlace ...
[01/19 00:16:20    325s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:20    325s] One DDP V2 for no tweak run.
[01/19 00:16:20    325s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:20    325s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2228.8M, EPOCH TIME: 1705616180.278838
[01/19 00:16:20    325s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:16:20    325s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2228.8M, EPOCH TIME: 1705616180.279014
[01/19 00:16:20    325s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2228.8M, EPOCH TIME: 1705616180.279248
[01/19 00:16:20    325s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2228.8M, EPOCH TIME: 1705616180.279309
[01/19 00:16:20    325s] DDP markSite nrRow 128 nrJob 128
[01/19 00:16:20    325s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2228.8M, EPOCH TIME: 1705616180.279829
[01/19 00:16:20    325s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2228.8M, EPOCH TIME: 1705616180.279916
[01/19 00:16:20    325s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2228.8M, EPOCH TIME: 1705616180.284877
[01/19 00:16:20    325s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2228.8M, EPOCH TIME: 1705616180.284992
[01/19 00:16:20    325s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2228.8M, EPOCH TIME: 1705616180.287488
[01/19 00:16:20    325s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:16:20    325s]  ** Cut row section real time 0:00:00.0.
[01/19 00:16:20    325s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2228.8M, EPOCH TIME: 1705616180.287630
[01/19 00:16:20    325s]   Spread Effort: high, standalone mode, useDDP on.
[01/19 00:16:20    325s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2228.8MB) @(0:05:25 - 0:05:26).
[01/19 00:16:20    325s] Move report: preRPlace moves 310 insts, mean move: 0.94 um, max move: 4.51 um 
[01/19 00:16:20    325s] 	Max move on inst (cpuregs_reg[10][15]): (200.80, 103.93) --> (203.60, 102.22)
[01/19 00:16:20    325s] 	Length: 28 sites, height: 1 rows, site name: CoreSite, cell type: EDFFXL
[01/19 00:16:20    325s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:16:20    325s] Move report: legalization moves 66 insts, mean move: 2.40 um, max move: 9.24 um spiral
[01/19 00:16:20    325s] 	Max move on inst (FE_OFC1532_n_2989): (216.40, 194.56) --> (218.80, 201.40)
[01/19 00:16:20    325s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:16:20    325s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:16:20    325s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2244.8MB) @(0:05:26 - 0:05:26).
[01/19 00:16:20    325s] Move report: Detail placement moves 360 insts, mean move: 1.22 um, max move: 9.24 um 
[01/19 00:16:20    325s] 	Max move on inst (FE_OFC1532_n_2989): (216.40, 194.56) --> (218.80, 201.40)
[01/19 00:16:20    325s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2244.8MB
[01/19 00:16:20    325s] Statistics of distance of Instance movement in refine placement:
[01/19 00:16:20    325s]   maximum (X+Y) =         9.24 um
[01/19 00:16:20    325s]   inst (FE_OFC1532_n_2989) with max move: (216.4, 194.56) -> (218.8, 201.4)
[01/19 00:16:20    325s]   mean    (X+Y) =         1.22 um
[01/19 00:16:20    325s] Summary Report:
[01/19 00:16:20    325s] Instances move: 360 (out of 10706 movable)
[01/19 00:16:20    325s] Instances flipped: 0
[01/19 00:16:20    325s] Mean displacement: 1.22 um
[01/19 00:16:20    325s] Max displacement: 9.24 um (Instance: FE_OFC1532_n_2989) (216.4, 194.56) -> (218.8, 201.4)
[01/19 00:16:20    325s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:16:20    325s] Total instances moved : 360
[01/19 00:16:20    325s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.450, MEM:2244.8M, EPOCH TIME: 1705616180.694999
[01/19 00:16:20    325s] Total net bbox length = 2.193e+05 (1.058e+05 1.135e+05) (ext = 5.072e+04)
[01/19 00:16:20    325s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2244.8MB
[01/19 00:16:20    325s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2244.8MB) @(0:05:25 - 0:05:26).
[01/19 00:16:20    325s] *** Finished refinePlace (0:05:26 mem=2244.8M) ***
[01/19 00:16:20    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.8
[01/19 00:16:20    325s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.474, MEM:2244.8M, EPOCH TIME: 1705616180.700875
[01/19 00:16:20    325s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2244.8M, EPOCH TIME: 1705616180.700948
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10706).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.035, MEM:2241.8M, EPOCH TIME: 1705616180.736136
[01/19 00:16:20    325s]     ClockRefiner summary
[01/19 00:16:20    325s]     All clock instances: Moved 79, flipped 24 and cell swapped 0 (out of a total of 2000).
[01/19 00:16:20    325s]     The largest move was 4.51 um for cpuregs_reg[10][15].
[01/19 00:16:20    325s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 39).
[01/19 00:16:20    325s]     The largest move was 2 um for CTS_ccl_a_buf_00038.
[01/19 00:16:20    325s]     Clock sinks: Moved 77, flipped 24 and cell swapped 0 (out of a total of 1961).
[01/19 00:16:20    325s]     The largest move was 4.51 um for cpuregs_reg[10][15].
[01/19 00:16:20    325s]     Revert refine place priority changes on 0 instances.
[01/19 00:16:20    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.8M, EPOCH TIME: 1705616180.754807
[01/19 00:16:20    325s] Processing tracks to init pin-track alignment.
[01/19 00:16:20    325s] z: 2, totalTracks: 1
[01/19 00:16:20    325s] z: 4, totalTracks: 1
[01/19 00:16:20    325s] z: 6, totalTracks: 1
[01/19 00:16:20    325s] z: 8, totalTracks: 1
[01/19 00:16:20    325s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:20    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.8M, EPOCH TIME: 1705616180.766012
[01/19 00:16:20    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:20    325s] OPERPROF:     Starting CMU at level 3, MEM:2241.8M, EPOCH TIME: 1705616180.799148
[01/19 00:16:20    325s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2241.8M, EPOCH TIME: 1705616180.800597
[01/19 00:16:20    325s] 
[01/19 00:16:20    325s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:20    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2241.8M, EPOCH TIME: 1705616180.802127
[01/19 00:16:20    325s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.8M, EPOCH TIME: 1705616180.802225
[01/19 00:16:20    325s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2241.8M, EPOCH TIME: 1705616180.802314
[01/19 00:16:20    325s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2241.8MB).
[01/19 00:16:20    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2241.8M, EPOCH TIME: 1705616180.804719
[01/19 00:16:20    325s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/19 00:16:20    325s]     Disconnecting clock tree from netlist...
[01/19 00:16:20    325s]     Disconnecting clock tree from netlist done.
[01/19 00:16:20    326s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:16:20    326s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2241.8M, EPOCH TIME: 1705616180.809723
[01/19 00:16:20    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2241.8M, EPOCH TIME: 1705616180.841897
[01/19 00:16:20    326s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:20    326s]     Leaving CCOpt scope - Initializing placement interface...
[01/19 00:16:20    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.8M, EPOCH TIME: 1705616180.842819
[01/19 00:16:20    326s] Processing tracks to init pin-track alignment.
[01/19 00:16:20    326s] z: 2, totalTracks: 1
[01/19 00:16:20    326s] z: 4, totalTracks: 1
[01/19 00:16:20    326s] z: 6, totalTracks: 1
[01/19 00:16:20    326s] z: 8, totalTracks: 1
[01/19 00:16:20    326s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:20    326s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.8M, EPOCH TIME: 1705616180.854142
[01/19 00:16:20    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:20    326s] 
[01/19 00:16:20    326s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:20    326s] OPERPROF:     Starting CMU at level 3, MEM:2241.8M, EPOCH TIME: 1705616180.891048
[01/19 00:16:20    326s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2241.8M, EPOCH TIME: 1705616180.892528
[01/19 00:16:20    326s] 
[01/19 00:16:20    326s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:20    326s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2241.8M, EPOCH TIME: 1705616180.894052
[01/19 00:16:20    326s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.8M, EPOCH TIME: 1705616180.894149
[01/19 00:16:20    326s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2241.8M, EPOCH TIME: 1705616180.894219
[01/19 00:16:20    326s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2241.8MB).
[01/19 00:16:20    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2241.8M, EPOCH TIME: 1705616180.896521
[01/19 00:16:20    326s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:20    326s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:16:20    326s] End AAE Lib Interpolated Model. (MEM=2241.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:20    326s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     Clock tree legalization - Histogram:
[01/19 00:16:21    326s]     ====================================
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     --------------------------------
[01/19 00:16:21    326s]     Movement (um)    Number of cells
[01/19 00:16:21    326s]     --------------------------------
[01/19 00:16:21    326s]     [0.8,1.4)               1
[01/19 00:16:21    326s]     [1.4,2)                 1
[01/19 00:16:21    326s]     --------------------------------
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     Clock tree legalization - Top 10 Movements:
[01/19 00:16:21    326s]     ===========================================
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]     Movement (um)    Desired              Achieved             Node
[01/19 00:16:21    326s]                      location             location             
[01/19 00:16:21    326s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]          2           (124.000,35.530)     (122.000,35.530)     CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (122.000,35.530), in power domain auto-default
[01/19 00:16:21    326s]          0.8         (125.200,35.530)     (126.000,35.530)     CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (126.000,35.530), in power domain auto-default
[01/19 00:16:21    326s]          0           (208.662,61.777)     (208.662,61.777)     CTS_ccl_a_buf_00023 (a lib_cell CLKBUFX4) at (208.200,61.180), in power domain auto-default
[01/19 00:16:21    326s]          0           (187.662,50.322)     (187.662,50.322)     CTS_ccl_a_buf_00035 (a lib_cell CLKBUFX4) at (187.200,49.210), in power domain auto-default
[01/19 00:16:21    326s]          0           (175.463,198.577)    (175.463,198.577)    CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX4) at (175.000,197.980), in power domain auto-default
[01/19 00:16:21    326s]          0           (202.662,102.817)    (202.662,102.817)    CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX4) at (202.200,102.220), in power domain auto-default
[01/19 00:16:21    326s]          0           (203.863,140.438)    (203.863,140.438)    CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (203.400,139.840), in power domain auto-default
[01/19 00:16:21    326s]          0           (205.262,195.157)    (205.262,195.157)    CTS_ccl_a_buf_00024 (a lib_cell CLKBUFX4) at (204.800,194.560), in power domain auto-default
[01/19 00:16:21    326s]          0           (172.262,164.377)    (172.262,164.377)    CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (171.800,163.780), in power domain auto-default
[01/19 00:16:21    326s]          0           (165.863,43.483)     (165.863,43.483)     CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX4) at (165.400,42.370), in power domain auto-default
[01/19 00:16:21    326s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]     
[01/19 00:16:21    326s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
[01/19 00:16:21    326s]     Clock DAG stats after 'Clustering':
[01/19 00:16:21    326s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/19 00:16:21    326s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:21    326s]       misc counts      : r=1, pp=0
[01/19 00:16:21    326s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/19 00:16:21    326s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:21    326s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:21    326s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.555pF, total=0.622pF
[01/19 00:16:21    326s]       wire lengths     : top=0.000um, trunk=1026.002um, leaf=6898.447um, total=7924.449um
[01/19 00:16:21    326s]       hp wire lengths  : top=0.000um, trunk=566.730um, leaf=2512.850um, total=3079.580um
[01/19 00:16:21    326s]     Clock DAG net violations after 'Clustering': none
[01/19 00:16:21    326s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/19 00:16:21    326s]       Trunk : target=0.200ns count=4 avg=0.164ns sd=0.021ns min=0.141ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:21    326s]       Leaf  : target=0.200ns count=36 avg=0.186ns sd=0.010ns min=0.158ns max=0.199ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 10 <= 0.190ns, 16 <= 0.200ns}
[01/19 00:16:21    326s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/19 00:16:21    326s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/19 00:16:21    326s]     Clock DAG hash after 'Clustering': 10818894232910700629 2133605041889818014
[01/19 00:16:21    326s]     CTS services accumulated run-time stats after 'Clustering':
[01/19 00:16:21    326s]       delay calculator: calls=5322, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/19 00:16:21    326s]       legalizer: calls=646, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/19 00:16:21    326s]       steiner router: calls=5317, total_wall_time=0.243s, mean_wall_time=0.046ms
[01/19 00:16:21    326s]     Primary reporting skew groups after 'Clustering':
[01/19 00:16:21    326s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.432, avg=0.412, sd=0.014], skew [0.049 vs 0.200], 100% {0.383, 0.432} (wid=0.005 ws=0.004) (gid=0.427 gs=0.046)
[01/19 00:16:21    326s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:21    326s]           max path sink: cpuregs_reg[23][21]/CK
[01/19 00:16:21    326s]     Skew group summary after 'Clustering':
[01/19 00:16:21    326s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.432, avg=0.412, sd=0.014], skew [0.049 vs 0.200], 100% {0.383, 0.432} (wid=0.005 ws=0.004) (gid=0.427 gs=0.046)
[01/19 00:16:21    326s]     Legalizer API calls during this step: 646 succeeded with high effort: 646 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:21    326s]   Clustering done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   Post-Clustering Statistics Report
[01/19 00:16:21    326s]   =================================
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   Fanout Statistics:
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   ------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/19 00:16:21    326s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/19 00:16:21    326s]   ------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   Trunk         5       8.000       1        13        5.568      {2 <= 3, 2 <= 12, 1 <= 15}
[01/19 00:16:21    326s]   Leaf         36      54.472      37        61        5.218      {2 <= 41, 7 <= 51, 14 <= 56, 13 <= 61}
[01/19 00:16:21    326s]   ------------------------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   Clustering Failure Statistics:
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   ----------------------------------------------
[01/19 00:16:21    326s]   Net Type    Clusters    Clusters    Transition
[01/19 00:16:21    326s]               Tried       Failed      Failures
[01/19 00:16:21    326s]   ----------------------------------------------
[01/19 00:16:21    326s]   Trunk          12           5            5
[01/19 00:16:21    326s]   Leaf          232          30           30
[01/19 00:16:21    326s]   ----------------------------------------------
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   Clustering Partition Statistics:
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   --------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[01/19 00:16:21    326s]               Fraction    Fraction    Count        Size        Size    Size    Size
[01/19 00:16:21    326s]   --------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   Trunk        0.000       1.000          1          36.000      36      36      0.000
[01/19 00:16:21    326s]   Leaf         0.000       1.000          1        1961.000    1961    1961      0.000
[01/19 00:16:21    326s]   --------------------------------------------------------------------------------------
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   
[01/19 00:16:21    326s]   Looking for fanout violations...
[01/19 00:16:21    326s]   Looking for fanout violations done.
[01/19 00:16:21    326s]   CongRepair After Initial Clustering...
[01/19 00:16:21    326s]   Reset timing graph...
[01/19 00:16:21    326s] Ignoring AAE DB Resetting ...
[01/19 00:16:21    326s]   Reset timing graph done.
[01/19 00:16:21    326s]   Leaving CCOpt scope - Early Global Route...
[01/19 00:16:21    326s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2279.9M, EPOCH TIME: 1705616181.115930
[01/19 00:16:21    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/19 00:16:21    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:21    326s] All LLGs are deleted
[01/19 00:16:21    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:21    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:21    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2279.9M, EPOCH TIME: 1705616181.149146
[01/19 00:16:21    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2279.9M, EPOCH TIME: 1705616181.149545
[01/19 00:16:21    326s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.035, MEM:2241.9M, EPOCH TIME: 1705616181.151214
[01/19 00:16:21    326s]   Clock implementation routing...
[01/19 00:16:21    326s] Net route status summary:
[01/19 00:16:21    326s]   Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:21    326s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:21    326s]     Routing using eGR only...
[01/19 00:16:21    326s]       Early Global Route - eGR only step...
[01/19 00:16:21    326s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/19 00:16:21    326s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/19 00:16:21    326s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:21    326s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:21    326s] (ccopt eGR): Start to route 40 all nets
[01/19 00:16:21    326s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2241.93 MB )
[01/19 00:16:21    326s] (I)      ==================== Layers =====================
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:21    326s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:21    326s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:21    326s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:21    326s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      Started Import and model ( Curr Mem: 2241.93 MB )
[01/19 00:16:21    326s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:21    326s] (I)      == Non-default Options ==
[01/19 00:16:21    326s] (I)      Clean congestion better                            : true
[01/19 00:16:21    326s] (I)      Estimate vias on DPT layer                         : true
[01/19 00:16:21    326s] (I)      Clean congestion layer assignment rounds           : 3
[01/19 00:16:21    326s] (I)      Layer constraints as soft constraints              : true
[01/19 00:16:21    326s] (I)      Soft top layer                                     : true
[01/19 00:16:21    326s] (I)      Skip prospective layer relax nets                  : true
[01/19 00:16:21    326s] (I)      Better NDR handling                                : true
[01/19 00:16:21    326s] (I)      Improved NDR modeling in LA                        : true
[01/19 00:16:21    326s] (I)      Routing cost fix for NDR handling                  : true
[01/19 00:16:21    326s] (I)      Block tracks for preroutes                         : true
[01/19 00:16:21    326s] (I)      Assign IRoute by net group key                     : true
[01/19 00:16:21    326s] (I)      Block unroutable channels                          : true
[01/19 00:16:21    326s] (I)      Block unroutable channels 3D                       : true
[01/19 00:16:21    326s] (I)      Bound layer relaxed segment wl                     : true
[01/19 00:16:21    326s] (I)      Blocked pin reach length threshold                 : 2
[01/19 00:16:21    326s] (I)      Check blockage within NDR space in TA              : true
[01/19 00:16:21    326s] (I)      Skip must join for term with via pillar            : true
[01/19 00:16:21    326s] (I)      Model find APA for IO pin                          : true
[01/19 00:16:21    326s] (I)      On pin location for off pin term                   : true
[01/19 00:16:21    326s] (I)      Handle EOL spacing                                 : true
[01/19 00:16:21    326s] (I)      Merge PG vias by gap                               : true
[01/19 00:16:21    326s] (I)      Maximum routing layer                              : 11
[01/19 00:16:21    326s] (I)      Route selected nets only                           : true
[01/19 00:16:21    326s] (I)      Refine MST                                         : true
[01/19 00:16:21    326s] (I)      Honor PRL                                          : true
[01/19 00:16:21    326s] (I)      Strong congestion aware                            : true
[01/19 00:16:21    326s] (I)      Improved initial location for IRoutes              : true
[01/19 00:16:21    326s] (I)      Multi panel TA                                     : true
[01/19 00:16:21    326s] (I)      Penalize wire overlap                              : true
[01/19 00:16:21    326s] (I)      Expand small instance blockage                     : true
[01/19 00:16:21    326s] (I)      Reduce via in TA                                   : true
[01/19 00:16:21    326s] (I)      SS-aware routing                                   : true
[01/19 00:16:21    326s] (I)      Improve tree edge sharing                          : true
[01/19 00:16:21    326s] (I)      Improve 2D via estimation                          : true
[01/19 00:16:21    326s] (I)      Refine Steiner tree                                : true
[01/19 00:16:21    326s] (I)      Build spine tree                                   : true
[01/19 00:16:21    326s] (I)      Model pass through capacity                        : true
[01/19 00:16:21    326s] (I)      Extend blockages by a half GCell                   : true
[01/19 00:16:21    326s] (I)      Consider pin shapes                                : true
[01/19 00:16:21    326s] (I)      Consider pin shapes for all nodes                  : true
[01/19 00:16:21    326s] (I)      Consider NR APA                                    : true
[01/19 00:16:21    326s] (I)      Consider IO pin shape                              : true
[01/19 00:16:21    326s] (I)      Fix pin connection bug                             : true
[01/19 00:16:21    326s] (I)      Consider layer RC for local wires                  : true
[01/19 00:16:21    326s] (I)      Route to clock mesh pin                            : true
[01/19 00:16:21    326s] (I)      LA-aware pin escape length                         : 2
[01/19 00:16:21    326s] (I)      Connect multiple ports                             : true
[01/19 00:16:21    326s] (I)      Split for must join                                : true
[01/19 00:16:21    326s] (I)      Number of threads                                  : 1
[01/19 00:16:21    326s] (I)      Routing effort level                               : 10000
[01/19 00:16:21    326s] (I)      Prefer layer length threshold                      : 8
[01/19 00:16:21    326s] (I)      Overflow penalty cost                              : 10
[01/19 00:16:21    326s] (I)      A-star cost                                        : 0.300000
[01/19 00:16:21    326s] (I)      Misalignment cost                                  : 10.000000
[01/19 00:16:21    326s] (I)      Threshold for short IRoute                         : 6
[01/19 00:16:21    326s] (I)      Via cost during post routing                       : 1.000000
[01/19 00:16:21    326s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/19 00:16:21    326s] (I)      Source-to-sink ratio                               : 0.300000
[01/19 00:16:21    326s] (I)      Scenic ratio bound                                 : 3.000000
[01/19 00:16:21    326s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/19 00:16:21    326s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/19 00:16:21    326s] (I)      PG-aware similar topology routing                  : true
[01/19 00:16:21    326s] (I)      Maze routing via cost fix                          : true
[01/19 00:16:21    326s] (I)      Apply PRL on PG terms                              : true
[01/19 00:16:21    326s] (I)      Apply PRL on obs objects                           : true
[01/19 00:16:21    326s] (I)      Handle range-type spacing rules                    : true
[01/19 00:16:21    326s] (I)      PG gap threshold multiplier                        : 10.000000
[01/19 00:16:21    326s] (I)      Parallel spacing query fix                         : true
[01/19 00:16:21    326s] (I)      Force source to root IR                            : true
[01/19 00:16:21    326s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/19 00:16:21    326s] (I)      Do not relax to DPT layer                          : true
[01/19 00:16:21    326s] (I)      No DPT in post routing                             : true
[01/19 00:16:21    326s] (I)      Modeling PG via merging fix                        : true
[01/19 00:16:21    326s] (I)      Shield aware TA                                    : true
[01/19 00:16:21    326s] (I)      Strong shield aware TA                             : true
[01/19 00:16:21    326s] (I)      Overflow calculation fix in LA                     : true
[01/19 00:16:21    326s] (I)      Post routing fix                                   : true
[01/19 00:16:21    326s] (I)      Strong post routing                                : true
[01/19 00:16:21    326s] (I)      Access via pillar from top                         : true
[01/19 00:16:21    326s] (I)      NDR via pillar fix                                 : true
[01/19 00:16:21    326s] (I)      Violation on path threshold                        : 1
[01/19 00:16:21    326s] (I)      Pass through capacity modeling                     : true
[01/19 00:16:21    326s] (I)      Select the non-relaxed segments in post routing stage : true
[01/19 00:16:21    326s] (I)      Select term pin box for io pin                     : true
[01/19 00:16:21    326s] (I)      Penalize NDR sharing                               : true
[01/19 00:16:21    326s] (I)      Enable special modeling                            : false
[01/19 00:16:21    326s] (I)      Keep fixed segments                                : true
[01/19 00:16:21    326s] (I)      Reorder net groups by key                          : true
[01/19 00:16:21    326s] (I)      Increase net scenic ratio                          : true
[01/19 00:16:21    326s] (I)      Method to set GCell size                           : row
[01/19 00:16:21    326s] (I)      Connect multiple ports and must join fix           : true
[01/19 00:16:21    326s] (I)      Avoid high resistance layers                       : true
[01/19 00:16:21    326s] (I)      Model find APA for IO pin fix                      : true
[01/19 00:16:21    326s] (I)      Avoid connecting non-metal layers                  : true
[01/19 00:16:21    326s] (I)      Use track pitch for NDR                            : true
[01/19 00:16:21    326s] (I)      Enable layer relax to lower layer                  : true
[01/19 00:16:21    326s] (I)      Enable layer relax to upper layer                  : true
[01/19 00:16:21    326s] (I)      Top layer relaxation fix                           : true
[01/19 00:16:21    326s] (I)      Handle non-default track width                     : false
[01/19 00:16:21    326s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:16:21    326s] (I)      Use row-based GCell size
[01/19 00:16:21    326s] (I)      Use row-based GCell align
[01/19 00:16:21    326s] (I)      layer 0 area = 80000
[01/19 00:16:21    326s] (I)      layer 1 area = 80000
[01/19 00:16:21    326s] (I)      layer 2 area = 80000
[01/19 00:16:21    326s] (I)      layer 3 area = 80000
[01/19 00:16:21    326s] (I)      layer 4 area = 80000
[01/19 00:16:21    326s] (I)      layer 5 area = 80000
[01/19 00:16:21    326s] (I)      layer 6 area = 80000
[01/19 00:16:21    326s] (I)      layer 7 area = 80000
[01/19 00:16:21    326s] (I)      layer 8 area = 80000
[01/19 00:16:21    326s] (I)      layer 9 area = 400000
[01/19 00:16:21    326s] (I)      layer 10 area = 400000
[01/19 00:16:21    326s] (I)      GCell unit size   : 3420
[01/19 00:16:21    326s] (I)      GCell multiplier  : 1
[01/19 00:16:21    326s] (I)      GCell row height  : 3420
[01/19 00:16:21    326s] (I)      Actual row height : 3420
[01/19 00:16:21    326s] (I)      GCell align ref   : 30000 30020
[01/19 00:16:21    326s] [NR-eGR] Track table information for default rule: 
[01/19 00:16:21    326s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:16:21    326s] (I)      ==================== Default via =====================
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    326s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    326s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:16:21    326s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:16:21    326s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:16:21    326s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:16:21    326s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:16:21    326s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:16:21    326s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    326s] [NR-eGR] Read 6300 PG shapes
[01/19 00:16:21    326s] [NR-eGR] Read 0 clock shapes
[01/19 00:16:21    326s] [NR-eGR] Read 0 other shapes
[01/19 00:16:21    326s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:16:21    326s] [NR-eGR] #Instance Blockages : 0
[01/19 00:16:21    326s] [NR-eGR] #PG Blockages       : 6300
[01/19 00:16:21    326s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:16:21    326s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:16:21    326s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:16:21    326s] [NR-eGR] #Other Blockages    : 0
[01/19 00:16:21    326s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:16:21    326s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:16:21    326s] [NR-eGR] Read 11442 nets ( ignored 11402 )
[01/19 00:16:21    326s] [NR-eGR] Connected 0 must-join pins/ports
[01/19 00:16:21    326s] (I)      early_global_route_priority property id does not exist.
[01/19 00:16:21    326s] (I)      Read Num Blocks=8650  Num Prerouted Wires=0  Num CS=0
[01/19 00:16:21    326s] (I)      Layer 1 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 2 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 3 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 4 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 5 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 6 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 7 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 8 (H) : #blockages 1548 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 9 (V) : #blockages 660 : #preroutes 0
[01/19 00:16:21    326s] (I)      Layer 10 (H) : #blockages 1540 : #preroutes 0
[01/19 00:16:21    326s] (I)      Moved 0 terms for better access 
[01/19 00:16:21    326s] (I)      Number of ignored nets                =      0
[01/19 00:16:21    326s] (I)      Number of connected nets              =      0
[01/19 00:16:21    326s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/19 00:16:21    326s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:16:21    326s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:16:21    326s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:16:21    326s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/19 00:16:21    326s] (I)      Ndr track 0 does not exist
[01/19 00:16:21    326s] (I)      Ndr track 0 does not exist
[01/19 00:16:21    326s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:16:21    326s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:16:21    326s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:16:21    326s] (I)      Site width          :   400  (dbu)
[01/19 00:16:21    326s] (I)      Row height          :  3420  (dbu)
[01/19 00:16:21    326s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:16:21    326s] (I)      GCell width         :  3420  (dbu)
[01/19 00:16:21    326s] (I)      GCell height        :  3420  (dbu)
[01/19 00:16:21    326s] (I)      Grid                :   147   145    11
[01/19 00:16:21    326s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:16:21    326s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:16:21    326s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:16:21    326s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:16:21    326s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:16:21    326s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:16:21    326s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:16:21    326s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:16:21    326s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:16:21    326s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:16:21    326s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:16:21    326s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:16:21    326s] (I)      --------------------------------------------------------
[01/19 00:16:21    326s] 
[01/19 00:16:21    326s] [NR-eGR] ============ Routing rule table ============
[01/19 00:16:21    326s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/19 00:16:21    326s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/19 00:16:21    326s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/19 00:16:21    326s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/19 00:16:21    326s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:21    326s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:21    326s] [NR-eGR] Rule id: 1  Nets: 36
[01/19 00:16:21    326s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:16:21    326s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:16:21    326s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:16:21    326s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:21    326s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:21    326s] [NR-eGR] ========================================
[01/19 00:16:21    326s] [NR-eGR] 
[01/19 00:16:21    326s] (I)      =============== Blocked Tracks ===============
[01/19 00:16:21    326s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    326s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:16:21    326s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    326s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:16:21    326s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    326s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    326s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    326s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    326s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    326s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    326s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    326s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:16:21    326s] (I)      |    10 |   72935 |     4768 |         6.54% |
[01/19 00:16:21    326s] (I)      |    11 |   76881 |    13234 |        17.21% |
[01/19 00:16:21    326s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    326s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] (I)      Reset routing kernel
[01/19 00:16:21    326s] (I)      Started Global Routing ( Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] (I)      totalPins=2039  totalGlobalPin=2034 (99.75%)
[01/19 00:16:21    326s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.037970e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.037970e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 607 = (323 H, 284 V) = (0.08% H, 0.16% V) = (5.523e+02um H, 4.856e+02um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 555 = (299 H, 256 V) = (0.08% H, 0.14% V) = (5.113e+02um H, 4.378e+02um V)
[01/19 00:16:21    326s] (I)      #Nets         : 4
[01/19 00:16:21    326s] (I)      #Relaxed nets : 1
[01/19 00:16:21    326s] (I)      Wire length   : 438
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 557 = (283 H, 274 V) = (0.07% H, 0.15% V) = (4.839e+02um H, 4.685e+02um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.481250e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.481250e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 4375 = (1966 H, 2409 V) = (0.51% H, 1.36% V) = (3.362e+03um H, 4.119e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 4363 = (1978 H, 2385 V) = (0.52% H, 1.34% V) = (3.382e+03um H, 4.078e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 36
[01/19 00:16:21    326s] (I)      #Relaxed nets : 3
[01/19 00:16:21    326s] (I)      Wire length   : 3471
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 4364 = (1980 H, 2384 V) = (0.52% H, 1.34% V) = (3.386e+03um H, 4.077e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 928598 = (572416 H, 356182 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.751430e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.751430e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 4533 = (2067 H, 2466 V) = (0.36% H, 0.69% V) = (3.535e+03um H, 4.217e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 4481 = (2043 H, 2438 V) = (0.36% H, 0.68% V) = (3.494e+03um H, 4.169e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 1
[01/19 00:16:21    326s] (I)      #Relaxed nets : 1
[01/19 00:16:21    326s] (I)      Wire length   : 0
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 4481 = (2043 H, 2438 V) = (0.36% H, 0.68% V) = (3.494e+03um H, 4.169e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 928598 = (572416 H, 356182 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 9]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.250750e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.250750e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 4825 = (2204 H, 2621 V) = (0.39% H, 0.74% V) = (3.769e+03um H, 4.482e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 4816 = (2202 H, 2614 V) = (0.38% H, 0.73% V) = (3.765e+03um H, 4.470e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 3
[01/19 00:16:21    326s] (I)      #Relaxed nets : 3
[01/19 00:16:21    326s] (I)      Wire length   : 0
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 4816 = (2202 H, 2614 V) = (0.38% H, 0.73% V) = (3.765e+03um H, 4.470e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 1060187 = (635822 H, 424365 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.524350e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.524350e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 4985 = (2289 H, 2696 V) = (0.36% H, 0.64% V) = (3.914e+03um H, 4.610e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 4933 = (2265 H, 2668 V) = (0.36% H, 0.63% V) = (3.873e+03um H, 4.562e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 1
[01/19 00:16:21    326s] (I)      #Relaxed nets : 1
[01/19 00:16:21    326s] (I)      Wire length   : 0
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 4933 = (2265 H, 2668 V) = (0.36% H, 0.63% V) = (3.873e+03um H, 4.562e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 1060465 = (636100 H, 424365 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.023670e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.023670e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 5277 = (2426 H, 2851 V) = (0.38% H, 0.67% V) = (4.148e+03um H, 4.875e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 5268 = (2424 H, 2844 V) = (0.38% H, 0.67% V) = (4.145e+03um H, 4.863e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 3
[01/19 00:16:21    326s] (I)      #Relaxed nets : 3
[01/19 00:16:21    326s] (I)      Wire length   : 0
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 5268 = (2424 H, 2844 V) = (0.38% H, 0.67% V) = (4.145e+03um H, 4.863e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 1429519 = (827096 H, 602423 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.546930e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 9.546930e+03um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 5583 = (2583 H, 3000 V) = (0.31% H, 0.50% V) = (4.417e+03um H, 5.130e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 5533 = (2561 H, 2972 V) = (0.31% H, 0.49% V) = (4.379e+03um H, 5.082e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 1
[01/19 00:16:21    326s] (I)      #Relaxed nets : 1
[01/19 00:16:21    326s] (I)      Wire length   : 0
[01/19 00:16:21    326s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 5533 = (2561 H, 2972 V) = (0.31% H, 0.49% V) = (4.379e+03um H, 5.082e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 1429797 = (827374 H, 602423 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 8: route 3 net(s) in layer range [3, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.062081e+04um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.062081e+04um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 6211 = (2879 H, 3332 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.698e+03um V)
[01/19 00:16:21    326s] (I)      #Nets         : 3
[01/19 00:16:21    326s] (I)      #Relaxed nets : 0
[01/19 00:16:21    326s] (I)      Wire length   : 342
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 6210 = (2879 H, 3331 V) = (0.35% H, 0.55% V) = (4.923e+03um H, 5.696e+03um V)
[01/19 00:16:21    326s] (I)      total 2D Cap : 1607902 = (827096 H, 780806 V)
[01/19 00:16:21    326s] [NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1a Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1b Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] (I)      Overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.115775e+04um
[01/19 00:16:21    326s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:16:21    326s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1c Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1d Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1e Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] [NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.115775e+04um
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1f Route ============
[01/19 00:16:21    326s] (I)      Usage: 6525 = (3038 H, 3487 V) = (0.37% H, 0.45% V) = (5.195e+03um H, 5.963e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1g Route ============
[01/19 00:16:21    326s] (I)      Usage: 6518 = (3027 H, 3491 V) = (0.37% H, 0.45% V) = (5.176e+03um H, 5.970e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] (I)      ============  Phase 1h Route ============
[01/19 00:16:21    326s] (I)      Usage: 6518 = (3027 H, 3491 V) = (0.37% H, 0.45% V) = (5.176e+03um H, 5.970e+03um V)
[01/19 00:16:21    326s] (I)      
[01/19 00:16:21    326s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:16:21    326s] [NR-eGR]                        OverCon            
[01/19 00:16:21    326s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:16:21    326s] [NR-eGR]        Layer             (1-0)    OverCon
[01/19 00:16:21    326s] [NR-eGR] ----------------------------------------------
[01/19 00:16:21    326s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR] ----------------------------------------------
[01/19 00:16:21    326s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/19 00:16:21    326s] [NR-eGR] 
[01/19 00:16:21    326s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] (I)      total 2D Cap : 1617336 = (827889 H, 789447 V)
[01/19 00:16:21    326s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:16:21    326s] (I)      ============= Track Assignment ============
[01/19 00:16:21    326s] (I)      Started Track Assignment (1T) ( Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:16:21    326s] (I)      Run Multi-thread track assignment
[01/19 00:16:21    326s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] (I)      Started Export ( Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:16:21    326s] [NR-eGR] ------------------------------------
[01/19 00:16:21    326s] [NR-eGR]  Metal1   (1H)         15521  42689 
[01/19 00:16:21    326s] [NR-eGR]  Metal2   (2V)         71469  28640 
[01/19 00:16:21    326s] [NR-eGR]  Metal3   (3H)         70114   5369 
[01/19 00:16:21    326s] [NR-eGR]  Metal4   (4V)         27928   2059 
[01/19 00:16:21    326s] [NR-eGR]  Metal5   (5H)         12125    834 
[01/19 00:16:21    326s] [NR-eGR]  Metal6   (6V)          2525     11 
[01/19 00:16:21    326s] [NR-eGR]  Metal7   (7H)            81      0 
[01/19 00:16:21    326s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:16:21    326s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:16:21    326s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:16:21    326s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:16:21    326s] [NR-eGR] ------------------------------------
[01/19 00:16:21    326s] [NR-eGR]           Total       199763  79602 
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] [NR-eGR] Total half perimeter of net bounding box: 219343um
[01/19 00:16:21    326s] [NR-eGR] Total length: 199763um, number of vias: 79602
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] [NR-eGR] Total eGR-routed clock nets wire length: 7973um, number of vias: 7270
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] [NR-eGR] Report for selected net(s) only.
[01/19 00:16:21    326s] [NR-eGR]                  Length (um)  Vias 
[01/19 00:16:21    326s] [NR-eGR] -----------------------------------
[01/19 00:16:21    326s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/19 00:16:21    326s] [NR-eGR]  Metal2   (2V)          1950  2515 
[01/19 00:16:21    326s] [NR-eGR]  Metal3   (3H)          1555  1007 
[01/19 00:16:21    326s] [NR-eGR]  Metal4   (4V)           443   932 
[01/19 00:16:21    326s] [NR-eGR]  Metal5   (5H)          2107   777 
[01/19 00:16:21    326s] [NR-eGR]  Metal6   (6V)          1917     0 
[01/19 00:16:21    326s] [NR-eGR]  Metal7   (7H)             0     0 
[01/19 00:16:21    326s] [NR-eGR]  Metal8   (8V)             0     0 
[01/19 00:16:21    326s] [NR-eGR]  Metal9   (9H)             0     0 
[01/19 00:16:21    326s] [NR-eGR]  Metal10  (10V)            0     0 
[01/19 00:16:21    326s] [NR-eGR]  Metal11  (11H)            0     0 
[01/19 00:16:21    326s] [NR-eGR] -----------------------------------
[01/19 00:16:21    326s] [NR-eGR]           Total         7973  7270 
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] [NR-eGR] Total half perimeter of net bounding box: 3222um
[01/19 00:16:21    326s] [NR-eGR] Total length: 7973um, number of vias: 7270
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] [NR-eGR] Total routed clock nets wire length: 7973um, number of vias: 7270
[01/19 00:16:21    326s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:21    326s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2246.05 MB )
[01/19 00:16:21    326s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2242.05 MB )
[01/19 00:16:21    326s] (I)      ====================================== Runtime Summary ======================================
[01/19 00:16:21    326s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/19 00:16:21    326s] (I)      ---------------------------------------------------------------------------------------------
[01/19 00:16:21    326s] (I)       Early Global Route kernel               100.00%  491.17 sec  491.51 sec  0.35 sec  0.35 sec 
[01/19 00:16:21    326s] (I)       +-Import and model                       29.87%  491.17 sec  491.28 sec  0.10 sec  0.10 sec 
[01/19 00:16:21    326s] (I)       | +-Create place DB                      13.93%  491.17 sec  491.22 sec  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)       | | +-Import place data                  13.88%  491.17 sec  491.22 sec  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read instances and placement      3.53%  491.17 sec  491.19 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read nets                        10.21%  491.19 sec  491.22 sec  0.04 sec  0.04 sec 
[01/19 00:16:21    326s] (I)       | +-Create route DB                      13.34%  491.22 sec  491.27 sec  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)       | | +-Import route data (1T)             12.89%  491.22 sec  491.27 sec  0.04 sec  0.05 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.75%  491.23 sec  491.24 sec  0.01 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read routing blockages          0.00%  491.23 sec  491.23 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read instance blockages         0.78%  491.23 sec  491.23 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read PG blockages               0.44%  491.23 sec  491.23 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read clock blockages            0.02%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read other blockages            0.02%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read halo blockages             0.04%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Read boundary cut boxes         0.00%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read blackboxes                   0.01%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read prerouted                    1.32%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read unlegalized nets             0.38%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Read nets                         0.10%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Set up via pillars                0.00%  491.24 sec  491.24 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Initialize 3D grid graph          0.55%  491.24 sec  491.25 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Model blockage capacity           6.13%  491.25 sec  491.27 sec  0.02 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Initialize 3D capacity          5.63%  491.25 sec  491.27 sec  0.02 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Move terms for access (1T)        0.23%  491.27 sec  491.27 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Read aux data                         0.00%  491.27 sec  491.27 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Others data preparation               0.05%  491.27 sec  491.27 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Create route kernel                   1.77%  491.27 sec  491.28 sec  0.01 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Global Routing                         38.48%  491.28 sec  491.41 sec  0.13 sec  0.14 sec 
[01/19 00:16:21    326s] (I)       | +-Initialization                        0.11%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 1                           3.48%  491.28 sec  491.29 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.08%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.28%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.20%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.06%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.04%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.28 sec  491.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.79%  491.28 sec  491.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.73%  491.28 sec  491.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.44%  491.29 sec  491.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.39%  491.29 sec  491.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Layer assignment (1T)               0.27%  491.29 sec  491.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 2                          12.52%  491.29 sec  491.33 sec  0.04 sec  0.05 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   3.34%  491.29 sec  491.30 sec  0.01 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.55%  491.30 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.30%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.27%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.18%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.08%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.04%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.31 sec  491.31 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            1.86%  491.31 sec  491.32 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      1.80%  491.31 sec  491.32 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.89%  491.32 sec  491.32 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.83%  491.32 sec  491.32 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Layer assignment (1T)               3.98%  491.32 sec  491.33 sec  0.01 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 3                           2.50%  491.33 sec  491.34 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.04%  491.33 sec  491.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.25%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.19%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.05%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.04%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.31%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.26%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.09%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.34 sec  491.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 4                           2.47%  491.34 sec  491.35 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.34%  491.34 sec  491.34 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.27%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.21%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.06%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.04%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.30%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.23%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.08%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 5                           2.99%  491.35 sec  491.36 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.03%  491.35 sec  491.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.24%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.19%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.05%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.12%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.04%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.31%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.26%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.09%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 6                           2.59%  491.36 sec  491.37 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.34%  491.36 sec  491.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.27%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.20%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.05%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.13%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.05%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.25%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.20%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.09%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 7                           2.97%  491.37 sec  491.38 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.00%  491.37 sec  491.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.25%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.19%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.04%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.38 sec  491.38 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.05%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.11%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.07%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.08%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 8                           2.74%  491.38 sec  491.39 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.00%  491.38 sec  491.38 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.25%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.20%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.06%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.04%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.09%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.09%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.04%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Layer assignment (1T)               0.25%  491.39 sec  491.39 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | +-Net group 9                           4.42%  491.39 sec  491.41 sec  0.02 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | | +-Generate topology                   0.00%  491.39 sec  491.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1a                            0.39%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Pattern routing (1T)              0.19%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Add via demand to 2D              0.10%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1b                            0.05%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1c                            0.01%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1d                            0.01%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1e                            0.14%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Route legalization                0.05%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | | +-Legalize Blockage Violations    0.00%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1f                            0.01%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1g                            0.12%  491.40 sec  491.40 sec  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.07%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Phase 1h                            0.10%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | | +-Post Routing                      0.05%  491.40 sec  491.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Layer assignment (1T)               0.16%  491.41 sec  491.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Export 3D cong map                      1.97%  491.41 sec  491.42 sec  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)       | +-Export 2D cong map                    0.17%  491.42 sec  491.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Extract Global 3D Wires                 0.03%  491.42 sec  491.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Track Assignment (1T)                   7.51%  491.42 sec  491.44 sec  0.03 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | +-Initialization                        0.01%  491.42 sec  491.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Track Assignment Kernel               7.32%  491.42 sec  491.44 sec  0.03 sec  0.02 sec 
[01/19 00:16:21    326s] (I)       | +-Free Memory                           0.00%  491.44 sec  491.44 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Export                                 19.61%  491.44 sec  491.51 sec  0.07 sec  0.07 sec 
[01/19 00:16:21    326s] (I)       | +-Export DB wires                       1.10%  491.44 sec  491.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Export all nets                     0.82%  491.44 sec  491.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | | +-Set wire vias                       0.15%  491.45 sec  491.45 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       | +-Report wirelength                     9.10%  491.45 sec  491.48 sec  0.03 sec  0.04 sec 
[01/19 00:16:21    326s] (I)       | +-Update net boxes                      9.20%  491.48 sec  491.51 sec  0.03 sec  0.03 sec 
[01/19 00:16:21    326s] (I)       | +-Update timing                         0.00%  491.51 sec  491.51 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)       +-Postprocess design                      0.49%  491.51 sec  491.51 sec  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)      ===================== Summary by functions =====================
[01/19 00:16:21    326s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:16:21    326s] (I)      ----------------------------------------------------------------
[01/19 00:16:21    326s] (I)        0  Early Global Route kernel      100.00%  0.35 sec  0.35 sec 
[01/19 00:16:21    326s] (I)        1  Global Routing                  38.48%  0.13 sec  0.14 sec 
[01/19 00:16:21    326s] (I)        1  Import and model                29.87%  0.10 sec  0.10 sec 
[01/19 00:16:21    326s] (I)        1  Export                          19.61%  0.07 sec  0.07 sec 
[01/19 00:16:21    326s] (I)        1  Track Assignment (1T)            7.51%  0.03 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        1  Export 3D cong map               1.97%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        1  Postprocess design               0.49%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Create place DB                 13.93%  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)        2  Create route DB                 13.34%  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)        2  Net group 2                     12.52%  0.04 sec  0.05 sec 
[01/19 00:16:21    326s] (I)        2  Update net boxes                 9.20%  0.03 sec  0.03 sec 
[01/19 00:16:21    326s] (I)        2  Report wirelength                9.10%  0.03 sec  0.04 sec 
[01/19 00:16:21    326s] (I)        2  Track Assignment Kernel          7.32%  0.03 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        2  Net group 9                      4.42%  0.02 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        2  Net group 1                      3.48%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 5                      2.99%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 7                      2.97%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 8                      2.74%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 6                      2.59%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 3                      2.50%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Net group 4                      2.47%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        2  Create route kernel              1.77%  0.01 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Export DB wires                  1.10%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Import place data               13.88%  0.05 sec  0.05 sec 
[01/19 00:16:21    326s] (I)        3  Import route data (1T)          12.89%  0.04 sec  0.05 sec 
[01/19 00:16:21    326s] (I)        3  Layer assignment (1T)            4.66%  0.02 sec  0.03 sec 
[01/19 00:16:21    326s] (I)        3  Generate topology                4.18%  0.01 sec  0.03 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1g                         4.14%  0.01 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1a                         2.74%  0.01 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1h                         1.95%  0.01 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1e                         1.28%  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        3  Export all nets                  0.82%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1b                         0.69%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Set wire vias                    0.15%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Read nets                       10.31%  0.04 sec  0.04 sec 
[01/19 00:16:21    326s] (I)        4  Model blockage capacity          6.13%  0.02 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        4  Post Routing                     5.16%  0.02 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        4  Read instances and placement     3.53%  0.01 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        4  Pattern routing (1T)             1.86%  0.01 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Read blockages ( Layer 2-11 )    1.75%  0.01 sec  0.02 sec 
[01/19 00:16:21    326s] (I)        4  Read prerouted                   1.32%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Initialize 3D grid graph         0.55%  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        4  Route legalization               0.43%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Read unlegalized nets            0.38%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Move terms for access (1T)       0.23%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Add via demand to 2D             0.10%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Initialize 3D capacity           5.63%  0.02 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        5  Read instance blockages          0.78%  0.00 sec  0.01 sec 
[01/19 00:16:21    326s] (I)        5  Read PG blockages                0.44%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:16:21    326s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:21    326s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:21    326s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:21    326s]     Routing using eGR only done.
[01/19 00:16:21    326s] Net route status summary:
[01/19 00:16:21    326s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:21    326s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:21    326s] 
[01/19 00:16:21    326s] CCOPT: Done with clock implementation routing.
[01/19 00:16:21    326s] 
[01/19 00:16:21    326s]   Clock implementation routing done.
[01/19 00:16:21    326s]   Fixed 40 wires.
[01/19 00:16:21    326s]   CCOpt: Starting congestion repair using flow wrapper...
[01/19 00:16:21    326s]     Congestion Repair...
[01/19 00:16:21    326s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:05:26.9/0:25:44.0 (0.2), mem = 2242.1M
[01/19 00:16:21    326s] Info: Disable timing driven in postCTS congRepair.
[01/19 00:16:21    326s] 
[01/19 00:16:21    326s] Starting congRepair ...
[01/19 00:16:21    326s] User Input Parameters:
[01/19 00:16:21    326s] - Congestion Driven    : On
[01/19 00:16:21    326s] - Timing Driven        : Off
[01/19 00:16:21    326s] - Area-Violation Based : On
[01/19 00:16:21    326s] - Start Rollback Level : -5
[01/19 00:16:21    326s] - Legalized            : On
[01/19 00:16:21    326s] - Window Based         : Off
[01/19 00:16:21    326s] - eDen incr mode       : Off
[01/19 00:16:21    326s] - Small incr mode      : Off
[01/19 00:16:21    326s] 
[01/19 00:16:21    326s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2242.1M, EPOCH TIME: 1705616181.679302
[01/19 00:16:21    326s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:2242.1M, EPOCH TIME: 1705616181.684192
[01/19 00:16:21    326s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2242.1M, EPOCH TIME: 1705616181.684315
[01/19 00:16:21    326s] Starting Early Global Route congestion estimation: mem = 2242.1M
[01/19 00:16:21    326s] (I)      ==================== Layers =====================
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:21    326s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:21    326s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:21    326s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:21    326s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:21    326s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:21    326s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:21    326s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:21    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:21    326s] (I)      Started Import and model ( Curr Mem: 2242.05 MB )
[01/19 00:16:21    326s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:21    326s] (I)      == Non-default Options ==
[01/19 00:16:21    326s] (I)      Maximum routing layer                              : 11
[01/19 00:16:21    326s] (I)      Minimum routing layer                              : 1
[01/19 00:16:21    326s] (I)      Number of threads                                  : 1
[01/19 00:16:21    326s] (I)      Use non-blocking free Dbs wires                    : false
[01/19 00:16:21    326s] (I)      Method to set GCell size                           : row
[01/19 00:16:21    326s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:16:21    326s] (I)      Use row-based GCell size
[01/19 00:16:21    326s] (I)      Use row-based GCell align
[01/19 00:16:21    326s] (I)      layer 0 area = 80000
[01/19 00:16:21    326s] (I)      layer 1 area = 80000
[01/19 00:16:21    326s] (I)      layer 2 area = 80000
[01/19 00:16:21    326s] (I)      layer 3 area = 80000
[01/19 00:16:21    326s] (I)      layer 4 area = 80000
[01/19 00:16:21    326s] (I)      layer 5 area = 80000
[01/19 00:16:21    326s] (I)      layer 6 area = 80000
[01/19 00:16:21    326s] (I)      layer 7 area = 80000
[01/19 00:16:21    326s] (I)      layer 8 area = 80000
[01/19 00:16:21    326s] (I)      layer 9 area = 400000
[01/19 00:16:21    326s] (I)      layer 10 area = 400000
[01/19 00:16:21    326s] (I)      GCell unit size   : 3420
[01/19 00:16:21    326s] (I)      GCell multiplier  : 1
[01/19 00:16:21    326s] (I)      GCell row height  : 3420
[01/19 00:16:21    326s] (I)      Actual row height : 3420
[01/19 00:16:21    326s] (I)      GCell align ref   : 30000 30020
[01/19 00:16:21    326s] [NR-eGR] Track table information for default rule: 
[01/19 00:16:21    326s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:16:21    326s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:16:21    326s] (I)      ==================== Default via =====================
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    326s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    326s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:16:21    326s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:16:21    326s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:16:21    326s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:16:21    326s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:16:21    326s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:16:21    326s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:16:21    326s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:16:21    326s] (I)      +----+------------------+----------------------------+
[01/19 00:16:21    327s] [NR-eGR] Read 5085 PG shapes
[01/19 00:16:21    327s] [NR-eGR] Read 0 clock shapes
[01/19 00:16:21    327s] [NR-eGR] Read 0 other shapes
[01/19 00:16:21    327s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:16:21    327s] [NR-eGR] #Instance Blockages : 437610
[01/19 00:16:21    327s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:16:21    327s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:16:21    327s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:16:21    327s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:16:21    327s] [NR-eGR] #Other Blockages    : 0
[01/19 00:16:21    327s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:16:21    327s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9805
[01/19 00:16:21    327s] [NR-eGR] Read 11442 nets ( ignored 40 )
[01/19 00:16:21    327s] (I)      early_global_route_priority property id does not exist.
[01/19 00:16:21    327s] (I)      Read Num Blocks=442695  Num Prerouted Wires=9805  Num CS=0
[01/19 00:16:21    327s] (I)      Layer 0 (H) : #blockages 438255 : #preroutes 1637
[01/19 00:16:21    327s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3449
[01/19 00:16:21    327s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 1815
[01/19 00:16:21    327s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1412
[01/19 00:16:21    327s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 1288
[01/19 00:16:21    327s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 204
[01/19 00:16:21    327s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:21    327s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:16:21    327s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:16:21    327s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:16:21    327s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:16:21    327s] (I)      Number of ignored nets                =     40
[01/19 00:16:21    327s] (I)      Number of connected nets              =      0
[01/19 00:16:21    327s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/19 00:16:21    327s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:16:21    327s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:16:21    327s] (I)      Ndr track 0 does not exist
[01/19 00:16:21    327s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:16:21    327s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:16:21    327s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:16:21    327s] (I)      Site width          :   400  (dbu)
[01/19 00:16:21    327s] (I)      Row height          :  3420  (dbu)
[01/19 00:16:21    327s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:16:21    327s] (I)      GCell width         :  3420  (dbu)
[01/19 00:16:21    327s] (I)      GCell height        :  3420  (dbu)
[01/19 00:16:21    327s] (I)      Grid                :   147   145    11
[01/19 00:16:21    327s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:16:21    327s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:16:21    327s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:16:21    327s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:16:21    327s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:16:21    327s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:16:21    327s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:16:21    327s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:16:21    327s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:16:21    327s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:16:21    327s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:16:21    327s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:16:21    327s] (I)      --------------------------------------------------------
[01/19 00:16:21    327s] 
[01/19 00:16:21    327s] [NR-eGR] ============ Routing rule table ============
[01/19 00:16:21    327s] [NR-eGR] Rule id: 1  Nets: 11402
[01/19 00:16:21    327s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:16:21    327s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:16:21    327s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:16:21    327s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:21    327s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:21    327s] [NR-eGR] ========================================
[01/19 00:16:21    327s] [NR-eGR] 
[01/19 00:16:21    327s] (I)      =============== Blocked Tracks ===============
[01/19 00:16:21    327s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    327s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:16:21    327s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    327s] (I)      |     1 |  192570 |   140026 |        72.71% |
[01/19 00:16:21    327s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    327s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    327s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    327s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    327s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    327s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:16:21    327s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:16:21    327s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:16:21    327s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:16:21    327s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:16:21    327s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:21    327s] (I)      Finished Import and model ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2263.68 MB )
[01/19 00:16:21    327s] (I)      Reset routing kernel
[01/19 00:16:21    327s] (I)      Started Global Routing ( Curr Mem: 2263.68 MB )
[01/19 00:16:21    327s] (I)      totalPins=39077  totalGlobalPin=37382 (95.66%)
[01/19 00:16:21    327s] (I)      total 2D Cap : 1671248 = (882169 H, 789079 V)
[01/19 00:16:21    327s] [NR-eGR] Layer group 1: route 11402 net(s) in layer range [1, 11]
[01/19 00:16:21    327s] (I)      
[01/19 00:16:21    327s] (I)      ============  Phase 1a Route ============
[01/19 00:16:22    327s] (I)      Usage: 107797 = (52441 H, 55356 V) = (5.94% H, 7.02% V) = (8.967e+04um H, 9.466e+04um V)
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] (I)      ============  Phase 1b Route ============
[01/19 00:16:22    327s] (I)      Usage: 107797 = (52441 H, 55356 V) = (5.94% H, 7.02% V) = (8.967e+04um H, 9.466e+04um V)
[01/19 00:16:22    327s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.843329e+05um
[01/19 00:16:22    327s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:16:22    327s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] (I)      ============  Phase 1c Route ============
[01/19 00:16:22    327s] (I)      Usage: 107797 = (52441 H, 55356 V) = (5.94% H, 7.02% V) = (8.967e+04um H, 9.466e+04um V)
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] (I)      ============  Phase 1d Route ============
[01/19 00:16:22    327s] (I)      Usage: 107797 = (52441 H, 55356 V) = (5.94% H, 7.02% V) = (8.967e+04um H, 9.466e+04um V)
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] (I)      ============  Phase 1e Route ============
[01/19 00:16:22    327s] (I)      Usage: 107797 = (52441 H, 55356 V) = (5.94% H, 7.02% V) = (8.967e+04um H, 9.466e+04um V)
[01/19 00:16:22    327s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.843329e+05um
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] (I)      ============  Phase 1l Route ============
[01/19 00:16:22    327s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:16:22    327s] (I)      Layer  1:      52643        97        46      125802       64728    (66.03%) 
[01/19 00:16:22    327s] (I)      Layer  2:     179072     49356         0           0      180986    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  3:     190036     42421         0           0      190530    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  4:     179072     16729         0           0      180986    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  5:     190036      7639         0           0      190530    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  6:     179072      1522         0           0      180986    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  7:     190036        66         0           0      190530    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:16:22    327s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:16:22    327s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:16:22    327s] (I)      Total:       1660171    117830        46      138736     1686462    ( 7.60%) 
[01/19 00:16:22    327s] (I)      
[01/19 00:16:22    327s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:16:22    327s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:16:22    327s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:16:22    327s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:16:22    327s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:16:22    327s] [NR-eGR]  Metal1 ( 1)        43( 0.60%)         0( 0.00%)   ( 0.60%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:22    327s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:16:22    327s] [NR-eGR]        Total        43( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/19 00:16:22    327s] [NR-eGR] 
[01/19 00:16:22    327s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2263.68 MB )
[01/19 00:16:22    327s] (I)      total 2D Cap : 1672604 = (882869 H, 789735 V)
[01/19 00:16:22    327s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:16:22    327s] Early Global Route congestion estimation runtime: 0.48 seconds, mem = 2263.7M
[01/19 00:16:22    327s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.480, REAL:0.482, MEM:2263.7M, EPOCH TIME: 1705616182.166741
[01/19 00:16:22    327s] OPERPROF: Starting HotSpotCal at level 1, MEM:2263.7M, EPOCH TIME: 1705616182.166811
[01/19 00:16:22    327s] [hotspot] +------------+---------------+---------------+
[01/19 00:16:22    327s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:16:22    327s] [hotspot] +------------+---------------+---------------+
[01/19 00:16:22    327s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:16:22    327s] [hotspot] +------------+---------------+---------------+
[01/19 00:16:22    327s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:16:22    327s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:16:22    327s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2263.7M, EPOCH TIME: 1705616182.169257
[01/19 00:16:22    327s] Skipped repairing congestion.
[01/19 00:16:22    327s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2263.7M, EPOCH TIME: 1705616182.169405
[01/19 00:16:22    327s] Starting Early Global Route wiring: mem = 2263.7M
[01/19 00:16:22    327s] (I)      ============= Track Assignment ============
[01/19 00:16:22    327s] (I)      Started Track Assignment (1T) ( Curr Mem: 2263.68 MB )
[01/19 00:16:22    327s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:16:22    327s] (I)      Run Multi-thread track assignment
[01/19 00:16:22    327s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2263.68 MB )
[01/19 00:16:22    327s] (I)      Started Export ( Curr Mem: 2263.68 MB )
[01/19 00:16:22    327s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:16:22    327s] [NR-eGR] ------------------------------------
[01/19 00:16:22    327s] [NR-eGR]  Metal1   (1H)         15372  42682 
[01/19 00:16:22    327s] [NR-eGR]  Metal2   (2V)         71538  28777 
[01/19 00:16:22    327s] [NR-eGR]  Metal3   (3H)         69515   5402 
[01/19 00:16:22    327s] [NR-eGR]  Metal4   (4V)         27971   2145 
[01/19 00:16:22    327s] [NR-eGR]  Metal5   (5H)         12973    829 
[01/19 00:16:22    327s] [NR-eGR]  Metal6   (6V)          2583     12 
[01/19 00:16:22    327s] [NR-eGR]  Metal7   (7H)           112      0 
[01/19 00:16:22    327s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:16:22    327s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:16:22    327s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:16:22    327s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:16:22    327s] [NR-eGR] ------------------------------------
[01/19 00:16:22    327s] [NR-eGR]           Total       200064  79847 
[01/19 00:16:22    327s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:22    327s] [NR-eGR] Total half perimeter of net bounding box: 219343um
[01/19 00:16:22    327s] [NR-eGR] Total length: 200064um, number of vias: 79847
[01/19 00:16:22    327s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:22    327s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/19 00:16:22    327s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:22    327s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2263.68 MB )
[01/19 00:16:22    327s] Early Global Route wiring runtime: 0.29 seconds, mem = 2248.7M
[01/19 00:16:22    327s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.280, REAL:0.289, MEM:2248.7M, EPOCH TIME: 1705616182.458136
[01/19 00:16:22    327s] Tdgp not successfully inited but do clear! skip clearing
[01/19 00:16:22    327s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[01/19 00:16:22    327s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:05:27.6/0:25:44.8 (0.2), mem = 2248.7M
[01/19 00:16:22    327s] 
[01/19 00:16:22    327s] =============================================================================================
[01/19 00:16:22    327s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/19 00:16:22    327s] =============================================================================================
[01/19 00:16:22    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:16:22    327s] ---------------------------------------------------------------------------------------------
[01/19 00:16:22    327s] [ MISC                   ]          0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:16:22    327s] ---------------------------------------------------------------------------------------------
[01/19 00:16:22    327s]  IncrReplace #1 TOTAL               0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:16:22    327s] ---------------------------------------------------------------------------------------------
[01/19 00:16:22    327s] 
[01/19 00:16:22    327s]     Congestion Repair done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/19 00:16:22    327s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/19 00:16:22    327s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.7M, EPOCH TIME: 1705616182.488981
[01/19 00:16:22    327s] Processing tracks to init pin-track alignment.
[01/19 00:16:22    327s] z: 2, totalTracks: 1
[01/19 00:16:22    327s] z: 4, totalTracks: 1
[01/19 00:16:22    327s] z: 6, totalTracks: 1
[01/19 00:16:22    327s] z: 8, totalTracks: 1
[01/19 00:16:22    327s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:22    327s] All LLGs are deleted
[01/19 00:16:22    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:22    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:22    327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2248.7M, EPOCH TIME: 1705616182.497480
[01/19 00:16:22    327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2248.7M, EPOCH TIME: 1705616182.497837
[01/19 00:16:22    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.7M, EPOCH TIME: 1705616182.500862
[01/19 00:16:22    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:22    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:22    327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2248.7M, EPOCH TIME: 1705616182.502710
[01/19 00:16:22    327s] Max number of tech site patterns supported in site array is 256.
[01/19 00:16:22    327s] Core basic site is CoreSite
[01/19 00:16:22    327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2248.7M, EPOCH TIME: 1705616182.530421
[01/19 00:16:22    327s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:16:22    327s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:16:22    327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2248.7M, EPOCH TIME: 1705616182.532731
[01/19 00:16:22    327s] Fast DP-INIT is on for default
[01/19 00:16:22    327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:16:22    327s] Atter site array init, number of instance map data is 0.
[01/19 00:16:22    327s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2248.7M, EPOCH TIME: 1705616182.537074
[01/19 00:16:22    327s] 
[01/19 00:16:22    327s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:22    327s] OPERPROF:     Starting CMU at level 3, MEM:2248.7M, EPOCH TIME: 1705616182.542460
[01/19 00:16:22    327s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2248.7M, EPOCH TIME: 1705616182.543770
[01/19 00:16:22    327s] 
[01/19 00:16:22    327s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:22    327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:2248.7M, EPOCH TIME: 1705616182.545278
[01/19 00:16:22    327s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2248.7M, EPOCH TIME: 1705616182.545367
[01/19 00:16:22    327s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2248.7M, EPOCH TIME: 1705616182.545433
[01/19 00:16:22    327s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2248.7MB).
[01/19 00:16:22    327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2248.7M, EPOCH TIME: 1705616182.547358
[01/19 00:16:22    327s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/19 00:16:22    327s]   Leaving CCOpt scope - extractRC...
[01/19 00:16:22    327s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/19 00:16:22    327s] Extraction called for design 'picorv32' of instances=10706 and nets=12712 using extraction engine 'preRoute' .
[01/19 00:16:22    327s] PreRoute RC Extraction called for design picorv32.
[01/19 00:16:22    327s] RC Extraction called in multi-corner(1) mode.
[01/19 00:16:22    327s] RCMode: PreRoute
[01/19 00:16:22    327s]       RC Corner Indexes            0   
[01/19 00:16:22    327s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:16:22    327s] Resistance Scaling Factor    : 1.00000 
[01/19 00:16:22    327s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:16:22    327s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:16:22    327s] Shrink Factor                : 1.00000
[01/19 00:16:22    327s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:16:22    327s] Using Quantus QRC technology file ...
[01/19 00:16:22    327s] 
[01/19 00:16:22    327s] Trim Metal Layers:
[01/19 00:16:22    327s] LayerId::1 widthSet size::2
[01/19 00:16:22    327s] LayerId::2 widthSet size::2
[01/19 00:16:22    327s] LayerId::3 widthSet size::2
[01/19 00:16:22    327s] LayerId::4 widthSet size::2
[01/19 00:16:22    327s] LayerId::5 widthSet size::2
[01/19 00:16:22    327s] LayerId::6 widthSet size::2
[01/19 00:16:22    327s] LayerId::7 widthSet size::2
[01/19 00:16:22    327s] LayerId::8 widthSet size::2
[01/19 00:16:22    327s] LayerId::9 widthSet size::2
[01/19 00:16:22    327s] LayerId::10 widthSet size::2
[01/19 00:16:22    327s] LayerId::11 widthSet size::2
[01/19 00:16:22    327s] Updating RC grid for preRoute extraction ...
[01/19 00:16:22    327s] eee: pegSigSF::1.070000
[01/19 00:16:22    327s] Initializing multi-corner resistance tables ...
[01/19 00:16:22    327s] eee: l::1 avDens::0.144263 usedTrk::2726.565589 availTrk::18900.000000 sigTrk::2726.565589
[01/19 00:16:22    327s] eee: l::2 avDens::0.276442 usedTrk::4183.530408 availTrk::15133.500000 sigTrk::4183.530408
[01/19 00:16:22    327s] eee: l::3 avDens::0.256640 usedTrk::4065.178951 availTrk::15840.000000 sigTrk::4065.178951
[01/19 00:16:22    327s] eee: l::4 avDens::0.115248 usedTrk::1635.721644 availTrk::14193.000000 sigTrk::1635.721644
[01/19 00:16:22    327s] eee: l::5 avDens::0.054034 usedTrk::758.632752 availTrk::14040.000000 sigTrk::758.632752
[01/19 00:16:22    327s] eee: l::6 avDens::0.012710 usedTrk::151.050293 availTrk::11884.500000 sigTrk::151.050293
[01/19 00:16:22    327s] eee: l::7 avDens::0.014606 usedTrk::6.572515 availTrk::450.000000 sigTrk::6.572515
[01/19 00:16:22    327s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:22    327s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:22    327s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:16:22    327s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:16:22    327s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:16:22    327s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253833 uaWl=1.000000 uaWlH=0.203922 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:16:22    327s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2248.680M)
[01/19 00:16:22    327s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/19 00:16:22    327s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:22    327s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:16:22    327s] End AAE Lib Interpolated Model. (MEM=2248.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:22    327s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:22    328s]   Clock DAG stats after clustering cong repair call:
[01/19 00:16:22    328s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/19 00:16:22    328s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:22    328s]     misc counts      : r=1, pp=0
[01/19 00:16:22    328s]     cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/19 00:16:22    328s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:22    328s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:22    328s]     wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.561pF, total=0.630pF
[01/19 00:16:22    328s]     wire lengths     : top=0.000um, trunk=1026.002um, leaf=6898.447um, total=7924.449um
[01/19 00:16:22    328s]     hp wire lengths  : top=0.000um, trunk=566.730um, leaf=2512.850um, total=3079.580um
[01/19 00:16:22    328s]   Clock DAG net violations after clustering cong repair call:
[01/19 00:16:22    328s]     Remaining Transition : {count=4, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[01/19 00:16:22    328s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/19 00:16:22    328s]     Trunk : target=0.200ns count=4 avg=0.167ns sd=0.022ns min=0.142ns max=0.195ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:22    328s]     Leaf  : target=0.200ns count=36 avg=0.187ns sd=0.010ns min=0.159ns max=0.201ns {0 <= 0.120ns, 1 <= 0.160ns, 9 <= 0.180ns, 10 <= 0.190ns, 12 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:22    328s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/19 00:16:22    328s]      Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/19 00:16:22    328s]   Clock DAG hash after clustering cong repair call: 10818894232910700629 2133605041889818014
[01/19 00:16:22    328s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/19 00:16:22    328s]     delay calculator: calls=5362, total_wall_time=0.131s, mean_wall_time=0.024ms
[01/19 00:16:22    328s]     legalizer: calls=646, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/19 00:16:22    328s]     steiner router: calls=5397, total_wall_time=0.293s, mean_wall_time=0.054ms
[01/19 00:16:22    328s]   Primary reporting skew groups after clustering cong repair call:
[01/19 00:16:22    328s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.437, avg=0.415, sd=0.014], skew [0.051 vs 0.200], 100% {0.386, 0.437} (wid=0.005 ws=0.004) (gid=0.431 gs=0.048)
[01/19 00:16:22    328s]         min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:22    328s]         max path sink: cpuregs_reg[24][21]/CK
[01/19 00:16:22    328s]   Skew group summary after clustering cong repair call:
[01/19 00:16:22    328s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.386, max=0.437, avg=0.415, sd=0.014], skew [0.051 vs 0.200], 100% {0.386, 0.437} (wid=0.005 ws=0.004) (gid=0.431 gs=0.048)
[01/19 00:16:22    328s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:01.8)
[01/19 00:16:22    328s]   Stage::Clustering done. (took cpu=0:00:04.2 real=0:00:04.2)
[01/19 00:16:22    328s]   Stage::DRV Fixing...
[01/19 00:16:22    328s]   Fixing clock tree slew time and max cap violations...
[01/19 00:16:22    328s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10818894232910700629 2133605041889818014
[01/19 00:16:22    328s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:22    328s]       delay calculator: calls=5362, total_wall_time=0.131s, mean_wall_time=0.024ms
[01/19 00:16:22    328s]       legalizer: calls=646, total_wall_time=0.010s, mean_wall_time=0.015ms
[01/19 00:16:22    328s]       steiner router: calls=5397, total_wall_time=0.293s, mean_wall_time=0.054ms
[01/19 00:16:22    328s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:23    328s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:23    328s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/19 00:16:23    328s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:23    328s]       misc counts      : r=1, pp=0
[01/19 00:16:23    328s]       cell areas       : b=96.444um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=96.444um^2
[01/19 00:16:23    328s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:23    328s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:23    328s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.561pF, total=0.632pF
[01/19 00:16:23    328s]       wire lengths     : top=0.000um, trunk=1060.677um, leaf=6900.992um, total=7961.668um
[01/19 00:16:23    328s]       hp wire lengths  : top=0.000um, trunk=587.850um, leaf=2542.900um, total=3130.750um
[01/19 00:16:23    328s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/19 00:16:23    328s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:23    328s]       Trunk : target=0.200ns count=5 avg=0.142ns sd=0.064ns min=0.033ns max=0.196ns {1 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:23    328s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.012ns min=0.145ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:23    328s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/19 00:16:23    328s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:23    328s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:23    328s]           max path sink: genblk2.pcpi_div_quotient_reg[4]/CK
[01/19 00:16:23    328s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]     Legalizer API calls during this step: 129 succeeded with high effort: 129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:23    328s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/19 00:16:23    328s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/19 00:16:23    328s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:23    328s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/19 00:16:23    328s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:23    328s]       misc counts      : r=1, pp=0
[01/19 00:16:23    328s]       cell areas       : b=96.444um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=96.444um^2
[01/19 00:16:23    328s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:23    328s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:23    328s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.561pF, total=0.632pF
[01/19 00:16:23    328s]       wire lengths     : top=0.000um, trunk=1060.677um, leaf=6900.992um, total=7961.668um
[01/19 00:16:23    328s]       hp wire lengths  : top=0.000um, trunk=587.850um, leaf=2542.900um, total=3130.750um
[01/19 00:16:23    328s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/19 00:16:23    328s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       Trunk : target=0.200ns count=5 avg=0.142ns sd=0.064ns min=0.033ns max=0.196ns {1 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:23    328s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.012ns min=0.145ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:23    328s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/19 00:16:23    328s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:23    328s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507, avg=0.419, sd=0.019], skew [0.116 vs 0.200], 100% {0.391, 0.507} (wid=0.006 ws=0.004) (gid=0.504 gs=0.115)
[01/19 00:16:23    328s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:23    328s]           max path sink: genblk2.pcpi_div_quotient_reg[4]/CK
[01/19 00:16:23    328s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507, avg=0.419, sd=0.019], skew [0.116 vs 0.200], 100% {0.391, 0.507} (wid=0.006 ws=0.004) (gid=0.504 gs=0.115)
[01/19 00:16:23    328s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:23    328s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:23    328s]   Stage::DRV Fixing done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/19 00:16:23    328s]   Stage::Insertion Delay Reduction...
[01/19 00:16:23    328s]   Removing unnecessary root buffering...
[01/19 00:16:23    328s]     Clock DAG hash before 'Removing unnecessary root buffering': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/19 00:16:23    328s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:23    328s]       misc counts      : r=1, pp=0
[01/19 00:16:23    328s]       cell areas       : b=96.444um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=96.444um^2
[01/19 00:16:23    328s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:23    328s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:23    328s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.561pF, total=0.632pF
[01/19 00:16:23    328s]       wire lengths     : top=0.000um, trunk=1060.677um, leaf=6900.992um, total=7961.668um
[01/19 00:16:23    328s]       hp wire lengths  : top=0.000um, trunk=587.850um, leaf=2542.900um, total=3130.750um
[01/19 00:16:23    328s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/19 00:16:23    328s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       Trunk : target=0.200ns count=5 avg=0.142ns sd=0.064ns min=0.033ns max=0.196ns {1 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:23    328s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.012ns min=0.145ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:23    328s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/19 00:16:23    328s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:23    328s]     Clock DAG hash after 'Removing unnecessary root buffering': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:23    328s]           max path sink: genblk2.pcpi_div_quotient_reg[4]/CK
[01/19 00:16:23    328s]     Skew group summary after 'Removing unnecessary root buffering':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:23    328s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:23    328s]   Removing unconstrained drivers...
[01/19 00:16:23    328s]     Clock DAG hash before 'Removing unconstrained drivers': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/19 00:16:23    328s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:23    328s]       misc counts      : r=1, pp=0
[01/19 00:16:23    328s]       cell areas       : b=96.444um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=96.444um^2
[01/19 00:16:23    328s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:23    328s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:23    328s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.561pF, total=0.632pF
[01/19 00:16:23    328s]       wire lengths     : top=0.000um, trunk=1060.677um, leaf=6900.992um, total=7961.668um
[01/19 00:16:23    328s]       hp wire lengths  : top=0.000um, trunk=587.850um, leaf=2542.900um, total=3130.750um
[01/19 00:16:23    328s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/19 00:16:23    328s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       Trunk : target=0.200ns count=5 avg=0.142ns sd=0.064ns min=0.033ns max=0.196ns {1 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:23    328s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.012ns min=0.145ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:23    328s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/19 00:16:23    328s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:23    328s]     Clock DAG hash after 'Removing unconstrained drivers': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:23    328s]           max path sink: genblk2.pcpi_div_quotient_reg[4]/CK
[01/19 00:16:23    328s]     Skew group summary after 'Removing unconstrained drivers':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:23    328s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:23    328s]   Reducing insertion delay 1...
[01/19 00:16:23    328s]     Clock DAG hash before 'Reducing insertion delay 1': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       delay calculator: calls=6031, total_wall_time=0.183s, mean_wall_time=0.030ms
[01/19 00:16:23    328s]       legalizer: calls=775, total_wall_time=0.017s, mean_wall_time=0.021ms
[01/19 00:16:23    328s]       steiner router: calls=5678, total_wall_time=0.401s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       cell counts      : b=41, i=0, icg=0, dcg=0, l=0, total=41
[01/19 00:16:23    328s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:23    328s]       misc counts      : r=1, pp=0
[01/19 00:16:23    328s]       cell areas       : b=96.444um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=96.444um^2
[01/19 00:16:23    328s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:23    328s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:23    328s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.561pF, total=0.632pF
[01/19 00:16:23    328s]       wire lengths     : top=0.000um, trunk=1060.677um, leaf=6900.992um, total=7961.668um
[01/19 00:16:23    328s]       hp wire lengths  : top=0.000um, trunk=587.850um, leaf=2542.900um, total=3130.750um
[01/19 00:16:23    328s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/19 00:16:23    328s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       Trunk : target=0.200ns count=5 avg=0.142ns sd=0.064ns min=0.033ns max=0.196ns {1 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:23    328s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.012ns min=0.145ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:23    328s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/19 00:16:23    328s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:23    328s]     Clock DAG hash after 'Reducing insertion delay 1': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       delay calculator: calls=6100, total_wall_time=0.188s, mean_wall_time=0.031ms
[01/19 00:16:23    328s]       legalizer: calls=779, total_wall_time=0.017s, mean_wall_time=0.022ms
[01/19 00:16:23    328s]       steiner router: calls=5687, total_wall_time=0.403s, mean_wall_time=0.071ms
[01/19 00:16:23    328s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[30]/CK
[01/19 00:16:23    328s]           max path sink: genblk2.pcpi_div_quotient_reg[4]/CK
[01/19 00:16:23    328s]     Skew group summary after 'Reducing insertion delay 1':
[01/19 00:16:23    328s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.507], skew [0.116 vs 0.200]
[01/19 00:16:23    328s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:23    328s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:23    328s]   Removing longest path buffering...
[01/19 00:16:23    328s]     Clock DAG hash before 'Removing longest path buffering': 7959183245732564940 17206959870142011623
[01/19 00:16:23    328s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/19 00:16:23    328s]       delay calculator: calls=6100, total_wall_time=0.188s, mean_wall_time=0.031ms
[01/19 00:16:23    328s]       legalizer: calls=779, total_wall_time=0.017s, mean_wall_time=0.022ms
[01/19 00:16:23    328s]       steiner router: calls=5687, total_wall_time=0.403s, mean_wall_time=0.071ms
[01/19 00:16:24    329s]     Clock DAG stats after 'Removing longest path buffering':
[01/19 00:16:24    329s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:24    329s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:24    329s]       misc counts      : r=1, pp=0
[01/19 00:16:24    329s]       cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.760um^2
[01/19 00:16:24    329s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:24    329s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:24    329s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:24    329s]       wire lengths     : top=0.000um, trunk=1034.667um, leaf=6918.942um, total=7953.608um
[01/19 00:16:24    329s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:24    329s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/19 00:16:24    329s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/19 00:16:24    329s]       Trunk : target=0.200ns count=4 avg=0.169ns sd=0.022ns min=0.142ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:24    329s]       Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.022ns min=0.109ns max=0.200ns {1 <= 0.120ns, 3 <= 0.160ns, 8 <= 0.180ns, 10 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:24    329s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/19 00:16:24    329s]        Bufs: CLKBUFX4: 40 
[01/19 00:16:24    329s]     Clock DAG hash after 'Removing longest path buffering': 15171277705000906225 14918911063292257250
[01/19 00:16:24    329s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/19 00:16:24    329s]       delay calculator: calls=6580, total_wall_time=0.233s, mean_wall_time=0.035ms
[01/19 00:16:24    329s]       legalizer: calls=834, total_wall_time=0.019s, mean_wall_time=0.023ms
[01/19 00:16:24    329s]       steiner router: calls=5798, total_wall_time=0.459s, mean_wall_time=0.079ms
[01/19 00:16:24    329s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/19 00:16:24    329s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.200]
[01/19 00:16:24    329s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[4]/CK
[01/19 00:16:24    329s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:24    329s]     Skew group summary after 'Removing longest path buffering':
[01/19 00:16:24    329s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.200]
[01/19 00:16:24    329s]     Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:24    329s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/19 00:16:24    329s]   Reducing insertion delay 2...
[01/19 00:16:24    329s]     Clock DAG hash before 'Reducing insertion delay 2': 15171277705000906225 14918911063292257250
[01/19 00:16:24    329s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/19 00:16:24    329s]       delay calculator: calls=6580, total_wall_time=0.233s, mean_wall_time=0.035ms
[01/19 00:16:24    329s]       legalizer: calls=834, total_wall_time=0.019s, mean_wall_time=0.023ms
[01/19 00:16:24    329s]       steiner router: calls=5798, total_wall_time=0.459s, mean_wall_time=0.079ms
[01/19 00:16:25    330s]     Path optimization required 198 stage delay updates 
[01/19 00:16:25    330s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/19 00:16:25    330s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:25    330s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:25    330s]       misc counts      : r=1, pp=0
[01/19 00:16:25    330s]       cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.760um^2
[01/19 00:16:25    330s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:25    330s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:25    330s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:25    330s]       wire lengths     : top=0.000um, trunk=1031.466um, leaf=6918.332um, total=7949.798um
[01/19 00:16:25    330s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:25    330s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/19 00:16:25    330s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/19 00:16:25    330s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:25    330s]       Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.022ns min=0.109ns max=0.200ns {1 <= 0.120ns, 3 <= 0.160ns, 8 <= 0.180ns, 10 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:25    330s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/19 00:16:25    330s]        Bufs: CLKBUFX4: 40 
[01/19 00:16:25    330s]     Clock DAG hash after 'Reducing insertion delay 2': 9709665294832762982 2788854166027695525
[01/19 00:16:25    330s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/19 00:16:25    330s]       delay calculator: calls=7641, total_wall_time=0.312s, mean_wall_time=0.041ms
[01/19 00:16:25    330s]       legalizer: calls=922, total_wall_time=0.022s, mean_wall_time=0.024ms
[01/19 00:16:25    330s]       steiner router: calls=5996, total_wall_time=0.548s, mean_wall_time=0.091ms
[01/19 00:16:25    330s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.434, avg=0.413, sd=0.015], skew [0.058 vs 0.200], 100% {0.375, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.055)
[01/19 00:16:25    330s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[4]/CK
[01/19 00:16:25    330s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:25    330s]     Skew group summary after 'Reducing insertion delay 2':
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.434, avg=0.413, sd=0.015], skew [0.058 vs 0.200], 100% {0.375, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.055)
[01/19 00:16:25    330s]     Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:25    330s]   Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/19 00:16:25    330s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/19 00:16:25    330s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.8 real=0:00:06.8)
[01/19 00:16:25    330s]   CCOpt::Phase::Implementation...
[01/19 00:16:25    330s]   Stage::Reducing Power...
[01/19 00:16:25    330s]   Improving clock tree routing...
[01/19 00:16:25    330s]     Clock DAG hash before 'Improving clock tree routing': 9709665294832762982 2788854166027695525
[01/19 00:16:25    330s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/19 00:16:25    330s]       delay calculator: calls=7641, total_wall_time=0.312s, mean_wall_time=0.041ms
[01/19 00:16:25    330s]       legalizer: calls=922, total_wall_time=0.022s, mean_wall_time=0.024ms
[01/19 00:16:25    330s]       steiner router: calls=5996, total_wall_time=0.548s, mean_wall_time=0.091ms
[01/19 00:16:25    330s]     Iteration 1...
[01/19 00:16:25    330s]     Iteration 1 done.
[01/19 00:16:25    330s]     Clock DAG stats after 'Improving clock tree routing':
[01/19 00:16:25    330s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:25    330s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:25    330s]       misc counts      : r=1, pp=0
[01/19 00:16:25    330s]       cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=95.760um^2
[01/19 00:16:25    330s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.016pF
[01/19 00:16:25    330s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:25    330s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:25    330s]       wire lengths     : top=0.000um, trunk=1031.466um, leaf=6918.332um, total=7949.798um
[01/19 00:16:25    330s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:25    330s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/19 00:16:25    330s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/19 00:16:25    330s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:25    330s]       Leaf  : target=0.200ns count=37 avg=0.181ns sd=0.022ns min=0.109ns max=0.200ns {1 <= 0.120ns, 3 <= 0.160ns, 8 <= 0.180ns, 10 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:25    330s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/19 00:16:25    330s]        Bufs: CLKBUFX4: 40 
[01/19 00:16:25    330s]     Clock DAG hash after 'Improving clock tree routing': 9709665294832762982 2788854166027695525
[01/19 00:16:25    330s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/19 00:16:25    330s]       delay calculator: calls=7703, total_wall_time=0.317s, mean_wall_time=0.041ms
[01/19 00:16:25    330s]       legalizer: calls=929, total_wall_time=0.022s, mean_wall_time=0.024ms
[01/19 00:16:25    330s]       steiner router: calls=6008, total_wall_time=0.552s, mean_wall_time=0.092ms
[01/19 00:16:25    330s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.434], skew [0.058 vs 0.200]
[01/19 00:16:25    330s]           min path sink: genblk2.pcpi_div_quotient_msk_reg[4]/CK
[01/19 00:16:25    330s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:25    330s]     Skew group summary after 'Improving clock tree routing':
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.375, max=0.434], skew [0.058 vs 0.200]
[01/19 00:16:25    330s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:25    330s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:25    330s]   Reducing clock tree power 1...
[01/19 00:16:25    330s]     Clock DAG hash before 'Reducing clock tree power 1': 9709665294832762982 2788854166027695525
[01/19 00:16:25    330s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/19 00:16:25    330s]       delay calculator: calls=7703, total_wall_time=0.317s, mean_wall_time=0.041ms
[01/19 00:16:25    330s]       legalizer: calls=929, total_wall_time=0.022s, mean_wall_time=0.024ms
[01/19 00:16:25    330s]       steiner router: calls=6008, total_wall_time=0.552s, mean_wall_time=0.092ms
[01/19 00:16:25    330s]     Resizing gates: 
[01/19 00:16:25    330s]     Legalizer releasing space for clock trees
[01/19 00:16:25    330s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/19 00:16:25    330s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:25    330s]     100% 
[01/19 00:16:25    330s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/19 00:16:25    330s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:25    330s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:25    330s]       misc counts      : r=1, pp=0
[01/19 00:16:25    330s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:25    330s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:25    330s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:25    330s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:25    330s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:25    330s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:25    330s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/19 00:16:25    330s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/19 00:16:25    330s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:25    330s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:25    330s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/19 00:16:25    330s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:25    330s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 151290460180363375 15690569172379385836
[01/19 00:16:25    330s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/19 00:16:25    330s]       delay calculator: calls=7881, total_wall_time=0.332s, mean_wall_time=0.042ms
[01/19 00:16:25    330s]       legalizer: calls=1013, total_wall_time=0.023s, mean_wall_time=0.023ms
[01/19 00:16:25    330s]       steiner router: calls=6016, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:25    330s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:25    330s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:25    330s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:25    330s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/19 00:16:25    330s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:25    330s]     Resizing gates: 
[01/19 00:16:25    330s]     Legalizer releasing space for clock trees
[01/19 00:16:25    330s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/19 00:16:25    331s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:25    331s]     100% 
[01/19 00:16:25    331s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/19 00:16:25    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:25    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:25    331s]       misc counts      : r=1, pp=0
[01/19 00:16:25    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:25    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:25    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:25    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:25    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:25    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:25    331s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/19 00:16:25    331s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/19 00:16:25    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:25    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:25    331s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/19 00:16:25    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:25    331s]     Clock DAG hash after 'Reducing clock tree power 1': 151290460180363375 15690569172379385836
[01/19 00:16:25    331s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/19 00:16:25    331s]       delay calculator: calls=8035, total_wall_time=0.344s, mean_wall_time=0.043ms
[01/19 00:16:25    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:25    331s]       steiner router: calls=6016, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:25    331s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/19 00:16:25    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:25    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:25    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:25    331s]     Skew group summary after 'Reducing clock tree power 1':
[01/19 00:16:25    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:25    331s]     Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:25    331s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:25    331s]   Reducing clock tree power 2...
[01/19 00:16:25    331s]     Clock DAG hash before 'Reducing clock tree power 2': 151290460180363375 15690569172379385836
[01/19 00:16:25    331s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/19 00:16:25    331s]       delay calculator: calls=8035, total_wall_time=0.344s, mean_wall_time=0.043ms
[01/19 00:16:25    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:25    331s]       steiner router: calls=6016, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:25    331s]     Path optimization required 0 stage delay updates 
[01/19 00:16:25    331s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/19 00:16:25    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:25    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:25    331s]       misc counts      : r=1, pp=0
[01/19 00:16:25    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:25    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:25    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:25    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:25    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:25    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:25    331s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/19 00:16:25    331s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/19 00:16:25    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:25    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:25    331s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/19 00:16:25    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:25    331s]     Clock DAG hash after 'Reducing clock tree power 2': 151290460180363375 15690569172379385836
[01/19 00:16:25    331s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/19 00:16:25    331s]       delay calculator: calls=8035, total_wall_time=0.344s, mean_wall_time=0.043ms
[01/19 00:16:25    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:25    331s]       steiner router: calls=6016, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:25    331s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/19 00:16:25    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434, avg=0.414, sd=0.014], skew [0.051 vs 0.200], 100% {0.383, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.047)
[01/19 00:16:25    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:25    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]     Skew group summary after 'Reducing clock tree power 2':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434, avg=0.414, sd=0.014], skew [0.051 vs 0.200], 100% {0.383, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.047)
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/19 00:16:26    331s]   Stage::Balancing...
[01/19 00:16:26    331s]   Approximately balancing fragments step...
[01/19 00:16:26    331s]     Clock DAG hash before 'Approximately balancing fragments step': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/19 00:16:26    331s]       delay calculator: calls=8035, total_wall_time=0.344s, mean_wall_time=0.043ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6016, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Resolve constraints - Approximately balancing fragments...
[01/19 00:16:26    331s]     Resolving skew group constraints...
[01/19 00:16:26    331s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/19 00:16:26    331s]     Resolving skew group constraints done.
[01/19 00:16:26    331s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:26    331s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/19 00:16:26    331s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/19 00:16:26    331s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]     Approximately balancing fragments...
[01/19 00:16:26    331s]       Moving gates to improve sub-tree skew...
[01/19 00:16:26    331s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/19 00:16:26    331s]           delay calculator: calls=8051, total_wall_time=0.345s, mean_wall_time=0.043ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6032, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]         Tried: 42 Succeeded: 0
[01/19 00:16:26    331s]         Topology Tried: 0 Succeeded: 0
[01/19 00:16:26    331s]         0 Succeeded with SS ratio
[01/19 00:16:26    331s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/19 00:16:26    331s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/19 00:16:26    331s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/19 00:16:26    331s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]           misc counts      : r=1, pp=0
[01/19 00:16:26    331s]           cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]           wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]           hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/19 00:16:26    331s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/19 00:16:26    331s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]           Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/19 00:16:26    331s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/19 00:16:26    331s]           delay calculator: calls=8051, total_wall_time=0.345s, mean_wall_time=0.043ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6032, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]       Approximately balancing fragments bottom up...
[01/19 00:16:26    331s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/19 00:16:26    331s]           delay calculator: calls=8051, total_wall_time=0.345s, mean_wall_time=0.043ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6032, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:26    331s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/19 00:16:26    331s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]           misc counts      : r=1, pp=0
[01/19 00:16:26    331s]           cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]           wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]           hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/19 00:16:26    331s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/19 00:16:26    331s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]           Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/19 00:16:26    331s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/19 00:16:26    331s]           delay calculator: calls=8205, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6032, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:26    331s]       Approximately balancing fragments, wire and cell delays...
[01/19 00:16:26    331s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/19 00:16:26    331s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]           misc counts      : r=1, pp=0
[01/19 00:16:26    331s]           cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]           wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]           hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/19 00:16:26    331s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]           Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/19 00:16:26    331s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/19 00:16:26    331s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]     Approximately balancing fragments done.
[01/19 00:16:26    331s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/19 00:16:26    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]       misc counts      : r=1, pp=0
[01/19 00:16:26    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/19 00:16:26    331s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/19 00:16:26    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/19 00:16:26    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]     Clock DAG hash after 'Approximately balancing fragments step': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:26    331s]   Clock DAG stats after Approximately balancing fragments:
[01/19 00:16:26    331s]     cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]     misc counts      : r=1, pp=0
[01/19 00:16:26    331s]     cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]     wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]     wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]     hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]   Clock DAG net violations after Approximately balancing fragments: none
[01/19 00:16:26    331s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/19 00:16:26    331s]     Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]     Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/19 00:16:26    331s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]   Clock DAG hash after Approximately balancing fragments: 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/19 00:16:26    331s]     delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]     legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]     steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]   Primary reporting skew groups after Approximately balancing fragments:
[01/19 00:16:26    331s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]         min path sink: count_cycle_reg[29]/CK
[01/19 00:16:26    331s]         max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]   Skew group summary after Approximately balancing fragments:
[01/19 00:16:26    331s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]   Improving fragments clock skew...
[01/19 00:16:26    331s]     Clock DAG hash before 'Improving fragments clock skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Clock DAG stats after 'Improving fragments clock skew':
[01/19 00:16:26    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]       misc counts      : r=1, pp=0
[01/19 00:16:26    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/19 00:16:26    331s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/19 00:16:26    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/19 00:16:26    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]     Clock DAG hash after 'Improving fragments clock skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:26    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]     Skew group summary after 'Improving fragments clock skew':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:26    331s]   Approximately balancing step...
[01/19 00:16:26    331s]     Clock DAG hash before 'Approximately balancing step': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Resolve constraints - Approximately balancing...
[01/19 00:16:26    331s]     Resolving skew group constraints...
[01/19 00:16:26    331s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/19 00:16:26    331s]     Resolving skew group constraints done.
[01/19 00:16:26    331s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:26    331s]     Approximately balancing...
[01/19 00:16:26    331s]       Approximately balancing, wire and cell delays...
[01/19 00:16:26    331s]       Approximately balancing, wire and cell delays, iteration 1...
[01/19 00:16:26    331s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]           misc counts      : r=1, pp=0
[01/19 00:16:26    331s]           cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]           wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]           wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]           hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/19 00:16:26    331s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]           Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/19 00:16:26    331s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/19 00:16:26    331s]           delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]           steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/19 00:16:26    331s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]     Approximately balancing done.
[01/19 00:16:26    331s]     Clock DAG stats after 'Approximately balancing step':
[01/19 00:16:26    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]       misc counts      : r=1, pp=0
[01/19 00:16:26    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]     Clock DAG net violations after 'Approximately balancing step': none
[01/19 00:16:26    331s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/19 00:16:26    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/19 00:16:26    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]     Clock DAG hash after 'Approximately balancing step': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Primary reporting skew groups after 'Approximately balancing step':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:26    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]     Skew group summary after 'Approximately balancing step':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:26    331s]   Fixing clock tree overload...
[01/19 00:16:26    331s]     Clock DAG hash before 'Fixing clock tree overload': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:26    331s]     Clock DAG stats after 'Fixing clock tree overload':
[01/19 00:16:26    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]       misc counts      : r=1, pp=0
[01/19 00:16:26    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/19 00:16:26    331s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/19 00:16:26    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/19 00:16:26    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]     Clock DAG hash after 'Fixing clock tree overload': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:26    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]     Skew group summary after 'Fixing clock tree overload':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434], skew [0.051 vs 0.200]
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]   Approximately balancing paths...
[01/19 00:16:26    331s]     Clock DAG hash before 'Approximately balancing paths': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Added 0 buffers.
[01/19 00:16:26    331s]     Clock DAG stats after 'Approximately balancing paths':
[01/19 00:16:26    331s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]       misc counts      : r=1, pp=0
[01/19 00:16:26    331s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    331s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    331s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    331s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    331s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    331s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    331s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/19 00:16:26    331s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/19 00:16:26    331s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    331s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    331s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/19 00:16:26    331s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    331s]     Clock DAG hash after 'Approximately balancing paths': 151290460180363375 15690569172379385836
[01/19 00:16:26    331s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/19 00:16:26    331s]       delay calculator: calls=8207, total_wall_time=0.358s, mean_wall_time=0.044ms
[01/19 00:16:26    331s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    331s]       steiner router: calls=6034, total_wall_time=0.556s, mean_wall_time=0.092ms
[01/19 00:16:26    331s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434, avg=0.414, sd=0.014], skew [0.051 vs 0.200], 100% {0.383, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.047)
[01/19 00:16:26    331s]           min path sink: count_cycle_reg[29]/CK
[01/19 00:16:26    331s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    331s]     Skew group summary after 'Approximately balancing paths':
[01/19 00:16:26    331s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.383, max=0.434, avg=0.414, sd=0.014], skew [0.051 vs 0.200], 100% {0.383, 0.434} (wid=0.006 ws=0.004) (gid=0.428 gs=0.047)
[01/19 00:16:26    331s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    331s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    331s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/19 00:16:26    331s]   Stage::Polishing...
[01/19 00:16:26    331s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:16:26    331s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:26    331s]   Clock DAG stats before polishing:
[01/19 00:16:26    331s]     cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    331s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    331s]     misc counts      : r=1, pp=0
[01/19 00:16:26    332s]     cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    332s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    332s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    332s]     wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    332s]     wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    332s]     hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    332s]   Clock DAG net violations before polishing: none
[01/19 00:16:26    332s]   Clock DAG primary half-corner transition distribution before polishing:
[01/19 00:16:26    332s]     Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    332s]     Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    332s]   Clock DAG library cell distribution before polishing {count}:
[01/19 00:16:26    332s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    332s]   Clock DAG hash before polishing: 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]   CTS services accumulated run-time stats before polishing:
[01/19 00:16:26    332s]     delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]     legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]     steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]   Primary reporting skew groups before polishing:
[01/19 00:16:26    332s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436], skew [0.051 vs 0.200]
[01/19 00:16:26    332s]         min path sink: count_cycle_reg[31]/CK
[01/19 00:16:26    332s]         max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    332s]   Skew group summary before polishing:
[01/19 00:16:26    332s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436], skew [0.051 vs 0.200]
[01/19 00:16:26    332s]   Merging balancing drivers for power...
[01/19 00:16:26    332s]     Clock DAG hash before 'Merging balancing drivers for power': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]       steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]     Tried: 42 Succeeded: 0
[01/19 00:16:26    332s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    332s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    332s]       misc counts      : r=1, pp=0
[01/19 00:16:26    332s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    332s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    332s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    332s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    332s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    332s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    332s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/19 00:16:26    332s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    332s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    332s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/19 00:16:26    332s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    332s]     Clock DAG hash after 'Merging balancing drivers for power': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]       steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436], skew [0.051 vs 0.200]
[01/19 00:16:26    332s]           min path sink: count_cycle_reg[31]/CK
[01/19 00:16:26    332s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    332s]     Skew group summary after 'Merging balancing drivers for power':
[01/19 00:16:26    332s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436], skew [0.051 vs 0.200]
[01/19 00:16:26    332s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    332s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    332s]   Improving clock skew...
[01/19 00:16:26    332s]     Clock DAG hash before 'Improving clock skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/19 00:16:26    332s]       delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]       steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]     Clock DAG stats after 'Improving clock skew':
[01/19 00:16:26    332s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:26    332s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:26    332s]       misc counts      : r=1, pp=0
[01/19 00:16:26    332s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:26    332s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:26    332s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:26    332s]       wire capacitance : top=0.000pF, trunk=0.069pF, leaf=0.562pF, total=0.631pF
[01/19 00:16:26    332s]       wire lengths     : top=0.000um, trunk=1031.927um, leaf=6915.377um, total=7947.303um
[01/19 00:16:26    332s]       hp wire lengths  : top=0.000um, trunk=564.930um, leaf=2556.040um, total=3120.970um
[01/19 00:16:26    332s]     Clock DAG net violations after 'Improving clock skew': none
[01/19 00:16:26    332s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/19 00:16:26    332s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.023ns min=0.139ns max=0.196ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:26    332s]       Leaf  : target=0.200ns count=37 avg=0.186ns sd=0.011ns min=0.148ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 10 <= 0.180ns, 11 <= 0.190ns, 15 <= 0.200ns}
[01/19 00:16:26    332s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/19 00:16:26    332s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:26    332s]     Clock DAG hash after 'Improving clock skew': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/19 00:16:26    332s]       delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]       steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]     Primary reporting skew groups after 'Improving clock skew':
[01/19 00:16:26    332s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436, avg=0.416, sd=0.014], skew [0.051 vs 0.200], 100% {0.385, 0.436} (wid=0.005 ws=0.004) (gid=0.430 gs=0.048)
[01/19 00:16:26    332s]           min path sink: count_cycle_reg[31]/CK
[01/19 00:16:26    332s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:26    332s]     Skew group summary after 'Improving clock skew':
[01/19 00:16:26    332s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.436, avg=0.416, sd=0.014], skew [0.051 vs 0.200], 100% {0.385, 0.436} (wid=0.005 ws=0.004) (gid=0.430 gs=0.048)
[01/19 00:16:26    332s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    332s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    332s]   Moving gates to reduce wire capacitance...
[01/19 00:16:26    332s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/19 00:16:26    332s]       delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]       legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]       steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/19 00:16:26    332s]     Iteration 1...
[01/19 00:16:26    332s]       Artificially removing short and long paths...
[01/19 00:16:26    332s]         Clock DAG hash before 'Artificially removing short and long paths': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/19 00:16:26    332s]           delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]           steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]         For skew_group clk/default_emulate_constraint_mode target band (0.385, 0.436)
[01/19 00:16:26    332s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:26    332s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:26    332s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/19 00:16:26    332s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 151290460180363375 15690569172379385836
[01/19 00:16:26    332s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/19 00:16:26    332s]           delay calculator: calls=8248, total_wall_time=0.361s, mean_wall_time=0.044ms
[01/19 00:16:26    332s]           legalizer: calls=1093, total_wall_time=0.024s, mean_wall_time=0.022ms
[01/19 00:16:26    332s]           steiner router: calls=6075, total_wall_time=0.582s, mean_wall_time=0.096ms
[01/19 00:16:26    332s]         Legalizer releasing space for clock trees
[01/19 00:16:27    332s]         Legalizing clock trees...
[01/19 00:16:27    332s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:27    332s]         Legalizer API calls during this step: 251 succeeded with high effort: 251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:27    332s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:27    332s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/19 00:16:27    332s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2441008742351795709 18018469627888208414
[01/19 00:16:27    332s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/19 00:16:27    332s]           delay calculator: calls=8448, total_wall_time=0.377s, mean_wall_time=0.045ms
[01/19 00:16:27    332s]           legalizer: calls=1344, total_wall_time=0.028s, mean_wall_time=0.021ms
[01/19 00:16:27    332s]           steiner router: calls=6239, total_wall_time=0.657s, mean_wall_time=0.105ms
[01/19 00:16:27    332s]         Moving gates: 
[01/19 00:16:27    332s]         Legalizer releasing space for clock trees
[01/19 00:16:27    332s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/19 00:16:31    336s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:31    336s]         100% 
[01/19 00:16:31    336s]         Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:31    336s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.8 real=0:00:03.8)
[01/19 00:16:31    336s]     Iteration 1 done.
[01/19 00:16:31    336s]     Iteration 2...
[01/19 00:16:31    336s]       Artificially removing short and long paths...
[01/19 00:16:31    336s]         Clock DAG hash before 'Artificially removing short and long paths': 5729996105442552314 7306401653317493745
[01/19 00:16:31    336s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/19 00:16:31    336s]           delay calculator: calls=10357, total_wall_time=0.538s, mean_wall_time=0.052ms
[01/19 00:16:31    336s]           legalizer: calls=1904, total_wall_time=0.045s, mean_wall_time=0.024ms
[01/19 00:16:31    336s]           steiner router: calls=7148, total_wall_time=1.092s, mean_wall_time=0.153ms
[01/19 00:16:31    336s]         For skew_group clk/default_emulate_constraint_mode target band (0.363, 0.415)
[01/19 00:16:31    336s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:31    336s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:31    336s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/19 00:16:31    336s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 5729996105442552314 7306401653317493745
[01/19 00:16:31    336s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/19 00:16:31    336s]           delay calculator: calls=10357, total_wall_time=0.538s, mean_wall_time=0.052ms
[01/19 00:16:31    336s]           legalizer: calls=1904, total_wall_time=0.045s, mean_wall_time=0.024ms
[01/19 00:16:31    336s]           steiner router: calls=7148, total_wall_time=1.092s, mean_wall_time=0.153ms
[01/19 00:16:31    336s]         Legalizer releasing space for clock trees
[01/19 00:16:31    336s]         Legalizing clock trees...
[01/19 00:16:31    336s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:31    336s]         Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:31    336s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/19 00:16:31    336s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/19 00:16:31    336s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10385941947526669354 4027005769343594529
[01/19 00:16:31    336s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/19 00:16:31    336s]           delay calculator: calls=10534, total_wall_time=0.552s, mean_wall_time=0.052ms
[01/19 00:16:31    336s]           legalizer: calls=2128, total_wall_time=0.049s, mean_wall_time=0.023ms
[01/19 00:16:31    336s]           steiner router: calls=7380, total_wall_time=1.195s, mean_wall_time=0.162ms
[01/19 00:16:31    336s]         Moving gates: 
[01/19 00:16:31    336s]         Legalizer releasing space for clock trees
[01/19 00:16:31    337s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/19 00:16:33    338s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:33    338s]         100% 
[01/19 00:16:33    338s]         Legalizer API calls during this step: 560 succeeded with high effort: 560 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:33    338s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.0 real=0:00:02.0)
[01/19 00:16:33    338s]     Iteration 2 done.
[01/19 00:16:33    338s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/19 00:16:33    338s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/19 00:16:33    338s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:33    338s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:33    338s]       misc counts      : r=1, pp=0
[01/19 00:16:33    338s]       cell areas       : b=94.050um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=94.050um^2
[01/19 00:16:33    338s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:33    338s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:33    338s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.560pF, total=0.617pF
[01/19 00:16:33    338s]       wire lengths     : top=0.000um, trunk=850.092um, leaf=6871.602um, total=7721.694um
[01/19 00:16:33    338s]       hp wire lengths  : top=0.000um, trunk=538.710um, leaf=2577.960um, total=3116.670um
[01/19 00:16:33    338s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/19 00:16:33    338s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/19 00:16:33    338s]       Trunk : target=0.200ns count=4 avg=0.147ns sd=0.020ns min=0.128ns max=0.174ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:16:33    338s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.011ns min=0.146ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 8 <= 0.180ns, 13 <= 0.190ns, 14 <= 0.200ns}
[01/19 00:16:33    338s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/19 00:16:33    338s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 BUFX2: 1 
[01/19 00:16:33    338s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 6770606381513038254 9221499722257941821
[01/19 00:16:33    338s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/19 00:16:33    338s]       delay calculator: calls=11425, total_wall_time=0.622s, mean_wall_time=0.054ms
[01/19 00:16:33    338s]       legalizer: calls=2688, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:33    338s]       steiner router: calls=8272, total_wall_time=1.582s, mean_wall_time=0.191ms
[01/19 00:16:33    338s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/19 00:16:33    338s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.360, max=0.417, avg=0.394, sd=0.016], skew [0.056 vs 0.200], 100% {0.360, 0.417} (wid=0.006 ws=0.004) (gid=0.411 gs=0.054)
[01/19 00:16:33    338s]           min path sink: count_instr_reg[51]/CK
[01/19 00:16:33    338s]           max path sink: cpuregs_reg[29][17]/CK
[01/19 00:16:33    338s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/19 00:16:33    338s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.360, max=0.417, avg=0.394, sd=0.016], skew [0.056 vs 0.200], 100% {0.360, 0.417} (wid=0.006 ws=0.004) (gid=0.411 gs=0.054)
[01/19 00:16:33    338s]     Legalizer API calls during this step: 1595 succeeded with high effort: 1595 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:33    338s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:06.8 real=0:00:06.8)
[01/19 00:16:33    338s]   Reducing clock tree power 3...
[01/19 00:16:33    338s]     Clock DAG hash before 'Reducing clock tree power 3': 6770606381513038254 9221499722257941821
[01/19 00:16:33    338s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/19 00:16:33    338s]       delay calculator: calls=11425, total_wall_time=0.622s, mean_wall_time=0.054ms
[01/19 00:16:33    338s]       legalizer: calls=2688, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:33    338s]       steiner router: calls=8272, total_wall_time=1.582s, mean_wall_time=0.191ms
[01/19 00:16:33    338s]     Artificially removing short and long paths...
[01/19 00:16:33    338s]       Clock DAG hash before 'Artificially removing short and long paths': 6770606381513038254 9221499722257941821
[01/19 00:16:33    338s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/19 00:16:33    338s]         delay calculator: calls=11425, total_wall_time=0.622s, mean_wall_time=0.054ms
[01/19 00:16:33    338s]         legalizer: calls=2688, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:33    338s]         steiner router: calls=8272, total_wall_time=1.582s, mean_wall_time=0.191ms
[01/19 00:16:33    338s]       For skew_group clk/default_emulate_constraint_mode target band (0.360, 0.417)
[01/19 00:16:33    338s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:33    338s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:33    338s]     Initial gate capacitance is (rise=0.428pF fall=0.378pF).
[01/19 00:16:33    338s]     Resizing gates: 
[01/19 00:16:33    338s]     Legalizer releasing space for clock trees
[01/19 00:16:33    338s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/19 00:16:33    339s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:33    339s]     100% 
[01/19 00:16:33    339s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/19 00:16:33    339s]     Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
[01/19 00:16:34    339s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/19 00:16:34    339s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:34    339s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:34    339s]       misc counts      : r=1, pp=0
[01/19 00:16:34    339s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:34    339s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:34    339s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:34    339s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.560pF, total=0.617pF
[01/19 00:16:34    339s]       wire lengths     : top=0.000um, trunk=851.377um, leaf=6871.602um, total=7722.980um
[01/19 00:16:34    339s]       hp wire lengths  : top=0.000um, trunk=538.710um, leaf=2577.960um, total=3116.670um
[01/19 00:16:34    339s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/19 00:16:34    339s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/19 00:16:34    339s]       Trunk : target=0.200ns count=4 avg=0.165ns sd=0.025ns min=0.129ns max=0.186ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:16:34    339s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.011ns min=0.147ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 8 <= 0.180ns, 13 <= 0.190ns, 14 <= 0.200ns}
[01/19 00:16:34    339s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/19 00:16:34    339s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:34    339s]     Clock DAG hash after 'Reducing clock tree power 3': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/19 00:16:34    339s]       delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]       legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]       steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/19 00:16:34    339s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.421, avg=0.408, sd=0.009], skew [0.036 vs 0.200], 100% {0.385, 0.421} (wid=0.006 ws=0.004) (gid=0.417 gs=0.034)
[01/19 00:16:34    339s]           min path sink: count_instr_reg[51]/CK
[01/19 00:16:34    339s]           max path sink: count_instr_reg[59]/CK
[01/19 00:16:34    339s]     Skew group summary after 'Reducing clock tree power 3':
[01/19 00:16:34    339s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.421, avg=0.408, sd=0.009], skew [0.036 vs 0.200], 100% {0.385, 0.421} (wid=0.006 ws=0.004) (gid=0.417 gs=0.034)
[01/19 00:16:34    339s]     Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:34    339s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/19 00:16:34    339s]   Improving insertion delay...
[01/19 00:16:34    339s]     Clock DAG hash before 'Improving insertion delay': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/19 00:16:34    339s]       delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]       legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]       steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]     Clock DAG stats after 'Improving insertion delay':
[01/19 00:16:34    339s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:34    339s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:34    339s]       misc counts      : r=1, pp=0
[01/19 00:16:34    339s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:34    339s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:34    339s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:34    339s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.560pF, total=0.617pF
[01/19 00:16:34    339s]       wire lengths     : top=0.000um, trunk=851.377um, leaf=6871.602um, total=7722.980um
[01/19 00:16:34    339s]       hp wire lengths  : top=0.000um, trunk=538.710um, leaf=2577.960um, total=3116.670um
[01/19 00:16:34    339s]     Clock DAG net violations after 'Improving insertion delay': none
[01/19 00:16:34    339s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/19 00:16:34    339s]       Trunk : target=0.200ns count=4 avg=0.165ns sd=0.025ns min=0.129ns max=0.186ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:16:34    339s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.011ns min=0.147ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 8 <= 0.180ns, 13 <= 0.190ns, 14 <= 0.200ns}
[01/19 00:16:34    339s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/19 00:16:34    339s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:34    339s]     Clock DAG hash after 'Improving insertion delay': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/19 00:16:34    339s]       delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]       legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]       steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]     Primary reporting skew groups after 'Improving insertion delay':
[01/19 00:16:34    339s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.421, avg=0.408, sd=0.009], skew [0.036 vs 0.200], 100% {0.385, 0.421} (wid=0.006 ws=0.004) (gid=0.417 gs=0.034)
[01/19 00:16:34    339s]           min path sink: count_instr_reg[51]/CK
[01/19 00:16:34    339s]           max path sink: count_instr_reg[59]/CK
[01/19 00:16:34    339s]     Skew group summary after 'Improving insertion delay':
[01/19 00:16:34    339s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.385, max=0.421, avg=0.408, sd=0.009], skew [0.036 vs 0.200], 100% {0.385, 0.421} (wid=0.006 ws=0.004) (gid=0.417 gs=0.034)
[01/19 00:16:34    339s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:34    339s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:34    339s]   Wire Opt OverFix...
[01/19 00:16:34    339s]     Clock DAG hash before 'Wire Opt OverFix': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/19 00:16:34    339s]       delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]       legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]       steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]     Wire Reduction extra effort...
[01/19 00:16:34    339s]       Clock DAG hash before 'Wire Reduction extra effort': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/19 00:16:34    339s]         delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]         legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]         steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/19 00:16:34    339s]       Artificially removing short and long paths...
[01/19 00:16:34    339s]         Clock DAG hash before 'Artificially removing short and long paths': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/19 00:16:34    339s]           delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]           legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]           steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]         For skew_group clk/default_emulate_constraint_mode target band (0.385, 0.421)
[01/19 00:16:34    339s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:34    339s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:34    339s]       Global shorten wires A0...
[01/19 00:16:34    339s]         Clock DAG hash before 'Global shorten wires A0': 10950368783431499713 3620477191330574266
[01/19 00:16:34    339s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/19 00:16:34    339s]           delay calculator: calls=11607, total_wall_time=0.639s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]           legalizer: calls=2770, total_wall_time=0.062s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]           steiner router: calls=8276, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:34    339s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:34    339s]       Move For Wirelength - core...
[01/19 00:16:34    339s]         Clock DAG hash before 'Move For Wirelength - core': 7680003420187944076 12364514937077925087
[01/19 00:16:34    339s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/19 00:16:34    339s]           delay calculator: calls=11624, total_wall_time=0.640s, mean_wall_time=0.055ms
[01/19 00:16:34    339s]           legalizer: calls=2786, total_wall_time=0.063s, mean_wall_time=0.023ms
[01/19 00:16:34    339s]           steiner router: calls=8278, total_wall_time=1.584s, mean_wall_time=0.191ms
[01/19 00:16:34    339s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=4, computed=36, moveTooSmall=57, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=115, accepted=5
[01/19 00:16:34    339s]         Max accepted move=19.060um, total accepted move=47.610um, average move=9.522um
[01/19 00:16:34    340s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=4, computed=36, moveTooSmall=52, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=127, accepted=2
[01/19 00:16:34    340s]         Max accepted move=13.620um, total accepted move=18.640um, average move=9.320um
[01/19 00:16:35    340s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=4, computed=36, moveTooSmall=53, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=128, accepted=1
[01/19 00:16:35    340s]         Max accepted move=2.510um, total accepted move=2.510um, average move=2.510um
[01/19 00:16:35    340s]         Legalizer API calls during this step: 434 succeeded with high effort: 434 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]       Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/19 00:16:35    340s]       Global shorten wires A1...
[01/19 00:16:35    340s]         Clock DAG hash before 'Global shorten wires A1': 4735975920983020725 9304881306315535478
[01/19 00:16:35    340s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/19 00:16:35    340s]           delay calculator: calls=12098, total_wall_time=0.674s, mean_wall_time=0.056ms
[01/19 00:16:35    340s]           legalizer: calls=3220, total_wall_time=0.074s, mean_wall_time=0.023ms
[01/19 00:16:35    340s]           steiner router: calls=9224, total_wall_time=1.992s, mean_wall_time=0.216ms
[01/19 00:16:35    340s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:35    340s]       Move For Wirelength - core...
[01/19 00:16:35    340s]         Clock DAG hash before 'Move For Wirelength - core': 4735975920983020725 9304881306315535478
[01/19 00:16:35    340s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/19 00:16:35    340s]           delay calculator: calls=12115, total_wall_time=0.675s, mean_wall_time=0.056ms
[01/19 00:16:35    340s]           legalizer: calls=3238, total_wall_time=0.074s, mean_wall_time=0.023ms
[01/19 00:16:35    340s]           steiner router: calls=9230, total_wall_time=1.993s, mean_wall_time=0.216ms
[01/19 00:16:35    340s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=34, computed=6, moveTooSmall=55, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=11, accepted=0
[01/19 00:16:35    340s]         Max accepted move=0.000um, total accepted move=0.000um
[01/19 00:16:35    340s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:35    340s]       Global shorten wires B...
[01/19 00:16:35    340s]         Clock DAG hash before 'Global shorten wires B': 4735975920983020725 9304881306315535478
[01/19 00:16:35    340s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/19 00:16:35    340s]           delay calculator: calls=12123, total_wall_time=0.676s, mean_wall_time=0.056ms
[01/19 00:16:35    340s]           legalizer: calls=3252, total_wall_time=0.074s, mean_wall_time=0.023ms
[01/19 00:16:35    340s]           steiner router: calls=9260, total_wall_time=2.007s, mean_wall_time=0.217ms
[01/19 00:16:35    340s]         Legalizer API calls during this step: 174 succeeded with high effort: 174 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:35    340s]       Move For Wirelength - branch...
[01/19 00:16:35    340s]         Clock DAG hash before 'Move For Wirelength - branch': 13825679945934189681 8286371022768940930
[01/19 00:16:35    340s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/19 00:16:35    340s]           delay calculator: calls=12210, total_wall_time=0.682s, mean_wall_time=0.056ms
[01/19 00:16:35    340s]           legalizer: calls=3426, total_wall_time=0.078s, mean_wall_time=0.023ms
[01/19 00:16:35    340s]           steiner router: calls=9416, total_wall_time=2.075s, mean_wall_time=0.220ms
[01/19 00:16:35    340s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=0, computed=40, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=49, accepted=2
[01/19 00:16:35    340s]         Max accepted move=0.600um, total accepted move=1.000um, average move=0.500um
[01/19 00:16:35    340s]         Move for wirelength. considered=41, filtered=41, permitted=40, cannotCompute=38, computed=2, moveTooSmall=0, resolved=0, predictFail=74, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[01/19 00:16:35    340s]         Max accepted move=0.000um, total accepted move=0.000um
[01/19 00:16:35    340s]         Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:35    340s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/19 00:16:35    340s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/19 00:16:35    340s]         cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:35    340s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:35    340s]         misc counts      : r=1, pp=0
[01/19 00:16:35    340s]         cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:35    340s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:35    340s]         sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:35    340s]         wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.559pF, total=0.616pF
[01/19 00:16:35    340s]         wire lengths     : top=0.000um, trunk=834.322um, leaf=6854.263um, total=7688.585um
[01/19 00:16:35    340s]         hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:35    340s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/19 00:16:35    340s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/19 00:16:35    340s]         Trunk : target=0.200ns count=4 avg=0.165ns sd=0.017ns min=0.145ns max=0.185ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:16:35    340s]         Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.011ns min=0.147ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 12 <= 0.190ns, 14 <= 0.200ns}
[01/19 00:16:35    340s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/19 00:16:35    340s]          Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:35    340s]       Clock DAG hash after 'Wire Reduction extra effort': 1248703319889422048 4244885448030029875
[01/19 00:16:35    340s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/19 00:16:35    340s]         delay calculator: calls=12230, total_wall_time=0.683s, mean_wall_time=0.056ms
[01/19 00:16:35    340s]         legalizer: calls=3479, total_wall_time=0.079s, mean_wall_time=0.023ms
[01/19 00:16:35    340s]         steiner router: calls=9466, total_wall_time=2.097s, mean_wall_time=0.222ms
[01/19 00:16:35    340s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/19 00:16:35    340s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.427, avg=0.410, sd=0.009], skew [0.036 vs 0.200], 100% {0.391, 0.427} (wid=0.006 ws=0.004) (gid=0.422 gs=0.034)
[01/19 00:16:35    340s]             min path sink: count_instr_reg[23]/CK
[01/19 00:16:35    340s]             max path sink: count_instr_reg[59]/CK
[01/19 00:16:35    340s]       Skew group summary after 'Wire Reduction extra effort':
[01/19 00:16:35    340s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.427, avg=0.410, sd=0.009], skew [0.036 vs 0.200], 100% {0.391, 0.427} (wid=0.006 ws=0.004) (gid=0.422 gs=0.034)
[01/19 00:16:35    340s]       Legalizer API calls during this step: 709 succeeded with high effort: 709 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:35    340s]     Wire Reduction extra effort done. (took cpu=0:00:01.7 real=0:00:01.7)
[01/19 00:16:35    340s]     Optimizing orientation...
[01/19 00:16:35    340s]     FlipOpt...
[01/19 00:16:35    340s]     Disconnecting clock tree from netlist...
[01/19 00:16:35    340s]     Disconnecting clock tree from netlist done.
[01/19 00:16:35    340s]     Performing Single Threaded FlipOpt
[01/19 00:16:35    340s]     Optimizing orientation on clock cells...
[01/19 00:16:35    341s]       Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 40 , Other = 0
[01/19 00:16:35    341s]     Optimizing orientation on clock cells done.
[01/19 00:16:35    341s]     Resynthesising clock tree into netlist...
[01/19 00:16:35    341s]       Reset timing graph...
[01/19 00:16:35    341s] Ignoring AAE DB Resetting ...
[01/19 00:16:35    341s]       Reset timing graph done.
[01/19 00:16:35    341s]     Resynthesising clock tree into netlist done.
[01/19 00:16:35    341s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:35    341s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:35    341s] End AAE Lib Interpolated Model. (MEM=2289.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:35    341s]     Clock DAG stats after 'Wire Opt OverFix':
[01/19 00:16:35    341s]       cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:35    341s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:35    341s]       misc counts      : r=1, pp=0
[01/19 00:16:35    341s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:35    341s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:35    341s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:35    341s]       wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.559pF, total=0.616pF
[01/19 00:16:35    341s]       wire lengths     : top=0.000um, trunk=834.322um, leaf=6854.263um, total=7688.585um
[01/19 00:16:35    341s]       hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:35    341s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/19 00:16:35    341s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/19 00:16:35    341s]       Trunk : target=0.200ns count=4 avg=0.165ns sd=0.017ns min=0.145ns max=0.185ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:16:35    341s]       Leaf  : target=0.200ns count=37 avg=0.185ns sd=0.011ns min=0.147ns max=0.200ns {0 <= 0.120ns, 2 <= 0.160ns, 9 <= 0.180ns, 12 <= 0.190ns, 14 <= 0.200ns}
[01/19 00:16:35    341s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/19 00:16:35    341s]        Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:35    341s]     Clock DAG hash after 'Wire Opt OverFix': 1248703319889422048 4244885448030029875
[01/19 00:16:35    341s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/19 00:16:35    341s]       delay calculator: calls=12271, total_wall_time=0.686s, mean_wall_time=0.056ms
[01/19 00:16:35    341s]       legalizer: calls=3479, total_wall_time=0.079s, mean_wall_time=0.023ms
[01/19 00:16:35    341s]       steiner router: calls=9507, total_wall_time=2.122s, mean_wall_time=0.223ms
[01/19 00:16:35    341s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/19 00:16:35    341s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.427, avg=0.410, sd=0.009], skew [0.036 vs 0.200], 100% {0.391, 0.427} (wid=0.006 ws=0.004) (gid=0.422 gs=0.034)
[01/19 00:16:35    341s]           min path sink: count_instr_reg[23]/CK
[01/19 00:16:35    341s]           max path sink: count_instr_reg[59]/CK
[01/19 00:16:36    341s]     Skew group summary after 'Wire Opt OverFix':
[01/19 00:16:36    341s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.427, avg=0.410, sd=0.009], skew [0.036 vs 0.200], 100% {0.391, 0.427} (wid=0.006 ws=0.004) (gid=0.422 gs=0.034)
[01/19 00:16:36    341s]     Legalizer API calls during this step: 709 succeeded with high effort: 709 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:36    341s]   Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/19 00:16:36    341s]   Total capacitance is (rise=1.043pF fall=0.994pF), of which (rise=0.616pF fall=0.616pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
[01/19 00:16:36    341s]   Stage::Polishing done. (took cpu=0:00:09.3 real=0:00:09.3)
[01/19 00:16:36    341s]   Stage::Updating netlist...
[01/19 00:16:36    341s]   Reset timing graph...
[01/19 00:16:36    341s] Ignoring AAE DB Resetting ...
[01/19 00:16:36    341s]   Reset timing graph done.
[01/19 00:16:36    341s]   Setting non-default rules before calling refine place.
[01/19 00:16:36    341s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:16:36    341s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2289.9M, EPOCH TIME: 1705616196.018754
[01/19 00:16:36    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/19 00:16:36    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.038, MEM:2242.9M, EPOCH TIME: 1705616196.057080
[01/19 00:16:36    341s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:36    341s]   Leaving CCOpt scope - ClockRefiner...
[01/19 00:16:36    341s]   Assigned high priority to 40 instances.
[01/19 00:16:36    341s]   Soft fixed 40 clock instances.
[01/19 00:16:36    341s]   Performing Clock Only Refine Place.
[01/19 00:16:36    341s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/19 00:16:36    341s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2242.9M, EPOCH TIME: 1705616196.075035
[01/19 00:16:36    341s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2242.9M, EPOCH TIME: 1705616196.075213
[01/19 00:16:36    341s] Processing tracks to init pin-track alignment.
[01/19 00:16:36    341s] z: 2, totalTracks: 1
[01/19 00:16:36    341s] z: 4, totalTracks: 1
[01/19 00:16:36    341s] z: 6, totalTracks: 1
[01/19 00:16:36    341s] z: 8, totalTracks: 1
[01/19 00:16:36    341s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:36    341s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2242.9M, EPOCH TIME: 1705616196.087230
[01/19 00:16:36    341s] Info: 40 insts are soft-fixed.
[01/19 00:16:36    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:36    341s] OPERPROF:       Starting CMU at level 4, MEM:2242.9M, EPOCH TIME: 1705616196.121997
[01/19 00:16:36    341s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2242.9M, EPOCH TIME: 1705616196.123616
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:36    341s] Info: 40 insts are soft-fixed.
[01/19 00:16:36    341s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:2242.9M, EPOCH TIME: 1705616196.125556
[01/19 00:16:36    341s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2242.9M, EPOCH TIME: 1705616196.125646
[01/19 00:16:36    341s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2242.9M, EPOCH TIME: 1705616196.125722
[01/19 00:16:36    341s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2242.9MB).
[01/19 00:16:36    341s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:2242.9M, EPOCH TIME: 1705616196.128359
[01/19 00:16:36    341s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:2242.9M, EPOCH TIME: 1705616196.128424
[01/19 00:16:36    341s] TDRefine: refinePlace mode is spiral
[01/19 00:16:36    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.9
[01/19 00:16:36    341s] OPERPROF: Starting RefinePlace at level 1, MEM:2242.9M, EPOCH TIME: 1705616196.128510
[01/19 00:16:36    341s] *** Starting refinePlace (0:05:41 mem=2242.9M) ***
[01/19 00:16:36    341s] Total net bbox length = 2.194e+05 (1.059e+05 1.135e+05) (ext = 5.073e+04)
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:36    341s] Info: 40 insts are soft-fixed.
[01/19 00:16:36    341s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:36    341s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:36    341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:36    341s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:36    341s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:36    341s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2242.9M, EPOCH TIME: 1705616196.150624
[01/19 00:16:36    341s] Starting refinePlace ...
[01/19 00:16:36    341s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:36    341s] One DDP V2 for no tweak run.
[01/19 00:16:36    341s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:36    341s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.9MB
[01/19 00:16:36    341s] Statistics of distance of Instance movement in refine placement:
[01/19 00:16:36    341s]   maximum (X+Y) =         0.00 um
[01/19 00:16:36    341s]   mean    (X+Y) =         0.00 um
[01/19 00:16:36    341s] Summary Report:
[01/19 00:16:36    341s] Instances move: 0 (out of 10707 movable)
[01/19 00:16:36    341s] Instances flipped: 0
[01/19 00:16:36    341s] Mean displacement: 0.00 um
[01/19 00:16:36    341s] Max displacement: 0.00 um 
[01/19 00:16:36    341s] Total instances moved : 0
[01/19 00:16:36    341s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:2242.9M, EPOCH TIME: 1705616196.157643
[01/19 00:16:36    341s] Total net bbox length = 2.194e+05 (1.059e+05 1.135e+05) (ext = 5.073e+04)
[01/19 00:16:36    341s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.9MB
[01/19 00:16:36    341s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2242.9MB) @(0:05:41 - 0:05:41).
[01/19 00:16:36    341s] *** Finished refinePlace (0:05:41 mem=2242.9M) ***
[01/19 00:16:36    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.9
[01/19 00:16:36    341s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.037, MEM:2242.9M, EPOCH TIME: 1705616196.165260
[01/19 00:16:36    341s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2242.9M, EPOCH TIME: 1705616196.165354
[01/19 00:16:36    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[01/19 00:16:36    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    341s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:2242.9M, EPOCH TIME: 1705616196.198472
[01/19 00:16:36    341s]   ClockRefiner summary
[01/19 00:16:36    341s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2001).
[01/19 00:16:36    341s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[01/19 00:16:36    341s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/19 00:16:36    341s]   Restoring pStatusCts on 40 clock instances.
[01/19 00:16:36    341s]   Revert refine place priority changes on 0 instances.
[01/19 00:16:36    341s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:36    341s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:36    341s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.7 real=0:00:10.7)
[01/19 00:16:36    341s]   CCOpt::Phase::eGRPC...
[01/19 00:16:36    341s]   eGR Post Conditioning loop iteration 0...
[01/19 00:16:36    341s]     Clock implementation routing...
[01/19 00:16:36    341s]       Leaving CCOpt scope - Routing Tools...
[01/19 00:16:36    341s] Net route status summary:
[01/19 00:16:36    341s]   Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:36    341s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:36    341s]       Routing using eGR only...
[01/19 00:16:36    341s]         Early Global Route - eGR only step...
[01/19 00:16:36    341s] (ccopt eGR): There are 41 nets to be routed. 0 nets have skip routing designation.
[01/19 00:16:36    341s] (ccopt eGR): There are 41 nets for routing of which 41 have one or more fixed wires.
[01/19 00:16:36    341s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:36    341s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:36    341s] (ccopt eGR): Start to route 41 all nets
[01/19 00:16:36    341s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2242.89 MB )
[01/19 00:16:36    341s] (I)      ==================== Layers =====================
[01/19 00:16:36    341s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:36    341s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:36    341s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:36    341s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:36    341s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:36    341s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:36    341s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:36    341s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:36    341s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:36    341s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:36    341s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:36    341s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:36    341s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:36    341s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:36    341s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:36    341s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:36    341s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:36    341s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:36    341s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:36    341s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:36    341s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:36    341s] (I)      Started Import and model ( Curr Mem: 2242.89 MB )
[01/19 00:16:36    341s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:36    341s] (I)      == Non-default Options ==
[01/19 00:16:36    341s] (I)      Clean congestion better                            : true
[01/19 00:16:36    341s] (I)      Estimate vias on DPT layer                         : true
[01/19 00:16:36    341s] (I)      Clean congestion layer assignment rounds           : 3
[01/19 00:16:36    341s] (I)      Layer constraints as soft constraints              : true
[01/19 00:16:36    341s] (I)      Soft top layer                                     : true
[01/19 00:16:36    341s] (I)      Skip prospective layer relax nets                  : true
[01/19 00:16:36    341s] (I)      Better NDR handling                                : true
[01/19 00:16:36    341s] (I)      Improved NDR modeling in LA                        : true
[01/19 00:16:36    341s] (I)      Routing cost fix for NDR handling                  : true
[01/19 00:16:36    341s] (I)      Block tracks for preroutes                         : true
[01/19 00:16:36    341s] (I)      Assign IRoute by net group key                     : true
[01/19 00:16:36    341s] (I)      Block unroutable channels                          : true
[01/19 00:16:36    341s] (I)      Block unroutable channels 3D                       : true
[01/19 00:16:36    341s] (I)      Bound layer relaxed segment wl                     : true
[01/19 00:16:36    341s] (I)      Blocked pin reach length threshold                 : 2
[01/19 00:16:36    341s] (I)      Check blockage within NDR space in TA              : true
[01/19 00:16:36    341s] (I)      Skip must join for term with via pillar            : true
[01/19 00:16:36    341s] (I)      Model find APA for IO pin                          : true
[01/19 00:16:36    341s] (I)      On pin location for off pin term                   : true
[01/19 00:16:36    341s] (I)      Handle EOL spacing                                 : true
[01/19 00:16:36    341s] (I)      Merge PG vias by gap                               : true
[01/19 00:16:36    341s] (I)      Maximum routing layer                              : 11
[01/19 00:16:36    341s] (I)      Route selected nets only                           : true
[01/19 00:16:36    341s] (I)      Refine MST                                         : true
[01/19 00:16:36    341s] (I)      Honor PRL                                          : true
[01/19 00:16:36    341s] (I)      Strong congestion aware                            : true
[01/19 00:16:36    341s] (I)      Improved initial location for IRoutes              : true
[01/19 00:16:36    341s] (I)      Multi panel TA                                     : true
[01/19 00:16:36    341s] (I)      Penalize wire overlap                              : true
[01/19 00:16:36    341s] (I)      Expand small instance blockage                     : true
[01/19 00:16:36    341s] (I)      Reduce via in TA                                   : true
[01/19 00:16:36    341s] (I)      SS-aware routing                                   : true
[01/19 00:16:36    341s] (I)      Improve tree edge sharing                          : true
[01/19 00:16:36    341s] (I)      Improve 2D via estimation                          : true
[01/19 00:16:36    341s] (I)      Refine Steiner tree                                : true
[01/19 00:16:36    341s] (I)      Build spine tree                                   : true
[01/19 00:16:36    341s] (I)      Model pass through capacity                        : true
[01/19 00:16:36    341s] (I)      Extend blockages by a half GCell                   : true
[01/19 00:16:36    341s] (I)      Consider pin shapes                                : true
[01/19 00:16:36    341s] (I)      Consider pin shapes for all nodes                  : true
[01/19 00:16:36    341s] (I)      Consider NR APA                                    : true
[01/19 00:16:36    341s] (I)      Consider IO pin shape                              : true
[01/19 00:16:36    341s] (I)      Fix pin connection bug                             : true
[01/19 00:16:36    341s] (I)      Consider layer RC for local wires                  : true
[01/19 00:16:36    341s] (I)      Route to clock mesh pin                            : true
[01/19 00:16:36    341s] (I)      LA-aware pin escape length                         : 2
[01/19 00:16:36    341s] (I)      Connect multiple ports                             : true
[01/19 00:16:36    341s] (I)      Split for must join                                : true
[01/19 00:16:36    341s] (I)      Number of threads                                  : 1
[01/19 00:16:36    341s] (I)      Routing effort level                               : 10000
[01/19 00:16:36    341s] (I)      Prefer layer length threshold                      : 8
[01/19 00:16:36    341s] (I)      Overflow penalty cost                              : 10
[01/19 00:16:36    341s] (I)      A-star cost                                        : 0.300000
[01/19 00:16:36    341s] (I)      Misalignment cost                                  : 10.000000
[01/19 00:16:36    341s] (I)      Threshold for short IRoute                         : 6
[01/19 00:16:36    341s] (I)      Via cost during post routing                       : 1.000000
[01/19 00:16:36    341s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/19 00:16:36    341s] (I)      Source-to-sink ratio                               : 0.300000
[01/19 00:16:36    341s] (I)      Scenic ratio bound                                 : 3.000000
[01/19 00:16:36    341s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/19 00:16:36    341s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/19 00:16:36    341s] (I)      PG-aware similar topology routing                  : true
[01/19 00:16:36    341s] (I)      Maze routing via cost fix                          : true
[01/19 00:16:36    341s] (I)      Apply PRL on PG terms                              : true
[01/19 00:16:36    341s] (I)      Apply PRL on obs objects                           : true
[01/19 00:16:36    341s] (I)      Handle range-type spacing rules                    : true
[01/19 00:16:36    341s] (I)      PG gap threshold multiplier                        : 10.000000
[01/19 00:16:36    341s] (I)      Parallel spacing query fix                         : true
[01/19 00:16:36    341s] (I)      Force source to root IR                            : true
[01/19 00:16:36    341s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/19 00:16:36    341s] (I)      Do not relax to DPT layer                          : true
[01/19 00:16:36    341s] (I)      No DPT in post routing                             : true
[01/19 00:16:36    341s] (I)      Modeling PG via merging fix                        : true
[01/19 00:16:36    341s] (I)      Shield aware TA                                    : true
[01/19 00:16:36    341s] (I)      Strong shield aware TA                             : true
[01/19 00:16:36    341s] (I)      Overflow calculation fix in LA                     : true
[01/19 00:16:36    341s] (I)      Post routing fix                                   : true
[01/19 00:16:36    341s] (I)      Strong post routing                                : true
[01/19 00:16:36    341s] (I)      Access via pillar from top                         : true
[01/19 00:16:36    341s] (I)      NDR via pillar fix                                 : true
[01/19 00:16:36    341s] (I)      Violation on path threshold                        : 1
[01/19 00:16:36    341s] (I)      Pass through capacity modeling                     : true
[01/19 00:16:36    341s] (I)      Select the non-relaxed segments in post routing stage : true
[01/19 00:16:36    341s] (I)      Select term pin box for io pin                     : true
[01/19 00:16:36    341s] (I)      Penalize NDR sharing                               : true
[01/19 00:16:36    341s] (I)      Enable special modeling                            : false
[01/19 00:16:36    341s] (I)      Keep fixed segments                                : true
[01/19 00:16:36    341s] (I)      Reorder net groups by key                          : true
[01/19 00:16:36    341s] (I)      Increase net scenic ratio                          : true
[01/19 00:16:36    341s] (I)      Method to set GCell size                           : row
[01/19 00:16:36    341s] (I)      Connect multiple ports and must join fix           : true
[01/19 00:16:36    341s] (I)      Avoid high resistance layers                       : true
[01/19 00:16:36    341s] (I)      Model find APA for IO pin fix                      : true
[01/19 00:16:36    341s] (I)      Avoid connecting non-metal layers                  : true
[01/19 00:16:36    341s] (I)      Use track pitch for NDR                            : true
[01/19 00:16:36    341s] (I)      Enable layer relax to lower layer                  : true
[01/19 00:16:36    341s] (I)      Enable layer relax to upper layer                  : true
[01/19 00:16:36    341s] (I)      Top layer relaxation fix                           : true
[01/19 00:16:36    341s] (I)      Handle non-default track width                     : false
[01/19 00:16:36    341s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:16:36    341s] (I)      Use row-based GCell size
[01/19 00:16:36    341s] (I)      Use row-based GCell align
[01/19 00:16:36    341s] (I)      layer 0 area = 80000
[01/19 00:16:36    341s] (I)      layer 1 area = 80000
[01/19 00:16:36    341s] (I)      layer 2 area = 80000
[01/19 00:16:36    341s] (I)      layer 3 area = 80000
[01/19 00:16:36    341s] (I)      layer 4 area = 80000
[01/19 00:16:36    341s] (I)      layer 5 area = 80000
[01/19 00:16:36    341s] (I)      layer 6 area = 80000
[01/19 00:16:36    341s] (I)      layer 7 area = 80000
[01/19 00:16:36    341s] (I)      layer 8 area = 80000
[01/19 00:16:36    341s] (I)      layer 9 area = 400000
[01/19 00:16:36    341s] (I)      layer 10 area = 400000
[01/19 00:16:36    341s] (I)      GCell unit size   : 3420
[01/19 00:16:36    341s] (I)      GCell multiplier  : 1
[01/19 00:16:36    341s] (I)      GCell row height  : 3420
[01/19 00:16:36    341s] (I)      Actual row height : 3420
[01/19 00:16:36    341s] (I)      GCell align ref   : 30000 30020
[01/19 00:16:36    341s] [NR-eGR] Track table information for default rule: 
[01/19 00:16:36    341s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:16:36    341s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:16:36    341s] (I)      ==================== Default via =====================
[01/19 00:16:36    341s] (I)      +----+------------------+----------------------------+
[01/19 00:16:36    341s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:16:36    341s] (I)      +----+------------------+----------------------------+
[01/19 00:16:36    341s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:16:36    341s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:16:36    341s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:16:36    341s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:16:36    341s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:16:36    341s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:16:36    341s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:16:36    341s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:16:36    341s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:16:36    341s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:16:36    341s] (I)      +----+------------------+----------------------------+
[01/19 00:16:36    341s] [NR-eGR] Read 6300 PG shapes
[01/19 00:16:36    341s] [NR-eGR] Read 0 clock shapes
[01/19 00:16:36    341s] [NR-eGR] Read 0 other shapes
[01/19 00:16:36    341s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:16:36    341s] [NR-eGR] #Instance Blockages : 0
[01/19 00:16:36    341s] [NR-eGR] #PG Blockages       : 6300
[01/19 00:16:36    341s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:16:36    341s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:16:36    341s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:16:36    341s] [NR-eGR] #Other Blockages    : 0
[01/19 00:16:36    341s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:16:36    341s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:16:36    341s] [NR-eGR] Read 11443 nets ( ignored 11402 )
[01/19 00:16:36    341s] [NR-eGR] Connected 0 must-join pins/ports
[01/19 00:16:36    341s] (I)      early_global_route_priority property id does not exist.
[01/19 00:16:36    341s] (I)      Read Num Blocks=8650  Num Prerouted Wires=0  Num CS=0
[01/19 00:16:36    341s] (I)      Layer 1 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 2 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 3 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 4 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 5 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 6 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 7 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 8 (H) : #blockages 1548 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 9 (V) : #blockages 660 : #preroutes 0
[01/19 00:16:36    341s] (I)      Layer 10 (H) : #blockages 1540 : #preroutes 0
[01/19 00:16:36    341s] (I)      Moved 0 terms for better access 
[01/19 00:16:36    341s] (I)      Number of ignored nets                =      0
[01/19 00:16:36    341s] (I)      Number of connected nets              =      0
[01/19 00:16:36    341s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of clock nets                  =     41.  Ignored: No
[01/19 00:16:36    341s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:16:36    341s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:16:36    341s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:16:36    341s] [NR-eGR] There are 41 clock nets ( 4 with NDR ).
[01/19 00:16:36    341s] (I)      Ndr track 0 does not exist
[01/19 00:16:36    341s] (I)      Ndr track 0 does not exist
[01/19 00:16:36    341s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:16:36    341s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:16:36    341s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:16:36    341s] (I)      Site width          :   400  (dbu)
[01/19 00:16:36    341s] (I)      Row height          :  3420  (dbu)
[01/19 00:16:36    341s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:16:36    341s] (I)      GCell width         :  3420  (dbu)
[01/19 00:16:36    341s] (I)      GCell height        :  3420  (dbu)
[01/19 00:16:36    341s] (I)      Grid                :   147   145    11
[01/19 00:16:36    341s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:16:36    341s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:16:36    341s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:16:36    341s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:16:36    341s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:16:36    341s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:16:36    341s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:16:36    341s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:16:36    341s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:16:36    341s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:16:36    341s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:16:36    341s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:16:36    341s] (I)      --------------------------------------------------------
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s] [NR-eGR] ============ Routing rule table ============
[01/19 00:16:36    341s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/19 00:16:36    341s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/19 00:16:36    341s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/19 00:16:36    341s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/19 00:16:36    341s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:36    341s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:36    341s] [NR-eGR] Rule id: 1  Nets: 37
[01/19 00:16:36    341s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:16:36    341s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:16:36    341s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:16:36    341s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:36    341s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:36    341s] [NR-eGR] ========================================
[01/19 00:16:36    341s] [NR-eGR] 
[01/19 00:16:36    341s] (I)      =============== Blocked Tracks ===============
[01/19 00:16:36    341s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:36    341s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:16:36    341s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:36    341s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:16:36    341s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:16:36    341s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:16:36    341s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:16:36    341s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:16:36    341s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:16:36    341s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:16:36    341s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:16:36    341s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:16:36    341s] (I)      |    10 |   72935 |     4768 |         6.54% |
[01/19 00:16:36    341s] (I)      |    11 |   76881 |    13234 |        17.21% |
[01/19 00:16:36    341s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:36    341s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] (I)      Reset routing kernel
[01/19 00:16:36    341s] (I)      Started Global Routing ( Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] (I)      totalPins=2041  totalGlobalPin=2038 (99.85%)
[01/19 00:16:36    341s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:36    341s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1a Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1b Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.567100e+02um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1c Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1d Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1e Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.567100e+02um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1f Route ============
[01/19 00:16:36    341s] (I)      Usage: 501 = (241 H, 260 V) = (0.06% H, 0.15% V) = (4.121e+02um H, 4.446e+02um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1g Route ============
[01/19 00:16:36    341s] (I)      Usage: 489 = (235 H, 254 V) = (0.06% H, 0.14% V) = (4.019e+02um H, 4.343e+02um V)
[01/19 00:16:36    341s] (I)      #Nets         : 4
[01/19 00:16:36    341s] (I)      #Relaxed nets : 0
[01/19 00:16:36    341s] (I)      Wire length   : 489
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1h Route ============
[01/19 00:16:36    341s] (I)      Usage: 489 = (235 H, 254 V) = (0.06% H, 0.14% V) = (4.019e+02um H, 4.343e+02um V)
[01/19 00:16:36    341s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:36    341s] [NR-eGR] Layer group 2: route 37 net(s) in layer range [5, 7]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1a Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1b Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1c Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1d Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1e Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1f Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1928 H, 2402 V) = (0.50% H, 1.35% V) = (3.297e+03um H, 4.107e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1g Route ============
[01/19 00:16:36    341s] (I)      Usage: 4328 = (1948 H, 2380 V) = (0.51% H, 1.34% V) = (3.331e+03um H, 4.070e+03um V)
[01/19 00:16:36    341s] (I)      #Nets         : 37
[01/19 00:16:36    341s] (I)      #Relaxed nets : 1
[01/19 00:16:36    341s] (I)      Wire length   : 3735
[01/19 00:16:36    341s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1h Route ============
[01/19 00:16:36    341s] (I)      Usage: 4226 = (1895 H, 2331 V) = (0.50% H, 1.31% V) = (3.240e+03um H, 3.986e+03um V)
[01/19 00:16:36    341s] (I)      total 2D Cap : 928598 = (572416 H, 356182 V)
[01/19 00:16:36    341s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1a Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1b Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1c Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1d Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1e Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1f Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.34% H, 0.67% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1g Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1944 H, 2386 V) = (0.34% H, 0.67% V) = (3.324e+03um H, 4.080e+03um V)
[01/19 00:16:36    341s] (I)      #Nets         : 1
[01/19 00:16:36    341s] (I)      #Relaxed nets : 1
[01/19 00:16:36    341s] (I)      Wire length   : 0
[01/19 00:16:36    341s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1h Route ============
[01/19 00:16:36    341s] (I)      Usage: 4226 = (1895 H, 2331 V) = (0.33% H, 0.65% V) = (3.240e+03um H, 3.986e+03um V)
[01/19 00:16:36    341s] (I)      total 2D Cap : 1060465 = (636100 H, 424365 V)
[01/19 00:16:36    341s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [5, 11]
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1a Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1b Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1c Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1d Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1e Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.404300e+03um
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1f Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1943 H, 2387 V) = (0.31% H, 0.56% V) = (3.323e+03um H, 4.082e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1g Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1944 H, 2386 V) = (0.31% H, 0.56% V) = (3.324e+03um H, 4.080e+03um V)
[01/19 00:16:36    341s] (I)      #Nets         : 1
[01/19 00:16:36    341s] (I)      #Relaxed nets : 0
[01/19 00:16:36    341s] (I)      Wire length   : 104
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] (I)      ============  Phase 1h Route ============
[01/19 00:16:36    341s] (I)      Usage: 4330 = (1946 H, 2384 V) = (0.31% H, 0.56% V) = (3.328e+03um H, 4.077e+03um V)
[01/19 00:16:36    341s] (I)      
[01/19 00:16:36    341s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:16:36    341s] [NR-eGR]                        OverCon            
[01/19 00:16:36    341s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:16:36    341s] [NR-eGR]        Layer             (1-0)    OverCon
[01/19 00:16:36    341s] [NR-eGR] ----------------------------------------------
[01/19 00:16:36    341s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR] ----------------------------------------------
[01/19 00:16:36    341s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/19 00:16:36    341s] [NR-eGR] 
[01/19 00:16:36    341s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] (I)      total 2D Cap : 1617336 = (827889 H, 789447 V)
[01/19 00:16:36    341s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:16:36    341s] (I)      ============= Track Assignment ============
[01/19 00:16:36    341s] (I)      Started Track Assignment (1T) ( Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:16:36    341s] (I)      Run Multi-thread track assignment
[01/19 00:16:36    341s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] (I)      Started Export ( Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:16:36    341s] [NR-eGR] ------------------------------------
[01/19 00:16:36    341s] [NR-eGR]  Metal1   (1H)         15372  42684 
[01/19 00:16:36    341s] [NR-eGR]  Metal2   (2V)         71523  28761 
[01/19 00:16:36    341s] [NR-eGR]  Metal3   (3H)         69508   5425 
[01/19 00:16:36    341s] [NR-eGR]  Metal4   (4V)         27995   2162 
[01/19 00:16:36    341s] [NR-eGR]  Metal5   (5H)         12884    846 
[01/19 00:16:36    341s] [NR-eGR]  Metal6   (6V)          2511     12 
[01/19 00:16:36    341s] [NR-eGR]  Metal7   (7H)           112      0 
[01/19 00:16:36    341s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:16:36    341s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:16:36    341s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:16:36    341s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:16:36    341s] [NR-eGR] ------------------------------------
[01/19 00:16:36    341s] [NR-eGR]           Total       199905  79890 
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] [NR-eGR] Total half perimeter of net bounding box: 219381um
[01/19 00:16:36    341s] [NR-eGR] Total length: 199905um, number of vias: 79890
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] [NR-eGR] Total eGR-routed clock nets wire length: 7814um, number of vias: 7313
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] [NR-eGR] Report for selected net(s) only.
[01/19 00:16:36    341s] [NR-eGR]                  Length (um)  Vias 
[01/19 00:16:36    341s] [NR-eGR] -----------------------------------
[01/19 00:16:36    341s] [NR-eGR]  Metal1   (1H)             0  2041 
[01/19 00:16:36    341s] [NR-eGR]  Metal2   (2V)          1935  2499 
[01/19 00:16:36    341s] [NR-eGR]  Metal3   (3H)          1549  1030 
[01/19 00:16:36    341s] [NR-eGR]  Metal4   (4V)           466   949 
[01/19 00:16:36    341s] [NR-eGR]  Metal5   (5H)          2019   794 
[01/19 00:16:36    341s] [NR-eGR]  Metal6   (6V)          1845     0 
[01/19 00:16:36    341s] [NR-eGR]  Metal7   (7H)             0     0 
[01/19 00:16:36    341s] [NR-eGR]  Metal8   (8V)             0     0 
[01/19 00:16:36    341s] [NR-eGR]  Metal9   (9H)             0     0 
[01/19 00:16:36    341s] [NR-eGR]  Metal10  (10V)            0     0 
[01/19 00:16:36    341s] [NR-eGR]  Metal11  (11H)            0     0 
[01/19 00:16:36    341s] [NR-eGR] -----------------------------------
[01/19 00:16:36    341s] [NR-eGR]           Total         7814  7313 
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] [NR-eGR] Total half perimeter of net bounding box: 3248um
[01/19 00:16:36    341s] [NR-eGR] Total length: 7814um, number of vias: 7313
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] [NR-eGR] Total routed clock nets wire length: 7814um, number of vias: 7313
[01/19 00:16:36    341s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:36    341s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2247.02 MB )
[01/19 00:16:36    341s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2243.02 MB )
[01/19 00:16:36    341s] (I)      ====================================== Runtime Summary ======================================
[01/19 00:16:36    341s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/19 00:16:36    341s] (I)      ---------------------------------------------------------------------------------------------
[01/19 00:16:36    341s] (I)       Early Global Route kernel               100.00%  506.21 sec  506.53 sec  0.32 sec  0.32 sec 
[01/19 00:16:36    341s] (I)       +-Import and model                       34.17%  506.22 sec  506.33 sec  0.11 sec  0.10 sec 
[01/19 00:16:36    341s] (I)       | +-Create place DB                      16.83%  506.22 sec  506.27 sec  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)       | | +-Import place data                  16.78%  506.22 sec  506.27 sec  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read instances and placement      4.28%  506.22 sec  506.23 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read nets                        12.33%  506.23 sec  506.27 sec  0.04 sec  0.04 sec 
[01/19 00:16:36    341s] (I)       | +-Create route DB                      14.49%  506.27 sec  506.32 sec  0.05 sec  0.04 sec 
[01/19 00:16:36    341s] (I)       | | +-Import route data (1T)             14.01%  506.27 sec  506.32 sec  0.05 sec  0.04 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.93%  506.28 sec  506.28 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read routing blockages          0.00%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read instance blockages         0.88%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read PG blockages               0.48%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read clock blockages            0.02%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read other blockages            0.02%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read halo blockages             0.05%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Read boundary cut boxes         0.00%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read blackboxes                   0.01%  506.28 sec  506.28 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read prerouted                    1.52%  506.28 sec  506.29 sec  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read unlegalized nets             0.44%  506.29 sec  506.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Read nets                         0.11%  506.29 sec  506.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Set up via pillars                0.00%  506.29 sec  506.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Initialize 3D grid graph          0.40%  506.29 sec  506.29 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Model blockage capacity           6.81%  506.29 sec  506.32 sec  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Initialize 3D capacity          6.19%  506.29 sec  506.31 sec  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | | | +-Move terms for access (1T)        0.28%  506.32 sec  506.32 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Read aux data                         0.00%  506.32 sec  506.32 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Others data preparation               0.05%  506.32 sec  506.32 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Create route kernel                   1.93%  506.32 sec  506.32 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       +-Global Routing                         30.75%  506.33 sec  506.42 sec  0.10 sec  0.11 sec 
[01/19 00:16:36    341s] (I)       | +-Initialization                        0.12%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Net group 1                           3.24%  506.33 sec  506.34 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | +-Generate topology                   0.07%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1a                            0.29%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Pattern routing (1T)              0.21%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1b                            0.06%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1c                            0.01%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1d                            0.01%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1e                            0.15%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Route legalization                0.05%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Legalize Blockage Violations    0.00%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1f                            0.01%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1g                            0.54%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.48%  506.33 sec  506.33 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1h                            0.32%  506.33 sec  506.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.26%  506.33 sec  506.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Layer assignment (1T)               0.32%  506.34 sec  506.34 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Net group 2                          14.56%  506.34 sec  506.38 sec  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)       | | +-Generate topology                   3.55%  506.34 sec  506.35 sec  0.01 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1a                            0.60%  506.35 sec  506.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Pattern routing (1T)              0.34%  506.35 sec  506.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1b                            0.30%  506.35 sec  506.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1c                            0.01%  506.35 sec  506.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1d                            0.01%  506.35 sec  506.35 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1e                            0.20%  506.35 sec  506.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Route legalization                0.10%  506.35 sec  506.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Legalize Blockage Violations    0.05%  506.35 sec  506.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1f                            0.01%  506.36 sec  506.36 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1g                            2.09%  506.36 sec  506.36 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      2.03%  506.36 sec  506.36 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1h                            1.08%  506.36 sec  506.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      1.02%  506.36 sec  506.37 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Layer assignment (1T)               5.12%  506.37 sec  506.38 sec  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | +-Net group 3                           7.19%  506.38 sec  506.41 sec  0.02 sec  0.03 sec 
[01/19 00:16:36    341s] (I)       | | +-Generate topology                   0.14%  506.39 sec  506.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1a                            1.04%  506.39 sec  506.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Pattern routing (1T)              0.24%  506.39 sec  506.39 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1b                            0.05%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1c                            0.01%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1d                            0.01%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1e                            0.44%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Route legalization                0.24%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Legalize Blockage Violations    0.00%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1f                            0.01%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1g                            0.26%  506.40 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.10%  506.40 sec  506.40 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1h                            0.16%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.05%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Net group 4                           3.37%  506.41 sec  506.42 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | +-Generate topology                   0.14%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1a                            0.27%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Pattern routing (1T)              0.21%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1b                            0.04%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1c                            0.01%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1d                            0.01%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1e                            0.14%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Route legalization                0.04%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | | +-Legalize Blockage Violations    0.00%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1f                            0.01%  506.41 sec  506.41 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1g                            0.15%  506.41 sec  506.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.10%  506.41 sec  506.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Phase 1h                            0.13%  506.42 sec  506.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | | +-Post Routing                      0.08%  506.42 sec  506.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | | +-Layer assignment (1T)               0.18%  506.42 sec  506.42 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       +-Export 3D cong map                      2.10%  506.43 sec  506.43 sec  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | +-Export 2D cong map                    0.17%  506.43 sec  506.43 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       +-Extract Global 3D Wires                 0.03%  506.43 sec  506.43 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       +-Track Assignment (1T)                   7.48%  506.43 sec  506.46 sec  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | +-Initialization                        0.01%  506.43 sec  506.43 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Track Assignment Kernel               7.28%  506.43 sec  506.46 sec  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)       | +-Free Memory                           0.00%  506.46 sec  506.46 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       +-Export                                 22.71%  506.46 sec  506.53 sec  0.07 sec  0.07 sec 
[01/19 00:16:36    341s] (I)       | +-Export DB wires                       1.19%  506.46 sec  506.46 sec  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | +-Export all nets                     0.91%  506.46 sec  506.46 sec  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)       | | +-Set wire vias                       0.16%  506.46 sec  506.46 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       | +-Report wirelength                    10.11%  506.46 sec  506.49 sec  0.03 sec  0.03 sec 
[01/19 00:16:36    341s] (I)       | +-Update net boxes                     11.18%  506.49 sec  506.53 sec  0.04 sec  0.03 sec 
[01/19 00:16:36    341s] (I)       | +-Update timing                         0.00%  506.53 sec  506.53 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)       +-Postprocess design                      0.51%  506.53 sec  506.53 sec  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)      ===================== Summary by functions =====================
[01/19 00:16:36    341s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:16:36    341s] (I)      ----------------------------------------------------------------
[01/19 00:16:36    341s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.32 sec 
[01/19 00:16:36    341s] (I)        1  Import and model                34.17%  0.11 sec  0.10 sec 
[01/19 00:16:36    341s] (I)        1  Global Routing                  30.75%  0.10 sec  0.11 sec 
[01/19 00:16:36    341s] (I)        1  Export                          22.71%  0.07 sec  0.07 sec 
[01/19 00:16:36    341s] (I)        1  Track Assignment (1T)            7.48%  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        1  Export 3D cong map               2.10%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        1  Postprocess design               0.51%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Create place DB                 16.83%  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)        2  Net group 2                     14.56%  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)        2  Create route DB                 14.49%  0.05 sec  0.04 sec 
[01/19 00:16:36    341s] (I)        2  Update net boxes                11.18%  0.04 sec  0.03 sec 
[01/19 00:16:36    341s] (I)        2  Report wirelength               10.11%  0.03 sec  0.03 sec 
[01/19 00:16:36    341s] (I)        2  Track Assignment Kernel          7.28%  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        2  Net group 3                      7.19%  0.02 sec  0.03 sec 
[01/19 00:16:36    341s] (I)        2  Net group 4                      3.37%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        2  Net group 1                      3.24%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        2  Create route kernel              1.93%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        2  Export DB wires                  1.19%  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Initialization                   0.13%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Import place data               16.78%  0.05 sec  0.05 sec 
[01/19 00:16:36    341s] (I)        3  Import route data (1T)          14.01%  0.05 sec  0.04 sec 
[01/19 00:16:36    341s] (I)        3  Layer assignment (1T)            5.61%  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        3  Generate topology                3.90%  0.01 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1g                         3.04%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1a                         2.20%  0.01 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1h                         1.69%  0.01 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1e                         0.93%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Export all nets                  0.91%  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1b                         0.46%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Set wire vias                    0.16%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Read nets                       12.44%  0.04 sec  0.04 sec 
[01/19 00:16:36    341s] (I)        4  Model blockage capacity          6.81%  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        4  Read instances and placement     4.28%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        4  Post Routing                     4.12%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        4  Read blockages ( Layer 2-11 )    1.93%  0.01 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        4  Read prerouted                   1.52%  0.00 sec  0.01 sec 
[01/19 00:16:36    341s] (I)        4  Pattern routing (1T)             1.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Read unlegalized nets            0.44%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Route legalization               0.42%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Initialize 3D grid graph         0.40%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Move terms for access (1T)       0.28%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Initialize 3D capacity           6.19%  0.02 sec  0.02 sec 
[01/19 00:16:36    341s] (I)        5  Read instance blockages          0.88%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read PG blockages                0.48%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:16:36    341s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:36    341s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:36    341s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:36    341s]       Routing using eGR only done.
[01/19 00:16:36    341s] Net route status summary:
[01/19 00:16:36    341s]   Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=41, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:36    341s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s] CCOPT: Done with clock implementation routing.
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/19 00:16:36    341s]     Clock implementation routing done.
[01/19 00:16:36    341s]     Leaving CCOpt scope - extractRC...
[01/19 00:16:36    341s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/19 00:16:36    341s] Extraction called for design 'picorv32' of instances=10707 and nets=12713 using extraction engine 'preRoute' .
[01/19 00:16:36    341s] PreRoute RC Extraction called for design picorv32.
[01/19 00:16:36    341s] RC Extraction called in multi-corner(1) mode.
[01/19 00:16:36    341s] RCMode: PreRoute
[01/19 00:16:36    341s]       RC Corner Indexes            0   
[01/19 00:16:36    341s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:16:36    341s] Resistance Scaling Factor    : 1.00000 
[01/19 00:16:36    341s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:16:36    341s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:16:36    341s] Shrink Factor                : 1.00000
[01/19 00:16:36    341s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:16:36    341s] Using Quantus QRC technology file ...
[01/19 00:16:36    341s] 
[01/19 00:16:36    341s] Trim Metal Layers:
[01/19 00:16:36    341s] LayerId::1 widthSet size::2
[01/19 00:16:36    341s] LayerId::2 widthSet size::2
[01/19 00:16:36    341s] LayerId::3 widthSet size::2
[01/19 00:16:36    341s] LayerId::4 widthSet size::2
[01/19 00:16:36    341s] LayerId::5 widthSet size::2
[01/19 00:16:36    341s] LayerId::6 widthSet size::2
[01/19 00:16:36    341s] LayerId::7 widthSet size::2
[01/19 00:16:36    341s] LayerId::8 widthSet size::2
[01/19 00:16:36    341s] LayerId::9 widthSet size::2
[01/19 00:16:36    341s] LayerId::10 widthSet size::2
[01/19 00:16:36    341s] LayerId::11 widthSet size::2
[01/19 00:16:36    341s] Updating RC grid for preRoute extraction ...
[01/19 00:16:36    341s] eee: pegSigSF::1.070000
[01/19 00:16:36    341s] Initializing multi-corner resistance tables ...
[01/19 00:16:36    341s] eee: l::1 avDens::0.144263 usedTrk::2726.565589 availTrk::18900.000000 sigTrk::2726.565589
[01/19 00:16:36    341s] eee: l::2 avDens::0.276383 usedTrk::4182.640651 availTrk::15133.500000 sigTrk::4182.640651
[01/19 00:16:36    341s] eee: l::3 avDens::0.256617 usedTrk::4064.816968 availTrk::15840.000000 sigTrk::4064.816968
[01/19 00:16:36    341s] eee: l::4 avDens::0.115346 usedTrk::1637.108183 availTrk::14193.000000 sigTrk::1637.108183
[01/19 00:16:36    341s] eee: l::5 avDens::0.053323 usedTrk::753.452636 availTrk::14130.000000 sigTrk::753.452636
[01/19 00:16:36    341s] eee: l::6 avDens::0.012534 usedTrk::146.818714 availTrk::11713.500000 sigTrk::146.818714
[01/19 00:16:36    341s] eee: l::7 avDens::0.014606 usedTrk::6.572515 availTrk::450.000000 sigTrk::6.572515
[01/19 00:16:36    341s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:36    341s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:36    341s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:16:36    341s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:16:36    341s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:16:36    341s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255081 uaWl=1.000000 uaWlH=0.203922 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:16:36    342s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2243.016M)
[01/19 00:16:36    342s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/19 00:16:36    342s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:16:36    342s]     Leaving CCOpt scope - Initializing placement interface...
[01/19 00:16:36    342s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.0M, EPOCH TIME: 1705616196.857937
[01/19 00:16:36    342s] Processing tracks to init pin-track alignment.
[01/19 00:16:36    342s] z: 2, totalTracks: 1
[01/19 00:16:36    342s] z: 4, totalTracks: 1
[01/19 00:16:36    342s] z: 6, totalTracks: 1
[01/19 00:16:36    342s] z: 8, totalTracks: 1
[01/19 00:16:36    342s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:36    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.0M, EPOCH TIME: 1705616196.869536
[01/19 00:16:36    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:36    342s] 
[01/19 00:16:36    342s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:36    342s] OPERPROF:     Starting CMU at level 3, MEM:2243.0M, EPOCH TIME: 1705616196.902967
[01/19 00:16:36    342s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2243.0M, EPOCH TIME: 1705616196.904485
[01/19 00:16:36    342s] 
[01/19 00:16:36    342s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:36    342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2243.0M, EPOCH TIME: 1705616196.906038
[01/19 00:16:36    342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2243.0M, EPOCH TIME: 1705616196.906141
[01/19 00:16:36    342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2243.0M, EPOCH TIME: 1705616196.906217
[01/19 00:16:36    342s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2243.0MB).
[01/19 00:16:36    342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2243.0M, EPOCH TIME: 1705616196.908798
[01/19 00:16:36    342s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:36    342s]     Legalizer reserving space for clock trees
[01/19 00:16:36    342s]     Calling post conditioning for eGRPC...
[01/19 00:16:36    342s]       eGRPC...
[01/19 00:16:36    342s]         eGRPC active optimizations:
[01/19 00:16:36    342s]          - Move Down
[01/19 00:16:36    342s]          - Downsizing before DRV sizing
[01/19 00:16:36    342s]          - DRV fixing with sizing
[01/19 00:16:36    342s]          - Move to fanout
[01/19 00:16:36    342s]          - Cloning
[01/19 00:16:36    342s]         
[01/19 00:16:36    342s]         Currently running CTS, using active skew data
[01/19 00:16:36    342s]         Reset bufferability constraints...
[01/19 00:16:36    342s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/19 00:16:36    342s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:16:36    342s] End AAE Lib Interpolated Model. (MEM=2246.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:37    342s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:37    342s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:37    342s]         Clock DAG stats eGRPC initial state:
[01/19 00:16:37    342s]           cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:37    342s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:37    342s]           misc counts      : r=1, pp=0
[01/19 00:16:37    342s]           cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:37    342s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:37    342s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:37    342s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.604pF, total=0.663pF
[01/19 00:16:37    342s]           wire lengths     : top=0.000um, trunk=837.582um, leaf=6975.810um, total=7813.392um
[01/19 00:16:37    342s]           hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:37    342s]         Clock DAG net violations eGRPC initial state:
[01/19 00:16:37    342s]           Remaining Transition : {count=8, worst=[0.013ns, 0.013ns, 0.011ns, 0.011ns, 0.010ns, 0.007ns, 0.004ns, 0.001ns]} avg=0.009ns sd=0.004ns sum=0.070ns
[01/19 00:16:37    342s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/19 00:16:37    342s]           Trunk : target=0.200ns count=4 avg=0.170ns sd=0.020ns min=0.145ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:37    342s]           Leaf  : target=0.200ns count=37 avg=0.193ns sd=0.014ns min=0.147ns max=0.213ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {4 <= 0.210ns, 4 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:37    342s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/19 00:16:37    342s]            Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:37    342s]         Clock DAG hash eGRPC initial state: 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]         CTS services accumulated run-time stats eGRPC initial state:
[01/19 00:16:37    342s]           delay calculator: calls=12312, total_wall_time=0.690s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]           legalizer: calls=3519, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]           steiner router: calls=9549, total_wall_time=2.147s, mean_wall_time=0.225ms
[01/19 00:16:37    342s]         Primary reporting skew groups eGRPC initial state:
[01/19 00:16:37    342s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.418, sd=0.010], skew [0.041 vs 0.200], 100% {0.396, 0.437} (wid=0.005 ws=0.004) (gid=0.432 gs=0.039)
[01/19 00:16:37    342s]               min path sink: count_instr_reg[21]/CK
[01/19 00:16:37    342s]               max path sink: mem_rdata_q_reg[31]/CK
[01/19 00:16:37    342s]         Skew group summary eGRPC initial state:
[01/19 00:16:37    342s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437, avg=0.418, sd=0.010], skew [0.041 vs 0.200], 100% {0.396, 0.437} (wid=0.005 ws=0.004) (gid=0.432 gs=0.039)
[01/19 00:16:37    342s]         eGRPC Moving buffers...
[01/19 00:16:37    342s]           Clock DAG hash before 'eGRPC Moving buffers': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             delay calculator: calls=12312, total_wall_time=0.690s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3519, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9549, total_wall_time=2.147s, mean_wall_time=0.225ms
[01/19 00:16:37    342s]           Violation analysis...
[01/19 00:16:37    342s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:37    342s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:37    342s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:37    342s]             misc counts      : r=1, pp=0
[01/19 00:16:37    342s]             cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:37    342s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:37    342s]             sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:37    342s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.604pF, total=0.663pF
[01/19 00:16:37    342s]             wire lengths     : top=0.000um, trunk=837.582um, leaf=6975.810um, total=7813.392um
[01/19 00:16:37    342s]             hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:37    342s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             Remaining Transition : {count=8, worst=[0.013ns, 0.013ns, 0.011ns, 0.011ns, 0.010ns, 0.007ns, 0.004ns, 0.001ns]} avg=0.009ns sd=0.004ns sum=0.070ns
[01/19 00:16:37    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             Trunk : target=0.200ns count=4 avg=0.170ns sd=0.020ns min=0.145ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:37    342s]             Leaf  : target=0.200ns count=37 avg=0.193ns sd=0.014ns min=0.147ns max=0.213ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {4 <= 0.210ns, 4 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:37    342s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/19 00:16:37    342s]              Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:37    342s]           Clock DAG hash after 'eGRPC Moving buffers': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             delay calculator: calls=12312, total_wall_time=0.690s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3519, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9549, total_wall_time=2.147s, mean_wall_time=0.225ms
[01/19 00:16:37    342s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]                 min path sink: count_instr_reg[21]/CK
[01/19 00:16:37    342s]                 max path sink: mem_rdata_q_reg[31]/CK
[01/19 00:16:37    342s]           Skew group summary after 'eGRPC Moving buffers':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:37    342s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:37    342s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/19 00:16:37    342s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             delay calculator: calls=12312, total_wall_time=0.690s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3519, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9549, total_wall_time=2.147s, mean_wall_time=0.225ms
[01/19 00:16:37    342s]           Artificially removing long paths...
[01/19 00:16:37    342s]             Clock DAG hash before 'Artificially removing long paths': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/19 00:16:37    342s]               delay calculator: calls=12312, total_wall_time=0.690s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]               legalizer: calls=3519, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]               steiner router: calls=9549, total_wall_time=2.147s, mean_wall_time=0.225ms
[01/19 00:16:37    342s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:37    342s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:37    342s]           Modifying slew-target multiplier from 1 to 0.9
[01/19 00:16:37    342s]           Downsizing prefiltering...
[01/19 00:16:37    342s]           Downsizing prefiltering done.
[01/19 00:16:37    342s]           Downsizing: ...20% ...40% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/19 00:16:37    342s]           Original list had 4 cells:
[01/19 00:16:37    342s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/19 00:16:37    342s]           Library trimming was not able to trim any cells:
[01/19 00:16:37    342s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/19 00:16:37    342s]           .60% ...80% ...100% 
[01/19 00:16:37    342s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 38, numSkippedDueToCloseToSkewTarget = 1
[01/19 00:16:37    342s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[01/19 00:16:37    342s]           Reverting slew-target multiplier from 0.9 to 1
[01/19 00:16:37    342s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:37    342s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:37    342s]             misc counts      : r=1, pp=0
[01/19 00:16:37    342s]             cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:37    342s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:37    342s]             sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:37    342s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.604pF, total=0.663pF
[01/19 00:16:37    342s]             wire lengths     : top=0.000um, trunk=837.582um, leaf=6975.810um, total=7813.392um
[01/19 00:16:37    342s]             hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:37    342s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             Remaining Transition : {count=8, worst=[0.013ns, 0.013ns, 0.011ns, 0.011ns, 0.010ns, 0.007ns, 0.004ns, 0.001ns]} avg=0.009ns sd=0.004ns sum=0.070ns
[01/19 00:16:37    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             Trunk : target=0.200ns count=4 avg=0.170ns sd=0.020ns min=0.145ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:37    342s]             Leaf  : target=0.200ns count=37 avg=0.193ns sd=0.014ns min=0.147ns max=0.213ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {4 <= 0.210ns, 4 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:37    342s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/19 00:16:37    342s]              Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:37    342s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             delay calculator: calls=12368, total_wall_time=0.691s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3521, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9601, total_wall_time=2.148s, mean_wall_time=0.224ms
[01/19 00:16:37    342s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]                 min path sink: count_instr_reg[21]/CK
[01/19 00:16:37    342s]                 max path sink: mem_rdata_q_reg[31]/CK
[01/19 00:16:37    342s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:37    342s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:37    342s]         eGRPC Fixing DRVs...
[01/19 00:16:37    342s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             delay calculator: calls=12368, total_wall_time=0.691s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3521, total_wall_time=0.082s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9601, total_wall_time=2.148s, mean_wall_time=0.224ms
[01/19 00:16:37    342s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:16:37    342s]           CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 8, violation ignored (due to small violation): 1, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[01/19 00:16:37    342s]           
[01/19 00:16:37    342s]           Statistics: Fix DRVs (cell sizing):
[01/19 00:16:37    342s]           ===================================
[01/19 00:16:37    342s]           
[01/19 00:16:37    342s]           Cell changes by Net Type:
[01/19 00:16:37    342s]           
[01/19 00:16:37    342s]           -------------------------------------------------------------------------------------------------------------------
[01/19 00:16:37    342s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/19 00:16:37    342s]           -------------------------------------------------------------------------------------------------------------------
[01/19 00:16:37    342s]           top                0                    0           0            0                    0                  0
[01/19 00:16:37    342s]           trunk              0                    0           0            0                    0                  0
[01/19 00:16:37    342s]           leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[01/19 00:16:37    342s]           -------------------------------------------------------------------------------------------------------------------
[01/19 00:16:37    342s]           Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[01/19 00:16:37    342s]           -------------------------------------------------------------------------------------------------------------------
[01/19 00:16:37    342s]           
[01/19 00:16:37    342s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
[01/19 00:16:37    342s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/19 00:16:37    342s]           
[01/19 00:16:37    342s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             cell counts      : b=40, i=0, icg=0, dcg=0, l=0, total=40
[01/19 00:16:37    342s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:37    342s]             misc counts      : r=1, pp=0
[01/19 00:16:37    342s]             cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/19 00:16:37    342s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/19 00:16:37    342s]             sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:37    342s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.604pF, total=0.663pF
[01/19 00:16:37    342s]             wire lengths     : top=0.000um, trunk=837.582um, leaf=6975.810um, total=7813.392um
[01/19 00:16:37    342s]             hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2571.065um, total=3106.795um
[01/19 00:16:37    342s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             Remaining Transition : {count=8, worst=[0.013ns, 0.013ns, 0.011ns, 0.011ns, 0.010ns, 0.007ns, 0.004ns, 0.001ns]} avg=0.009ns sd=0.004ns sum=0.070ns
[01/19 00:16:37    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             Trunk : target=0.200ns count=4 avg=0.170ns sd=0.020ns min=0.145ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 1 <= 0.200ns}
[01/19 00:16:37    342s]             Leaf  : target=0.200ns count=37 avg=0.193ns sd=0.014ns min=0.147ns max=0.213ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {4 <= 0.210ns, 4 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:37    342s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/19 00:16:37    342s]              Bufs: CLKBUFX4: 34 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:37    342s]           Clock DAG hash after 'eGRPC Fixing DRVs': 1248703319889422048 4244885448030029875
[01/19 00:16:37    342s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             delay calculator: calls=12431, total_wall_time=0.693s, mean_wall_time=0.056ms
[01/19 00:16:37    342s]             legalizer: calls=3528, total_wall_time=0.083s, mean_wall_time=0.023ms
[01/19 00:16:37    342s]             steiner router: calls=9657, total_wall_time=2.148s, mean_wall_time=0.222ms
[01/19 00:16:37    342s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]                 min path sink: count_instr_reg[21]/CK
[01/19 00:16:37    342s]                 max path sink: mem_rdata_q_reg[31]/CK
[01/19 00:16:37    342s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/19 00:16:37    342s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.396, max=0.437], skew [0.041 vs 0.200]
[01/19 00:16:37    342s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:16:37    342s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Slew Diagnostics: After DRV fixing
[01/19 00:16:37    342s]         ==================================
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Global Causes:
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         -------------------------------------
[01/19 00:16:37    342s]         Cause
[01/19 00:16:37    342s]         -------------------------------------
[01/19 00:16:37    342s]         DRV fixing with buffering is disabled
[01/19 00:16:37    342s]         -------------------------------------
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Top 5 overslews:
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         ----------------------------------------------------------------------------
[01/19 00:16:37    342s]         Overslew    Causes                                     Driving Pin
[01/19 00:16:37    342s]         ----------------------------------------------------------------------------
[01/19 00:16:37    342s]         0.013ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00018/Y
[01/19 00:16:37    342s]         0.013ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00032/Y
[01/19 00:16:37    342s]         0.011ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00002/Y
[01/19 00:16:37    342s]         0.011ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00019/Y
[01/19 00:16:37    342s]         0.010ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00008/Y
[01/19 00:16:37    342s]         ----------------------------------------------------------------------------
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Slew diagnostics counts from the 8 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         Cause                                       Occurences
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         Inst already optimally sized                    7
[01/19 00:16:37    342s]         Violation below threshold for DRV sizing        1
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Violation diagnostics counts from the 8 nodes that have violations:
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         Cause                                       Occurences
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         Inst already optimally sized                    7
[01/19 00:16:37    342s]         Violation below threshold for DRV sizing        1
[01/19 00:16:37    342s]         ------------------------------------------------------
[01/19 00:16:37    342s]         
[01/19 00:16:37    342s]         Reconnecting optimized routes...
[01/19 00:16:37    342s]         Reset timing graph...
[01/19 00:16:37    342s] Ignoring AAE DB Resetting ...
[01/19 00:16:37    342s]         Reset timing graph done.
[01/19 00:16:37    342s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:37    342s]         Violation analysis...
[01/19 00:16:37    342s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:37    342s]         Moving clock insts towards fanout...
[01/19 00:16:37    342s] End AAE Lib Interpolated Model. (MEM=2284.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:38    343s]         Move to sink centre: considered=8, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=2, accepted=1
[01/19 00:16:38    343s]         Moving clock insts towards fanout done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/19 00:16:38    343s]         Clock instances to consider for cloning: 4
[01/19 00:16:38    343s]         Cloning clock nodes to reduce slew violations....
[01/19 00:16:38    343s]         Cloning results : Attempted = 4 , succeeded = 4 , unsuccessful = 0 , skipped = 0 , ignored = 0
[01/19 00:16:38    343s]         Fanout results : attempted = 229 ,succeeded = 229 ,unsuccessful = 0 ,skipped = 0
[01/19 00:16:38    343s]         Cloning attempts on buffers = 4, inverters = 0, gates = 0, logic = 0, other = 0
[01/19 00:16:38    343s]         Cloning successes on buffers = 4, inverters = 0, gates = 0, logic = 0, other = 0
[01/19 00:16:38    343s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:38    343s]         Reset timing graph...
[01/19 00:16:38    343s] Ignoring AAE DB Resetting ...
[01/19 00:16:38    343s]         Reset timing graph done.
[01/19 00:16:38    343s]         Set dirty flag on 1 instances, 2 nets
[01/19 00:16:38    343s] End AAE Lib Interpolated Model. (MEM=2284.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:16:38    343s]         Clock DAG stats before routing clock trees:
[01/19 00:16:38    343s]           cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:16:38    343s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:16:38    343s]           misc counts      : r=1, pp=0
[01/19 00:16:38    343s]           cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:16:38    343s]           cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:16:38    343s]           sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:16:38    343s]           wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.597pF, total=0.655pF
[01/19 00:16:38    343s]           wire lengths     : top=0.000um, trunk=840.537um, leaf=7059.108um, total=7899.646um
[01/19 00:16:38    343s]           hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2741.385um, total=3277.115um
[01/19 00:16:38    343s]         Clock DAG net violations before routing clock trees:
[01/19 00:16:38    343s]           Remaining Transition : {count=5, worst=[0.010ns, 0.007ns, 0.004ns, 0.001ns, 0.000ns]} avg=0.005ns sd=0.004ns sum=0.023ns
[01/19 00:16:38    343s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/19 00:16:38    343s]           Trunk : target=0.200ns count=4 avg=0.172ns sd=0.023ns min=0.145ns max=0.200ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:38    343s]           Leaf  : target=0.200ns count=41 avg=0.175ns sd=0.034ns min=0.100ns max=0.210ns {8 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:16:38    343s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/19 00:16:38    343s]            Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:16:38    343s]         Clock DAG hash before routing clock trees: 13112221266004403444 1232713399752696474
[01/19 00:16:38    343s]         CTS services accumulated run-time stats before routing clock trees:
[01/19 00:16:38    343s]           delay calculator: calls=13123, total_wall_time=0.751s, mean_wall_time=0.057ms
[01/19 00:16:38    343s]           legalizer: calls=3579, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/19 00:16:38    343s]           steiner router: calls=9764, total_wall_time=2.203s, mean_wall_time=0.226ms
[01/19 00:16:38    343s]         Primary reporting skew groups before routing clock trees:
[01/19 00:16:38    343s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.444, avg=0.415, sd=0.014], skew [0.070 vs 0.200], 100% {0.373, 0.444} (wid=0.005 ws=0.004) (gid=0.440 gs=0.070)
[01/19 00:16:38    343s]               min path sink: cpuregs_reg[31][27]/CK
[01/19 00:16:38    343s]               max path sink: genblk2.pcpi_div_divisor_reg[8]/CK
[01/19 00:16:38    343s]         Skew group summary before routing clock trees:
[01/19 00:16:38    343s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.444, avg=0.415, sd=0.014], skew [0.070 vs 0.200], 100% {0.373, 0.444} (wid=0.005 ws=0.004) (gid=0.440 gs=0.070)
[01/19 00:16:38    343s]       eGRPC done.
[01/19 00:16:38    343s]     Calling post conditioning for eGRPC done.
[01/19 00:16:38    343s]   eGR Post Conditioning loop iteration 0 done.
[01/19 00:16:38    343s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/19 00:16:38    343s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:16:38    343s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2293.8M, EPOCH TIME: 1705616198.195626
[01/19 00:16:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.036, MEM:2290.8M, EPOCH TIME: 1705616198.232087
[01/19 00:16:38    343s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:16:38    343s]   Leaving CCOpt scope - ClockRefiner...
[01/19 00:16:38    343s]   Assigned high priority to 4 instances.
[01/19 00:16:38    343s]   Soft fixed 44 clock instances.
[01/19 00:16:38    343s]   Performing Single Pass Refine Place.
[01/19 00:16:38    343s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/19 00:16:38    343s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2281.2M, EPOCH TIME: 1705616198.249762
[01/19 00:16:38    343s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2281.2M, EPOCH TIME: 1705616198.249941
[01/19 00:16:38    343s] Processing tracks to init pin-track alignment.
[01/19 00:16:38    343s] z: 2, totalTracks: 1
[01/19 00:16:38    343s] z: 4, totalTracks: 1
[01/19 00:16:38    343s] z: 6, totalTracks: 1
[01/19 00:16:38    343s] z: 8, totalTracks: 1
[01/19 00:16:38    343s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:16:38    343s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2281.2M, EPOCH TIME: 1705616198.261471
[01/19 00:16:38    343s] Info: 44 insts are soft-fixed.
[01/19 00:16:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] 
[01/19 00:16:38    343s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:38    343s] OPERPROF:       Starting CMU at level 4, MEM:2281.2M, EPOCH TIME: 1705616198.295203
[01/19 00:16:38    343s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2281.2M, EPOCH TIME: 1705616198.296786
[01/19 00:16:38    343s] 
[01/19 00:16:38    343s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:16:38    343s] Info: 44 insts are soft-fixed.
[01/19 00:16:38    343s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:2281.2M, EPOCH TIME: 1705616198.298707
[01/19 00:16:38    343s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2281.2M, EPOCH TIME: 1705616198.298800
[01/19 00:16:38    343s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2281.2M, EPOCH TIME: 1705616198.298872
[01/19 00:16:38    343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2281.2MB).
[01/19 00:16:38    343s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2281.2M, EPOCH TIME: 1705616198.301438
[01/19 00:16:38    343s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.052, MEM:2281.2M, EPOCH TIME: 1705616198.301497
[01/19 00:16:38    343s] TDRefine: refinePlace mode is spiral
[01/19 00:16:38    343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.10
[01/19 00:16:38    343s] OPERPROF: Starting RefinePlace at level 1, MEM:2281.2M, EPOCH TIME: 1705616198.301600
[01/19 00:16:38    343s] *** Starting refinePlace (0:05:43 mem=2281.2M) ***
[01/19 00:16:38    343s] Total net bbox length = 2.195e+05 (1.059e+05 1.136e+05) (ext = 5.073e+04)
[01/19 00:16:38    343s] 
[01/19 00:16:38    343s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:16:38    343s] Info: 44 insts are soft-fixed.
[01/19 00:16:38    343s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:38    343s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:38    343s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:16:38    343s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:38    343s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:38    343s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2281.2M, EPOCH TIME: 1705616198.323140
[01/19 00:16:38    343s] Starting refinePlace ...
[01/19 00:16:38    343s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:38    343s] One DDP V2 for no tweak run.
[01/19 00:16:38    343s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:38    343s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2281.2M, EPOCH TIME: 1705616198.350717
[01/19 00:16:38    343s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:16:38    343s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2281.2M, EPOCH TIME: 1705616198.350884
[01/19 00:16:38    343s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2281.2M, EPOCH TIME: 1705616198.351124
[01/19 00:16:38    343s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2281.2M, EPOCH TIME: 1705616198.351184
[01/19 00:16:38    343s] DDP markSite nrRow 128 nrJob 128
[01/19 00:16:38    343s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2281.2M, EPOCH TIME: 1705616198.351699
[01/19 00:16:38    343s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2281.2M, EPOCH TIME: 1705616198.351780
[01/19 00:16:38    343s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2281.2M, EPOCH TIME: 1705616198.357550
[01/19 00:16:38    343s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2281.2M, EPOCH TIME: 1705616198.357644
[01/19 00:16:38    343s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.003, MEM:2281.2M, EPOCH TIME: 1705616198.360181
[01/19 00:16:38    343s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:16:38    343s]  ** Cut row section real time 0:00:00.0.
[01/19 00:16:38    343s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:2281.2M, EPOCH TIME: 1705616198.360324
[01/19 00:16:38    343s]   Spread Effort: high, standalone mode, useDDP on.
[01/19 00:16:38    343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2281.2MB) @(0:05:43 - 0:05:44).
[01/19 00:16:38    343s] Move report: preRPlace moves 240 insts, mean move: 0.63 um, max move: 2.71 um 
[01/19 00:16:38    343s] 	Max move on inst (sub_1235_38_Y_add_1235_58_g1001): (137.20, 103.93) --> (138.20, 105.64)
[01/19 00:16:38    343s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2XL
[01/19 00:16:38    343s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:16:38    343s] 
[01/19 00:16:38    343s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:16:38    343s] Move report: legalization moves 22 insts, mean move: 1.85 um, max move: 4.51 um spiral
[01/19 00:16:38    343s] 	Max move on inst (inc_add_1559_34_g1109): (37.60, 61.18) --> (34.80, 59.47)
[01/19 00:16:38    343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:16:38    343s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:16:38    343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2281.2MB) @(0:05:44 - 0:05:44).
[01/19 00:16:38    343s] Move report: Detail placement moves 257 insts, mean move: 0.74 um, max move: 4.51 um 
[01/19 00:16:38    343s] 	Max move on inst (inc_add_1559_34_g1109): (37.60, 61.18) --> (34.80, 59.47)
[01/19 00:16:38    343s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2281.2MB
[01/19 00:16:38    343s] Statistics of distance of Instance movement in refine placement:
[01/19 00:16:38    343s]   maximum (X+Y) =         4.51 um
[01/19 00:16:38    343s]   inst (inc_add_1559_34_g1109) with max move: (37.6, 61.18) -> (34.8, 59.47)
[01/19 00:16:38    343s]   mean    (X+Y) =         0.74 um
[01/19 00:16:38    343s] Summary Report:
[01/19 00:16:38    343s] Instances move: 257 (out of 10711 movable)
[01/19 00:16:38    343s] Instances flipped: 0
[01/19 00:16:38    343s] Mean displacement: 0.74 um
[01/19 00:16:38    343s] Max displacement: 4.51 um (Instance: inc_add_1559_34_g1109) (37.6, 61.18) -> (34.8, 59.47)
[01/19 00:16:38    343s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[01/19 00:16:38    343s] Total instances moved : 257
[01/19 00:16:38    343s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.434, MEM:2281.2M, EPOCH TIME: 1705616198.757149
[01/19 00:16:38    343s] Total net bbox length = 2.197e+05 (1.060e+05 1.136e+05) (ext = 5.073e+04)
[01/19 00:16:38    343s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2281.2MB
[01/19 00:16:38    343s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2281.2MB) @(0:05:43 - 0:05:44).
[01/19 00:16:38    343s] *** Finished refinePlace (0:05:44 mem=2281.2M) ***
[01/19 00:16:38    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.10
[01/19 00:16:38    343s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.462, MEM:2281.2M, EPOCH TIME: 1705616198.763678
[01/19 00:16:38    343s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2281.2M, EPOCH TIME: 1705616198.763748
[01/19 00:16:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10711).
[01/19 00:16:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:16:38    343s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.037, MEM:2243.2M, EPOCH TIME: 1705616198.800433
[01/19 00:16:38    343s]   ClockRefiner summary
[01/19 00:16:38    343s]   All clock instances: Moved 34, flipped 4 and cell swapped 0 (out of a total of 2005).
[01/19 00:16:38    343s]   The largest move was 2.31 um for pcpi_insn_reg[17].
[01/19 00:16:38    343s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 44).
[01/19 00:16:38    343s]   Clock sinks: Moved 34, flipped 4 and cell swapped 0 (out of a total of 1961).
[01/19 00:16:38    343s]   The largest move was 2.31 um for pcpi_insn_reg[17].
[01/19 00:16:38    343s]   Restoring pStatusCts on 44 clock instances.
[01/19 00:16:38    343s]   Revert refine place priority changes on 0 instances.
[01/19 00:16:38    343s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/19 00:16:38    343s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.6 real=0:00:02.6)
[01/19 00:16:38    343s]   CCOpt::Phase::Routing...
[01/19 00:16:38    343s]   Clock implementation routing...
[01/19 00:16:38    343s]     Leaving CCOpt scope - Routing Tools...
[01/19 00:16:38    344s] Net route status summary:
[01/19 00:16:38    344s]   Clock:        45 (unrouted=0, trialRouted=0, noStatus=0, routed=45, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:38    344s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:16:38    344s]     Routing using eGR in eGR->NR Step...
[01/19 00:16:38    344s]       Early Global Route - eGR->Nr High Frequency step...
[01/19 00:16:38    344s] (ccopt eGR): There are 45 nets to be routed. 0 nets have skip routing designation.
[01/19 00:16:38    344s] (ccopt eGR): There are 45 nets for routing of which 45 have one or more fixed wires.
[01/19 00:16:38    344s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:38    344s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:38    344s] (ccopt eGR): Start to route 45 all nets
[01/19 00:16:38    344s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2243.23 MB )
[01/19 00:16:38    344s] (I)      ==================== Layers =====================
[01/19 00:16:38    344s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:38    344s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:16:38    344s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:38    344s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:16:38    344s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:16:38    344s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:38    344s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:16:38    344s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:16:38    344s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:16:38    344s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:16:38    344s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:16:38    344s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:16:38    344s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:16:38    344s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:16:38    344s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:16:38    344s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:16:38    344s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:16:38    344s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:16:38    344s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:16:38    344s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:16:38    344s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:16:38    344s] (I)      Started Import and model ( Curr Mem: 2243.23 MB )
[01/19 00:16:38    344s] (I)      Default pattern map key = picorv32_default.
[01/19 00:16:38    344s] (I)      == Non-default Options ==
[01/19 00:16:38    344s] (I)      Clean congestion better                            : true
[01/19 00:16:38    344s] (I)      Estimate vias on DPT layer                         : true
[01/19 00:16:38    344s] (I)      Clean congestion layer assignment rounds           : 3
[01/19 00:16:38    344s] (I)      Layer constraints as soft constraints              : true
[01/19 00:16:38    344s] (I)      Soft top layer                                     : true
[01/19 00:16:38    344s] (I)      Skip prospective layer relax nets                  : true
[01/19 00:16:38    344s] (I)      Better NDR handling                                : true
[01/19 00:16:38    344s] (I)      Improved NDR modeling in LA                        : true
[01/19 00:16:38    344s] (I)      Routing cost fix for NDR handling                  : true
[01/19 00:16:38    344s] (I)      Block tracks for preroutes                         : true
[01/19 00:16:38    344s] (I)      Assign IRoute by net group key                     : true
[01/19 00:16:38    344s] (I)      Block unroutable channels                          : true
[01/19 00:16:38    344s] (I)      Block unroutable channels 3D                       : true
[01/19 00:16:38    344s] (I)      Bound layer relaxed segment wl                     : true
[01/19 00:16:38    344s] (I)      Blocked pin reach length threshold                 : 2
[01/19 00:16:38    344s] (I)      Check blockage within NDR space in TA              : true
[01/19 00:16:38    344s] (I)      Skip must join for term with via pillar            : true
[01/19 00:16:38    344s] (I)      Model find APA for IO pin                          : true
[01/19 00:16:38    344s] (I)      On pin location for off pin term                   : true
[01/19 00:16:38    344s] (I)      Handle EOL spacing                                 : true
[01/19 00:16:38    344s] (I)      Merge PG vias by gap                               : true
[01/19 00:16:38    344s] (I)      Maximum routing layer                              : 11
[01/19 00:16:38    344s] (I)      Route selected nets only                           : true
[01/19 00:16:38    344s] (I)      Refine MST                                         : true
[01/19 00:16:38    344s] (I)      Honor PRL                                          : true
[01/19 00:16:38    344s] (I)      Strong congestion aware                            : true
[01/19 00:16:38    344s] (I)      Improved initial location for IRoutes              : true
[01/19 00:16:38    344s] (I)      Multi panel TA                                     : true
[01/19 00:16:38    344s] (I)      Penalize wire overlap                              : true
[01/19 00:16:38    344s] (I)      Expand small instance blockage                     : true
[01/19 00:16:38    344s] (I)      Reduce via in TA                                   : true
[01/19 00:16:38    344s] (I)      SS-aware routing                                   : true
[01/19 00:16:38    344s] (I)      Improve tree edge sharing                          : true
[01/19 00:16:38    344s] (I)      Improve 2D via estimation                          : true
[01/19 00:16:38    344s] (I)      Refine Steiner tree                                : true
[01/19 00:16:38    344s] (I)      Build spine tree                                   : true
[01/19 00:16:38    344s] (I)      Model pass through capacity                        : true
[01/19 00:16:38    344s] (I)      Extend blockages by a half GCell                   : true
[01/19 00:16:38    344s] (I)      Consider pin shapes                                : true
[01/19 00:16:38    344s] (I)      Consider pin shapes for all nodes                  : true
[01/19 00:16:38    344s] (I)      Consider NR APA                                    : true
[01/19 00:16:38    344s] (I)      Consider IO pin shape                              : true
[01/19 00:16:38    344s] (I)      Fix pin connection bug                             : true
[01/19 00:16:38    344s] (I)      Consider layer RC for local wires                  : true
[01/19 00:16:38    344s] (I)      Route to clock mesh pin                            : true
[01/19 00:16:38    344s] (I)      LA-aware pin escape length                         : 2
[01/19 00:16:38    344s] (I)      Connect multiple ports                             : true
[01/19 00:16:38    344s] (I)      Split for must join                                : true
[01/19 00:16:38    344s] (I)      Number of threads                                  : 1
[01/19 00:16:38    344s] (I)      Routing effort level                               : 10000
[01/19 00:16:38    344s] (I)      Prefer layer length threshold                      : 8
[01/19 00:16:38    344s] (I)      Overflow penalty cost                              : 10
[01/19 00:16:38    344s] (I)      A-star cost                                        : 0.300000
[01/19 00:16:38    344s] (I)      Misalignment cost                                  : 10.000000
[01/19 00:16:38    344s] (I)      Threshold for short IRoute                         : 6
[01/19 00:16:38    344s] (I)      Via cost during post routing                       : 1.000000
[01/19 00:16:38    344s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/19 00:16:38    344s] (I)      Source-to-sink ratio                               : 0.300000
[01/19 00:16:38    344s] (I)      Scenic ratio bound                                 : 3.000000
[01/19 00:16:38    344s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/19 00:16:38    344s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/19 00:16:38    344s] (I)      PG-aware similar topology routing                  : true
[01/19 00:16:38    344s] (I)      Maze routing via cost fix                          : true
[01/19 00:16:38    344s] (I)      Apply PRL on PG terms                              : true
[01/19 00:16:38    344s] (I)      Apply PRL on obs objects                           : true
[01/19 00:16:38    344s] (I)      Handle range-type spacing rules                    : true
[01/19 00:16:38    344s] (I)      PG gap threshold multiplier                        : 10.000000
[01/19 00:16:38    344s] (I)      Parallel spacing query fix                         : true
[01/19 00:16:38    344s] (I)      Force source to root IR                            : true
[01/19 00:16:38    344s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/19 00:16:38    344s] (I)      Do not relax to DPT layer                          : true
[01/19 00:16:38    344s] (I)      No DPT in post routing                             : true
[01/19 00:16:38    344s] (I)      Modeling PG via merging fix                        : true
[01/19 00:16:38    344s] (I)      Shield aware TA                                    : true
[01/19 00:16:38    344s] (I)      Strong shield aware TA                             : true
[01/19 00:16:38    344s] (I)      Overflow calculation fix in LA                     : true
[01/19 00:16:38    344s] (I)      Post routing fix                                   : true
[01/19 00:16:38    344s] (I)      Strong post routing                                : true
[01/19 00:16:38    344s] (I)      Access via pillar from top                         : true
[01/19 00:16:38    344s] (I)      NDR via pillar fix                                 : true
[01/19 00:16:38    344s] (I)      Violation on path threshold                        : 1
[01/19 00:16:38    344s] (I)      Pass through capacity modeling                     : true
[01/19 00:16:38    344s] (I)      Select the non-relaxed segments in post routing stage : true
[01/19 00:16:38    344s] (I)      Select term pin box for io pin                     : true
[01/19 00:16:38    344s] (I)      Penalize NDR sharing                               : true
[01/19 00:16:38    344s] (I)      Enable special modeling                            : false
[01/19 00:16:38    344s] (I)      Keep fixed segments                                : true
[01/19 00:16:38    344s] (I)      Reorder net groups by key                          : true
[01/19 00:16:38    344s] (I)      Increase net scenic ratio                          : true
[01/19 00:16:38    344s] (I)      Method to set GCell size                           : row
[01/19 00:16:38    344s] (I)      Connect multiple ports and must join fix           : true
[01/19 00:16:38    344s] (I)      Avoid high resistance layers                       : true
[01/19 00:16:38    344s] (I)      Model find APA for IO pin fix                      : true
[01/19 00:16:38    344s] (I)      Avoid connecting non-metal layers                  : true
[01/19 00:16:38    344s] (I)      Use track pitch for NDR                            : true
[01/19 00:16:38    344s] (I)      Enable layer relax to lower layer                  : true
[01/19 00:16:38    344s] (I)      Enable layer relax to upper layer                  : true
[01/19 00:16:38    344s] (I)      Top layer relaxation fix                           : true
[01/19 00:16:38    344s] (I)      Handle non-default track width                     : false
[01/19 00:16:38    344s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:16:38    344s] (I)      Use row-based GCell size
[01/19 00:16:38    344s] (I)      Use row-based GCell align
[01/19 00:16:38    344s] (I)      layer 0 area = 80000
[01/19 00:16:38    344s] (I)      layer 1 area = 80000
[01/19 00:16:38    344s] (I)      layer 2 area = 80000
[01/19 00:16:38    344s] (I)      layer 3 area = 80000
[01/19 00:16:38    344s] (I)      layer 4 area = 80000
[01/19 00:16:38    344s] (I)      layer 5 area = 80000
[01/19 00:16:38    344s] (I)      layer 6 area = 80000
[01/19 00:16:38    344s] (I)      layer 7 area = 80000
[01/19 00:16:38    344s] (I)      layer 8 area = 80000
[01/19 00:16:38    344s] (I)      layer 9 area = 400000
[01/19 00:16:38    344s] (I)      layer 10 area = 400000
[01/19 00:16:38    344s] (I)      GCell unit size   : 3420
[01/19 00:16:38    344s] (I)      GCell multiplier  : 1
[01/19 00:16:38    344s] (I)      GCell row height  : 3420
[01/19 00:16:38    344s] (I)      Actual row height : 3420
[01/19 00:16:38    344s] (I)      GCell align ref   : 30000 30020
[01/19 00:16:38    344s] [NR-eGR] Track table information for default rule: 
[01/19 00:16:38    344s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:16:38    344s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:16:38    344s] (I)      ==================== Default via =====================
[01/19 00:16:38    344s] (I)      +----+------------------+----------------------------+
[01/19 00:16:38    344s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/19 00:16:38    344s] (I)      +----+------------------+----------------------------+
[01/19 00:16:38    344s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/19 00:16:38    344s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/19 00:16:38    344s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/19 00:16:38    344s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/19 00:16:38    344s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/19 00:16:38    344s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/19 00:16:38    344s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/19 00:16:38    344s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/19 00:16:38    344s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/19 00:16:38    344s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/19 00:16:38    344s] (I)      +----+------------------+----------------------------+
[01/19 00:16:38    344s] [NR-eGR] Read 6300 PG shapes
[01/19 00:16:38    344s] [NR-eGR] Read 0 clock shapes
[01/19 00:16:38    344s] [NR-eGR] Read 0 other shapes
[01/19 00:16:38    344s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:16:38    344s] [NR-eGR] #Instance Blockages : 0
[01/19 00:16:38    344s] [NR-eGR] #PG Blockages       : 6300
[01/19 00:16:38    344s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:16:38    344s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:16:38    344s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:16:38    344s] [NR-eGR] #Other Blockages    : 0
[01/19 00:16:38    344s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:16:38    344s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/19 00:16:38    344s] [NR-eGR] Read 11447 nets ( ignored 11402 )
[01/19 00:16:38    344s] [NR-eGR] Connected 0 must-join pins/ports
[01/19 00:16:38    344s] (I)      early_global_route_priority property id does not exist.
[01/19 00:16:38    344s] (I)      Read Num Blocks=8650  Num Prerouted Wires=0  Num CS=0
[01/19 00:16:38    344s] (I)      Layer 1 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 2 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 3 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 4 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 5 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 6 (H) : #blockages 1290 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 7 (V) : #blockages 258 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 8 (H) : #blockages 1548 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 9 (V) : #blockages 660 : #preroutes 0
[01/19 00:16:39    344s] (I)      Layer 10 (H) : #blockages 1540 : #preroutes 0
[01/19 00:16:39    344s] (I)      Moved 0 terms for better access 
[01/19 00:16:39    344s] (I)      Number of ignored nets                =      0
[01/19 00:16:39    344s] (I)      Number of connected nets              =      0
[01/19 00:16:39    344s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:16:39    344s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:16:39    344s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:16:39    344s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:16:39    344s] [NR-eGR] There are 45 clock nets ( 4 with NDR ).
[01/19 00:16:39    344s] (I)      Ndr track 0 does not exist
[01/19 00:16:39    344s] (I)      Ndr track 0 does not exist
[01/19 00:16:39    344s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:16:39    344s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:16:39    344s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:16:39    344s] (I)      Site width          :   400  (dbu)
[01/19 00:16:39    344s] (I)      Row height          :  3420  (dbu)
[01/19 00:16:39    344s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:16:39    344s] (I)      GCell width         :  3420  (dbu)
[01/19 00:16:39    344s] (I)      GCell height        :  3420  (dbu)
[01/19 00:16:39    344s] (I)      Grid                :   147   145    11
[01/19 00:16:39    344s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:16:39    344s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:16:39    344s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:16:39    344s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:16:39    344s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:16:39    344s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:16:39    344s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/19 00:16:39    344s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:16:39    344s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:16:39    344s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:16:39    344s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:16:39    344s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:16:39    344s] (I)      --------------------------------------------------------
[01/19 00:16:39    344s] 
[01/19 00:16:39    344s] [NR-eGR] ============ Routing rule table ============
[01/19 00:16:39    344s] [NR-eGR] Rule id: 0  Nets: 41
[01/19 00:16:39    344s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:16:39    344s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/19 00:16:39    344s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:16:39    344s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:39    344s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/19 00:16:39    344s] [NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 4
[01/19 00:16:39    344s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/19 00:16:39    344s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/19 00:16:39    344s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/19 00:16:39    344s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:39    344s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/19 00:16:39    344s] [NR-eGR] ========================================
[01/19 00:16:39    344s] [NR-eGR] 
[01/19 00:16:39    344s] (I)      =============== Blocked Tracks ===============
[01/19 00:16:39    344s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:39    344s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:16:39    344s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:39    344s] (I)      |     1 |       0 |        0 |         0.00% |
[01/19 00:16:39    344s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:16:39    344s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:16:39    344s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:16:39    344s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:16:39    344s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:16:39    344s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:16:39    344s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:16:39    344s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:16:39    344s] (I)      |    10 |   72935 |     4768 |         6.54% |
[01/19 00:16:39    344s] (I)      |    11 |   76881 |    13234 |        17.21% |
[01/19 00:16:39    344s] (I)      +-------+---------+----------+---------------+
[01/19 00:16:39    344s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] (I)      Reset routing kernel
[01/19 00:16:39    344s] (I)      Started Global Routing ( Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] (I)      totalPins=2049  totalGlobalPin=2047 (99.90%)
[01/19 00:16:39    344s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:39    344s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1a Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1b Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.601300e+02um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1c Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1d Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1e Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.601300e+02um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1f Route ============
[01/19 00:16:39    344s] (I)      Usage: 503 = (243 H, 260 V) = (0.06% H, 0.15% V) = (4.155e+02um H, 4.446e+02um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1g Route ============
[01/19 00:16:39    344s] (I)      Usage: 491 = (237 H, 254 V) = (0.06% H, 0.14% V) = (4.053e+02um H, 4.343e+02um V)
[01/19 00:16:39    344s] (I)      #Nets         : 4
[01/19 00:16:39    344s] (I)      #Relaxed nets : 0
[01/19 00:16:39    344s] (I)      Wire length   : 491
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1h Route ============
[01/19 00:16:39    344s] (I)      Usage: 491 = (237 H, 254 V) = (0.06% H, 0.14% V) = (4.053e+02um H, 4.343e+02um V)
[01/19 00:16:39    344s] (I)      total 2D Cap : 560099 = (382428 H, 177671 V)
[01/19 00:16:39    344s] [NR-eGR] Layer group 2: route 41 net(s) in layer range [5, 7]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1a Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1b Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.494930e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1c Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1d Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1e Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.494930e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1f Route ============
[01/19 00:16:39    344s] (I)      Usage: 4383 = (1960 H, 2423 V) = (0.51% H, 1.36% V) = (3.352e+03um H, 4.143e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1g Route ============
[01/19 00:16:39    344s] (I)      Usage: 4363 = (1970 H, 2393 V) = (0.52% H, 1.35% V) = (3.369e+03um H, 4.092e+03um V)
[01/19 00:16:39    344s] (I)      #Nets         : 41
[01/19 00:16:39    344s] (I)      #Relaxed nets : 1
[01/19 00:16:39    344s] (I)      Wire length   : 3776
[01/19 00:16:39    344s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1h Route ============
[01/19 00:16:39    344s] (I)      Usage: 4364 = (1964 H, 2400 V) = (0.51% H, 1.35% V) = (3.358e+03um H, 4.104e+03um V)
[01/19 00:16:39    344s] (I)      total 2D Cap : 928598 = (572416 H, 356182 V)
[01/19 00:16:39    344s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1a Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1b Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.652250e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1c Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1d Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1e Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.652250e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1f Route ============
[01/19 00:16:39    344s] (I)      Usage: 4475 = (2008 H, 2467 V) = (0.35% H, 0.69% V) = (3.434e+03um H, 4.219e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1g Route ============
[01/19 00:16:39    344s] (I)      Usage: 4460 = (2004 H, 2456 V) = (0.35% H, 0.69% V) = (3.427e+03um H, 4.200e+03um V)
[01/19 00:16:39    344s] (I)      #Nets         : 1
[01/19 00:16:39    344s] (I)      #Relaxed nets : 1
[01/19 00:16:39    344s] (I)      Wire length   : 0
[01/19 00:16:39    344s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1h Route ============
[01/19 00:16:39    344s] (I)      Usage: 4460 = (2004 H, 2456 V) = (0.35% H, 0.69% V) = (3.427e+03um H, 4.200e+03um V)
[01/19 00:16:39    344s] (I)      total 2D Cap : 1060465 = (636100 H, 424365 V)
[01/19 00:16:39    344s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [5, 11]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1a Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1b Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.816410e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1c Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1d Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1e Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.816410e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1f Route ============
[01/19 00:16:39    344s] (I)      Usage: 4571 = (2048 H, 2523 V) = (0.32% H, 0.59% V) = (3.502e+03um H, 4.314e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1g Route ============
[01/19 00:16:39    344s] (I)      Usage: 4556 = (2044 H, 2512 V) = (0.32% H, 0.59% V) = (3.495e+03um H, 4.296e+03um V)
[01/19 00:16:39    344s] (I)      #Nets         : 1
[01/19 00:16:39    344s] (I)      #Relaxed nets : 1
[01/19 00:16:39    344s] (I)      Wire length   : 0
[01/19 00:16:39    344s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1h Route ============
[01/19 00:16:39    344s] (I)      Usage: 4556 = (2044 H, 2512 V) = (0.32% H, 0.59% V) = (3.495e+03um H, 4.296e+03um V)
[01/19 00:16:39    344s] (I)      total 2D Cap : 1429797 = (827374 H, 602423 V)
[01/19 00:16:39    344s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1a Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1b Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.163540e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1c Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1d Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1e Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.163540e+03um
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1f Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1g Route ============
[01/19 00:16:39    344s] (I)      Usage: 4774 = (2130 H, 2644 V) = (0.26% H, 0.44% V) = (3.642e+03um H, 4.521e+03um V)
[01/19 00:16:39    344s] (I)      #Nets         : 1
[01/19 00:16:39    344s] (I)      #Relaxed nets : 0
[01/19 00:16:39    344s] (I)      Wire length   : 111
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] (I)      ============  Phase 1h Route ============
[01/19 00:16:39    344s] (I)      Usage: 4773 = (2128 H, 2645 V) = (0.26% H, 0.44% V) = (3.639e+03um H, 4.523e+03um V)
[01/19 00:16:39    344s] (I)      
[01/19 00:16:39    344s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:16:39    344s] [NR-eGR]                        OverCon            
[01/19 00:16:39    344s] [NR-eGR]                         #Gcell     %Gcell
[01/19 00:16:39    344s] [NR-eGR]        Layer             (1-0)    OverCon
[01/19 00:16:39    344s] [NR-eGR] ----------------------------------------------
[01/19 00:16:39    344s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR] ----------------------------------------------
[01/19 00:16:39    344s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/19 00:16:39    344s] [NR-eGR] 
[01/19 00:16:39    344s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] (I)      total 2D Cap : 1617336 = (827889 H, 789447 V)
[01/19 00:16:39    344s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:16:39    344s] (I)      ============= Track Assignment ============
[01/19 00:16:39    344s] (I)      Started Track Assignment (1T) ( Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:16:39    344s] (I)      Run Multi-thread track assignment
[01/19 00:16:39    344s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] (I)      Started Export ( Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:16:39    344s] [NR-eGR] ------------------------------------
[01/19 00:16:39    344s] [NR-eGR]  Metal1   (1H)         15372  42692 
[01/19 00:16:39    344s] [NR-eGR]  Metal2   (2V)         71531  28775 
[01/19 00:16:39    344s] [NR-eGR]  Metal3   (3H)         69546   5431 
[01/19 00:16:39    344s] [NR-eGR]  Metal4   (4V)         28020   2162 
[01/19 00:16:39    344s] [NR-eGR]  Metal5   (5H)         12889    836 
[01/19 00:16:39    344s] [NR-eGR]  Metal6   (6V)          2531     12 
[01/19 00:16:39    344s] [NR-eGR]  Metal7   (7H)           112      0 
[01/19 00:16:39    344s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:16:39    344s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:16:39    344s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:16:39    344s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:16:39    344s] [NR-eGR] ------------------------------------
[01/19 00:16:39    344s] [NR-eGR]           Total       200003  79908 
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] [NR-eGR] Total half perimeter of net bounding box: 219657um
[01/19 00:16:39    344s] [NR-eGR] Total length: 200003um, number of vias: 79908
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] [NR-eGR] Total eGR-routed clock nets wire length: 7912um, number of vias: 7331
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] [NR-eGR] Report for selected net(s) only.
[01/19 00:16:39    344s] [NR-eGR]                  Length (um)  Vias 
[01/19 00:16:39    344s] [NR-eGR] -----------------------------------
[01/19 00:16:39    344s] [NR-eGR]  Metal1   (1H)             0  2049 
[01/19 00:16:39    344s] [NR-eGR]  Metal2   (2V)          1943  2513 
[01/19 00:16:39    344s] [NR-eGR]  Metal3   (3H)          1587  1036 
[01/19 00:16:39    344s] [NR-eGR]  Metal4   (4V)           492   949 
[01/19 00:16:39    344s] [NR-eGR]  Metal5   (5H)          2024   784 
[01/19 00:16:39    344s] [NR-eGR]  Metal6   (6V)          1866     0 
[01/19 00:16:39    344s] [NR-eGR]  Metal7   (7H)             0     0 
[01/19 00:16:39    344s] [NR-eGR]  Metal8   (8V)             0     0 
[01/19 00:16:39    344s] [NR-eGR]  Metal9   (9H)             0     0 
[01/19 00:16:39    344s] [NR-eGR]  Metal10  (10V)            0     0 
[01/19 00:16:39    344s] [NR-eGR]  Metal11  (11H)            0     0 
[01/19 00:16:39    344s] [NR-eGR] -----------------------------------
[01/19 00:16:39    344s] [NR-eGR]           Total         7912  7331 
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] [NR-eGR] Total half perimeter of net bounding box: 3418um
[01/19 00:16:39    344s] [NR-eGR] Total length: 7912um, number of vias: 7331
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] [NR-eGR] Total routed clock nets wire length: 7912um, number of vias: 7331
[01/19 00:16:39    344s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:16:39    344s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2247.35 MB )
[01/19 00:16:39    344s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2242.35 MB )
[01/19 00:16:39    344s] (I)      ====================================== Runtime Summary ======================================
[01/19 00:16:39    344s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/19 00:16:39    344s] (I)      ---------------------------------------------------------------------------------------------
[01/19 00:16:39    344s] (I)       Early Global Route kernel               100.00%  508.83 sec  509.13 sec  0.30 sec  0.30 sec 
[01/19 00:16:39    344s] (I)       +-Import and model                       34.43%  508.83 sec  508.94 sec  0.10 sec  0.10 sec 
[01/19 00:16:39    344s] (I)       | +-Create place DB                      16.18%  508.83 sec  508.88 sec  0.05 sec  0.05 sec 
[01/19 00:16:39    344s] (I)       | | +-Import place data                  16.12%  508.83 sec  508.88 sec  0.05 sec  0.05 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read instances and placement      4.34%  508.83 sec  508.85 sec  0.01 sec  0.02 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read nets                        11.63%  508.85 sec  508.88 sec  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)       | +-Create route DB                      15.27%  508.88 sec  508.93 sec  0.05 sec  0.04 sec 
[01/19 00:16:39    344s] (I)       | | +-Import route data (1T)             14.77%  508.88 sec  508.93 sec  0.04 sec  0.04 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.04%  508.89 sec  508.90 sec  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read routing blockages          0.00%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read instance blockages         0.91%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read PG blockages               0.51%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read clock blockages            0.02%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read other blockages            0.02%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read halo blockages             0.06%  508.89 sec  508.89 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Read boundary cut boxes         0.00%  508.90 sec  508.90 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read blackboxes                   0.01%  508.90 sec  508.90 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read prerouted                    1.58%  508.90 sec  508.90 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read unlegalized nets             0.58%  508.90 sec  508.90 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Read nets                         0.12%  508.90 sec  508.90 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Set up via pillars                0.00%  508.90 sec  508.90 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Initialize 3D grid graph          0.36%  508.90 sec  508.91 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Model blockage capacity           7.11%  508.91 sec  508.93 sec  0.02 sec  0.02 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Initialize 3D capacity          6.53%  508.91 sec  508.92 sec  0.02 sec  0.02 sec 
[01/19 00:16:39    344s] (I)       | | | +-Move terms for access (1T)        0.31%  508.93 sec  508.93 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Read aux data                         0.00%  508.93 sec  508.93 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Others data preparation               0.06%  508.93 sec  508.93 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Create route kernel                   2.01%  508.93 sec  508.93 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       +-Global Routing                         28.98%  508.94 sec  509.02 sec  0.09 sec  0.09 sec 
[01/19 00:16:39    344s] (I)       | +-Initialization                        0.12%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Net group 1                           3.49%  508.94 sec  508.95 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Generate topology                   0.08%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1a                            0.31%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Pattern routing (1T)              0.23%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1b                            0.08%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1c                            0.01%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1d                            0.01%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1e                            0.17%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Route legalization                0.05%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Legalize Blockage Violations    0.01%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1f                            0.01%  508.94 sec  508.94 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1g                            0.58%  508.94 sec  508.95 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.52%  508.94 sec  508.95 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1h                            0.35%  508.95 sec  508.95 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.29%  508.95 sec  508.95 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Layer assignment (1T)               0.35%  508.95 sec  508.95 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Net group 2                          14.83%  508.95 sec  508.99 sec  0.04 sec  0.05 sec 
[01/19 00:16:39    344s] (I)       | | +-Generate topology                   3.76%  508.95 sec  508.96 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1a                            0.65%  508.96 sec  508.96 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | | +-Pattern routing (1T)              0.37%  508.96 sec  508.96 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1b                            0.32%  508.96 sec  508.97 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1c                            0.01%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1d                            0.01%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1e                            0.21%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Route legalization                0.10%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Legalize Blockage Violations    0.04%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1f                            0.01%  508.97 sec  508.97 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1g                            2.24%  508.97 sec  508.97 sec  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      2.16%  508.97 sec  508.97 sec  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1h                            1.17%  508.97 sec  508.98 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      1.10%  508.97 sec  508.98 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Layer assignment (1T)               4.73%  508.98 sec  508.99 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | +-Net group 3                           2.33%  508.99 sec  509.00 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Generate topology                   0.11%  508.99 sec  508.99 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1a                            0.29%  509.00 sec  509.00 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | | +-Pattern routing (1T)              0.23%  509.00 sec  509.00 sec  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1b                            0.05%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1c                            0.01%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1d                            0.01%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1e                            0.15%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Route legalization                0.05%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Legalize Blockage Violations    0.00%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1f                            0.01%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1g                            0.17%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.11%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1h                            0.10%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.05%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Net group 4                           2.51%  509.00 sec  509.01 sec  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Generate topology                   0.11%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1a                            0.29%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Pattern routing (1T)              0.22%  509.00 sec  509.00 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1b                            0.05%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1c                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1d                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1e                            0.16%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Route legalization                0.05%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Legalize Blockage Violations    0.00%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1f                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1g                            0.17%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.12%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1h                            0.10%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.04%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Net group 5                           3.57%  509.01 sec  509.02 sec  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)       | | +-Generate topology                   0.00%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1a                            0.27%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Pattern routing (1T)              0.22%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1b                            0.05%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1c                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1d                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1e                            0.14%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Route legalization                0.05%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | | +-Legalize Blockage Violations    0.00%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1f                            0.01%  509.01 sec  509.01 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1g                            0.12%  509.01 sec  509.02 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.05%  509.01 sec  509.02 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Phase 1h                            0.10%  509.02 sec  509.02 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | | +-Post Routing                      0.05%  509.02 sec  509.02 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Layer assignment (1T)               0.19%  509.02 sec  509.02 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       +-Export 3D cong map                      2.22%  509.02 sec  509.03 sec  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Export 2D cong map                    0.18%  509.03 sec  509.03 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       +-Extract Global 3D Wires                 0.04%  509.03 sec  509.03 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       +-Track Assignment (1T)                   9.28%  509.03 sec  509.06 sec  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)       | +-Initialization                        0.01%  509.03 sec  509.03 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Track Assignment Kernel               9.05%  509.03 sec  509.06 sec  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)       | +-Free Memory                           0.00%  509.06 sec  509.06 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       +-Export                                 22.13%  509.06 sec  509.13 sec  0.07 sec  0.06 sec 
[01/19 00:16:39    344s] (I)       | +-Export DB wires                       1.27%  509.06 sec  509.06 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Export all nets                     0.96%  509.06 sec  509.06 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | | +-Set wire vias                       0.17%  509.06 sec  509.06 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       | +-Report wirelength                     9.81%  509.06 sec  509.09 sec  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)       | +-Update net boxes                     10.80%  509.09 sec  509.13 sec  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)       | +-Update timing                         0.00%  509.13 sec  509.13 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)       +-Postprocess design                      0.54%  509.13 sec  509.13 sec  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)      ===================== Summary by functions =====================
[01/19 00:16:39    344s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:16:39    344s] (I)      ----------------------------------------------------------------
[01/19 00:16:39    344s] (I)        0  Early Global Route kernel      100.00%  0.30 sec  0.30 sec 
[01/19 00:16:39    344s] (I)        1  Import and model                34.43%  0.10 sec  0.10 sec 
[01/19 00:16:39    344s] (I)        1  Global Routing                  28.98%  0.09 sec  0.09 sec 
[01/19 00:16:39    344s] (I)        1  Export                          22.13%  0.07 sec  0.06 sec 
[01/19 00:16:39    344s] (I)        1  Track Assignment (1T)            9.28%  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)        1  Export 3D cong map               2.22%  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        1  Postprocess design               0.54%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Create place DB                 16.18%  0.05 sec  0.05 sec 
[01/19 00:16:39    344s] (I)        2  Create route DB                 15.27%  0.05 sec  0.04 sec 
[01/19 00:16:39    344s] (I)        2  Net group 2                     14.83%  0.04 sec  0.05 sec 
[01/19 00:16:39    344s] (I)        2  Update net boxes                10.80%  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)        2  Report wirelength                9.81%  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)        2  Track Assignment Kernel          9.05%  0.03 sec  0.03 sec 
[01/19 00:16:39    344s] (I)        2  Net group 5                      3.57%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        2  Net group 1                      3.49%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        2  Net group 4                      2.51%  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Net group 3                      2.33%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        2  Create route kernel              2.01%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        2  Export DB wires                  1.27%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Export 2D cong map               0.18%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Import place data               16.12%  0.05 sec  0.05 sec 
[01/19 00:16:39    344s] (I)        3  Import route data (1T)          14.77%  0.04 sec  0.04 sec 
[01/19 00:16:39    344s] (I)        3  Layer assignment (1T)            5.27%  0.02 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        3  Generate topology                4.06%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1g                         3.28%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1h                         1.82%  0.01 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1a                         1.81%  0.01 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        3  Export all nets                  0.96%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1e                         0.83%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1b                         0.53%  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        3  Set wire vias                    0.17%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Read nets                       11.76%  0.04 sec  0.03 sec 
[01/19 00:16:39    344s] (I)        4  Model blockage capacity          7.11%  0.02 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        4  Post Routing                     4.48%  0.01 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        4  Read instances and placement     4.34%  0.01 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        4  Read blockages ( Layer 2-11 )    2.04%  0.01 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Read prerouted                   1.58%  0.00 sec  0.01 sec 
[01/19 00:16:39    344s] (I)        4  Pattern routing (1T)             1.26%  0.00 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        4  Read unlegalized nets            0.58%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Initialize 3D grid graph         0.36%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Move terms for access (1T)       0.31%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Route legalization               0.29%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Initialize 3D capacity           6.53%  0.02 sec  0.02 sec 
[01/19 00:16:39    344s] (I)        5  Read instance blockages          0.91%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read PG blockages                0.51%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Legalize Blockage Violations     0.05%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:16:39    344s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/19 00:16:39    344s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/19 00:16:39    344s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:16:39    344s]     Routing using eGR in eGR->NR Step done.
[01/19 00:16:39    344s]     Routing using NR in eGR->NR Step...
[01/19 00:16:39    344s] 
[01/19 00:16:39    344s] CCOPT: Preparing to route 45 clock nets with NanoRoute.
[01/19 00:16:39    344s]   41 nets are default rule and 4 are NDR_13.
[01/19 00:16:39    344s]   Preferred NanoRoute mode settings: Current
[01/19 00:16:39    344s] -droutePostRouteSpreadWire auto
[01/19 00:16:39    344s] -droutePostRouteWidenWireRule ""
[01/19 00:16:39    344s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/19 00:16:39    344s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/19 00:16:39    344s] To increase the message display limit, refer to the product command reference manual.
[01/19 00:16:39    344s]       Clock detailed routing...
[01/19 00:16:39    344s]         NanoRoute...
[01/19 00:16:39    344s] % Begin globalDetailRoute (date=01/19 00:16:39, mem=1789.4M)
[01/19 00:16:39    344s] 
[01/19 00:16:39    344s] globalDetailRoute
[01/19 00:16:39    344s] 
[01/19 00:16:39    344s] #Start globalDetailRoute on Fri Jan 19 00:16:39 2024
[01/19 00:16:39    344s] #
[01/19 00:16:39    344s] ### Time Record (globalDetailRoute) is installed.
[01/19 00:16:39    344s] ### Time Record (Pre Callback) is installed.
[01/19 00:16:39    344s] ### Time Record (Pre Callback) is uninstalled.
[01/19 00:16:39    344s] ### Time Record (DB Import) is installed.
[01/19 00:16:39    344s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:16:39    344s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:16:39    344s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/19 00:16:39    344s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/19 00:16:39    344s] ### Net info: total nets: 12717
[01/19 00:16:39    344s] ### Net info: dirty nets: 0
[01/19 00:16:39    344s] ### Net info: marked as disconnected nets: 0
[01/19 00:16:39    344s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=45)
[01/19 00:16:39    344s] #num needed restored net=0
[01/19 00:16:39    344s] #need_extraction net=0 (total=12717)
[01/19 00:16:39    344s] ### Net info: fully routed nets: 45
[01/19 00:16:39    344s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:16:39    344s] ### Net info: unrouted nets: 11402
[01/19 00:16:39    344s] ### Net info: re-extraction nets: 0
[01/19 00:16:39    344s] ### Net info: selected nets: 45
[01/19 00:16:39    344s] ### Net info: ignored nets: 0
[01/19 00:16:39    344s] ### Net info: skip routing nets: 0
[01/19 00:16:39    344s] ### import design signature (3): route=1882455200 fixed_route=1249121108 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=617990578 dirty_area=0 del_dirty_area=0 cell=463703563 placement=635173730 pin_access=1 inst_pattern=1
[01/19 00:16:39    344s] ### Time Record (DB Import) is uninstalled.
[01/19 00:16:39    344s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/19 00:16:39    344s] #
[01/19 00:16:39    344s] #Wire/Via statistics before line assignment ...
[01/19 00:16:39    344s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:16:39    344s] #Total wire length = 7912 um.
[01/19 00:16:39    344s] #Total half perimeter of net bounding box = 3450 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal1 = 0 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal2 = 1943 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal3 = 1587 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal4 = 492 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal5 = 2024 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal6 = 1866 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal7 = 0 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:16:39    344s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:16:39    344s] #Total number of vias = 7331
[01/19 00:16:39    344s] #Up-Via Summary (total 7331):
[01/19 00:16:39    344s] #           
[01/19 00:16:39    344s] #-----------------------
[01/19 00:16:39    344s] # Metal1           2049
[01/19 00:16:39    344s] # Metal2           2513
[01/19 00:16:39    344s] # Metal3           1036
[01/19 00:16:39    344s] # Metal4            949
[01/19 00:16:39    344s] # Metal5            784
[01/19 00:16:39    344s] #-----------------------
[01/19 00:16:39    344s] #                  7331 
[01/19 00:16:39    344s] #
[01/19 00:16:39    344s] ### Time Record (Data Preparation) is installed.
[01/19 00:16:39    344s] #Start routing data preparation on Fri Jan 19 00:16:39 2024
[01/19 00:16:39    344s] #
[01/19 00:16:39    345s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:16:39    345s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:16:39    345s] #Voltage range [0.000 - 0.900] has 12642 nets.
[01/19 00:16:39    345s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:16:39    345s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:16:39    345s] #Build and mark too close pins for the same net.
[01/19 00:16:39    345s] ### Time Record (Cell Pin Access) is installed.
[01/19 00:16:39    345s] #Rebuild pin access data for design.
[01/19 00:16:39    345s] #Initial pin access analysis.
[01/19 00:16:45    350s] #Detail pin access analysis.
[01/19 00:16:45    350s] ### Time Record (Cell Pin Access) is uninstalled.
[01/19 00:16:45    350s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:16:45    350s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:16:45    350s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:16:45    350s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:16:45    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.18 (MB), peak = 1911.28 (MB)
[01/19 00:16:45    351s] #Regenerating Ggrids automatically.
[01/19 00:16:45    351s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:16:45    351s] #Using automatically generated G-grids.
[01/19 00:16:45    351s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:16:47    352s] #Done routing data preparation.
[01/19 00:16:47    352s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1867.55 (MB), peak = 1911.28 (MB)
[01/19 00:16:47    352s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:16:47    352s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.8 GB, peak:1.9 GB
[01/19 00:16:47    352s] 
[01/19 00:16:47    352s] Trim Metal Layers:
[01/19 00:16:47    352s] LayerId::1 widthSet size::2
[01/19 00:16:47    352s] LayerId::2 widthSet size::2
[01/19 00:16:47    352s] LayerId::3 widthSet size::2
[01/19 00:16:47    352s] LayerId::4 widthSet size::2
[01/19 00:16:47    352s] LayerId::5 widthSet size::2
[01/19 00:16:47    352s] LayerId::6 widthSet size::2
[01/19 00:16:47    352s] LayerId::7 widthSet size::2
[01/19 00:16:47    352s] LayerId::8 widthSet size::2
[01/19 00:16:47    352s] LayerId::9 widthSet size::2
[01/19 00:16:47    352s] LayerId::10 widthSet size::2
[01/19 00:16:47    352s] LayerId::11 widthSet size::2
[01/19 00:16:47    352s] Updating RC grid for preRoute extraction ...
[01/19 00:16:47    352s] eee: pegSigSF::1.070000
[01/19 00:16:47    352s] Initializing multi-corner resistance tables ...
[01/19 00:16:47    352s] eee: l::1 avDens::0.096699 usedTrk::1827.619096 availTrk::18900.000000 sigTrk::1827.619096
[01/19 00:16:47    352s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:16:47    352s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:16:47    352s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:16:47    352s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:16:47    352s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:16:47    352s] #Successfully loaded pre-route RC model
[01/19 00:16:47    352s] #Enabled timing driven Line Assignment.
[01/19 00:16:47    352s] ### Time Record (Line Assignment) is installed.
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #Begin Line Assignment ...
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #Begin build data ...
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #Distribution of nets:
[01/19 00:16:47    352s] #     6956 ( 2         pin),   2614 ( 3         pin),    645 ( 4         pin),
[01/19 00:16:47    352s] #      334 ( 5         pin),    159 ( 6         pin),     94 ( 7         pin),
[01/19 00:16:47    352s] #       45 ( 8         pin),     42 ( 9         pin),    263 (10-19      pin),
[01/19 00:16:47    352s] #      157 (20-29      pin),     98 (30-39      pin),      7 (40-49      pin),
[01/19 00:16:47    352s] #       24 (50-59      pin),      8 (60-69      pin),      1 (70-79      pin),
[01/19 00:16:47    352s] #        0 (>=2000     pin).
[01/19 00:16:47    352s] #Total: 12717 nets, 11447 non-trivial nets, 45 fully global routed, 45 clocks,
[01/19 00:16:47    352s] #       4 nets have nondefault rule, 45 nets have layer range,
[01/19 00:16:47    352s] #       45 nets have weight, 45 nets have avoid detour, 45 nets have priority.
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #  Rule           #net     #shield    Pref.Layer
[01/19 00:16:47    352s] #-----------------------------------------------
[01/19 00:16:47    352s] #  NDR_13            4           0      [ 5,  7]
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #Nets in 1 layer range:
[01/19 00:16:47    352s] #   (Metal5, Metal7) :       45 ( 0.4%)
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #45 nets selected.
[01/19 00:16:47    352s] #
[01/19 00:16:47    352s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/19 00:16:47    352s] ### 
[01/19 00:16:47    352s] ### Net length summary before Line Assignment:
[01/19 00:16:47    352s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/19 00:16:47    352s] ### ---------------------------------------------------
[01/19 00:16:47    352s] ### Metal1        0       0       0(  0%)    2049( 24%)
[01/19 00:16:47    352s] ### Metal2        0    1919    1919( 24%)    3890( 45%)
[01/19 00:16:47    352s] ### Metal3     1610       0    1610( 20%)    1036( 12%)
[01/19 00:16:47    352s] ### Metal4        0     491     491(  6%)     949( 11%)
[01/19 00:16:47    352s] ### Metal5     2024       0    2024( 26%)     784(  9%)
[01/19 00:16:47    352s] ### Metal6        0    1865    1865( 24%)       0(  0%)
[01/19 00:16:47    352s] ### Metal7        0       0       0(  0%)       0(  0%)
[01/19 00:16:47    352s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/19 00:16:47    352s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/19 00:16:47    352s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/19 00:16:47    352s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/19 00:16:47    352s] ### ---------------------------------------------------
[01/19 00:16:47    352s] ###            3634    4277    7911          8708      
[01/19 00:16:48    353s] ### 
[01/19 00:16:48    353s] ### Net length and overlap summary after Line Assignment:
[01/19 00:16:48    353s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/19 00:16:48    353s] ### ----------------------------------------------------------------------------
[01/19 00:16:48    353s] ### Metal1        8       0       8(  0%)    2049( 30%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal2        0    2072    2072( 26%)    2485( 37%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal3     1746       0    1746( 22%)     909( 13%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal4        0     648     648(  8%)     756( 11%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal5     1864       0    1864( 23%)     559(  8%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal6        0    1721    1721( 21%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/19 00:16:48    353s] ### ----------------------------------------------------------------------------
[01/19 00:16:48    353s] ###            3618    4442    8061          6758          0           0        
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Line Assignment statistics:
[01/19 00:16:48    353s] #Cpu time = 00:00:01
[01/19 00:16:48    353s] #Elapsed time = 00:00:01
[01/19 00:16:48    353s] #Increased memory = 13.71 (MB)
[01/19 00:16:48    353s] #Total memory = 1891.62 (MB)
[01/19 00:16:48    353s] #Peak memory = 1911.28 (MB)
[01/19 00:16:48    353s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.9 GB
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Begin assignment summary ...
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #  Total number of segments             = 4833
[01/19 00:16:48    353s] #  Total number of overlap segments     =    0 (  0.0%)
[01/19 00:16:48    353s] #  Total number of assigned segments    = 2846 ( 58.9%)
[01/19 00:16:48    353s] #  Total number of shifted segments     =  148 (  3.1%)
[01/19 00:16:48    353s] #  Average movement of shifted segments =    4.64 tracks
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #  Total number of overlaps             =    0
[01/19 00:16:48    353s] #  Total length of overlaps             =    0 um
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #End assignment summary.
[01/19 00:16:48    353s] ### Time Record (Line Assignment) is uninstalled.
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Wire/Via statistics after line assignment ...
[01/19 00:16:48    353s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:16:48    353s] #Total wire length = 8061 um.
[01/19 00:16:48    353s] #Total half perimeter of net bounding box = 3450 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal1 = 8 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal2 = 2073 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal3 = 1746 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal4 = 649 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal5 = 1864 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal6 = 1721 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal7 = 0 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:16:48    353s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:16:48    353s] #Total number of vias = 6758
[01/19 00:16:48    353s] #Up-Via Summary (total 6758):
[01/19 00:16:48    353s] #           
[01/19 00:16:48    353s] #-----------------------
[01/19 00:16:48    353s] # Metal1           2049
[01/19 00:16:48    353s] # Metal2           2485
[01/19 00:16:48    353s] # Metal3            909
[01/19 00:16:48    353s] # Metal4            756
[01/19 00:16:48    353s] # Metal5            559
[01/19 00:16:48    353s] #-----------------------
[01/19 00:16:48    353s] #                  6758 
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Routing data preparation, pin analysis, line assignment statistics:
[01/19 00:16:48    353s] #Cpu time = 00:00:09
[01/19 00:16:48    353s] #Elapsed time = 00:00:09
[01/19 00:16:48    353s] #Increased memory = 96.98 (MB)
[01/19 00:16:48    353s] #Total memory = 1887.86 (MB)
[01/19 00:16:48    353s] #Peak memory = 1911.28 (MB)
[01/19 00:16:48    353s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e58577af062324f46cdfc735db0654d23
[01/19 00:16:48    353s] #       85a550cdbebd54bdcc54d83801f9f1f03e0f2f93e9eb6a0d09c539cb661671b141b85f53
[01/19 00:16:48    353s] #       4a0aa4334ac8e28ae206b3d9cb4d723e993e3c3e53484058dbd47ad39a4a5e97ca94efe0
[01/19 00:16:48    353s] #       9ab6d1f5cf0e26905ad7f9f525f4567660a5737e75f12b9083eb7a09e99b316a94c00583
[01/19 00:16:48    353s] #       ad5036c450c68112481bed642dbb71a6e0873ad55e8bb629a1925bd12bf707676c19ab2c
[01/19 00:16:48    353s] #       e3debe333ba34cbd0765bce5cfa69361c339f18730c67048ee56b74f3b593642ad4defe4
[01/19 00:16:48    353s] #       300f9f42e2a5634921527ee02b9c020ee99f8267e4249ca34fd0f3de99d47d3b5ef2f0ba
[01/19 00:16:48    353s] #       b126c99605303e27df03d2ad32c28d9379ce20f98e297869ee4bc32cdc52c833aff5c122
[01/19 00:16:48    353s] #       efc2873eb14ee84a7455f052cebd9e363a581a4564b13c28e68bf8aff1591c01f1e53150
[01/19 00:16:48    353s] #       118728f5eefecdeaec0b644d63fc
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Skip comparing routing design signature in db-snapshot flow
[01/19 00:16:48    353s] ### Time Record (Detail Routing) is installed.
[01/19 00:16:48    353s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:16:48    353s] #
[01/19 00:16:48    353s] #Start Detail Routing..
[01/19 00:16:48    353s] #start initial detail routing ...
[01/19 00:16:48    353s] ### Design has 47 dirty nets
[01/19 00:17:03    368s] ### Routing stats: routing = 74.50% drc-check-only = 1.82%
[01/19 00:17:03    368s] #   number of violations = 0
[01/19 00:17:03    368s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1894.47 (MB), peak = 1943.55 (MB)
[01/19 00:17:03    368s] #Complete Detail Routing.
[01/19 00:17:03    368s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:17:03    368s] #Total wire length = 8443 um.
[01/19 00:17:03    368s] #Total half perimeter of net bounding box = 3450 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal1 = 3 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal2 = 1948 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal3 = 1799 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal4 = 856 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal5 = 2010 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal6 = 1827 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal7 = 0 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:17:03    368s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:17:03    368s] #Total number of vias = 6295
[01/19 00:17:03    368s] #Up-Via Summary (total 6295):
[01/19 00:17:03    368s] #           
[01/19 00:17:03    368s] #-----------------------
[01/19 00:17:03    368s] # Metal1           2049
[01/19 00:17:03    368s] # Metal2           2017
[01/19 00:17:03    368s] # Metal3            986
[01/19 00:17:03    368s] # Metal4            727
[01/19 00:17:03    368s] # Metal5            516
[01/19 00:17:03    368s] #-----------------------
[01/19 00:17:03    368s] #                  6295 
[01/19 00:17:03    368s] #
[01/19 00:17:03    368s] #Total number of DRC violations = 0
[01/19 00:17:03    368s] ### Time Record (Detail Routing) is uninstalled.
[01/19 00:17:03    368s] #Cpu time = 00:00:15
[01/19 00:17:03    368s] #Elapsed time = 00:00:15
[01/19 00:17:03    368s] #Increased memory = 6.65 (MB)
[01/19 00:17:03    368s] #Total memory = 1894.51 (MB)
[01/19 00:17:03    368s] #Peak memory = 1943.55 (MB)
[01/19 00:17:03    368s] #Skip updating routing design signature in db-snapshot flow
[01/19 00:17:03    368s] #detailRoute Statistics:
[01/19 00:17:03    368s] #Cpu time = 00:00:15
[01/19 00:17:03    368s] #Elapsed time = 00:00:15
[01/19 00:17:03    368s] #Increased memory = 6.66 (MB)
[01/19 00:17:03    368s] #Total memory = 1894.52 (MB)
[01/19 00:17:03    368s] #Peak memory = 1943.55 (MB)
[01/19 00:17:03    368s] ### Time Record (DB Export) is installed.
[01/19 00:17:03    368s] ### export design design signature (8): route=1933992408 fixed_route=1249121108 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1402224457 dirty_area=0 del_dirty_area=0 cell=463703563 placement=635173730 pin_access=2057404349 inst_pattern=1
[01/19 00:17:03    368s] #	no debugging net set
[01/19 00:17:03    368s] ### Time Record (DB Export) is uninstalled.
[01/19 00:17:03    368s] ### Time Record (Post Callback) is installed.
[01/19 00:17:03    368s] ### Time Record (Post Callback) is uninstalled.
[01/19 00:17:03    368s] #
[01/19 00:17:03    368s] #globalDetailRoute statistics:
[01/19 00:17:03    368s] #Cpu time = 00:00:24
[01/19 00:17:03    368s] #Elapsed time = 00:00:24
[01/19 00:17:03    368s] #Increased memory = 60.27 (MB)
[01/19 00:17:03    368s] #Total memory = 1849.76 (MB)
[01/19 00:17:03    368s] #Peak memory = 1943.55 (MB)
[01/19 00:17:03    368s] #Number of warnings = 0
[01/19 00:17:03    368s] #Total number of warnings = 0
[01/19 00:17:03    368s] #Number of fails = 0
[01/19 00:17:03    368s] #Total number of fails = 0
[01/19 00:17:03    368s] #Complete globalDetailRoute on Fri Jan 19 00:17:03 2024
[01/19 00:17:03    368s] #
[01/19 00:17:03    368s] ### Time Record (globalDetailRoute) is uninstalled.
[01/19 00:17:03    368s] ### 
[01/19 00:17:03    368s] ###   Scalability Statistics
[01/19 00:17:03    368s] ### 
[01/19 00:17:03    368s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:17:03    368s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/19 00:17:03    368s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:17:03    368s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/19 00:17:03    368s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/19 00:17:03    368s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/19 00:17:03    368s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:17:03    368s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:17:03    368s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[01/19 00:17:03    368s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/19 00:17:03    368s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[01/19 00:17:03    368s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[01/19 00:17:03    368s] ###   Entire Command                |        00:00:24|        00:00:24|             1.0|
[01/19 00:17:03    368s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:17:03    368s] ### 
[01/19 00:17:03    368s] % End globalDetailRoute (date=01/19 00:17:03, total cpu=0:00:24.3, real=0:00:24.0, peak res=1943.6M, current mem=1849.7M)
[01/19 00:17:03    368s]         NanoRoute done. (took cpu=0:00:24.3 real=0:00:24.3)
[01/19 00:17:03    368s]       Clock detailed routing done.
[01/19 00:17:03    368s] Skipping check of guided vs. routed net lengths.
[01/19 00:17:03    368s] Set FIXED routing status on 45 net(s)
[01/19 00:17:03    368s] Set FIXED placed status on 44 instance(s)
[01/19 00:17:03    368s]       Route Remaining Unrouted Nets...
[01/19 00:17:03    368s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/19 00:17:03    368s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2296.5M, EPOCH TIME: 1705616223.605789
[01/19 00:17:03    368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:03    368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:03    368s] All LLGs are deleted
[01/19 00:17:03    368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:03    368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:03    368s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2296.5M, EPOCH TIME: 1705616223.605946
[01/19 00:17:03    368s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2296.5M, EPOCH TIME: 1705616223.606028
[01/19 00:17:03    368s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:2296.5M, EPOCH TIME: 1705616223.606212
[01/19 00:17:03    368s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=2296.5M
[01/19 00:17:03    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:09 mem=2296.5M
[01/19 00:17:03    368s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2296.54 MB )
[01/19 00:17:03    368s] (I)      ==================== Layers =====================
[01/19 00:17:03    368s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:17:03    368s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:17:03    368s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:17:03    368s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:17:03    368s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:17:03    368s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:17:03    368s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:17:03    368s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:17:03    368s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:17:03    368s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:17:03    368s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:17:03    368s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:17:03    368s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:17:03    368s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:17:03    368s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:17:03    368s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:17:03    368s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:17:03    368s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:17:03    368s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:17:03    368s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:17:03    368s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:17:03    368s] (I)      Started Import and model ( Curr Mem: 2296.54 MB )
[01/19 00:17:03    368s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:03    368s] (I)      == Non-default Options ==
[01/19 00:17:03    368s] (I)      Maximum routing layer                              : 11
[01/19 00:17:03    368s] (I)      Minimum routing layer                              : 1
[01/19 00:17:03    368s] (I)      Number of threads                                  : 1
[01/19 00:17:03    368s] (I)      Method to set GCell size                           : row
[01/19 00:17:03    368s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:17:03    368s] (I)      Use row-based GCell size
[01/19 00:17:03    368s] (I)      Use row-based GCell align
[01/19 00:17:03    368s] (I)      layer 0 area = 80000
[01/19 00:17:03    368s] (I)      layer 1 area = 80000
[01/19 00:17:03    368s] (I)      layer 2 area = 80000
[01/19 00:17:03    368s] (I)      layer 3 area = 80000
[01/19 00:17:03    368s] (I)      layer 4 area = 80000
[01/19 00:17:03    368s] (I)      layer 5 area = 80000
[01/19 00:17:03    368s] (I)      layer 6 area = 80000
[01/19 00:17:03    368s] (I)      layer 7 area = 80000
[01/19 00:17:03    368s] (I)      layer 8 area = 80000
[01/19 00:17:03    368s] (I)      layer 9 area = 400000
[01/19 00:17:03    368s] (I)      layer 10 area = 400000
[01/19 00:17:03    368s] (I)      GCell unit size   : 3420
[01/19 00:17:03    368s] (I)      GCell multiplier  : 1
[01/19 00:17:03    368s] (I)      GCell row height  : 3420
[01/19 00:17:03    368s] (I)      Actual row height : 3420
[01/19 00:17:03    368s] (I)      GCell align ref   : 30000 30020
[01/19 00:17:03    368s] [NR-eGR] Track table information for default rule: 
[01/19 00:17:03    368s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:17:03    368s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:17:03    368s] (I)      ================== Default via ===================
[01/19 00:17:03    368s] (I)      +----+------------------+------------------------+
[01/19 00:17:03    368s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/19 00:17:03    368s] (I)      +----+------------------+------------------------+
[01/19 00:17:03    368s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/19 00:17:03    368s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/19 00:17:03    368s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/19 00:17:03    368s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/19 00:17:03    368s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/19 00:17:03    368s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/19 00:17:03    368s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/19 00:17:03    368s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/19 00:17:03    368s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/19 00:17:03    368s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/19 00:17:03    368s] (I)      +----+------------------+------------------------+
[01/19 00:17:03    369s] [NR-eGR] Read 5085 PG shapes
[01/19 00:17:03    369s] [NR-eGR] Read 0 clock shapes
[01/19 00:17:03    369s] [NR-eGR] Read 0 other shapes
[01/19 00:17:03    369s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:17:03    369s] [NR-eGR] #Instance Blockages : 437736
[01/19 00:17:03    369s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:17:03    369s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:17:03    369s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:17:03    369s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:17:03    369s] [NR-eGR] #Other Blockages    : 0
[01/19 00:17:03    369s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:17:03    369s] [NR-eGR] Num Prerouted Nets = 45  Num Prerouted Wires = 9859
[01/19 00:17:03    369s] [NR-eGR] Read 11447 nets ( ignored 45 )
[01/19 00:17:03    369s] (I)      early_global_route_priority property id does not exist.
[01/19 00:17:03    369s] (I)      Read Num Blocks=442821  Num Prerouted Wires=9859  Num CS=0
[01/19 00:17:03    369s] (I)      Layer 0 (H) : #blockages 438381 : #preroutes 2019
[01/19 00:17:03    369s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3512
[01/19 00:17:03    369s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 2060
[01/19 00:17:03    369s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1179
[01/19 00:17:03    369s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 949
[01/19 00:17:03    369s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 140
[01/19 00:17:03    369s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:17:03    369s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:17:03    369s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:17:03    369s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:17:03    369s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:17:03    369s] (I)      Number of ignored nets                =     45
[01/19 00:17:03    369s] (I)      Number of connected nets              =      0
[01/19 00:17:03    369s] (I)      Number of fixed nets                  =     45.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:17:03    369s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:17:03    369s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:17:03    369s] (I)      Ndr track 0 does not exist
[01/19 00:17:03    369s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:17:03    369s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:17:03    369s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:17:03    369s] (I)      Site width          :   400  (dbu)
[01/19 00:17:03    369s] (I)      Row height          :  3420  (dbu)
[01/19 00:17:03    369s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:17:03    369s] (I)      GCell width         :  3420  (dbu)
[01/19 00:17:03    369s] (I)      GCell height        :  3420  (dbu)
[01/19 00:17:03    369s] (I)      Grid                :   147   145    11
[01/19 00:17:03    369s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:17:03    369s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:17:03    369s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:17:03    369s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:17:03    369s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:17:03    369s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:17:03    369s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:17:03    369s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:17:03    369s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:17:03    369s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:17:03    369s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:17:03    369s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:17:03    369s] (I)      --------------------------------------------------------
[01/19 00:17:03    369s] 
[01/19 00:17:03    369s] [NR-eGR] ============ Routing rule table ============
[01/19 00:17:03    369s] [NR-eGR] Rule id: 0  Nets: 11402
[01/19 00:17:03    369s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:17:03    369s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:17:03    369s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:17:03    369s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:17:03    369s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:17:03    369s] [NR-eGR] ========================================
[01/19 00:17:03    369s] [NR-eGR] 
[01/19 00:17:03    369s] (I)      =============== Blocked Tracks ===============
[01/19 00:17:03    369s] (I)      +-------+---------+----------+---------------+
[01/19 00:17:03    369s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:17:03    369s] (I)      +-------+---------+----------+---------------+
[01/19 00:17:03    369s] (I)      |     1 |  192570 |   139995 |        72.70% |
[01/19 00:17:03    369s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:17:03    369s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:17:03    369s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:17:03    369s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:17:03    369s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:17:03    369s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:17:03    369s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:17:03    369s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:17:03    369s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:17:03    369s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:17:03    369s] (I)      +-------+---------+----------+---------------+
[01/19 00:17:03    369s] (I)      Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2318.16 MB )
[01/19 00:17:03    369s] (I)      Reset routing kernel
[01/19 00:17:03    369s] (I)      Started Global Routing ( Curr Mem: 2318.16 MB )
[01/19 00:17:03    369s] (I)      totalPins=39077  totalGlobalPin=37386 (95.67%)
[01/19 00:17:03    369s] (I)      total 2D Cap : 1671298 = (882219 H, 789079 V)
[01/19 00:17:03    369s] [NR-eGR] Layer group 1: route 11402 net(s) in layer range [1, 11]
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1a Route ============
[01/19 00:17:03    369s] (I)      Usage: 107882 = (52501 H, 55381 V) = (5.95% H, 7.02% V) = (8.978e+04um H, 9.470e+04um V)
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1b Route ============
[01/19 00:17:03    369s] (I)      Usage: 107882 = (52501 H, 55381 V) = (5.95% H, 7.02% V) = (8.978e+04um H, 9.470e+04um V)
[01/19 00:17:03    369s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.844782e+05um
[01/19 00:17:03    369s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:17:03    369s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1c Route ============
[01/19 00:17:03    369s] (I)      Usage: 107882 = (52501 H, 55381 V) = (5.95% H, 7.02% V) = (8.978e+04um H, 9.470e+04um V)
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1d Route ============
[01/19 00:17:03    369s] (I)      Usage: 107882 = (52501 H, 55381 V) = (5.95% H, 7.02% V) = (8.978e+04um H, 9.470e+04um V)
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1e Route ============
[01/19 00:17:03    369s] (I)      Usage: 107882 = (52501 H, 55381 V) = (5.95% H, 7.02% V) = (8.978e+04um H, 9.470e+04um V)
[01/19 00:17:03    369s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.844782e+05um
[01/19 00:17:03    369s] (I)      
[01/19 00:17:03    369s] (I)      ============  Phase 1l Route ============
[01/19 00:17:04    369s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:17:04    369s] (I)      Layer  1:      52694       100        42      125667       64863    (65.96%) 
[01/19 00:17:04    369s] (I)      Layer  2:     179072     49573         1           0      180986    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  3:     190036     42954         0           0      190530    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  4:     179072     16754         0           0      180986    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  5:     190036      7345         0           0      190530    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  6:     179072      1612         0           0      180986    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  7:     190036        26         0           0      190530    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:17:04    369s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:17:04    369s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:17:04    369s] (I)      Total:       1660222    118364        43      138601     1686597    ( 7.59%) 
[01/19 00:17:04    369s] (I)      
[01/19 00:17:04    369s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:17:04    369s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:17:04    369s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:17:04    369s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:17:04    369s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:17:04    369s] [NR-eGR]  Metal1 ( 1)        39( 0.54%)         0( 0.00%)   ( 0.54%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:17:04    369s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:17:04    369s] [NR-eGR]        Total        40( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/19 00:17:04    369s] [NR-eGR] 
[01/19 00:17:04    369s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2318.16 MB )
[01/19 00:17:04    369s] (I)      total 2D Cap : 1672653 = (882918 H, 789735 V)
[01/19 00:17:04    369s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:17:04    369s] (I)      ============= Track Assignment ============
[01/19 00:17:04    369s] (I)      Started Track Assignment (1T) ( Curr Mem: 2318.16 MB )
[01/19 00:17:04    369s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:17:04    369s] (I)      Run Multi-thread track assignment
[01/19 00:17:04    369s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2318.16 MB )
[01/19 00:17:04    369s] (I)      Started Export ( Curr Mem: 2318.16 MB )
[01/19 00:17:04    369s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:17:04    369s] [NR-eGR] ------------------------------------
[01/19 00:17:04    369s] [NR-eGR]  Metal1   (1H)         15347  42711 
[01/19 00:17:04    369s] [NR-eGR]  Metal2   (2V)         71688  28348 
[01/19 00:17:04    369s] [NR-eGR]  Metal3   (3H)         70358   5388 
[01/19 00:17:04    369s] [NR-eGR]  Metal4   (4V)         28012   1900 
[01/19 00:17:04    369s] [NR-eGR]  Metal5   (5H)         12476    569 
[01/19 00:17:04    369s] [NR-eGR]  Metal6   (6V)          2745      6 
[01/19 00:17:04    369s] [NR-eGR]  Metal7   (7H)            44      0 
[01/19 00:17:04    369s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:17:04    369s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:17:04    369s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:17:04    369s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:17:04    369s] [NR-eGR] ------------------------------------
[01/19 00:17:04    369s] [NR-eGR]           Total       200670  78922 
[01/19 00:17:04    369s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:17:04    369s] [NR-eGR] Total half perimeter of net bounding box: 219657um
[01/19 00:17:04    369s] [NR-eGR] Total length: 200670um, number of vias: 78922
[01/19 00:17:04    369s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:17:04    369s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/19 00:17:04    369s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:17:04    369s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2318.16 MB )
[01/19 00:17:04    369s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2297.16 MB )
[01/19 00:17:04    369s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:17:04    369s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:17:04    369s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:17:04    369s] (I)       Early Global Route kernel              100.00%  533.52 sec  534.24 sec  0.72 sec  0.72 sec 
[01/19 00:17:04    369s] (I)       +-Import and model                      38.19%  533.53 sec  533.80 sec  0.27 sec  0.27 sec 
[01/19 00:17:04    369s] (I)       | +-Create place DB                      6.04%  533.53 sec  533.57 sec  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)       | | +-Import place data                  6.01%  533.53 sec  533.57 sec  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read instances and placement     1.59%  533.53 sec  533.54 sec  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read nets                        4.36%  533.54 sec  533.57 sec  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)       | +-Create route DB                     30.85%  533.57 sec  533.79 sec  0.22 sec  0.22 sec 
[01/19 00:17:04    369s] (I)       | | +-Import route data (1T)            30.79%  533.57 sec  533.79 sec  0.22 sec  0.22 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read blockages ( Layer 1-11 )   21.62%  533.58 sec  533.73 sec  0.16 sec  0.15 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read routing blockages         0.00%  533.58 sec  533.58 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read instance blockages       21.23%  533.58 sec  533.73 sec  0.15 sec  0.15 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read PG blockages              0.12%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read clock blockages           0.01%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read other blockages           0.01%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read halo blockages            0.04%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Read boundary cut boxes        0.00%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read blackboxes                  0.00%  533.73 sec  533.73 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read prerouted                   0.51%  533.73 sec  533.74 sec  0.00 sec  0.01 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read unlegalized nets            0.25%  533.74 sec  533.74 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Read nets                        0.50%  533.74 sec  533.74 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Set up via pillars               0.01%  533.74 sec  533.74 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Initialize 3D grid graph         0.10%  533.74 sec  533.74 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Model blockage capacity          6.44%  533.75 sec  533.79 sec  0.05 sec  0.05 sec 
[01/19 00:17:04    369s] (I)       | | | | +-Initialize 3D capacity         6.16%  533.75 sec  533.79 sec  0.04 sec  0.05 sec 
[01/19 00:17:04    369s] (I)       | +-Read aux data                        0.00%  533.79 sec  533.79 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | +-Others data preparation              0.14%  533.79 sec  533.79 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | +-Create route kernel                  0.80%  533.79 sec  533.80 sec  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)       +-Global Routing                        23.49%  533.80 sec  533.97 sec  0.17 sec  0.17 sec 
[01/19 00:17:04    369s] (I)       | +-Initialization                       0.37%  533.80 sec  533.80 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | +-Net group 1                         21.55%  533.81 sec  533.96 sec  0.15 sec  0.16 sec 
[01/19 00:17:04    369s] (I)       | | +-Generate topology                  1.67%  533.81 sec  533.82 sec  0.01 sec  0.02 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1a                           4.34%  533.82 sec  533.85 sec  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)       | | | +-Pattern routing (1T)             3.76%  533.82 sec  533.85 sec  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)       | | | +-Add via demand to 2D             0.50%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1b                           0.03%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1c                           0.00%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1d                           0.00%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1e                           0.04%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | | +-Route legalization               0.00%  533.85 sec  533.85 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | | +-Phase 1l                          14.67%  533.85 sec  533.96 sec  0.11 sec  0.11 sec 
[01/19 00:17:04    369s] (I)       | | | +-Layer assignment (1T)           14.30%  533.86 sec  533.96 sec  0.10 sec  0.10 sec 
[01/19 00:17:04    369s] (I)       | +-Clean cong LA                        0.00%  533.96 sec  533.96 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       +-Export 3D cong map                     1.05%  533.97 sec  533.98 sec  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)       | +-Export 2D cong map                   0.08%  533.98 sec  533.98 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       +-Extract Global 3D Wires                0.47%  533.98 sec  533.98 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       +-Track Assignment (1T)                 20.36%  533.98 sec  534.13 sec  0.15 sec  0.15 sec 
[01/19 00:17:04    369s] (I)       | +-Initialization                       0.09%  533.98 sec  533.98 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       | +-Track Assignment Kernel             19.90%  533.98 sec  534.13 sec  0.14 sec  0.15 sec 
[01/19 00:17:04    369s] (I)       | +-Free Memory                          0.00%  534.13 sec  534.13 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       +-Export                                14.85%  534.13 sec  534.24 sec  0.11 sec  0.10 sec 
[01/19 00:17:04    369s] (I)       | +-Export DB wires                      8.14%  534.13 sec  534.19 sec  0.06 sec  0.06 sec 
[01/19 00:17:04    369s] (I)       | | +-Export all nets                    5.99%  534.13 sec  534.17 sec  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)       | | +-Set wire vias                      1.76%  534.17 sec  534.19 sec  0.01 sec  0.02 sec 
[01/19 00:17:04    369s] (I)       | +-Report wirelength                    3.26%  534.19 sec  534.21 sec  0.02 sec  0.02 sec 
[01/19 00:17:04    369s] (I)       | +-Update net boxes                     3.35%  534.21 sec  534.24 sec  0.02 sec  0.02 sec 
[01/19 00:17:04    369s] (I)       | +-Update timing                        0.00%  534.24 sec  534.24 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)       +-Postprocess design                     0.33%  534.24 sec  534.24 sec  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)      ===================== Summary by functions =====================
[01/19 00:17:04    369s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:17:04    369s] (I)      ----------------------------------------------------------------
[01/19 00:17:04    369s] (I)        0  Early Global Route kernel      100.00%  0.72 sec  0.72 sec 
[01/19 00:17:04    369s] (I)        1  Import and model                38.19%  0.27 sec  0.27 sec 
[01/19 00:17:04    369s] (I)        1  Global Routing                  23.49%  0.17 sec  0.17 sec 
[01/19 00:17:04    369s] (I)        1  Track Assignment (1T)           20.36%  0.15 sec  0.15 sec 
[01/19 00:17:04    369s] (I)        1  Export                          14.85%  0.11 sec  0.10 sec 
[01/19 00:17:04    369s] (I)        1  Export 3D cong map               1.05%  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)        1  Extract Global 3D Wires          0.47%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        1  Postprocess design               0.33%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Create route DB                 30.85%  0.22 sec  0.22 sec 
[01/19 00:17:04    369s] (I)        2  Net group 1                     21.55%  0.15 sec  0.16 sec 
[01/19 00:17:04    369s] (I)        2  Track Assignment Kernel         19.90%  0.14 sec  0.15 sec 
[01/19 00:17:04    369s] (I)        2  Export DB wires                  8.14%  0.06 sec  0.06 sec 
[01/19 00:17:04    369s] (I)        2  Create place DB                  6.04%  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)        2  Update net boxes                 3.35%  0.02 sec  0.02 sec 
[01/19 00:17:04    369s] (I)        2  Report wirelength                3.26%  0.02 sec  0.02 sec 
[01/19 00:17:04    369s] (I)        2  Create route kernel              0.80%  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)        2  Initialization                   0.46%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        3  Import route data (1T)          30.79%  0.22 sec  0.22 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1l                        14.67%  0.11 sec  0.11 sec 
[01/19 00:17:04    369s] (I)        3  Import place data                6.01%  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)        3  Export all nets                  5.99%  0.04 sec  0.04 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1a                         4.34%  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)        3  Set wire vias                    1.76%  0.01 sec  0.02 sec 
[01/19 00:17:04    369s] (I)        3  Generate topology                1.67%  0.01 sec  0.02 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Read blockages ( Layer 1-11 )   21.62%  0.16 sec  0.15 sec 
[01/19 00:17:04    369s] (I)        4  Layer assignment (1T)           14.30%  0.10 sec  0.10 sec 
[01/19 00:17:04    369s] (I)        4  Model blockage capacity          6.44%  0.05 sec  0.05 sec 
[01/19 00:17:04    369s] (I)        4  Read nets                        4.86%  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)        4  Pattern routing (1T)             3.76%  0.03 sec  0.03 sec 
[01/19 00:17:04    369s] (I)        4  Read instances and placement     1.59%  0.01 sec  0.01 sec 
[01/19 00:17:04    369s] (I)        4  Read prerouted                   0.51%  0.00 sec  0.01 sec 
[01/19 00:17:04    369s] (I)        4  Add via demand to 2D             0.50%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Read unlegalized nets            0.25%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read instance blockages         21.23%  0.15 sec  0.15 sec 
[01/19 00:17:04    369s] (I)        5  Initialize 3D capacity           6.16%  0.04 sec  0.05 sec 
[01/19 00:17:04    369s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:17:04    369s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/19 00:17:04    369s]     Routing using NR in eGR->NR Step done.
[01/19 00:17:04    369s] Net route status summary:
[01/19 00:17:04    369s]   Clock:        45 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=45, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:17:04    369s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:17:04    369s] 
[01/19 00:17:04    369s] CCOPT: Done with clock implementation routing.
[01/19 00:17:04    369s] 
[01/19 00:17:04    369s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.6 real=0:00:25.5)
[01/19 00:17:04    369s]   Clock implementation routing done.
[01/19 00:17:04    369s]   Leaving CCOpt scope - extractRC...
[01/19 00:17:04    369s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/19 00:17:04    369s] Extraction called for design 'picorv32' of instances=10711 and nets=12717 using extraction engine 'preRoute' .
[01/19 00:17:04    369s] PreRoute RC Extraction called for design picorv32.
[01/19 00:17:04    369s] RC Extraction called in multi-corner(1) mode.
[01/19 00:17:04    369s] RCMode: PreRoute
[01/19 00:17:04    369s]       RC Corner Indexes            0   
[01/19 00:17:04    369s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:17:04    369s] Resistance Scaling Factor    : 1.00000 
[01/19 00:17:04    369s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:17:04    369s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:17:04    369s] Shrink Factor                : 1.00000
[01/19 00:17:04    369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:17:04    369s] Using Quantus QRC technology file ...
[01/19 00:17:04    369s] 
[01/19 00:17:04    369s] Trim Metal Layers:
[01/19 00:17:04    369s] LayerId::1 widthSet size::2
[01/19 00:17:04    369s] LayerId::2 widthSet size::2
[01/19 00:17:04    369s] LayerId::3 widthSet size::2
[01/19 00:17:04    369s] LayerId::4 widthSet size::2
[01/19 00:17:04    369s] LayerId::5 widthSet size::2
[01/19 00:17:04    369s] LayerId::6 widthSet size::2
[01/19 00:17:04    369s] LayerId::7 widthSet size::2
[01/19 00:17:04    369s] LayerId::8 widthSet size::2
[01/19 00:17:04    369s] LayerId::9 widthSet size::2
[01/19 00:17:04    369s] LayerId::10 widthSet size::2
[01/19 00:17:04    369s] LayerId::11 widthSet size::2
[01/19 00:17:04    369s] Updating RC grid for preRoute extraction ...
[01/19 00:17:04    369s] eee: pegSigSF::1.070000
[01/19 00:17:04    369s] Initializing multi-corner resistance tables ...
[01/19 00:17:04    369s] eee: l::1 avDens::0.144185 usedTrk::2725.101839 availTrk::18900.000000 sigTrk::2725.101839
[01/19 00:17:04    369s] eee: l::2 avDens::0.277020 usedTrk::4192.289476 availTrk::15133.500000 sigTrk::4192.289476
[01/19 00:17:04    369s] eee: l::3 avDens::0.259753 usedTrk::4114.482453 availTrk::15840.000000 sigTrk::4114.482453
[01/19 00:17:04    369s] eee: l::4 avDens::0.114726 usedTrk::1638.112277 availTrk::14278.500000 sigTrk::1638.112277
[01/19 00:17:04    369s] eee: l::5 avDens::0.051633 usedTrk::729.580700 availTrk::14130.000000 sigTrk::729.580700
[01/19 00:17:04    369s] eee: l::6 avDens::0.014669 usedTrk::160.540058 availTrk::10944.000000 sigTrk::160.540058
[01/19 00:17:04    369s] eee: l::7 avDens::0.009617 usedTrk::2.596491 availTrk::270.000000 sigTrk::2.596491
[01/19 00:17:04    369s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:17:04    369s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:17:04    369s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:17:04    369s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:17:04    369s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:04    369s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253607 uaWl=1.000000 uaWlH=0.200720 aWlH=0.000000 lMod=0 pMax=0.815300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:17:04    369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2297.164M)
[01/19 00:17:04    369s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/19 00:17:04    369s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:17:04    369s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:17:04    369s] End AAE Lib Interpolated Model. (MEM=2297.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:17:04    369s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:04    369s]   Clock DAG stats after routing clock trees:
[01/19 00:17:04    369s]     cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:04    369s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:04    369s]     misc counts      : r=1, pp=0
[01/19 00:17:04    369s]     cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:04    369s]     cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:04    369s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:04    369s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:04    369s]     wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:04    369s]     hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:04    369s]   Clock DAG net violations after routing clock trees:
[01/19 00:17:04    369s]     Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:04    369s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/19 00:17:04    369s]     Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:04    369s]     Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:04    369s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/19 00:17:04    369s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:04    369s]   Clock DAG hash after routing clock trees: 17903083210851611277 1137735040595609083
[01/19 00:17:04    369s]   CTS services accumulated run-time stats after routing clock trees:
[01/19 00:17:04    369s]     delay calculator: calls=13168, total_wall_time=0.754s, mean_wall_time=0.057ms
[01/19 00:17:04    369s]     legalizer: calls=3579, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/19 00:17:04    369s]     steiner router: calls=9810, total_wall_time=2.228s, mean_wall_time=0.227ms
[01/19 00:17:04    369s]   Primary reporting skew groups after routing clock trees:
[01/19 00:17:04    369s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:04    369s]         min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:04    369s]         max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:04    369s]   Skew group summary after routing clock trees:
[01/19 00:17:04    369s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:04    369s]   CCOpt::Phase::Routing done. (took cpu=0:00:25.9 real=0:00:25.8)
[01/19 00:17:04    369s]   CCOpt::Phase::PostConditioning...
[01/19 00:17:04    369s]   Leaving CCOpt scope - Initializing placement interface...
[01/19 00:17:04    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:2344.9M, EPOCH TIME: 1705616224.668483
[01/19 00:17:04    369s] Processing tracks to init pin-track alignment.
[01/19 00:17:04    369s] z: 2, totalTracks: 1
[01/19 00:17:04    369s] z: 4, totalTracks: 1
[01/19 00:17:04    369s] z: 6, totalTracks: 1
[01/19 00:17:04    369s] z: 8, totalTracks: 1
[01/19 00:17:04    369s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:04    369s] All LLGs are deleted
[01/19 00:17:04    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:04    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:04    369s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2344.9M, EPOCH TIME: 1705616224.676508
[01/19 00:17:04    369s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2344.9M, EPOCH TIME: 1705616224.676861
[01/19 00:17:04    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2344.9M, EPOCH TIME: 1705616224.679739
[01/19 00:17:04    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:04    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:04    369s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2344.9M, EPOCH TIME: 1705616224.681581
[01/19 00:17:04    369s] Max number of tech site patterns supported in site array is 256.
[01/19 00:17:04    369s] Core basic site is CoreSite
[01/19 00:17:04    369s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2344.9M, EPOCH TIME: 1705616224.708931
[01/19 00:17:04    369s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:17:04    369s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:17:04    369s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2344.9M, EPOCH TIME: 1705616224.710905
[01/19 00:17:04    369s] Fast DP-INIT is on for default
[01/19 00:17:04    369s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:17:04    369s] Atter site array init, number of instance map data is 0.
[01/19 00:17:04    369s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2344.9M, EPOCH TIME: 1705616224.715083
[01/19 00:17:04    369s] 
[01/19 00:17:04    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:04    369s] OPERPROF:     Starting CMU at level 3, MEM:2344.9M, EPOCH TIME: 1705616224.720541
[01/19 00:17:04    369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2344.9M, EPOCH TIME: 1705616224.721815
[01/19 00:17:04    369s] 
[01/19 00:17:04    369s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:17:04    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2344.9M, EPOCH TIME: 1705616224.723284
[01/19 00:17:04    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2344.9M, EPOCH TIME: 1705616224.723370
[01/19 00:17:04    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2344.9M, EPOCH TIME: 1705616224.723435
[01/19 00:17:04    369s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2344.9MB).
[01/19 00:17:04    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2344.9M, EPOCH TIME: 1705616224.725233
[01/19 00:17:04    369s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:04    369s]   Removing CTS place status from clock tree and sinks.
[01/19 00:17:04    369s]   Removed CTS place status from 44 clock cells (out of 46 ) and 0 clock sinks (out of 0 ).
[01/19 00:17:04    369s]   Legalizer reserving space for clock trees
[01/19 00:17:04    369s]   PostConditioning...
[01/19 00:17:04    369s]     PostConditioning active optimizations:
[01/19 00:17:04    369s]      - DRV fixing with initial upsizing, sizing and buffering
[01/19 00:17:04    369s]      - Skew fixing with sizing
[01/19 00:17:04    369s]     
[01/19 00:17:04    369s]     Currently running CTS, using active skew data
[01/19 00:17:04    369s]     Reset bufferability constraints...
[01/19 00:17:04    369s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/19 00:17:04    369s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:17:04    369s]     PostConditioning Upsizing To Fix DRVs...
[01/19 00:17:04    369s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 17903083210851611277 1137735040595609083
[01/19 00:17:04    369s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    369s]         delay calculator: calls=13168, total_wall_time=0.754s, mean_wall_time=0.057ms
[01/19 00:17:04    369s]         legalizer: calls=3623, total_wall_time=0.087s, mean_wall_time=0.024ms
[01/19 00:17:04    369s]         steiner router: calls=9810, total_wall_time=2.228s, mean_wall_time=0.227ms
[01/19 00:17:04    369s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=2335.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:17:04    369s] **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[01/19 00:17:04    369s] ...20% ...40% ...60% ...80% ...100% 
[01/19 00:17:04    369s]       CCOpt-PostConditioning: considered: 45, tested: 45, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
[01/19 00:17:04    369s]       
[01/19 00:17:04    369s]       Statistics: Fix DRVs (initial upsizing):
[01/19 00:17:04    369s]       ========================================
[01/19 00:17:04    369s]       
[01/19 00:17:04    369s]       Cell changes by Net Type:
[01/19 00:17:04    369s]       
[01/19 00:17:04    369s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:04    369s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/19 00:17:04    369s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:04    369s]       top                0                    0           0            0                    0                  0
[01/19 00:17:04    369s]       trunk              0                    0           0            0                    0                  0
[01/19 00:17:04    369s]       leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[01/19 00:17:04    369s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:04    369s]       Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[01/19 00:17:04    369s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:04    369s]       
[01/19 00:17:04    369s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[01/19 00:17:04    369s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/19 00:17:04    369s]       
[01/19 00:17:04    370s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:04    370s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:04    370s]         misc counts      : r=1, pp=0
[01/19 00:17:04    370s]         cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:04    370s]         cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:04    370s]         sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:04    370s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:04    370s]         wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:04    370s]         hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:04    370s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:04    370s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:04    370s]         Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:04    370s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/19 00:17:04    370s]          Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:04    370s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 17903083210851611277 1137735040595609083
[01/19 00:17:04    370s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         delay calculator: calls=13197, total_wall_time=0.755s, mean_wall_time=0.057ms
[01/19 00:17:04    370s]         legalizer: calls=3628, total_wall_time=0.087s, mean_wall_time=0.024ms
[01/19 00:17:04    370s]         steiner router: calls=9834, total_wall_time=2.228s, mean_wall_time=0.227ms
[01/19 00:17:04    370s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459], skew [0.065 vs 0.200]
[01/19 00:17:04    370s]             min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:04    370s]             max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:04    370s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/19 00:17:04    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459], skew [0.065 vs 0.200]
[01/19 00:17:04    370s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:17:04    370s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:04    370s]     Recomputing CTS skew targets...
[01/19 00:17:04    370s]     Resolving skew group constraints...
[01/19 00:17:04    370s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/19 00:17:04    370s]     Resolving skew group constraints done.
[01/19 00:17:04    370s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:04    370s]     PostConditioning Fixing DRVs...
[01/19 00:17:04    370s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 17903083210851611277 1137735040595609083
[01/19 00:17:04    370s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/19 00:17:04    370s]         delay calculator: calls=13197, total_wall_time=0.755s, mean_wall_time=0.057ms
[01/19 00:17:04    370s]         legalizer: calls=3628, total_wall_time=0.087s, mean_wall_time=0.024ms
[01/19 00:17:04    370s]         steiner router: calls=9834, total_wall_time=2.228s, mean_wall_time=0.227ms
[01/19 00:17:04    370s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:17:05    370s]       CCOpt-PostConditioning: considered: 45, tested: 45, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Statistics: Fix DRVs (cell sizing):
[01/19 00:17:05    370s]       ===================================
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Cell changes by Net Type:
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       top                0                    0           0            0                    0                  0
[01/19 00:17:05    370s]       trunk              0                    0           0            0                    0                  0
[01/19 00:17:05    370s]       leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[01/19 00:17:05    370s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:05    370s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:05    370s]         misc counts      : r=1, pp=0
[01/19 00:17:05    370s]         cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:05    370s]         cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:05    370s]         sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:05    370s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:05    370s]         wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:05    370s]         hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:05    370s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:05    370s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]         Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/19 00:17:05    370s]          Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:05    370s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 17903083210851611277 1137735040595609083
[01/19 00:17:05    370s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         delay calculator: calls=13354, total_wall_time=0.765s, mean_wall_time=0.057ms
[01/19 00:17:05    370s]         legalizer: calls=3645, total_wall_time=0.088s, mean_wall_time=0.024ms
[01/19 00:17:05    370s]         steiner router: calls=9835, total_wall_time=2.229s, mean_wall_time=0.227ms
[01/19 00:17:05    370s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459], skew [0.065 vs 0.200]
[01/19 00:17:05    370s]             min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:05    370s]             max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:05    370s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/19 00:17:05    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459], skew [0.065 vs 0.200]
[01/19 00:17:05    370s]       Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:17:05    370s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/19 00:17:05    370s]     Buffering to fix DRVs...
[01/19 00:17:05    370s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/19 00:17:05    370s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:17:05    370s]     Inserted 0 buffers and inverters.
[01/19 00:17:05    370s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/19 00:17:05    370s]     CCOpt-PostConditioning: nets considered: 45, nets tested: 45, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
[01/19 00:17:05    370s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:05    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:05    370s]       misc counts      : r=1, pp=0
[01/19 00:17:05    370s]       cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:05    370s]       cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:05    370s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:05    370s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:05    370s]       wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:05    370s]       hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:05    370s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:05    370s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]       Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/19 00:17:05    370s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:05    370s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 17903083210851611277 1137735040595609083
[01/19 00:17:05    370s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       delay calculator: calls=14163, total_wall_time=0.791s, mean_wall_time=0.056ms
[01/19 00:17:05    370s]       legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:05    370s]       steiner router: calls=10273, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:05    370s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    370s]           min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:05    370s]           max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:05    370s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/19 00:17:05    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    370s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     Slew Diagnostics: After DRV fixing
[01/19 00:17:05    370s]     ==================================
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     Global Causes:
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     -----
[01/19 00:17:05    370s]     Cause
[01/19 00:17:05    370s]     -----
[01/19 00:17:05    370s]       (empty table)
[01/19 00:17:05    370s]     -----
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     Top 5 overslews:
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     ---------------------------------------------------------------------------------
[01/19 00:17:05    370s]     Overslew    Causes                                          Driving Pin
[01/19 00:17:05    370s]     ---------------------------------------------------------------------------------
[01/19 00:17:05    370s]     0.018ns     1. Failed to initialize route and RC mapping    CTS_ccl_a_buf_00037/Y
[01/19 00:17:05    370s]        -        2. Skew would be damaged                                  -
[01/19 00:17:05    370s]     0.012ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00012/Y
[01/19 00:17:05    370s]        -        2. Skew would be damaged                                  -
[01/19 00:17:05    370s]     0.011ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00008/Y
[01/19 00:17:05    370s]        -        2. Skew would be damaged                                  -
[01/19 00:17:05    370s]     0.003ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00021/Y
[01/19 00:17:05    370s]        -        2. Skew would be damaged                                  -
[01/19 00:17:05    370s]     0.002ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00024/Y
[01/19 00:17:05    370s]        -        2. Skew would be damaged                                  -
[01/19 00:17:05    370s]     ---------------------------------------------------------------------------------
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     Slew diagnostics counts from the 6 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     Cause                                        Occurences
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     Inst already optimally sized                     5
[01/19 00:17:05    370s]     Skew would be damaged                            5
[01/19 00:17:05    370s]     Failed to initialize route and RC mapping        1
[01/19 00:17:05    370s]     Route buffering full search disabled             1
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     Violation diagnostics counts from the 6 nodes that have violations:
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     Cause                                        Occurences
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     Inst already optimally sized                     5
[01/19 00:17:05    370s]     Skew would be damaged                            5
[01/19 00:17:05    370s]     Failed to initialize route and RC mapping        1
[01/19 00:17:05    370s]     Route buffering full search disabled             1
[01/19 00:17:05    370s]     -------------------------------------------------------
[01/19 00:17:05    370s]     
[01/19 00:17:05    370s]     PostConditioning Fixing Skew by cell sizing...
[01/19 00:17:05    370s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 17903083210851611277 1137735040595609083
[01/19 00:17:05    370s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         delay calculator: calls=14163, total_wall_time=0.791s, mean_wall_time=0.056ms
[01/19 00:17:05    370s]         legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:05    370s]         steiner router: calls=10273, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:05    370s]       Path optimization required 0 stage delay updates 
[01/19 00:17:05    370s]       Resized 0 clock insts to decrease delay.
[01/19 00:17:05    370s]       Fixing short paths with downsize only
[01/19 00:17:05    370s]       Path optimization required 0 stage delay updates 
[01/19 00:17:05    370s]       Resized 0 clock insts to increase delay.
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Statistics: Fix Skew (cell sizing):
[01/19 00:17:05    370s]       ===================================
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Cell changes by Net Type:
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       top                0            0           0            0                    0                0
[01/19 00:17:05    370s]       trunk              0            0           0            0                    0                0
[01/19 00:17:05    370s]       leaf               0            0           0            0                    0                0
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       Total              0            0           0            0                    0                0
[01/19 00:17:05    370s]       -------------------------------------------------------------------------------------------------
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/19 00:17:05    370s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/19 00:17:05    370s]       
[01/19 00:17:05    370s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:05    370s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:05    370s]         misc counts      : r=1, pp=0
[01/19 00:17:05    370s]         cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:05    370s]         cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:05    370s]         sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:05    370s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:05    370s]         wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:05    370s]         hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:05    370s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:05    370s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]         Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    370s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/19 00:17:05    370s]          Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:05    370s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 17903083210851611277 1137735040595609083
[01/19 00:17:05    370s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         delay calculator: calls=14163, total_wall_time=0.791s, mean_wall_time=0.056ms
[01/19 00:17:05    370s]         legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:05    370s]         steiner router: calls=10273, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:05    370s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    370s]             min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:05    370s]             max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:05    370s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/19 00:17:05    370s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    370s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:17:05    370s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:17:05    370s]     Reconnecting optimized routes...
[01/19 00:17:05    370s]     Reset timing graph...
[01/19 00:17:05    370s] Ignoring AAE DB Resetting ...
[01/19 00:17:05    370s]     Reset timing graph done.
[01/19 00:17:05    370s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:17:05    370s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/19 00:17:05    370s]     Set dirty flag on 0 instances, 0 nets
[01/19 00:17:05    370s]   PostConditioning done.
[01/19 00:17:05    370s] Net route status summary:
[01/19 00:17:05    370s]   Clock:        45 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=45, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:17:05    370s]   Non-clock: 12672 (unrouted=1270, trialRouted=11402, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:17:05    370s]   Update timing and DAG stats after post-conditioning...
[01/19 00:17:05    370s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:17:05    370s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:17:05    370s] End AAE Lib Interpolated Model. (MEM=2354.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:17:05    370s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:05    371s]   Clock DAG stats after post-conditioning:
[01/19 00:17:05    371s]     cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:05    371s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:05    371s]     misc counts      : r=1, pp=0
[01/19 00:17:05    371s]     cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:05    371s]     cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:05    371s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:05    371s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:05    371s]     wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:05    371s]     hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:05    371s]   Clock DAG net violations after post-conditioning:
[01/19 00:17:05    371s]     Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:05    371s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/19 00:17:05    371s]     Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    371s]     Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    371s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/19 00:17:05    371s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:05    371s]   Clock DAG hash after post-conditioning: 17903083210851611277 1137735040595609083
[01/19 00:17:05    371s]   CTS services accumulated run-time stats after post-conditioning:
[01/19 00:17:05    371s]     delay calculator: calls=14208, total_wall_time=0.794s, mean_wall_time=0.056ms
[01/19 00:17:05    371s]     legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:05    371s]     steiner router: calls=10274, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:05    371s]   Primary reporting skew groups after post-conditioning:
[01/19 00:17:05    371s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    371s]         min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:05    371s]         max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:05    371s]   Skew group summary after post-conditioning:
[01/19 00:17:05    371s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:05    371s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/19 00:17:05    371s]   Setting CTS place status to fixed for clock tree and sinks.
[01/19 00:17:05    371s]   numClockCells = 46, numClockCellsFixed = 46, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/19 00:17:05    371s]   Post-balance tidy up or trial balance steps...
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG stats at end of CTS:
[01/19 00:17:05    371s]   ==============================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   ---------------------------------------------------------
[01/19 00:17:05    371s]   Cell type                 Count    Area       Capacitance
[01/19 00:17:05    371s]   ---------------------------------------------------------
[01/19 00:17:05    371s]   Buffers                    44      102.942       0.017
[01/19 00:17:05    371s]   Inverters                   0        0.000       0.000
[01/19 00:17:05    371s]   Integrated Clock Gates      0        0.000       0.000
[01/19 00:17:05    371s]   Discrete Clock Gates        0        0.000       0.000
[01/19 00:17:05    371s]   Clock Logic                 0        0.000       0.000
[01/19 00:17:05    371s]   All                        44      102.942       0.017
[01/19 00:17:05    371s]   ---------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG sink counts at end of CTS:
[01/19 00:17:05    371s]   ====================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -------------------------
[01/19 00:17:05    371s]   Sink type           Count
[01/19 00:17:05    371s]   -------------------------
[01/19 00:17:05    371s]   Regular             1961
[01/19 00:17:05    371s]   Enable Latch           0
[01/19 00:17:05    371s]   Load Capacitance       0
[01/19 00:17:05    371s]   Antenna Diode          0
[01/19 00:17:05    371s]   Node Sink              0
[01/19 00:17:05    371s]   Total               1961
[01/19 00:17:05    371s]   -------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG wire lengths at end of CTS:
[01/19 00:17:05    371s]   =====================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   --------------------
[01/19 00:17:05    371s]   Type     Wire Length
[01/19 00:17:05    371s]   --------------------
[01/19 00:17:05    371s]   Top          0.000
[01/19 00:17:05    371s]   Trunk      867.122
[01/19 00:17:05    371s]   Leaf      7574.300
[01/19 00:17:05    371s]   Total     8441.422
[01/19 00:17:05    371s]   --------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG hp wire lengths at end of CTS:
[01/19 00:17:05    371s]   ========================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -----------------------
[01/19 00:17:05    371s]   Type     hp Wire Length
[01/19 00:17:05    371s]   -----------------------
[01/19 00:17:05    371s]   Top            0.000
[01/19 00:17:05    371s]   Trunk        535.730
[01/19 00:17:05    371s]   Leaf        2743.000
[01/19 00:17:05    371s]   Total       3278.730
[01/19 00:17:05    371s]   -----------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG capacitances at end of CTS:
[01/19 00:17:05    371s]   =====================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   --------------------------------
[01/19 00:17:05    371s]   Type     Gate     Wire     Total
[01/19 00:17:05    371s]   --------------------------------
[01/19 00:17:05    371s]   Top      0.000    0.000    0.000
[01/19 00:17:05    371s]   Trunk    0.017    0.064    0.081
[01/19 00:17:05    371s]   Leaf     0.412    0.616    1.028
[01/19 00:17:05    371s]   Total    0.429    0.680    1.109
[01/19 00:17:05    371s]   --------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG sink capacitances at end of CTS:
[01/19 00:17:05    371s]   ==========================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -----------------------------------------------
[01/19 00:17:05    371s]   Total    Average    Std. Dev.    Min      Max
[01/19 00:17:05    371s]   -----------------------------------------------
[01/19 00:17:05    371s]   0.412     0.000       0.000      0.000    0.000
[01/19 00:17:05    371s]   -----------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG net violations at end of CTS:
[01/19 00:17:05    371s]   =======================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   ---------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/19 00:17:05    371s]   ---------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Remaining Transition    ns         6       0.008       0.007      0.048    [0.018, 0.012, 0.011, 0.003, 0.002, 0.002]
[01/19 00:17:05    371s]   ---------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/19 00:17:05    371s]   ====================================================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/19 00:17:05    371s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Trunk       0.200       4       0.183       0.030      0.144    0.218    {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}     {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    371s]   Leaf        0.200      41       0.178       0.030      0.111    0.212    {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns}    {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:05    371s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG library cell distribution at end of CTS:
[01/19 00:17:05    371s]   ==================================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -----------------------------------------
[01/19 00:17:05    371s]   Name        Type      Inst     Inst Area 
[01/19 00:17:05    371s]                         Count    (um^2)
[01/19 00:17:05    371s]   -----------------------------------------
[01/19 00:17:05    371s]   CLKBUFX4    buffer     38        90.972
[01/19 00:17:05    371s]   CLKBUFX3    buffer      5        10.260
[01/19 00:17:05    371s]   BUFX2       buffer      1         1.710
[01/19 00:17:05    371s]   -----------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Clock DAG hash at end of CTS: 17903083210851611277 1137735040595609083
[01/19 00:17:05    371s]   CTS services accumulated run-time stats at end of CTS:
[01/19 00:17:05    371s]     delay calculator: calls=14208, total_wall_time=0.794s, mean_wall_time=0.056ms
[01/19 00:17:05    371s]     legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:05    371s]     steiner router: calls=10274, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Primary reporting skew groups summary at end of CTS:
[01/19 00:17:05    371s]   ====================================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.393     0.459     0.065       0.200         0.004           0.002           0.428        0.014     100% {0.393, 0.459}
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Skew group summary at end of CTS:
[01/19 00:17:05    371s]   =================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.393     0.459     0.065       0.200         0.004           0.002           0.428        0.014     100% {0.393, 0.459}
[01/19 00:17:05    371s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Found a total of 320 clock tree pins with a slew violation.
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/19 00:17:05    371s]   ======================================================================
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Target and measured clock slews (in ns):
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   ------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/19 00:17:05    371s]                                           amount     target  achieved  touch  net?   source    
[01/19 00:17:05    371s]                                                                        net?                    
[01/19 00:17:05    371s]   ------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00018/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00013/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00012/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00010/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00009/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00008/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00004/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00002/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00001/A
[01/19 00:17:05    371s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00037/Y
[01/19 00:17:05    371s]   ------------------------------------------------------------------------------------------------------------------
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Target sources:
[01/19 00:17:05    371s]   auto extracted - target was extracted from SDC.
[01/19 00:17:05    371s]   auto computed - target was computed when balancing trees.
[01/19 00:17:05    371s]   explicit - target is explicitly set via target_max_trans property.
[01/19 00:17:05    371s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/19 00:17:05    371s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/19 00:17:05    371s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/19 00:17:05    371s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/19 00:17:05    371s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   
[01/19 00:17:05    371s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:17:05    371s] Synthesizing clock trees done.
[01/19 00:17:05    371s] Tidy Up And Update Timing...
[01/19 00:17:05    371s] External - Set all clocks to propagated mode...
[01/19 00:17:05    371s] Innovus updating I/O latencies
[01/19 00:17:06    371s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:17:06    371s] #################################################################################
[01/19 00:17:06    371s] # Design Stage: PreRoute
[01/19 00:17:06    371s] # Design Name: picorv32
[01/19 00:17:06    371s] # Design Mode: 45nm
[01/19 00:17:06    371s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:17:06    371s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:17:06    371s] # Signoff Settings: SI Off 
[01/19 00:17:06    371s] #################################################################################
[01/19 00:17:06    371s] Calculate delays in Single mode...
[01/19 00:17:06    372s] Topological Sorting (REAL = 0:00:00.0, MEM = 2361.9M, InitMEM = 2361.9M)
[01/19 00:17:06    372s] Start delay calculation (fullDC) (1 T). (MEM=2361.94)
[01/19 00:17:06    372s] End AAE Lib Interpolated Model. (MEM=2373.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:17:07    372s] Total number of fetched objects 12553
[01/19 00:17:07    372s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:17:07    372s] End delay calculation. (MEM=2380.34 CPU=0:00:00.2 REAL=0:00:00.0)
[01/19 00:17:07    372s] End delay calculation (fullDC). (MEM=2380.34 CPU=0:00:00.6 REAL=0:00:01.0)
[01/19 00:17:07    372s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2380.3M) ***
[01/19 00:17:07    372s] Setting all clocks to propagated mode.
[01/19 00:17:07    372s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.6 real=0:00:01.5)
[01/19 00:17:07    372s] Clock DAG stats after update timingGraph:
[01/19 00:17:07    372s]   cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:17:07    372s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:17:07    372s]   misc counts      : r=1, pp=0
[01/19 00:17:07    372s]   cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:17:07    372s]   cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:17:07    372s]   sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:17:07    372s]   wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.616pF, total=0.680pF
[01/19 00:17:07    372s]   wire lengths     : top=0.000um, trunk=867.122um, leaf=7574.300um, total=8441.422um
[01/19 00:17:07    372s]   hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:17:07    372s] Clock DAG net violations after update timingGraph:
[01/19 00:17:07    372s]   Remaining Transition : {count=6, worst=[0.018ns, 0.012ns, 0.011ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.008ns sd=0.007ns sum=0.048ns
[01/19 00:17:07    372s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/19 00:17:07    372s]   Trunk : target=0.200ns count=4 avg=0.183ns sd=0.030ns min=0.144ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:07    372s]   Leaf  : target=0.200ns count=41 avg=0.178ns sd=0.030ns min=0.111ns max=0.212ns {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 17 <= 0.200ns} {3 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:17:07    372s] Clock DAG library cell distribution after update timingGraph {count}:
[01/19 00:17:07    372s]    Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:17:07    372s] Clock DAG hash after update timingGraph: 17903083210851611277 1137735040595609083
[01/19 00:17:07    372s] CTS services accumulated run-time stats after update timingGraph:
[01/19 00:17:07    372s]   delay calculator: calls=14208, total_wall_time=0.794s, mean_wall_time=0.056ms
[01/19 00:17:07    372s]   legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:17:07    372s]   steiner router: calls=10274, total_wall_time=2.233s, mean_wall_time=0.217ms
[01/19 00:17:07    372s] Primary reporting skew groups after update timingGraph:
[01/19 00:17:07    372s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:07    372s]       min path sink: cpuregs_reg[31][27]/CK
[01/19 00:17:07    372s]       max path sink: genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:17:07    372s] Skew group summary after update timingGraph:
[01/19 00:17:07    372s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.459, avg=0.428, sd=0.014], skew [0.065 vs 0.200], 100% {0.393, 0.459} (wid=0.005 ws=0.004) (gid=0.455 gs=0.064)
[01/19 00:17:07    372s] Logging CTS constraint violations...
[01/19 00:17:07    372s]   Clock tree clk has 6 slew violations.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX3) at (44.400,38.950), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00037/Y with a slew time target of 0.200ns. Achieved a slew time of 0.218ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX4) at (44.000,42.370), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00012/Y with a slew time target of 0.200ns. Achieved a slew time of 0.212ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 62 slew violations below cell CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (92.600,69.730), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00008/Y with a slew time target of 0.200ns. Achieved a slew time of 0.211ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 62 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (45.000,35.530), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00024 (a lib_cell CLKBUFX4) at (197.800,194.560), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00024/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00035 (a lib_cell CLKBUFX4) at (187.200,52.630), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00035/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Type 'man IMPCCOPT-1007' for more detail.
[01/19 00:17:07    372s] Logging CTS constraint violations done.
[01/19 00:17:07    372s] Tidy Up And Update Timing done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/19 00:17:07    372s] Runtime done. (took cpu=0:00:52.2 real=0:00:52.2)
[01/19 00:17:07    372s] Runtime Report Coverage % = 98.6
[01/19 00:17:07    372s] Runtime Summary
[01/19 00:17:07    372s] ===============
[01/19 00:17:07    372s] Clock Runtime:  (39%) Core CTS          20.17 (Init 1.59, Construction 4.51, Implementation 10.61, eGRPC 1.49, PostConditioning 1.18, Other 0.79)
[01/19 00:17:07    372s] Clock Runtime:  (52%) CTS services      27.13 (RefinePlace 1.36, EarlyGlobalClock 1.03, NanoRoute 24.27, ExtractRC 0.47, TimingAnalysis 0.00)
[01/19 00:17:07    372s] Clock Runtime:   (7%) Other CTS          4.11 (Init 1.02, CongRepair/EGR-DP 1.54, TimingUpdate 1.55, Other 0.00)
[01/19 00:17:07    372s] Clock Runtime: (100%) Total             51.41
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Runtime Summary:
[01/19 00:17:07    372s] ================
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:07    372s] wall   % time  children  called  name
[01/19 00:17:07    372s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:07    372s] 52.17  100.00   52.17      0       
[01/19 00:17:07    372s] 52.17  100.00   51.41      1     Runtime
[01/19 00:17:07    372s]  0.16    0.31    0.16      1     CCOpt::Phase::Initialization
[01/19 00:17:07    372s]  0.16    0.31    0.16      1       Check Prerequisites
[01/19 00:17:07    372s]  0.16    0.31    0.00      1         Leaving CCOpt scope - CheckPlace
[01/19 00:17:07    372s]  2.36    4.51    2.34      1     CCOpt::Phase::PreparingToBalance
[01/19 00:17:07    372s]  0.01    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/19 00:17:07    372s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing activity data
[01/19 00:17:07    372s]  0.86    1.65    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/19 00:17:07    372s]  0.18    0.35    0.15      1       Legalization setup
[01/19 00:17:07    372s]  0.11    0.22    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/19 00:17:07    372s]  0.03    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/19 00:17:07    372s]  1.29    2.47    0.00      1       Validating CTS configuration
[01/19 00:17:07    372s]  0.00    0.00    0.00      1         Checking module port directions
[01/19 00:17:07    372s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/19 00:17:07    372s]  0.10    0.19    0.08      1     Preparing To Balance
[01/19 00:17:07    372s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/19 00:17:07    372s]  0.05    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/19 00:17:07    372s]  6.78   12.99    6.77      1     CCOpt::Phase::Construction
[01/19 00:17:07    372s]  4.16    7.98    4.15      1       Stage::Clustering
[01/19 00:17:07    372s]  2.39    4.58    2.31      1         Clustering
[01/19 00:17:07    372s]  0.01    0.03    0.00      1           Initialize for clustering
[01/19 00:17:07    372s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/19 00:17:07    372s]  1.39    2.66    0.08      1           Bottom-up phase
[01/19 00:17:07    372s]  0.08    0.16    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  0.91    1.74    0.86      1           Legalizing clock trees
[01/19 00:17:07    372s]  0.68    1.31    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/19 00:17:07    372s]  0.03    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/19 00:17:07    372s]  0.05    0.10    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/19 00:17:07    372s]  0.09    0.17    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  1.77    3.39    1.68      1         CongRepair After Initial Clustering
[01/19 00:17:07    372s]  1.43    2.75    1.23      1           Leaving CCOpt scope - Early Global Route
[01/19 00:17:07    372s]  0.43    0.82    0.00      1             Early Global Route - eGR only step
[01/19 00:17:07    372s]  0.80    1.54    0.00      1             Congestion Repair
[01/19 00:17:07    372s]  0.16    0.30    0.00      1           Leaving CCOpt scope - extractRC
[01/19 00:17:07    372s]  0.09    0.17    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  0.74    1.43    0.74      1       Stage::DRV Fixing
[01/19 00:17:07    372s]  0.70    1.33    0.00      1         Fixing clock tree slew time and max cap violations
[01/19 00:17:07    372s]  0.05    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/19 00:17:07    372s]  1.87    3.58    1.86      1       Stage::Insertion Delay Reduction
[01/19 00:17:07    372s]  0.02    0.05    0.00      1         Removing unnecessary root buffering
[01/19 00:17:07    372s]  0.02    0.05    0.00      1         Removing unconstrained drivers
[01/19 00:17:07    372s]  0.09    0.17    0.00      1         Reducing insertion delay 1
[01/19 00:17:07    372s]  0.50    0.96    0.00      1         Removing longest path buffering
[01/19 00:17:07    372s]  1.22    2.35    0.00      1         Reducing insertion delay 2
[01/19 00:17:07    372s] 10.74   20.58   10.73      1     CCOpt::Phase::Implementation
[01/19 00:17:07    372s]  0.54    1.03    0.53      1       Stage::Reducing Power
[01/19 00:17:07    372s]  0.10    0.19    0.00      1         Improving clock tree routing
[01/19 00:17:07    372s]  0.39    0.75    0.00      1         Reducing clock tree power 1
[01/19 00:17:07    372s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/19 00:17:07    372s]  0.04    0.08    0.00      1         Reducing clock tree power 2
[01/19 00:17:07    372s]  0.71    1.36    0.66      1       Stage::Balancing
[01/19 00:17:07    372s]  0.42    0.81    0.40      1         Approximately balancing fragments step
[01/19 00:17:07    372s]  0.12    0.23    0.00      1           Resolve constraints - Approximately balancing fragments
[01/19 00:17:07    372s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/19 00:17:07    372s]  0.04    0.07    0.00      1           Moving gates to improve sub-tree skew
[01/19 00:17:07    372s]  0.16    0.30    0.00      1           Approximately balancing fragments bottom up
[01/19 00:17:07    372s]  0.04    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[01/19 00:17:07    372s]  0.05    0.10    0.00      1         Improving fragments clock skew
[01/19 00:17:07    372s]  0.12    0.23    0.09      1         Approximately balancing step
[01/19 00:17:07    372s]  0.06    0.12    0.00      1           Resolve constraints - Approximately balancing
[01/19 00:17:07    372s]  0.03    0.06    0.00      1           Approximately balancing, wire and cell delays
[01/19 00:17:07    372s]  0.03    0.05    0.00      1         Fixing clock tree overload
[01/19 00:17:07    372s]  0.04    0.08    0.00      1         Approximately balancing paths
[01/19 00:17:07    372s]  9.29   17.81    9.24      1       Stage::Polishing
[01/19 00:17:07    372s]  0.08    0.16    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  0.03    0.05    0.00      1         Merging balancing drivers for power
[01/19 00:17:07    372s]  0.05    0.09    0.00      1         Improving clock skew
[01/19 00:17:07    372s]  6.84   13.10    6.75      1         Moving gates to reduce wire capacitance
[01/19 00:17:07    372s]  0.04    0.07    0.00      2           Artificially removing short and long paths
[01/19 00:17:07    372s]  0.44    0.85    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/19 00:17:07    372s]  0.01    0.01    0.00      1             Legalizing clock trees
[01/19 00:17:07    372s]  3.79    7.27    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/19 00:17:07    372s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/19 00:17:07    372s]  0.47    0.90    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/19 00:17:07    372s]  0.01    0.01    0.00      1             Legalizing clock trees
[01/19 00:17:07    372s]  2.01    3.85    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/19 00:17:07    372s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/19 00:17:07    372s]  0.27    0.53    0.02      1         Reducing clock tree power 3
[01/19 00:17:07    372s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[01/19 00:17:07    372s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/19 00:17:07    372s]  0.04    0.08    0.00      1         Improving insertion delay
[01/19 00:17:07    372s]  1.93    3.70    1.78      1         Wire Opt OverFix
[01/19 00:17:07    372s]  1.74    3.34    1.69      1           Wire Reduction extra effort
[01/19 00:17:07    372s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[01/19 00:17:07    372s]  0.03    0.06    0.00      1             Global shorten wires A0
[01/19 00:17:07    372s]  1.24    2.38    0.00      2             Move For Wirelength - core
[01/19 00:17:07    372s]  0.02    0.05    0.00      1             Global shorten wires A1
[01/19 00:17:07    372s]  0.24    0.45    0.00      1             Global shorten wires B
[01/19 00:17:07    372s]  0.14    0.26    0.00      1             Move For Wirelength - branch
[01/19 00:17:07    372s]  0.04    0.07    0.04      1           Optimizing orientation
[01/19 00:17:07    372s]  0.04    0.07    0.00      1             FlipOpt
[01/19 00:17:07    372s]  0.19    0.37    0.17      1       Stage::Updating netlist
[01/19 00:17:07    372s]  0.04    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/19 00:17:07    372s]  0.13    0.24    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/19 00:17:07    372s]  2.60    4.99    2.39      1     CCOpt::Phase::eGRPC
[01/19 00:17:07    372s]  0.47    0.90    0.40      1       Leaving CCOpt scope - Routing Tools
[01/19 00:17:07    372s]  0.40    0.76    0.00      1         Early Global Route - eGR only step
[01/19 00:17:07    372s]  0.16    0.31    0.00      1       Leaving CCOpt scope - extractRC
[01/19 00:17:07    372s]  0.05    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/19 00:17:07    372s]  0.09    0.17    0.09      1       Reset bufferability constraints
[01/19 00:17:07    372s]  0.09    0.17    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  0.04    0.08    0.02      1       eGRPC Moving buffers
[01/19 00:17:07    372s]  0.02    0.03    0.00      1         Violation analysis
[01/19 00:17:07    372s]  0.08    0.16    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/19 00:17:07    372s]  0.01    0.02    0.00      1         Artificially removing long paths
[01/19 00:17:07    372s]  0.07    0.13    0.00      1       eGRPC Fixing DRVs
[01/19 00:17:07    372s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[01/19 00:17:07    372s]  0.01    0.02    0.00      1       Violation analysis
[01/19 00:17:07    372s]  0.79    1.52    0.00      1       Moving clock insts towards fanout
[01/19 00:17:07    372s]  0.01    0.02    0.00      1       Cloning clock nodes to reduce slew violations.
[01/19 00:17:07    372s]  0.04    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/19 00:17:07    372s]  0.55    1.06    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/19 00:17:07    372s] 25.85   49.55   25.77      1     CCOpt::Phase::Routing
[01/19 00:17:07    372s] 25.53   48.94   25.38      1       Leaving CCOpt scope - Routing Tools
[01/19 00:17:07    372s]  0.37    0.71    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/19 00:17:07    372s] 24.27   46.53    0.00      1         NanoRoute
[01/19 00:17:07    372s]  0.74    1.41    0.00      1         Route Remaining Unrouted Nets
[01/19 00:17:07    372s]  0.15    0.29    0.00      1       Leaving CCOpt scope - extractRC
[01/19 00:17:07    372s]  0.09    0.17    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  1.18    2.26    1.08      1     CCOpt::Phase::PostConditioning
[01/19 00:17:07    372s]  0.06    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/19 00:17:07    372s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/19 00:17:07    372s]  0.07    0.14    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/19 00:17:07    372s]  0.11    0.20    0.00      1       Recomputing CTS skew targets
[01/19 00:17:07    372s]  0.19    0.37    0.00      1       PostConditioning Fixing DRVs
[01/19 00:17:07    372s]  0.50    0.97    0.00      1       Buffering to fix DRVs
[01/19 00:17:07    372s]  0.04    0.08    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/19 00:17:07    372s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[01/19 00:17:07    372s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/19 00:17:07    372s]  0.09    0.16    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/19 00:17:07    372s]  0.06    0.11    0.00      1     Post-balance tidy up or trial balance steps
[01/19 00:17:07    372s]  1.60    3.07    1.55      1     Tidy Up And Update Timing
[01/19 00:17:07    372s]  1.55    2.97    0.00      1       External - Set all clocks to propagated mode
[01/19 00:17:07    372s] --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/19 00:17:07    372s] Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:17:07    372s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2361.3M, EPOCH TIME: 1705616227.508506
[01/19 00:17:07    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/19 00:17:07    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.037, MEM:2276.3M, EPOCH TIME: 1705616227.545147
[01/19 00:17:07    372s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:17:07    372s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:51.4/0:00:51.3 (1.0), totSession cpu/real = 0:06:12.8/0:26:29.9 (0.2), mem = 2276.3M
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] =============================================================================================
[01/19 00:17:07    372s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/19 00:17:07    372s] =============================================================================================
[01/19 00:17:07    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:07    372s] ---------------------------------------------------------------------------------------------
[01/19 00:17:07    372s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:07    372s] [ IncrReplace            ]      1   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:07    372s] [ EarlyGlobalRoute       ]      5   0:00:02.5  (   4.9 % )     0:00:02.5 /  0:00:02.6    1.0
[01/19 00:17:07    372s] [ DetailRoute            ]      1   0:00:14.7  (  28.6 % )     0:00:14.7 /  0:00:14.7    1.0
[01/19 00:17:07    372s] [ ExtractRC              ]      3   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.4    1.0
[01/19 00:17:07    372s] [ FullDelayCalc          ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:17:07    372s] [ MISC                   ]          0:00:32.0  (  62.3 % )     0:00:32.0 /  0:00:32.0    1.0
[01/19 00:17:07    372s] ---------------------------------------------------------------------------------------------
[01/19 00:17:07    372s]  CTS #1 TOTAL                       0:00:51.3  ( 100.0 % )     0:00:51.3 /  0:00:51.4    1.0
[01/19 00:17:07    372s] ---------------------------------------------------------------------------------------------
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Synthesizing clock trees with CCOpt done.
[01/19 00:17:07    372s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/19 00:17:07    372s] Type 'man IMPSP-9025' for more detail.
[01/19 00:17:07    372s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1862.8M, totSessionCpu=0:06:13 **
[01/19 00:17:07    372s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/19 00:17:07    372s] GigaOpt running with 1 threads.
[01/19 00:17:07    372s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:12.8/0:26:29.9 (0.2), mem = 2273.3M
[01/19 00:17:07    372s] Need call spDPlaceInit before registerPrioInstLoc.
[01/19 00:17:07    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.3M, EPOCH TIME: 1705616227.594139
[01/19 00:17:07    372s] Processing tracks to init pin-track alignment.
[01/19 00:17:07    372s] z: 2, totalTracks: 1
[01/19 00:17:07    372s] z: 4, totalTracks: 1
[01/19 00:17:07    372s] z: 6, totalTracks: 1
[01/19 00:17:07    372s] z: 8, totalTracks: 1
[01/19 00:17:07    372s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:07    372s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.3M, EPOCH TIME: 1705616227.604602
[01/19 00:17:07    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:07    372s] OPERPROF:     Starting CMU at level 3, MEM:2273.3M, EPOCH TIME: 1705616227.636799
[01/19 00:17:07    372s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2273.3M, EPOCH TIME: 1705616227.638160
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:17:07    372s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2273.3M, EPOCH TIME: 1705616227.639687
[01/19 00:17:07    372s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2273.3M, EPOCH TIME: 1705616227.639778
[01/19 00:17:07    372s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2273.3M, EPOCH TIME: 1705616227.639850
[01/19 00:17:07    372s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2273.3MB).
[01/19 00:17:07    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2273.3M, EPOCH TIME: 1705616227.641825
[01/19 00:17:07    372s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2273.3M, EPOCH TIME: 1705616227.641914
[01/19 00:17:07    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:07    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:07    372s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2273.3M, EPOCH TIME: 1705616227.674178
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] Creating Lib Analyzer ...
[01/19 00:17:07    372s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:07    372s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:07    372s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:07    372s] 
[01/19 00:17:07    372s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:08    373s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:14 mem=2297.3M
[01/19 00:17:08    373s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:14 mem=2297.3M
[01/19 00:17:08    373s] Creating Lib Analyzer, finished. 
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:17:08    373s] Type 'man IMPOPT-665' for more detail.
[01/19 00:17:08    373s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/19 00:17:08    373s] To increase the message display limit, refer to the product command reference manual.
[01/19 00:17:08    373s] Effort level <high> specified for reg2reg path_group
[01/19 00:17:08    374s] Processing average sequential pin duty cycle 
[01/19 00:17:08    374s] Processing average sequential pin duty cycle 
[01/19 00:17:09    374s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1870.4M, totSessionCpu=0:06:14 **
[01/19 00:17:09    374s] *** optDesign -postCTS ***
[01/19 00:17:09    374s] DRC Margin: user margin 0.0; extra margin 0.2
[01/19 00:17:09    374s] Hold Target Slack: user slack 0
[01/19 00:17:09    374s] Setup Target Slack: user slack 0; extra slack 0.0
[01/19 00:17:09    374s] setUsefulSkewMode -ecoRoute false
[01/19 00:17:09    374s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[01/19 00:17:09    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.3M, EPOCH TIME: 1705616229.025460
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] 
[01/19 00:17:09    374s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:09    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2299.3M, EPOCH TIME: 1705616229.059169
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2299.3M, EPOCH TIME: 1705616229.072176
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] All LLGs are deleted
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2299.3M, EPOCH TIME: 1705616229.072335
[01/19 00:17:09    374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2299.3M, EPOCH TIME: 1705616229.072411
[01/19 00:17:09    374s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2299.3M, EPOCH TIME: 1705616229.072612
[01/19 00:17:09    374s] Start to check current routing status for nets...
[01/19 00:17:09    374s] All nets are already routed correctly.
[01/19 00:17:09    374s] End to check current routing status for nets (mem=2299.3M)
[01/19 00:17:09    374s] #optDebug: Start CG creation (mem=2327.9M)
[01/19 00:17:09    374s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/19 00:17:09    374s] (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgPrt (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgEgp (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgPbk (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgNrb(cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgObs (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgCon (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s]  ...processing cgPdm (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2524.8M)
[01/19 00:17:09    374s] Compute RC Scale Done ...
[01/19 00:17:09    374s] All LLGs are deleted
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2515.3M, EPOCH TIME: 1705616229.611420
[01/19 00:17:09    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2515.3M, EPOCH TIME: 1705616229.611731
[01/19 00:17:09    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2515.3M, EPOCH TIME: 1705616229.614784
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2515.3M, EPOCH TIME: 1705616229.616562
[01/19 00:17:09    374s] Max number of tech site patterns supported in site array is 256.
[01/19 00:17:09    374s] Core basic site is CoreSite
[01/19 00:17:09    374s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2515.3M, EPOCH TIME: 1705616229.644014
[01/19 00:17:09    374s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:17:09    374s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:17:09    374s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2515.3M, EPOCH TIME: 1705616229.646011
[01/19 00:17:09    374s] Fast DP-INIT is on for default
[01/19 00:17:09    374s] Atter site array init, number of instance map data is 0.
[01/19 00:17:09    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2515.3M, EPOCH TIME: 1705616229.653119
[01/19 00:17:09    374s] 
[01/19 00:17:09    374s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:09    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:2515.3M, EPOCH TIME: 1705616229.656603
[01/19 00:17:09    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:09    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:09    374s] Starting delay calculation for Setup views
[01/19 00:17:09    375s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:17:09    375s] #################################################################################
[01/19 00:17:09    375s] # Design Stage: PreRoute
[01/19 00:17:09    375s] # Design Name: picorv32
[01/19 00:17:09    375s] # Design Mode: 45nm
[01/19 00:17:09    375s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:17:09    375s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:17:09    375s] # Signoff Settings: SI Off 
[01/19 00:17:09    375s] #################################################################################
[01/19 00:17:09    375s] Calculate delays in Single mode...
[01/19 00:17:09    375s] Topological Sorting (REAL = 0:00:00.0, MEM = 2513.3M, InitMEM = 2513.3M)
[01/19 00:17:09    375s] Start delay calculation (fullDC) (1 T). (MEM=2513.27)
[01/19 00:17:10    375s] End AAE Lib Interpolated Model. (MEM=2524.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:17:11    377s] Total number of fetched objects 12553
[01/19 00:17:12    377s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/19 00:17:12    377s] End delay calculation. (MEM=2508.78 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:17:12    377s] End delay calculation (fullDC). (MEM=2508.78 CPU=0:00:02.1 REAL=0:00:03.0)
[01/19 00:17:12    377s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 2508.8M) ***
[01/19 00:17:12    377s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:06:18 mem=2508.8M)
[01/19 00:17:12    377s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.278  |  1.897  |  1.278  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      3 (82)      |   -0.263   |      3 (82)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2524.0M, EPOCH TIME: 1705616232.664980
[01/19 00:17:12    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    377s] 
[01/19 00:17:12    377s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:12    377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2524.0M, EPOCH TIME: 1705616232.700918
[01/19 00:17:12    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:12    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    377s] Density: 72.373%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1991.0M, totSessionCpu=0:06:18 **
[01/19 00:17:12    377s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:06:17.9/0:26:35.0 (0.2), mem = 2414.0M
[01/19 00:17:12    377s] 
[01/19 00:17:12    377s] =============================================================================================
[01/19 00:17:12    377s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/19 00:17:12    377s] =============================================================================================
[01/19 00:17:12    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:12    377s] ---------------------------------------------------------------------------------------------
[01/19 00:17:12    377s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:12    377s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:17:12    377s] [ DrvReport              ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:12    377s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  14.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:12    377s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:12    377s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:17:12    377s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:12    377s] [ TimingUpdate           ]      1   0:00:00.4  (   8.4 % )     0:00:02.7 /  0:00:02.7    1.0
[01/19 00:17:12    377s] [ FullDelayCalc          ]      1   0:00:02.2  (  43.6 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:17:12    377s] [ TimingReport           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:12    377s] [ MISC                   ]          0:00:01.1  (  21.8 % )     0:00:01.1 /  0:00:01.1    1.0
[01/19 00:17:12    377s] ---------------------------------------------------------------------------------------------
[01/19 00:17:12    377s]  InitOpt #1 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[01/19 00:17:12    377s] ---------------------------------------------------------------------------------------------
[01/19 00:17:12    377s] 
[01/19 00:17:12    377s] ** INFO : this run is activating low effort ccoptDesign flow
[01/19 00:17:12    377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:12    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=2414.0M
[01/19 00:17:12    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2414.0M, EPOCH TIME: 1705616232.713118
[01/19 00:17:12    377s] Processing tracks to init pin-track alignment.
[01/19 00:17:12    377s] z: 2, totalTracks: 1
[01/19 00:17:12    377s] z: 4, totalTracks: 1
[01/19 00:17:12    377s] z: 6, totalTracks: 1
[01/19 00:17:12    377s] z: 8, totalTracks: 1
[01/19 00:17:12    377s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:12    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2414.0M, EPOCH TIME: 1705616232.724872
[01/19 00:17:12    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    377s] 
[01/19 00:17:12    377s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:12    377s] 
[01/19 00:17:12    377s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:12    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2414.0M, EPOCH TIME: 1705616232.759757
[01/19 00:17:12    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2414.0M, EPOCH TIME: 1705616232.759899
[01/19 00:17:12    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2414.0M, EPOCH TIME: 1705616232.759978
[01/19 00:17:12    377s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2414.0MB).
[01/19 00:17:12    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2414.0M, EPOCH TIME: 1705616232.762859
[01/19 00:17:12    378s] InstCnt mismatch: prevInstCnt = 10667, ttlInstCnt = 10711
[01/19 00:17:12    378s] TotalInstCnt at PhyDesignMc Initialization: 10711
[01/19 00:17:12    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=2414.0M
[01/19 00:17:12    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2414.0M, EPOCH TIME: 1705616232.780289
[01/19 00:17:12    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:12    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:12    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2414.0M, EPOCH TIME: 1705616232.815459
[01/19 00:17:12    378s] TotalInstCnt at PhyDesignMc Destruction: 10711
[01/19 00:17:12    378s] OPTC: m1 20.0 20.0
[01/19 00:17:12    378s] 
[01/19 00:17:12    378s] Power view               = default_emulate_view
[01/19 00:17:12    378s] Number of VT partitions  = 1
[01/19 00:17:12    378s] Standard cells in design = 489
[01/19 00:17:12    378s] Instances in design      = 10711
[01/19 00:17:12    378s] 
[01/19 00:17:12    378s] Instance distribution across the VT partitions:
[01/19 00:17:12    378s] 
[01/19 00:17:12    378s] Reporting took 0 sec
[01/19 00:17:13    378s] #optDebug: fT-E <X 2 0 0 1>
[01/19 00:17:13    378s] -congRepairInPostCTS false                 # bool, default=false, private
[01/19 00:17:13    378s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 76.0
[01/19 00:17:13    378s] Begin: GigaOpt Route Type Constraints Refinement
[01/19 00:17:13    378s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:18.6/0:26:35.6 (0.2), mem = 2414.0M
[01/19 00:17:13    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.18
[01/19 00:17:13    378s] ### Creating RouteCongInterface, started
[01/19 00:17:13    378s] {MMLU 45 45 12553}
[01/19 00:17:13    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2414.0M
[01/19 00:17:13    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2414.0M
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] #optDebug: {0, 1.000}
[01/19 00:17:13    378s] ### Creating RouteCongInterface, finished
[01/19 00:17:13    378s] Updated routing constraints on 0 nets.
[01/19 00:17:13    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.18
[01/19 00:17:13    378s] Bottom Preferred Layer:
[01/19 00:17:13    378s] +---------------+------------+----------+
[01/19 00:17:13    378s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:13    378s] +---------------+------------+----------+
[01/19 00:17:13    378s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:13    378s] +---------------+------------+----------+
[01/19 00:17:13    378s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:13    378s] +---------------+------------+----------+
[01/19 00:17:13    378s] Via Pillar Rule:
[01/19 00:17:13    378s]     None
[01/19 00:17:13    378s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:06:18.6/0:26:35.7 (0.2), mem = 2414.0M
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] =============================================================================================
[01/19 00:17:13    378s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/19 00:17:13    378s] =============================================================================================
[01/19 00:17:13    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:13    378s] ---------------------------------------------------------------------------------------------
[01/19 00:17:13    378s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  75.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:13    378s] [ MISC                   ]          0:00:00.0  (  24.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:17:13    378s] ---------------------------------------------------------------------------------------------
[01/19 00:17:13    378s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:17:13    378s] ---------------------------------------------------------------------------------------------
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] End: GigaOpt Route Type Constraints Refinement
[01/19 00:17:13    378s] *** Starting optimizing excluded clock nets MEM= 2414.0M) ***
[01/19 00:17:13    378s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2414.0M) ***
[01/19 00:17:13    378s] *** Starting optimizing excluded clock nets MEM= 2414.0M) ***
[01/19 00:17:13    378s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2414.0M) ***
[01/19 00:17:13    378s] Info: Done creating the CCOpt slew target map.
[01/19 00:17:13    378s] Begin: GigaOpt high fanout net optimization
[01/19 00:17:13    378s] GigaOpt HFN: use maxLocalDensity 1.2
[01/19 00:17:13    378s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/19 00:17:13    378s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:18.6/0:26:35.7 (0.2), mem = 2414.0M
[01/19 00:17:13    378s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:13    378s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:13    378s] Processing average sequential pin duty cycle 
[01/19 00:17:13    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.19
[01/19 00:17:13    378s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506165, 0.000506165
[01/19 00:17:13    378s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:13    378s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:13    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=2430.0M
[01/19 00:17:13    378s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:17:13    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2430.0M, EPOCH TIME: 1705616233.547135
[01/19 00:17:13    378s] Processing tracks to init pin-track alignment.
[01/19 00:17:13    378s] z: 2, totalTracks: 1
[01/19 00:17:13    378s] z: 4, totalTracks: 1
[01/19 00:17:13    378s] z: 6, totalTracks: 1
[01/19 00:17:13    378s] z: 8, totalTracks: 1
[01/19 00:17:13    378s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:13    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2430.0M, EPOCH TIME: 1705616233.559003
[01/19 00:17:13    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:13    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:13    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2430.0M, EPOCH TIME: 1705616233.593460
[01/19 00:17:13    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2430.0M, EPOCH TIME: 1705616233.593618
[01/19 00:17:13    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2430.0M, EPOCH TIME: 1705616233.593690
[01/19 00:17:13    378s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2430.0MB).
[01/19 00:17:13    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2430.0M, EPOCH TIME: 1705616233.595957
[01/19 00:17:13    378s] TotalInstCnt at PhyDesignMc Initialization: 10711
[01/19 00:17:13    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:19 mem=2430.0M
[01/19 00:17:13    378s] ### Creating RouteCongInterface, started
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:17:13    378s] 
[01/19 00:17:13    378s] #optDebug: {0, 1.000}
[01/19 00:17:13    378s] ### Creating RouteCongInterface, finished
[01/19 00:17:13    378s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:13    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2430.0M
[01/19 00:17:13    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2430.0M
[01/19 00:17:14    379s]  unitDynamic=0.010696011780 unitLeakage=0.010696, designSmallDynamic=0.010696011780 designSmallLeakge=0.010696011780 largestInvLkgPwrAreaRatio=0.000000004979 smallCellArea_=2736000.0 
[01/19 00:17:14    379s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:14    379s] Total-nets :: 11559, Stn-nets :: 112, ratio :: 0.968942 %, Total-len 200670, Stn-len 0
[01/19 00:17:14    379s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2468.2M, EPOCH TIME: 1705616234.359782
[01/19 00:17:14    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:14    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:14    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:14    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:14    379s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2430.2M, EPOCH TIME: 1705616234.396136
[01/19 00:17:14    379s] TotalInstCnt at PhyDesignMc Destruction: 10711
[01/19 00:17:14    379s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506165, 0.000506165
[01/19 00:17:14    379s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:14    379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.19
[01/19 00:17:14    379s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:06:19.7/0:26:36.8 (0.2), mem = 2430.2M
[01/19 00:17:14    379s] 
[01/19 00:17:14    379s] =============================================================================================
[01/19 00:17:14    379s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/19 00:17:14    379s] =============================================================================================
[01/19 00:17:14    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:14    379s] ---------------------------------------------------------------------------------------------
[01/19 00:17:14    379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:14    379s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:14    379s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:17:14    379s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:14    379s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:14    379s] [ PowerUnitCalc          ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:14    379s] [ MISC                   ]          0:00:00.8  (  75.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:14    379s] ---------------------------------------------------------------------------------------------
[01/19 00:17:14    379s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/19 00:17:14    379s] ---------------------------------------------------------------------------------------------
[01/19 00:17:14    379s] 
[01/19 00:17:14    379s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/19 00:17:14    379s] End: GigaOpt high fanout net optimization
[01/19 00:17:14    379s] skipped the cell partition in DRV
[01/19 00:17:14    379s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:17:14    379s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:17:14    379s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:14    379s] optDesignOneStep: Power Flow
[01/19 00:17:14    379s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:14    379s] Deleting Lib Analyzer.
[01/19 00:17:14    379s] Begin: GigaOpt DRV Optimization
[01/19 00:17:14    379s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/19 00:17:14    379s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:20.0/0:26:37.0 (0.2), mem = 2430.2M
[01/19 00:17:14    379s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:14    379s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:14    379s] Processing average sequential pin duty cycle 
[01/19 00:17:14    379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.20
[01/19 00:17:14    380s] (I,S,L,T): default_emulate_view: NA, NA, 0.000506165, 0.000506165
[01/19 00:17:14    380s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:14    380s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:14    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:20 mem=2430.2M
[01/19 00:17:14    380s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:17:14    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2430.2M, EPOCH TIME: 1705616234.844709
[01/19 00:17:14    380s] Processing tracks to init pin-track alignment.
[01/19 00:17:14    380s] z: 2, totalTracks: 1
[01/19 00:17:14    380s] z: 4, totalTracks: 1
[01/19 00:17:14    380s] z: 6, totalTracks: 1
[01/19 00:17:14    380s] z: 8, totalTracks: 1
[01/19 00:17:14    380s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:14    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2430.2M, EPOCH TIME: 1705616234.862352
[01/19 00:17:14    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:14    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:14    380s] 
[01/19 00:17:14    380s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:14    380s] 
[01/19 00:17:14    380s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:14    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2430.2M, EPOCH TIME: 1705616234.904120
[01/19 00:17:14    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2430.2M, EPOCH TIME: 1705616234.904264
[01/19 00:17:14    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2430.2M, EPOCH TIME: 1705616234.904337
[01/19 00:17:14    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2430.2MB).
[01/19 00:17:14    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:2430.2M, EPOCH TIME: 1705616234.906966
[01/19 00:17:14    380s] TotalInstCnt at PhyDesignMc Initialization: 10711
[01/19 00:17:14    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:20 mem=2430.2M
[01/19 00:17:14    380s] ### Creating RouteCongInterface, started
[01/19 00:17:14    380s] 
[01/19 00:17:14    380s] Creating Lib Analyzer ...
[01/19 00:17:15    380s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:15    380s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:15    380s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:15    380s] 
[01/19 00:17:15    380s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:15    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=2430.2M
[01/19 00:17:15    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=2430.2M
[01/19 00:17:15    380s] Creating Lib Analyzer, finished. 
[01/19 00:17:15    381s] 
[01/19 00:17:15    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:17:15    381s] 
[01/19 00:17:15    381s] #optDebug: {0, 1.000}
[01/19 00:17:15    381s] ### Creating RouteCongInterface, finished
[01/19 00:17:15    381s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:15    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2430.2M
[01/19 00:17:15    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2430.2M
[01/19 00:17:16    381s]  unitDynamic=0.010696011780 unitLeakage=0.010696, designSmallDynamic=0.010696011780 designSmallLeakge=0.010696011780 largestInvLkgPwrAreaRatio=0.000000004979 smallCellArea_=2736000.0 
[01/19 00:17:16    381s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:17:16    381s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:17:16    381s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:17:16    381s] [GPS-DRV] All active and enabled setup views
[01/19 00:17:16    381s] [GPS-DRV]     default_emulate_view
[01/19 00:17:16    381s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:17:16    381s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:17:16    381s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:17:16    381s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:17:16    381s] [GPS-DRV] timing-driven DRV settings
[01/19 00:17:16    381s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:17:16    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2487.4M, EPOCH TIME: 1705616236.432184
[01/19 00:17:16    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2487.4M, EPOCH TIME: 1705616236.432679
[01/19 00:17:16    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:16    381s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:17:16    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:16    381s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:17:16    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:16    381s] Info: violation cost 198.444489 (cap = 0.000000, tran = 198.444489, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:16    381s] |    25|   126|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|       0|       0|       0| 72.37%|          |         |
[01/19 00:17:16    382s] Info: violation cost 194.512344 (cap = 0.000000, tran = 194.512344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:16    382s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|      22|       0|      11| 72.45%| 0:00:00.0|  2520.6M|
[01/19 00:17:16    382s] Info: violation cost 194.512344 (cap = 0.000000, tran = 194.512344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:16    382s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|       0|       0|       0| 72.45%| 0:00:00.0|  2520.6M|
[01/19 00:17:16    382s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] ###############################################################################
[01/19 00:17:16    382s] #
[01/19 00:17:16    382s] #  Large fanout net report:  
[01/19 00:17:16    382s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:17:16    382s] #     - current density: 72.45
[01/19 00:17:16    382s] #
[01/19 00:17:16    382s] #  List of high fanout nets:
[01/19 00:17:16    382s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:17:16    382s] #
[01/19 00:17:16    382s] ###############################################################################
[01/19 00:17:16    382s] Bottom Preferred Layer:
[01/19 00:17:16    382s] +---------------+------------+----------+
[01/19 00:17:16    382s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:16    382s] +---------------+------------+----------+
[01/19 00:17:16    382s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:16    382s] +---------------+------------+----------+
[01/19 00:17:16    382s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:16    382s] +---------------+------------+----------+
[01/19 00:17:16    382s] Via Pillar Rule:
[01/19 00:17:16    382s]     None
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] =======================================================================
[01/19 00:17:16    382s]                 Reasons for remaining drv violations
[01/19 00:17:16    382s] =======================================================================
[01/19 00:17:16    382s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] MultiBuffering failure reasons
[01/19 00:17:16    382s] ------------------------------------------------
[01/19 00:17:16    382s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2520.6M) ***
[01/19 00:17:16    382s] 
[01/19 00:17:16    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2520.6M, EPOCH TIME: 1705616236.937182
[01/19 00:17:16    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[01/19 00:17:16    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:16    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:16    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:16    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2517.6M, EPOCH TIME: 1705616236.977093
[01/19 00:17:16    382s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2517.6M, EPOCH TIME: 1705616236.981474
[01/19 00:17:16    382s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2517.6M, EPOCH TIME: 1705616236.981642
[01/19 00:17:16    382s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2517.6M, EPOCH TIME: 1705616236.993145
[01/19 00:17:16    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:16    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] 
[01/19 00:17:17    382s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:17    382s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2517.6M, EPOCH TIME: 1705616237.028006
[01/19 00:17:17    382s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2517.6M, EPOCH TIME: 1705616237.028141
[01/19 00:17:17    382s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2517.6M, EPOCH TIME: 1705616237.028211
[01/19 00:17:17    382s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2517.6M, EPOCH TIME: 1705616237.030465
[01/19 00:17:17    382s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2517.6M, EPOCH TIME: 1705616237.030722
[01/19 00:17:17    382s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:2517.6M, EPOCH TIME: 1705616237.030856
[01/19 00:17:17    382s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:2517.6M, EPOCH TIME: 1705616237.030914
[01/19 00:17:17    382s] TDRefine: refinePlace mode is spiral
[01/19 00:17:17    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.11
[01/19 00:17:17    382s] OPERPROF: Starting RefinePlace at level 1, MEM:2517.6M, EPOCH TIME: 1705616237.031006
[01/19 00:17:17    382s] *** Starting refinePlace (0:06:22 mem=2517.6M) ***
[01/19 00:17:17    382s] Total net bbox length = 2.197e+05 (1.060e+05 1.137e+05) (ext = 5.073e+04)
[01/19 00:17:17    382s] 
[01/19 00:17:17    382s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:17    382s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:17:17    382s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:17    382s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:17    382s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2517.6M, EPOCH TIME: 1705616237.049445
[01/19 00:17:17    382s] Starting refinePlace ...
[01/19 00:17:17    382s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:17    382s] One DDP V2 for no tweak run.
[01/19 00:17:17    382s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:17    382s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2517.6M, EPOCH TIME: 1705616237.076391
[01/19 00:17:17    382s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:17:17    382s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2517.6M, EPOCH TIME: 1705616237.076561
[01/19 00:17:17    382s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2517.6M, EPOCH TIME: 1705616237.076802
[01/19 00:17:17    382s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2517.6M, EPOCH TIME: 1705616237.076862
[01/19 00:17:17    382s] DDP markSite nrRow 128 nrJob 128
[01/19 00:17:17    382s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2517.6M, EPOCH TIME: 1705616237.077360
[01/19 00:17:17    382s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2517.6M, EPOCH TIME: 1705616237.077435
[01/19 00:17:17    382s]   Spread Effort: high, standalone mode, useDDP on.
[01/19 00:17:17    382s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2517.6MB) @(0:06:22 - 0:06:22).
[01/19 00:17:17    382s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:17:17    382s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:17:17    382s] 
[01/19 00:17:17    382s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:17:17    382s] Move report: legalization moves 54 insts, mean move: 4.00 um, max move: 12.82 um spiral
[01/19 00:17:17    382s] 	Max move on inst (FE_OFC1891_n_3929): (208.00, 122.74) --> (217.40, 126.16)
[01/19 00:17:17    382s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:17:17    382s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:17:17    382s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2520.7MB) @(0:06:22 - 0:06:23).
[01/19 00:17:17    382s] Move report: Detail placement moves 54 insts, mean move: 4.00 um, max move: 12.82 um 
[01/19 00:17:17    382s] 	Max move on inst (FE_OFC1891_n_3929): (208.00, 122.74) --> (217.40, 126.16)
[01/19 00:17:17    382s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2520.7MB
[01/19 00:17:17    382s] Statistics of distance of Instance movement in refine placement:
[01/19 00:17:17    382s]   maximum (X+Y) =        12.82 um
[01/19 00:17:17    382s]   inst (FE_OFC1891_n_3929) with max move: (208, 122.74) -> (217.4, 126.16)
[01/19 00:17:17    382s]   mean    (X+Y) =         4.00 um
[01/19 00:17:17    382s] Summary Report:
[01/19 00:17:17    382s] Instances move: 54 (out of 10689 movable)
[01/19 00:17:17    382s] Instances flipped: 0
[01/19 00:17:17    382s] Mean displacement: 4.00 um
[01/19 00:17:17    382s] Max displacement: 12.82 um (Instance: FE_OFC1891_n_3929) (208, 122.74) -> (217.4, 126.16)
[01/19 00:17:17    382s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:17:17    382s] Total instances moved : 54
[01/19 00:17:17    382s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.296, MEM:2520.7M, EPOCH TIME: 1705616237.345210
[01/19 00:17:17    382s] Total net bbox length = 2.199e+05 (1.062e+05 1.138e+05) (ext = 5.073e+04)
[01/19 00:17:17    382s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2520.7MB
[01/19 00:17:17    382s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2520.7MB) @(0:06:22 - 0:06:23).
[01/19 00:17:17    382s] *** Finished refinePlace (0:06:23 mem=2520.7M) ***
[01/19 00:17:17    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.11
[01/19 00:17:17    382s] OPERPROF: Finished RefinePlace at level 1, CPU:0.320, REAL:0.320, MEM:2520.7M, EPOCH TIME: 1705616237.351367
[01/19 00:17:17    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2520.7M, EPOCH TIME: 1705616237.414115
[01/19 00:17:17    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[01/19 00:17:17    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.042, MEM:2517.7M, EPOCH TIME: 1705616237.456421
[01/19 00:17:17    382s] *** maximum move = 12.82 um ***
[01/19 00:17:17    382s] *** Finished re-routing un-routed nets (2517.7M) ***
[01/19 00:17:17    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:2517.7M, EPOCH TIME: 1705616237.500508
[01/19 00:17:17    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2517.7M, EPOCH TIME: 1705616237.512522
[01/19 00:17:17    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    382s] 
[01/19 00:17:17    382s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:17    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2517.7M, EPOCH TIME: 1705616237.547158
[01/19 00:17:17    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2517.7M, EPOCH TIME: 1705616237.547300
[01/19 00:17:17    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2517.7M, EPOCH TIME: 1705616237.547372
[01/19 00:17:17    382s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2517.7M, EPOCH TIME: 1705616237.549552
[01/19 00:17:17    382s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2517.7M, EPOCH TIME: 1705616237.549809
[01/19 00:17:17    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2517.7M, EPOCH TIME: 1705616237.549949
[01/19 00:17:17    382s] 
[01/19 00:17:17    382s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2517.7M) ***
[01/19 00:17:17    382s] Total-nets :: 11581, Stn-nets :: 160, ratio :: 1.38157 %, Total-len 200705, Stn-len 385.045
[01/19 00:17:17    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2498.6M, EPOCH TIME: 1705616237.735899
[01/19 00:17:17    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:17    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:17    383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2434.6M, EPOCH TIME: 1705616237.772282
[01/19 00:17:17    383s] TotalInstCnt at PhyDesignMc Destruction: 10733
[01/19 00:17:17    383s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507692, 0.000507692
[01/19 00:17:17    383s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:17    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.20
[01/19 00:17:17    383s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:06:23.1/0:26:40.2 (0.2), mem = 2434.6M
[01/19 00:17:17    383s] 
[01/19 00:17:17    383s] =============================================================================================
[01/19 00:17:17    383s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/19 00:17:17    383s] =============================================================================================
[01/19 00:17:17    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:17    383s] ---------------------------------------------------------------------------------------------
[01/19 00:17:17    383s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:17    383s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  24.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:17    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:17    383s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:17    383s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:17:17    383s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:17    383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:17    383s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:17:17    383s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:17    383s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:17    383s] [ OptEval                ]      2   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:17    383s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:17    383s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:17    383s] [ IncrDelayCalc          ]      5   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:17:17    383s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:17    383s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:17:17    383s] [ PowerUnitCalc          ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:17    383s] [ RefinePlace            ]      1   0:00:00.7  (  21.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:17    383s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:17:17    383s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:17    383s] [ MISC                   ]          0:00:00.8  (  25.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:17    383s] ---------------------------------------------------------------------------------------------
[01/19 00:17:17    383s]  DrvOpt #2 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:17:17    383s] ---------------------------------------------------------------------------------------------
[01/19 00:17:17    383s] 
[01/19 00:17:17    383s] End: GigaOpt DRV Optimization
[01/19 00:17:17    383s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:17:17    383s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:17:17    383s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:17:17    383s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1995.0M, totSessionCpu=0:06:23 **
[01/19 00:17:17    383s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:17:17    383s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:17    383s] optDesignOneStep: Power Flow
[01/19 00:17:17    383s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:17    383s] Deleting Lib Analyzer.
[01/19 00:17:17    383s] Begin: GigaOpt Global Optimization
[01/19 00:17:17    383s] *info: use new DP (enabled)
[01/19 00:17:17    383s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[01/19 00:17:17    383s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:17    383s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:17    383s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:23.1/0:26:40.2 (0.2), mem = 2434.6M
[01/19 00:17:17    383s] Processing average sequential pin duty cycle 
[01/19 00:17:17    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.21
[01/19 00:17:17    383s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507692, 0.000507692
[01/19 00:17:17    383s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:17    383s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:18    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=2434.6M
[01/19 00:17:18    383s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:17:18    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.6M, EPOCH TIME: 1705616238.000199
[01/19 00:17:18    383s] Processing tracks to init pin-track alignment.
[01/19 00:17:18    383s] z: 2, totalTracks: 1
[01/19 00:17:18    383s] z: 4, totalTracks: 1
[01/19 00:17:18    383s] z: 6, totalTracks: 1
[01/19 00:17:18    383s] z: 8, totalTracks: 1
[01/19 00:17:18    383s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:18    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.6M, EPOCH TIME: 1705616238.011943
[01/19 00:17:18    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:18    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:18    383s] 
[01/19 00:17:18    383s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:18    383s] 
[01/19 00:17:18    383s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:18    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2434.6M, EPOCH TIME: 1705616238.047630
[01/19 00:17:18    383s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.6M, EPOCH TIME: 1705616238.047771
[01/19 00:17:18    383s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.6M, EPOCH TIME: 1705616238.047841
[01/19 00:17:18    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2434.6MB).
[01/19 00:17:18    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2434.6M, EPOCH TIME: 1705616238.050374
[01/19 00:17:18    383s] TotalInstCnt at PhyDesignMc Initialization: 10733
[01/19 00:17:18    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=2434.6M
[01/19 00:17:18    383s] ### Creating RouteCongInterface, started
[01/19 00:17:18    383s] 
[01/19 00:17:18    383s] Creating Lib Analyzer ...
[01/19 00:17:18    383s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:18    383s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:18    383s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:18    383s] 
[01/19 00:17:18    383s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:18    384s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:24 mem=2434.6M
[01/19 00:17:18    384s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:24 mem=2434.6M
[01/19 00:17:18    384s] Creating Lib Analyzer, finished. 
[01/19 00:17:18    384s] 
[01/19 00:17:18    384s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:17:18    384s] 
[01/19 00:17:18    384s] #optDebug: {0, 1.000}
[01/19 00:17:18    384s] ### Creating RouteCongInterface, finished
[01/19 00:17:18    384s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:18    384s] ### Creating LA Mngr. totSessionCpu=0:06:24 mem=2434.6M
[01/19 00:17:18    384s] ### Creating LA Mngr, finished. totSessionCpu=0:06:24 mem=2434.6M
[01/19 00:17:19    384s] *info: 45 clock nets excluded
[01/19 00:17:19    384s] *info: 57 no-driver nets excluded.
[01/19 00:17:19    384s] *info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:19    384s]  unitDynamic=0.010725385986 unitLeakage=0.0107254, designSmallDynamic=0.010725385986 designSmallLeakge=0.010725385986 largestInvLkgPwrAreaRatio=0.000000004992 smallCellArea_=2736000.0 
[01/19 00:17:19    384s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2491.9M, EPOCH TIME: 1705616239.529650
[01/19 00:17:19    384s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2491.9M, EPOCH TIME: 1705616239.530046
[01/19 00:17:19    385s]  unitDynamic=0.010725385986 unitLeakage=0.0107254, designSmallDynamic=0.010725385986 designSmallLeakge=0.010725385986 largestInvLkgPwrAreaRatio=0.000000004992 smallCellArea_=2736000.0 
[01/19 00:17:19    385s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:17:19    385s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:17:19    385s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/19 00:17:19    385s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:17:19    385s] |   0.000|   0.000|   72.45%|   0:00:00.0| 2491.9M|default_emulate_view|       NA| NA                                          |
[01/19 00:17:19    385s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:17:19    385s] 
[01/19 00:17:19    385s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2491.9M) ***
[01/19 00:17:19    385s] 
[01/19 00:17:19    385s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2491.9M) ***
[01/19 00:17:19    385s] Bottom Preferred Layer:
[01/19 00:17:19    385s] +---------------+------------+----------+
[01/19 00:17:19    385s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:19    385s] +---------------+------------+----------+
[01/19 00:17:19    385s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:19    385s] +---------------+------------+----------+
[01/19 00:17:19    385s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:19    385s] +---------------+------------+----------+
[01/19 00:17:19    385s] Via Pillar Rule:
[01/19 00:17:19    385s]     None
[01/19 00:17:19    385s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:17:19    385s] Total-nets :: 11581, Stn-nets :: 160, ratio :: 1.38157 %, Total-len 200705, Stn-len 385.045
[01/19 00:17:19    385s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2472.8M, EPOCH TIME: 1705616239.955457
[01/19 00:17:19    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[01/19 00:17:19    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:19    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:19    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:19    385s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:2432.8M, EPOCH TIME: 1705616239.996041
[01/19 00:17:19    385s] TotalInstCnt at PhyDesignMc Destruction: 10733
[01/19 00:17:20    385s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507692, 0.000507692
[01/19 00:17:20    385s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:20    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.21
[01/19 00:17:20    385s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:06:25.3/0:26:42.4 (0.2), mem = 2432.8M
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s] =============================================================================================
[01/19 00:17:20    385s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/19 00:17:20    385s] =============================================================================================
[01/19 00:17:20    385s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:20    385s] ---------------------------------------------------------------------------------------------
[01/19 00:17:20    385s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:20    385s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  34.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:20    385s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:20    385s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:20    385s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:20    385s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:20    385s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:20    385s] [ TransformInit          ]      1   0:00:00.5  (  21.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:17:20    385s] [ PowerUnitCalc          ]      2   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:20    385s] [ MISC                   ]          0:00:00.4  (  20.6 % )     0:00:00.4 /  0:00:00.5    1.0
[01/19 00:17:20    385s] ---------------------------------------------------------------------------------------------
[01/19 00:17:20    385s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:17:20    385s] ---------------------------------------------------------------------------------------------
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s] End: GigaOpt Global Optimization
[01/19 00:17:20    385s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:17:20    385s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:17:20    385s] *** Timing Is met
[01/19 00:17:20    385s] *** Check timing (0:00:00.0)
[01/19 00:17:20    385s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:20    385s] optDesignOneStep: Power Flow
[01/19 00:17:20    385s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:20    385s] Deleting Lib Analyzer.
[01/19 00:17:20    385s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/19 00:17:20    385s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:20    385s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:20    385s] ### Creating LA Mngr. totSessionCpu=0:06:25 mem=2432.8M
[01/19 00:17:20    385s] ### Creating LA Mngr, finished. totSessionCpu=0:06:25 mem=2432.8M
[01/19 00:17:20    385s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s] Begin: Area Power Optimization
[01/19 00:17:20    385s] Processing average sequential pin duty cycle 
[01/19 00:17:20    385s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:20    385s] ### Creating PhyDesignMc. totSessionCpu=0:06:25 mem=2490.0M
[01/19 00:17:20    385s] OPERPROF: Starting DPlace-Init at level 1, MEM:2490.0M, EPOCH TIME: 1705616240.140698
[01/19 00:17:20    385s] Processing tracks to init pin-track alignment.
[01/19 00:17:20    385s] z: 2, totalTracks: 1
[01/19 00:17:20    385s] z: 4, totalTracks: 1
[01/19 00:17:20    385s] z: 6, totalTracks: 1
[01/19 00:17:20    385s] z: 8, totalTracks: 1
[01/19 00:17:20    385s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:20    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2490.0M, EPOCH TIME: 1705616240.152427
[01/19 00:17:20    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:20    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:20    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2490.0M, EPOCH TIME: 1705616240.187213
[01/19 00:17:20    385s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2490.0M, EPOCH TIME: 1705616240.187353
[01/19 00:17:20    385s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2490.0M, EPOCH TIME: 1705616240.187427
[01/19 00:17:20    385s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2490.0MB).
[01/19 00:17:20    385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2490.0M, EPOCH TIME: 1705616240.189878
[01/19 00:17:20    385s] TotalInstCnt at PhyDesignMc Initialization: 10733
[01/19 00:17:20    385s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:25 mem=2490.0M
[01/19 00:17:20    385s] Begin: Area Power Reclaim Optimization
[01/19 00:17:20    385s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:25.5/0:26:42.6 (0.2), mem = 2490.0M
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s] Creating Lib Analyzer ...
[01/19 00:17:20    385s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:20    385s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:20    385s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:20    385s] 
[01/19 00:17:20    385s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:20    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=2492.0M
[01/19 00:17:21    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=2492.0M
[01/19 00:17:21    386s] Creating Lib Analyzer, finished. 
[01/19 00:17:21    386s] Processing average sequential pin duty cycle 
[01/19 00:17:21    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.22
[01/19 00:17:21    386s] (I,S,L,T): default_emulate_view: NA, NA, 0.000507692, 0.000507692
[01/19 00:17:21    386s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:21    386s] ### Creating RouteCongInterface, started
[01/19 00:17:21    386s] 
[01/19 00:17:21    386s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:17:21    386s] 
[01/19 00:17:21    386s] #optDebug: {0, 1.000}
[01/19 00:17:21    386s] ### Creating RouteCongInterface, finished
[01/19 00:17:21    386s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:21    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=2492.0M
[01/19 00:17:21    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=2492.0M
[01/19 00:17:21    386s] Usable buffer cells for single buffer setup transform:
[01/19 00:17:21    386s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:17:21    386s] Number of usable buffer cells above: 16
[01/19 00:17:21    386s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2492.0M, EPOCH TIME: 1705616241.381901
[01/19 00:17:21    386s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2492.0M, EPOCH TIME: 1705616241.382187
[01/19 00:17:21    386s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.45
[01/19 00:17:21    386s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:21    386s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:17:21    386s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:21    386s] |   72.45%|        -|   0.100|   0.000|   0:00:00.0| 2492.0M|
[01/19 00:17:21    386s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:21    386s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:23    388s] |   72.44%|       12|   0.100|   0.000|   0:00:02.0| 2515.6M|
[01/19 00:17:23    388s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:23    388s] |   72.44%|        0|   0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:24    389s] |   72.30%|       40|   0.100|   0.000|   0:00:01.0| 2515.6M|
[01/19 00:17:25    390s] |   72.26%|       32|   0.100|   0.000|   0:00:01.0| 2515.6M|
[01/19 00:17:25    390s] |   72.26%|        1|   0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:25    390s] |   72.26%|        0|   0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:25    390s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:17:26    391s] |   72.26%|        0|   0.100|   0.000|   0:00:01.0| 2515.6M|
[01/19 00:17:26    391s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:26    391s] |   72.26%|        0|   0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:26    391s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:26    391s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 72.26
[01/19 00:17:26    391s] 
[01/19 00:17:26    391s] ** Summary: Restruct = 12 Buffer Deletion = 36 Declone = 4 Resize = 33 **
[01/19 00:17:26    391s] --------------------------------------------------------------
[01/19 00:17:26    391s] |                                   | Total     | Sequential |
[01/19 00:17:26    391s] --------------------------------------------------------------
[01/19 00:17:26    391s] | Num insts resized                 |      33  |       0    |
[01/19 00:17:26    391s] | Num insts undone                  |       0  |       0    |
[01/19 00:17:26    391s] | Num insts Downsized               |      33  |       0    |
[01/19 00:17:26    391s] | Num insts Samesized               |       0  |       0    |
[01/19 00:17:26    391s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:17:26    391s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:17:26    391s] --------------------------------------------------------------
[01/19 00:17:26    391s] Bottom Preferred Layer:
[01/19 00:17:26    391s] +---------------+------------+----------+
[01/19 00:17:26    391s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:26    391s] +---------------+------------+----------+
[01/19 00:17:26    391s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:26    391s] +---------------+------------+----------+
[01/19 00:17:26    391s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:26    391s] +---------------+------------+----------+
[01/19 00:17:26    391s] Via Pillar Rule:
[01/19 00:17:26    391s]     None
[01/19 00:17:26    391s] 
[01/19 00:17:26    391s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:17:26    391s] End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[01/19 00:17:26    391s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504627, 0.000504627
[01/19 00:17:26    391s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:26    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.22
[01/19 00:17:26    391s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:06:32.0/0:26:49.1 (0.2), mem = 2515.6M
[01/19 00:17:26    391s] 
[01/19 00:17:26    391s] =============================================================================================
[01/19 00:17:26    391s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/19 00:17:26    391s] =============================================================================================
[01/19 00:17:26    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:26    391s] ---------------------------------------------------------------------------------------------
[01/19 00:17:26    391s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:26    391s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  11.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:26    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:26    391s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:26    391s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:17:26    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:26    391s] [ BottleneckAnalyzerInit ]      1   0:00:00.5  (   7.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:17:26    391s] [ OptimizationStep       ]      1   0:00:00.7  (  11.3 % )     0:00:05.1 /  0:00:05.2    1.0
[01/19 00:17:26    391s] [ OptSingleIteration     ]      9   0:00:00.2  (   2.6 % )     0:00:04.0 /  0:00:04.0    1.0
[01/19 00:17:26    391s] [ OptGetWeight           ]    380   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[01/19 00:17:26    391s] [ OptEval                ]    380   0:00:02.8  (  43.0 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:17:26    391s] [ OptCommit              ]    380   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.8
[01/19 00:17:26    391s] [ PostCommitDelayUpdate  ]    379   0:00:00.1  (   0.9 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:17:26    391s] [ IncrDelayCalc          ]    146   0:00:00.7  (  10.5 % )     0:00:00.7 /  0:00:00.7    1.1
[01/19 00:17:26    391s] [ IncrTimingUpdate       ]     52   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    0.9
[01/19 00:17:26    391s] [ MISC                   ]          0:00:00.5  (   7.0 % )     0:00:00.5 /  0:00:00.4    1.0
[01/19 00:17:26    391s] ---------------------------------------------------------------------------------------------
[01/19 00:17:26    391s]  AreaOpt #1 TOTAL                   0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[01/19 00:17:26    391s] ---------------------------------------------------------------------------------------------
[01/19 00:17:26    391s] 
[01/19 00:17:26    391s] Executing incremental physical updates
[01/19 00:17:26    391s] Executing incremental physical updates
[01/19 00:17:26    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2496.5M, EPOCH TIME: 1705616246.756167
[01/19 00:17:26    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10680).
[01/19 00:17:26    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:26    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:26    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:26    392s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2433.5M, EPOCH TIME: 1705616246.795281
[01/19 00:17:26    392s] TotalInstCnt at PhyDesignMc Destruction: 10680
[01/19 00:17:26    392s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=2433.55M, totSessionCpu=0:06:32).
[01/19 00:17:26    392s] skipped the cell partition in DRV
[01/19 00:17:27    392s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:17:27    392s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:27    392s] optDesignOneStep: Power Flow
[01/19 00:17:27    392s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:27    392s] Deleting Lib Analyzer.
[01/19 00:17:27    392s] Begin: GigaOpt DRV Optimization
[01/19 00:17:27    392s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/19 00:17:27    392s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:32.3/0:26:49.3 (0.2), mem = 2433.5M
[01/19 00:17:27    392s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:27    392s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:27    392s] Processing average sequential pin duty cycle 
[01/19 00:17:27    392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.23
[01/19 00:17:27    392s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504627, 0.000504627
[01/19 00:17:27    392s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:27    392s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:27    392s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=2433.5M
[01/19 00:17:27    392s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:17:27    392s] OPERPROF: Starting DPlace-Init at level 1, MEM:2433.5M, EPOCH TIME: 1705616247.147125
[01/19 00:17:27    392s] Processing tracks to init pin-track alignment.
[01/19 00:17:27    392s] z: 2, totalTracks: 1
[01/19 00:17:27    392s] z: 4, totalTracks: 1
[01/19 00:17:27    392s] z: 6, totalTracks: 1
[01/19 00:17:27    392s] z: 8, totalTracks: 1
[01/19 00:17:27    392s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:27    392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2433.5M, EPOCH TIME: 1705616247.158716
[01/19 00:17:27    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:27    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:27    392s] 
[01/19 00:17:27    392s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:27    392s] 
[01/19 00:17:27    392s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:27    392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2433.5M, EPOCH TIME: 1705616247.193477
[01/19 00:17:27    392s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2433.5M, EPOCH TIME: 1705616247.193641
[01/19 00:17:27    392s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2433.5M, EPOCH TIME: 1705616247.193713
[01/19 00:17:27    392s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2433.5MB).
[01/19 00:17:27    392s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2433.5M, EPOCH TIME: 1705616247.196223
[01/19 00:17:27    392s] TotalInstCnt at PhyDesignMc Initialization: 10680
[01/19 00:17:27    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:33 mem=2433.5M
[01/19 00:17:27    392s] ### Creating RouteCongInterface, started
[01/19 00:17:27    392s] 
[01/19 00:17:27    392s] Creating Lib Analyzer ...
[01/19 00:17:27    392s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:27    392s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:27    392s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:27    392s] 
[01/19 00:17:27    392s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:27    393s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:33 mem=2435.6M
[01/19 00:17:27    393s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:33 mem=2435.6M
[01/19 00:17:27    393s] Creating Lib Analyzer, finished. 
[01/19 00:17:28    393s] 
[01/19 00:17:28    393s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:17:28    393s] 
[01/19 00:17:28    393s] #optDebug: {0, 1.000}
[01/19 00:17:28    393s] ### Creating RouteCongInterface, finished
[01/19 00:17:28    393s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:28    393s] ### Creating LA Mngr. totSessionCpu=0:06:33 mem=2435.6M
[01/19 00:17:28    393s] ### Creating LA Mngr, finished. totSessionCpu=0:06:33 mem=2435.6M
[01/19 00:17:28    393s]  unitDynamic=0.010675571582 unitLeakage=0.0106756, designSmallDynamic=0.010675571582 designSmallLeakge=0.010675571582 largestInvLkgPwrAreaRatio=0.000000004969 smallCellArea_=2736000.0 
[01/19 00:17:28    393s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:17:28    393s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:17:28    393s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:17:28    393s] [GPS-DRV] All active and enabled setup views
[01/19 00:17:28    393s] [GPS-DRV]     default_emulate_view
[01/19 00:17:28    393s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:17:28    393s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:17:28    393s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:17:28    393s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:17:28    393s] [GPS-DRV] timing-driven DRV settings
[01/19 00:17:28    393s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:17:28    393s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2492.8M, EPOCH TIME: 1705616248.651018
[01/19 00:17:28    393s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2492.8M, EPOCH TIME: 1705616248.651349
[01/19 00:17:28    394s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:28    394s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:17:28    394s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:28    394s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:17:28    394s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:28    394s] Info: violation cost 195.198944 (cap = 0.000000, tran = 195.198944, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:28    394s] |     3|    82|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|       0|       0|       0| 72.26%|          |         |
[01/19 00:17:28    394s] Info: violation cost 194.512344 (cap = 0.000000, tran = 194.512344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:28    394s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|       2|       0|       0| 72.27%| 0:00:00.0|  2518.0M|
[01/19 00:17:28    394s] Info: violation cost 194.512344 (cap = 0.000000, tran = 194.512344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:28    394s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.28|     0.00|       0|       0|       0| 72.27%| 0:00:00.0|  2518.0M|
[01/19 00:17:28    394s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] ###############################################################################
[01/19 00:17:28    394s] #
[01/19 00:17:28    394s] #  Large fanout net report:  
[01/19 00:17:28    394s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:17:28    394s] #     - current density: 72.27
[01/19 00:17:28    394s] #
[01/19 00:17:28    394s] #  List of high fanout nets:
[01/19 00:17:28    394s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:17:28    394s] #
[01/19 00:17:28    394s] ###############################################################################
[01/19 00:17:28    394s] Bottom Preferred Layer:
[01/19 00:17:28    394s] +---------------+------------+----------+
[01/19 00:17:28    394s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:28    394s] +---------------+------------+----------+
[01/19 00:17:28    394s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:28    394s] +---------------+------------+----------+
[01/19 00:17:28    394s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:28    394s] +---------------+------------+----------+
[01/19 00:17:28    394s] Via Pillar Rule:
[01/19 00:17:28    394s]     None
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] =======================================================================
[01/19 00:17:28    394s]                 Reasons for remaining drv violations
[01/19 00:17:28    394s] =======================================================================
[01/19 00:17:28    394s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] MultiBuffering failure reasons
[01/19 00:17:28    394s] ------------------------------------------------
[01/19 00:17:28    394s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2518.0M) ***
[01/19 00:17:28    394s] 
[01/19 00:17:28    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2518.0M, EPOCH TIME: 1705616248.948489
[01/19 00:17:28    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10682).
[01/19 00:17:28    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:28    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:28    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:28    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2515.0M, EPOCH TIME: 1705616248.986578
[01/19 00:17:28    394s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2515.0M, EPOCH TIME: 1705616248.990845
[01/19 00:17:28    394s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2515.0M, EPOCH TIME: 1705616248.990998
[01/19 00:17:29    394s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2515.0M, EPOCH TIME: 1705616249.002291
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] 
[01/19 00:17:29    394s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:29    394s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2515.0M, EPOCH TIME: 1705616249.035981
[01/19 00:17:29    394s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2515.0M, EPOCH TIME: 1705616249.036093
[01/19 00:17:29    394s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2515.0M, EPOCH TIME: 1705616249.036160
[01/19 00:17:29    394s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2515.0M, EPOCH TIME: 1705616249.038047
[01/19 00:17:29    394s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2515.0M, EPOCH TIME: 1705616249.038286
[01/19 00:17:29    394s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2515.0M, EPOCH TIME: 1705616249.038412
[01/19 00:17:29    394s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2515.0M, EPOCH TIME: 1705616249.038468
[01/19 00:17:29    394s] TDRefine: refinePlace mode is spiral
[01/19 00:17:29    394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.12
[01/19 00:17:29    394s] OPERPROF: Starting RefinePlace at level 1, MEM:2515.0M, EPOCH TIME: 1705616249.038564
[01/19 00:17:29    394s] *** Starting refinePlace (0:06:34 mem=2515.0M) ***
[01/19 00:17:29    394s] Total net bbox length = 2.195e+05 (1.059e+05 1.136e+05) (ext = 5.073e+04)
[01/19 00:17:29    394s] 
[01/19 00:17:29    394s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:29    394s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:17:29    394s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:29    394s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:29    394s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2515.0M, EPOCH TIME: 1705616249.056160
[01/19 00:17:29    394s] Starting refinePlace ...
[01/19 00:17:29    394s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:29    394s] One DDP V2 for no tweak run.
[01/19 00:17:29    394s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:29    394s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2515.0M, EPOCH TIME: 1705616249.082842
[01/19 00:17:29    394s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:17:29    394s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2515.0M, EPOCH TIME: 1705616249.083014
[01/19 00:17:29    394s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2515.0M, EPOCH TIME: 1705616249.083246
[01/19 00:17:29    394s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2515.0M, EPOCH TIME: 1705616249.083306
[01/19 00:17:29    394s] DDP markSite nrRow 128 nrJob 128
[01/19 00:17:29    394s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2515.0M, EPOCH TIME: 1705616249.083809
[01/19 00:17:29    394s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2515.0M, EPOCH TIME: 1705616249.083888
[01/19 00:17:29    394s]   Spread Effort: high, standalone mode, useDDP on.
[01/19 00:17:29    394s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2515.0MB) @(0:06:34 - 0:06:34).
[01/19 00:17:29    394s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:17:29    394s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:17:29    394s] 
[01/19 00:17:29    394s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:17:29    394s] Move report: legalization moves 4 insts, mean move: 4.51 um, max move: 7.44 um spiral
[01/19 00:17:29    394s] 	Max move on inst (FE_OFC971_n_2146): (208.00, 122.74) --> (207.40, 115.90)
[01/19 00:17:29    394s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:17:29    394s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:17:29    394s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2518.0MB) @(0:06:34 - 0:06:35).
[01/19 00:17:29    394s] Move report: Detail placement moves 4 insts, mean move: 4.51 um, max move: 7.44 um 
[01/19 00:17:29    394s] 	Max move on inst (FE_OFC971_n_2146): (208.00, 122.74) --> (207.40, 115.90)
[01/19 00:17:29    394s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2518.0MB
[01/19 00:17:29    394s] Statistics of distance of Instance movement in refine placement:
[01/19 00:17:29    394s]   maximum (X+Y) =         7.44 um
[01/19 00:17:29    394s]   inst (FE_OFC971_n_2146) with max move: (208, 122.74) -> (207.4, 115.9)
[01/19 00:17:29    394s]   mean    (X+Y) =         4.51 um
[01/19 00:17:29    394s] Summary Report:
[01/19 00:17:29    394s] Instances move: 4 (out of 10638 movable)
[01/19 00:17:29    394s] Instances flipped: 0
[01/19 00:17:29    394s] Mean displacement: 4.51 um
[01/19 00:17:29    394s] Max displacement: 7.44 um (Instance: FE_OFC971_n_2146) (208, 122.74) -> (207.4, 115.9)
[01/19 00:17:29    394s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:17:29    394s] Total instances moved : 4
[01/19 00:17:29    394s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.290, MEM:2518.0M, EPOCH TIME: 1705616249.346244
[01/19 00:17:29    394s] Total net bbox length = 2.195e+05 (1.059e+05 1.136e+05) (ext = 5.073e+04)
[01/19 00:17:29    394s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2518.0MB
[01/19 00:17:29    394s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2518.0MB) @(0:06:34 - 0:06:35).
[01/19 00:17:29    394s] *** Finished refinePlace (0:06:35 mem=2518.0M) ***
[01/19 00:17:29    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.12
[01/19 00:17:29    394s] OPERPROF: Finished RefinePlace at level 1, CPU:0.320, REAL:0.313, MEM:2518.0M, EPOCH TIME: 1705616249.351777
[01/19 00:17:29    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2518.0M, EPOCH TIME: 1705616249.415318
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10682).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2515.0M, EPOCH TIME: 1705616249.454145
[01/19 00:17:29    394s] *** maximum move = 7.44 um ***
[01/19 00:17:29    394s] *** Finished re-routing un-routed nets (2515.0M) ***
[01/19 00:17:29    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.0M, EPOCH TIME: 1705616249.488783
[01/19 00:17:29    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.0M, EPOCH TIME: 1705616249.500563
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] 
[01/19 00:17:29    394s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:29    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2515.0M, EPOCH TIME: 1705616249.538616
[01/19 00:17:29    394s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2515.0M, EPOCH TIME: 1705616249.538770
[01/19 00:17:29    394s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2515.0M, EPOCH TIME: 1705616249.538847
[01/19 00:17:29    394s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2515.0M, EPOCH TIME: 1705616249.541336
[01/19 00:17:29    394s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2515.0M, EPOCH TIME: 1705616249.541620
[01/19 00:17:29    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2515.0M, EPOCH TIME: 1705616249.541772
[01/19 00:17:29    394s] 
[01/19 00:17:29    394s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2515.0M) ***
[01/19 00:17:29    394s] Total-nets :: 11530, Stn-nets :: 206, ratio :: 1.78664 %, Total-len 200318, Stn-len 1895.66
[01/19 00:17:29    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2496.0M, EPOCH TIME: 1705616249.714002
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2435.0M, EPOCH TIME: 1705616249.749310
[01/19 00:17:29    394s] TotalInstCnt at PhyDesignMc Destruction: 10682
[01/19 00:17:29    395s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504735, 0.000504735
[01/19 00:17:29    395s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:29    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.23
[01/19 00:17:29    395s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:06:35.1/0:26:52.1 (0.2), mem = 2435.0M
[01/19 00:17:29    395s] 
[01/19 00:17:29    395s] =============================================================================================
[01/19 00:17:29    395s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.35-s114_1
[01/19 00:17:29    395s] =============================================================================================
[01/19 00:17:29    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:29    395s] ---------------------------------------------------------------------------------------------
[01/19 00:17:29    395s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.1    0.9
[01/19 00:17:29    395s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  25.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:29    395s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:29    395s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:29    395s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:17:29    395s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:17:29    395s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:29    395s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:29    395s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:17:29    395s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:29    395s] [ OptEval                ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:17:29    395s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:29    395s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:17:29    395s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:29    395s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:17:29    395s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[01/19 00:17:29    395s] [ PowerUnitCalc          ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:17:29    395s] [ RefinePlace            ]      1   0:00:00.7  (  23.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:29    395s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:17:29    395s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:29    395s] [ MISC                   ]          0:00:00.8  (  26.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:29    395s] ---------------------------------------------------------------------------------------------
[01/19 00:17:29    395s]  DrvOpt #3 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:17:29    395s] ---------------------------------------------------------------------------------------------
[01/19 00:17:29    395s] 
[01/19 00:17:29    395s] End: GigaOpt DRV Optimization
[01/19 00:17:29    395s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:17:29    395s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:17:29    395s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:17:29    395s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2435.0M, EPOCH TIME: 1705616249.848302
[01/19 00:17:29    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:29    395s] 
[01/19 00:17:29    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:29    395s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2435.0M, EPOCH TIME: 1705616249.882576
[01/19 00:17:29    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:29    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] 
------------------------------------------------------------------
     Summary (cpu=0.05min real=0.03min mem=2435.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.280  |  1.901  |  1.280  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.263   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2483.1M, EPOCH TIME: 1705616250.193550
[01/19 00:17:30    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] 
[01/19 00:17:30    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:30    395s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2483.1M, EPOCH TIME: 1705616250.228550
[01/19 00:17:30    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:30    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] Density: 72.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1994.5M, totSessionCpu=0:06:35 **
[01/19 00:17:30    395s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:30    395s] optDesignOneStep: Power Flow
[01/19 00:17:30    395s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:30    395s] Deleting Lib Analyzer.
[01/19 00:17:30    395s] Begin: GigaOpt Optimization in WNS mode
[01/19 00:17:30    395s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[01/19 00:17:30    395s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:30    395s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:30    395s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:35.6/0:26:52.6 (0.2), mem = 2435.1M
[01/19 00:17:30    395s] Processing average sequential pin duty cycle 
[01/19 00:17:30    395s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.24
[01/19 00:17:30    395s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504735, 0.000504735
[01/19 00:17:30    395s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:30    395s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:30    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:36 mem=2435.1M
[01/19 00:17:30    395s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:17:30    395s] OPERPROF: Starting DPlace-Init at level 1, MEM:2435.1M, EPOCH TIME: 1705616250.424574
[01/19 00:17:30    395s] Processing tracks to init pin-track alignment.
[01/19 00:17:30    395s] z: 2, totalTracks: 1
[01/19 00:17:30    395s] z: 4, totalTracks: 1
[01/19 00:17:30    395s] z: 6, totalTracks: 1
[01/19 00:17:30    395s] z: 8, totalTracks: 1
[01/19 00:17:30    395s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:30    395s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2435.1M, EPOCH TIME: 1705616250.436563
[01/19 00:17:30    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:30    395s] 
[01/19 00:17:30    395s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:30    395s] 
[01/19 00:17:30    395s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:30    395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2435.1M, EPOCH TIME: 1705616250.471757
[01/19 00:17:30    395s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2435.1M, EPOCH TIME: 1705616250.471899
[01/19 00:17:30    395s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2435.1M, EPOCH TIME: 1705616250.471970
[01/19 00:17:30    395s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2435.1MB).
[01/19 00:17:30    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2435.1M, EPOCH TIME: 1705616250.474656
[01/19 00:17:30    395s] TotalInstCnt at PhyDesignMc Initialization: 10682
[01/19 00:17:30    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:36 mem=2435.1M
[01/19 00:17:30    395s] ### Creating RouteCongInterface, started
[01/19 00:17:30    395s] 
[01/19 00:17:30    395s] Creating Lib Analyzer ...
[01/19 00:17:30    395s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:30    395s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:30    395s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:30    395s] 
[01/19 00:17:30    395s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:31    396s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:36 mem=2435.1M
[01/19 00:17:31    396s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:36 mem=2435.1M
[01/19 00:17:31    396s] Creating Lib Analyzer, finished. 
[01/19 00:17:31    396s] 
[01/19 00:17:31    396s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/19 00:17:31    396s] 
[01/19 00:17:31    396s] #optDebug: {0, 1.000}
[01/19 00:17:31    396s] ### Creating RouteCongInterface, finished
[01/19 00:17:31    396s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:31    396s] ### Creating LA Mngr. totSessionCpu=0:06:37 mem=2435.1M
[01/19 00:17:31    396s] ### Creating LA Mngr, finished. totSessionCpu=0:06:37 mem=2435.1M
[01/19 00:17:31    396s] *info: 45 clock nets excluded
[01/19 00:17:31    396s] *info: 57 no-driver nets excluded.
[01/19 00:17:31    396s] *info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:31    397s]  unitDynamic=0.010677612046 unitLeakage=0.0106776, designSmallDynamic=0.010677612046 designSmallLeakge=0.010677612046 largestInvLkgPwrAreaRatio=0.000000004970 smallCellArea_=2736000.0 
[01/19 00:17:31    397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.26088.1
[01/19 00:17:31    397s] PathGroup :  reg2reg  TargetSlack : 0.038 
[01/19 00:17:32    397s]  unitDynamic=0.010677612046 unitLeakage=0.0106776, designSmallDynamic=0.010677612046 designSmallLeakge=0.010677612046 largestInvLkgPwrAreaRatio=0.000000004970 smallCellArea_=2736000.0 
[01/19 00:17:32    397s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 72.27
[01/19 00:17:32    397s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.280|0.000|
|reg2reg   |1.901|0.000|
|HEPG      |1.901|0.000|
|All Paths |1.280|0.000|
+----------+-----+-----+

[01/19 00:17:32    397s] Bottom Preferred Layer:
[01/19 00:17:32    397s] +---------------+------------+----------+
[01/19 00:17:32    397s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:32    397s] +---------------+------------+----------+
[01/19 00:17:32    397s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:32    397s] +---------------+------------+----------+
[01/19 00:17:32    397s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:32    397s] +---------------+------------+----------+
[01/19 00:17:32    397s] Via Pillar Rule:
[01/19 00:17:32    397s]     None
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2492.4M) ***
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.26088.1
[01/19 00:17:32    397s] Total-nets :: 11530, Stn-nets :: 206, ratio :: 1.78664 %, Total-len 200318, Stn-len 1895.66
[01/19 00:17:32    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2473.3M, EPOCH TIME: 1705616252.159805
[01/19 00:17:32    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:32    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:32    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:32    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:32    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2433.3M, EPOCH TIME: 1705616252.196994
[01/19 00:17:32    397s] TotalInstCnt at PhyDesignMc Destruction: 10682
[01/19 00:17:32    397s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504735, 0.000504735
[01/19 00:17:32    397s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:32    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.24
[01/19 00:17:32    397s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:06:37.5/0:26:54.6 (0.2), mem = 2433.3M
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] =============================================================================================
[01/19 00:17:32    397s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/19 00:17:32    397s] =============================================================================================
[01/19 00:17:32    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:32    397s] ---------------------------------------------------------------------------------------------
[01/19 00:17:32    397s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:17:32    397s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  36.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:32    397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:32    397s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:32    397s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:32    397s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:32    397s] [ TransformInit          ]      1   0:00:00.5  (  24.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:17:32    397s] [ PowerUnitCalc          ]      2   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:17:32    397s] [ MISC                   ]          0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:32    397s] ---------------------------------------------------------------------------------------------
[01/19 00:17:32    397s]  WnsOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[01/19 00:17:32    397s] ---------------------------------------------------------------------------------------------
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] End: GigaOpt Optimization in WNS mode
[01/19 00:17:32    397s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:32    397s] optDesignOneStep: Power Flow
[01/19 00:17:32    397s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:17:32    397s] Deleting Lib Analyzer.
[01/19 00:17:32    397s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[01/19 00:17:32    397s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/19 00:17:32    397s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:32    397s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:32    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=2429.3M
[01/19 00:17:32    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=2429.3M
[01/19 00:17:32    397s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:17:32    397s] Processing average sequential pin duty cycle 
[01/19 00:17:32    397s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:32    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=2486.5M
[01/19 00:17:32    397s] OPERPROF: Starting DPlace-Init at level 1, MEM:2486.5M, EPOCH TIME: 1705616252.441610
[01/19 00:17:32    397s] Processing tracks to init pin-track alignment.
[01/19 00:17:32    397s] z: 2, totalTracks: 1
[01/19 00:17:32    397s] z: 4, totalTracks: 1
[01/19 00:17:32    397s] z: 6, totalTracks: 1
[01/19 00:17:32    397s] z: 8, totalTracks: 1
[01/19 00:17:32    397s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:32    397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2486.5M, EPOCH TIME: 1705616252.453820
[01/19 00:17:32    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:32    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:32    397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2486.5M, EPOCH TIME: 1705616252.490476
[01/19 00:17:32    397s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2486.5M, EPOCH TIME: 1705616252.490665
[01/19 00:17:32    397s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2486.5M, EPOCH TIME: 1705616252.490740
[01/19 00:17:32    397s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2486.5MB).
[01/19 00:17:32    397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2486.5M, EPOCH TIME: 1705616252.493685
[01/19 00:17:32    397s] TotalInstCnt at PhyDesignMc Initialization: 10682
[01/19 00:17:32    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=2486.5M
[01/19 00:17:32    397s] Begin: Area Reclaim Optimization
[01/19 00:17:32    397s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:37.8/0:26:54.9 (0.2), mem = 2486.5M
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] Creating Lib Analyzer ...
[01/19 00:17:32    397s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:17:32    397s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:17:32    397s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:17:32    397s] 
[01/19 00:17:32    397s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:17:33    398s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:39 mem=2492.5M
[01/19 00:17:33    398s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:39 mem=2492.5M
[01/19 00:17:33    398s] Creating Lib Analyzer, finished. 
[01/19 00:17:33    398s] Processing average sequential pin duty cycle 
[01/19 00:17:33    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.25
[01/19 00:17:33    398s] (I,S,L,T): default_emulate_view: NA, NA, 0.000504735, 0.000504735
[01/19 00:17:33    398s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:33    398s] ### Creating RouteCongInterface, started
[01/19 00:17:33    398s] 
[01/19 00:17:33    398s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/19 00:17:33    398s] 
[01/19 00:17:33    398s] #optDebug: {0, 1.000}
[01/19 00:17:33    398s] ### Creating RouteCongInterface, finished
[01/19 00:17:33    398s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:33    398s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=2492.5M
[01/19 00:17:33    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=2492.5M
[01/19 00:17:33    398s] Usable buffer cells for single buffer setup transform:
[01/19 00:17:33    398s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:17:33    398s] Number of usable buffer cells above: 16
[01/19 00:17:33    398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2492.5M, EPOCH TIME: 1705616253.696698
[01/19 00:17:33    398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2492.5M, EPOCH TIME: 1705616253.696973
[01/19 00:17:33    399s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.27
[01/19 00:17:33    399s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:33    399s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:17:33    399s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:33    399s] |   72.27%|        -|   0.000|   0.000|   0:00:00.0| 2492.5M|
[01/19 00:17:33    399s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:49    414s] |   72.03%|      172|   0.000|   0.000|   0:00:16.0| 2569.4M|
[01/19 00:17:49    414s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:49    414s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:49    414s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.03
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:17:49    414s] --------------------------------------------------------------
[01/19 00:17:49    414s] |                                   | Total     | Sequential |
[01/19 00:17:49    414s] --------------------------------------------------------------
[01/19 00:17:49    414s] | Num insts resized                 |       0  |       0    |
[01/19 00:17:49    414s] | Num insts undone                  |       0  |       0    |
[01/19 00:17:49    414s] | Num insts Downsized               |       0  |       0    |
[01/19 00:17:49    414s] | Num insts Samesized               |       0  |       0    |
[01/19 00:17:49    414s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:17:49    414s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:17:49    414s] --------------------------------------------------------------
[01/19 00:17:49    414s] Bottom Preferred Layer:
[01/19 00:17:49    414s] +---------------+------------+----------+
[01/19 00:17:49    414s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:49    414s] +---------------+------------+----------+
[01/19 00:17:49    414s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:49    414s] +---------------+------------+----------+
[01/19 00:17:49    414s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:49    414s] +---------------+------------+----------+
[01/19 00:17:49    414s] Via Pillar Rule:
[01/19 00:17:49    414s]     None
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:17:49    414s] End: Core Area Reclaim Optimization (cpu = 0:00:16.5) (real = 0:00:17.0) **
[01/19 00:17:49    414s] (I,S,L,T): default_emulate_view: NA, NA, 0.000502021, 0.000502021
[01/19 00:17:49    414s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:49    414s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.25
[01/19 00:17:49    414s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:16.6/0:00:16.5 (1.0), totSession cpu/real = 0:06:54.4/0:27:11.4 (0.3), mem = 2569.4M
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] =============================================================================================
[01/19 00:17:49    414s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/19 00:17:49    414s] =============================================================================================
[01/19 00:17:49    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:49    414s] ---------------------------------------------------------------------------------------------
[01/19 00:17:49    414s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:17:49    414s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:17:49    414s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:49    414s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:17:49    414s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:17:49    414s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:49    414s] [ OptimizationStep       ]      1   0:00:00.1  (   0.5 % )     0:00:15.2 /  0:00:15.3    1.0
[01/19 00:17:49    414s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:15.1 /  0:00:15.2    1.0
[01/19 00:17:49    414s] [ OptGetWeight           ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:49    414s] [ OptEval                ]     52   0:00:12.3  (  74.5 % )     0:00:12.3 /  0:00:12.4    1.0
[01/19 00:17:49    414s] [ OptCommit              ]     52   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/19 00:17:49    414s] [ PostCommitDelayUpdate  ]     52   0:00:00.1  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[01/19 00:17:49    414s] [ IncrDelayCalc          ]    188   0:00:01.6  (   9.9 % )     0:00:01.6 /  0:00:01.7    1.0
[01/19 00:17:49    414s] [ IncrTimingUpdate       ]     36   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:17:49    414s] [ MISC                   ]          0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:17:49    414s] ---------------------------------------------------------------------------------------------
[01/19 00:17:49    414s]  AreaOpt #2 TOTAL                   0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:16.6    1.0
[01/19 00:17:49    414s] ---------------------------------------------------------------------------------------------
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2550.3M, EPOCH TIME: 1705616269.119526
[01/19 00:17:49    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10585).
[01/19 00:17:49    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:49    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:49    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:49    414s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.038, MEM:2447.3M, EPOCH TIME: 1705616269.157403
[01/19 00:17:49    414s] TotalInstCnt at PhyDesignMc Destruction: 10585
[01/19 00:17:49    414s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2447.32M, totSessionCpu=0:06:54).
[01/19 00:17:49    414s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/19 00:17:49    414s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:49    414s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:49    414s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=2447.3M
[01/19 00:17:49    414s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=2447.3M
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] Begin: Area Power Optimization
[01/19 00:17:49    414s] Processing average sequential pin duty cycle 
[01/19 00:17:49    414s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:49    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=2504.6M
[01/19 00:17:49    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:2504.6M, EPOCH TIME: 1705616269.212846
[01/19 00:17:49    414s] Processing tracks to init pin-track alignment.
[01/19 00:17:49    414s] z: 2, totalTracks: 1
[01/19 00:17:49    414s] z: 4, totalTracks: 1
[01/19 00:17:49    414s] z: 6, totalTracks: 1
[01/19 00:17:49    414s] z: 8, totalTracks: 1
[01/19 00:17:49    414s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:49    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2504.6M, EPOCH TIME: 1705616269.223861
[01/19 00:17:49    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:49    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:49    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2504.6M, EPOCH TIME: 1705616269.257978
[01/19 00:17:49    414s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2504.6M, EPOCH TIME: 1705616269.258105
[01/19 00:17:49    414s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2504.6M, EPOCH TIME: 1705616269.258172
[01/19 00:17:49    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2504.6MB).
[01/19 00:17:49    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2504.6M, EPOCH TIME: 1705616269.260409
[01/19 00:17:49    414s] TotalInstCnt at PhyDesignMc Initialization: 10585
[01/19 00:17:49    414s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:55 mem=2504.6M
[01/19 00:17:49    414s] Begin: Area Power Reclaim Optimization
[01/19 00:17:49    414s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:54.6/0:27:11.6 (0.3), mem = 2504.6M
[01/19 00:17:49    414s] Processing average sequential pin duty cycle 
[01/19 00:17:49    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.26
[01/19 00:17:49    414s] (I,S,L,T): default_emulate_view: NA, NA, 0.000502021, 0.000502021
[01/19 00:17:49    414s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:49    414s] ### Creating RouteCongInterface, started
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:17:49    414s] 
[01/19 00:17:49    414s] #optDebug: {0, 1.000}
[01/19 00:17:49    414s] ### Creating RouteCongInterface, finished
[01/19 00:17:49    414s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:49    414s] ### Creating LA Mngr. totSessionCpu=0:06:55 mem=2504.6M
[01/19 00:17:49    414s] ### Creating LA Mngr, finished. totSessionCpu=0:06:55 mem=2504.6M
[01/19 00:17:49    414s] Usable buffer cells for single buffer setup transform:
[01/19 00:17:49    414s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:17:49    414s] Number of usable buffer cells above: 16
[01/19 00:17:49    414s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2504.6M, EPOCH TIME: 1705616269.697408
[01/19 00:17:49    414s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2504.6M, EPOCH TIME: 1705616269.697663
[01/19 00:17:49    415s] Reclaim Optimization WNS Slack 0.076  TNS Slack 0.000 Density 72.03
[01/19 00:17:49    415s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:49    415s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:17:49    415s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:49    415s] |   72.03%|        -|   0.076|   0.000|   0:00:00.0| 2504.6M|
[01/19 00:17:50    415s] |   72.03%|        0|   0.076|   0.000|   0:00:01.0| 2504.6M|
[01/19 00:17:50    415s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:50    415s] |   72.03%|        0|   0.076|   0.000|   0:00:00.0| 2504.6M|
[01/19 00:17:51    416s] |   72.02%|        2|   0.076|   0.000|   0:00:01.0| 2523.6M|
[01/19 00:17:51    416s] |   72.02%|        4|   0.076|   0.000|   0:00:00.0| 2528.2M|
[01/19 00:17:51    416s] |   72.02%|        0|   0.076|   0.000|   0:00:00.0| 2528.2M|
[01/19 00:17:51    416s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:17:52    417s] |   72.02%|        0|   0.076|   0.000|   0:00:01.0| 2529.4M|
[01/19 00:17:52    417s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:52    417s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/19 00:17:52    417s] |   72.02%|        0|   0.076|   0.000|   0:00:00.0| 2529.4M|
[01/19 00:17:52    417s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:52    417s] Reclaim Optimization End WNS Slack 0.076  TNS Slack 0.000 Density 72.02
[01/19 00:17:52    417s] 
[01/19 00:17:52    417s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 2 Resize = 4 **
[01/19 00:17:52    417s] --------------------------------------------------------------
[01/19 00:17:52    417s] |                                   | Total     | Sequential |
[01/19 00:17:52    417s] --------------------------------------------------------------
[01/19 00:17:52    417s] | Num insts resized                 |       4  |       0    |
[01/19 00:17:52    417s] | Num insts undone                  |       0  |       0    |
[01/19 00:17:52    417s] | Num insts Downsized               |       4  |       0    |
[01/19 00:17:52    417s] | Num insts Samesized               |       0  |       0    |
[01/19 00:17:52    417s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:17:52    417s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:17:52    417s] --------------------------------------------------------------
[01/19 00:17:52    417s] Bottom Preferred Layer:
[01/19 00:17:52    417s] +---------------+------------+----------+
[01/19 00:17:52    417s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:52    417s] +---------------+------------+----------+
[01/19 00:17:52    417s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:52    417s] +---------------+------------+----------+
[01/19 00:17:52    417s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:52    417s] +---------------+------------+----------+
[01/19 00:17:52    417s] Via Pillar Rule:
[01/19 00:17:52    417s]     None
[01/19 00:17:52    417s] 
[01/19 00:17:52    417s] Number of times islegalLocAvaiable called = 5 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
[01/19 00:17:52    417s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
[01/19 00:17:52    417s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2529.4M, EPOCH TIME: 1705616272.647847
[01/19 00:17:52    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10583).
[01/19 00:17:52    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:52    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:52    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:52    417s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2529.4M, EPOCH TIME: 1705616272.683366
[01/19 00:17:52    417s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2529.4M, EPOCH TIME: 1705616272.687962
[01/19 00:17:52    417s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2529.4M, EPOCH TIME: 1705616272.688130
[01/19 00:17:52    417s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2529.4M, EPOCH TIME: 1705616272.698566
[01/19 00:17:52    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:52    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:52    417s] 
[01/19 00:17:52    417s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:52    417s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2529.4M, EPOCH TIME: 1705616272.731706
[01/19 00:17:52    417s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2529.4M, EPOCH TIME: 1705616272.731811
[01/19 00:17:52    417s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2529.4M, EPOCH TIME: 1705616272.731877
[01/19 00:17:52    417s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2529.4M, EPOCH TIME: 1705616272.733617
[01/19 00:17:52    417s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2529.4M, EPOCH TIME: 1705616272.733846
[01/19 00:17:52    417s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:2529.4M, EPOCH TIME: 1705616272.733972
[01/19 00:17:52    417s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:2529.4M, EPOCH TIME: 1705616272.734027
[01/19 00:17:52    417s] TDRefine: refinePlace mode is spiral
[01/19 00:17:52    417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.13
[01/19 00:17:52    418s] OPERPROF: Starting RefinePlace at level 1, MEM:2529.4M, EPOCH TIME: 1705616272.734106
[01/19 00:17:52    418s] *** Starting refinePlace (0:06:58 mem=2529.4M) ***
[01/19 00:17:52    418s] Total net bbox length = 2.186e+05 (1.055e+05 1.131e+05) (ext = 5.073e+04)
[01/19 00:17:52    418s] 
[01/19 00:17:52    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:52    418s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:17:52    418s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:52    418s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:52    418s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2529.4M, EPOCH TIME: 1705616272.750544
[01/19 00:17:52    418s] Starting refinePlace ...
[01/19 00:17:52    418s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:52    418s] One DDP V2 for no tweak run.
[01/19 00:17:52    418s] 
[01/19 00:17:52    418s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:17:52    418s] Move report: legalization moves 218 insts, mean move: 1.81 um, max move: 9.44 um spiral
[01/19 00:17:52    418s] 	Max move on inst (FE_OFC858_n_1881): (207.40, 50.92) --> (204.80, 57.76)
[01/19 00:17:52    418s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:17:52    418s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:17:52    418s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2532.4MB) @(0:06:58 - 0:06:58).
[01/19 00:17:52    418s] Move report: Detail placement moves 218 insts, mean move: 1.81 um, max move: 9.44 um 
[01/19 00:17:52    418s] 	Max move on inst (FE_OFC858_n_1881): (207.40, 50.92) --> (204.80, 57.76)
[01/19 00:17:52    418s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2532.4MB
[01/19 00:17:52    418s] Statistics of distance of Instance movement in refine placement:
[01/19 00:17:52    418s]   maximum (X+Y) =         9.44 um
[01/19 00:17:52    418s]   inst (FE_OFC858_n_1881) with max move: (207.4, 50.92) -> (204.8, 57.76)
[01/19 00:17:52    418s]   mean    (X+Y) =         1.81 um
[01/19 00:17:52    418s] Summary Report:
[01/19 00:17:52    418s] Instances move: 218 (out of 10539 movable)
[01/19 00:17:52    418s] Instances flipped: 0
[01/19 00:17:52    418s] Mean displacement: 1.81 um
[01/19 00:17:52    418s] Max displacement: 9.44 um (Instance: FE_OFC858_n_1881) (207.4, 50.92) -> (204.8, 57.76)
[01/19 00:17:52    418s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:17:52    418s] Total instances moved : 218
[01/19 00:17:52    418s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.250, REAL:0.237, MEM:2532.4M, EPOCH TIME: 1705616272.987408
[01/19 00:17:52    418s] Total net bbox length = 2.189e+05 (1.056e+05 1.132e+05) (ext = 5.073e+04)
[01/19 00:17:52    418s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2532.4MB
[01/19 00:17:52    418s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2532.4MB) @(0:06:58 - 0:06:58).
[01/19 00:17:52    418s] *** Finished refinePlace (0:06:58 mem=2532.4M) ***
[01/19 00:17:52    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.13
[01/19 00:17:52    418s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.258, MEM:2532.4M, EPOCH TIME: 1705616272.992588
[01/19 00:17:53    418s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2532.4M, EPOCH TIME: 1705616273.051231
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10583).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2529.4M, EPOCH TIME: 1705616273.086072
[01/19 00:17:53    418s] *** maximum move = 9.44 um ***
[01/19 00:17:53    418s] *** Finished re-routing un-routed nets (2529.4M) ***
[01/19 00:17:53    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:2529.4M, EPOCH TIME: 1705616273.123437
[01/19 00:17:53    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2529.4M, EPOCH TIME: 1705616273.134440
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] 
[01/19 00:17:53    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:53    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2529.4M, EPOCH TIME: 1705616273.168005
[01/19 00:17:53    418s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2529.4M, EPOCH TIME: 1705616273.168123
[01/19 00:17:53    418s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2529.4M, EPOCH TIME: 1705616273.168189
[01/19 00:17:53    418s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2529.4M, EPOCH TIME: 1705616273.170130
[01/19 00:17:53    418s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2529.4M, EPOCH TIME: 1705616273.170365
[01/19 00:17:53    418s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2529.4M, EPOCH TIME: 1705616273.170493
[01/19 00:17:53    418s] 
[01/19 00:17:53    418s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2529.4M) ***
[01/19 00:17:53    418s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501916, 0.000501916
[01/19 00:17:53    418s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:53    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.26
[01/19 00:17:53    418s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:06:58.6/0:27:15.6 (0.3), mem = 2529.4M
[01/19 00:17:53    418s] 
[01/19 00:17:53    418s] =============================================================================================
[01/19 00:17:53    418s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.35-s114_1
[01/19 00:17:53    418s] =============================================================================================
[01/19 00:17:53    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:53    418s] ---------------------------------------------------------------------------------------------
[01/19 00:17:53    418s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:53    418s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:53    418s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:17:53    418s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:17:53    418s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:53    418s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:17:53    418s] [ OptimizationStep       ]      1   0:00:00.6  (  14.9 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:17:53    418s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.1 % )     0:00:01.8 /  0:00:01.8    1.0
[01/19 00:17:53    418s] [ OptGetWeight           ]    210   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:53    418s] [ OptEval                ]    210   0:00:01.6  (  40.3 % )     0:00:01.6 /  0:00:01.7    1.0
[01/19 00:17:53    418s] [ OptCommit              ]    210   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:17:53    418s] [ PostCommitDelayUpdate  ]    209   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:17:53    418s] [ IncrDelayCalc          ]     18   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:17:53    418s] [ RefinePlace            ]      1   0:00:00.6  (  14.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:17:53    418s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:17:53    418s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[01/19 00:17:53    418s] [ MISC                   ]          0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:17:53    418s] ---------------------------------------------------------------------------------------------
[01/19 00:17:53    418s]  AreaOpt #3 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[01/19 00:17:53    418s] ---------------------------------------------------------------------------------------------
[01/19 00:17:53    418s] 
[01/19 00:17:53    418s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.3M, EPOCH TIME: 1705616273.324865
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.032, MEM:2448.3M, EPOCH TIME: 1705616273.357084
[01/19 00:17:53    418s] TotalInstCnt at PhyDesignMc Destruction: 10583
[01/19 00:17:53    418s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2448.34M, totSessionCpu=0:06:59).
[01/19 00:17:53    418s] postCtsLateCongRepair #1 0
[01/19 00:17:53    418s] postCtsLateCongRepair #1 0
[01/19 00:17:53    418s] postCtsLateCongRepair #1 0
[01/19 00:17:53    418s] postCtsLateCongRepair #1 0
[01/19 00:17:53    418s] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1999.8M, totSessionCpu=0:06:59 **
[01/19 00:17:53    418s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2448.3M, EPOCH TIME: 1705616273.524361
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    418s] 
[01/19 00:17:53    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:53    418s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2448.3M, EPOCH TIME: 1705616273.558023
[01/19 00:17:53    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:53    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.536  |  1.901  |  1.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.263   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2496.5M, EPOCH TIME: 1705616273.843119
[01/19 00:17:53    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] 
[01/19 00:17:53    419s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:53    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2496.5M, EPOCH TIME: 1705616273.876776
[01/19 00:17:53    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:53    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] Density: 72.021%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[01/19 00:17:53    419s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:17:53    419s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:17:53    419s] ### Creating LA Mngr. totSessionCpu=0:06:59 mem=2496.5M
[01/19 00:17:53    419s] ### Creating LA Mngr, finished. totSessionCpu=0:06:59 mem=2496.5M
[01/19 00:17:53    419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2496.5M, EPOCH TIME: 1705616273.925424
[01/19 00:17:53    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] 
[01/19 00:17:53    419s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:53    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2496.5M, EPOCH TIME: 1705616273.959452
[01/19 00:17:53    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:17:53    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:53    419s] 
[01/19 00:17:53    419s] Begin: Leakage Power Optimization
[01/19 00:17:53    419s] Processing average sequential pin duty cycle 
[01/19 00:17:53    419s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:17:53    419s] 
[01/19 00:17:53    419s] Begin Power Analysis
[01/19 00:17:53    419s] 
[01/19 00:17:53    419s]              0V	    VSS
[01/19 00:17:53    419s]            0.9V	    VDD
[01/19 00:17:54    419s] Begin Processing Timing Library for Power Calculation
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Processing Timing Library for Power Calculation
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Processing User Attributes
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Processing Signal Activity
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] Begin Power Computation
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s]       ----------------------------------------------------------
[01/19 00:17:54    419s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:17:54    419s]       # of cell(s) missing power table: 0
[01/19 00:17:54    419s]       # of cell(s) missing leakage table: 0
[01/19 00:17:54    419s]       ----------------------------------------------------------
[01/19 00:17:54    419s] 
[01/19 00:17:54    419s] 
[01/19 00:17:55    420s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:17:55    420s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] Begin Processing User Attributes
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1999.93MB/3986.44MB/2022.82MB)
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] *



[01/19 00:17:55    420s] Total Power
[01/19 00:17:55    420s] -----------------------------------------------------------------------------------------
[01/19 00:17:55    420s] Total Leakage Power:         0.00052033
[01/19 00:17:55    420s] -----------------------------------------------------------------------------------------
[01/19 00:17:55    420s] Processing average sequential pin duty cycle 
[01/19 00:17:55    420s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:17:55    420s] ### Creating PhyDesignMc. totSessionCpu=0:07:01 mem=2515.6M
[01/19 00:17:55    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.6M, EPOCH TIME: 1705616275.302386
[01/19 00:17:55    420s] Processing tracks to init pin-track alignment.
[01/19 00:17:55    420s] z: 2, totalTracks: 1
[01/19 00:17:55    420s] z: 4, totalTracks: 1
[01/19 00:17:55    420s] z: 6, totalTracks: 1
[01/19 00:17:55    420s] z: 8, totalTracks: 1
[01/19 00:17:55    420s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:55    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.6M, EPOCH TIME: 1705616275.313311
[01/19 00:17:55    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:55    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:55    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2515.6M, EPOCH TIME: 1705616275.346548
[01/19 00:17:55    420s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2515.6M, EPOCH TIME: 1705616275.346650
[01/19 00:17:55    420s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2515.6M, EPOCH TIME: 1705616275.346717
[01/19 00:17:55    420s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2515.6MB).
[01/19 00:17:55    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2515.6M, EPOCH TIME: 1705616275.348506
[01/19 00:17:55    420s] TotalInstCnt at PhyDesignMc Initialization: 10583
[01/19 00:17:55    420s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:01 mem=2515.6M
[01/19 00:17:55    420s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.536|0.000|
|reg2reg   |1.901|0.000|
|HEPG      |1.901|0.000|
|All Paths |1.536|0.000|
+----------+-----+-----+

[01/19 00:17:55    420s] Begin: Core Leakage Power Optimization
[01/19 00:17:55    420s] *** PowerOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:00.8/0:27:17.9 (0.3), mem = 2515.6M
[01/19 00:17:55    420s] Processing average sequential pin duty cycle 
[01/19 00:17:55    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.27
[01/19 00:17:55    420s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501916, 0.000501916
[01/19 00:17:55    420s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:55    420s] ### Creating RouteCongInterface, started
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:17:55    420s] 
[01/19 00:17:55    420s] #optDebug: {0, 1.000}
[01/19 00:17:55    420s] ### Creating RouteCongInterface, finished
[01/19 00:17:55    420s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:17:55    420s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=2515.6M
[01/19 00:17:55    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=2515.6M
[01/19 00:17:55    421s] Usable buffer cells for single buffer setup transform:
[01/19 00:17:55    421s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:17:55    421s] Number of usable buffer cells above: 16
[01/19 00:17:55    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2515.6M, EPOCH TIME: 1705616275.936303
[01/19 00:17:55    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2515.6M, EPOCH TIME: 1705616275.936554
[01/19 00:17:56    421s] Info: violation cost 194.512344 (cap = 0.000000, tran = 194.512344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:17:56    421s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:56    421s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:17:56    421s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:56    421s] |   72.02%|        -|  -0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:56    421s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:56    421s] Running power reclaim iteration with 0.00095 cutoff 
[01/19 00:17:56    422s] |   72.02%|        0|  -0.100|   0.000|   0:00:00.0| 2515.6M|
[01/19 00:17:56    422s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:17:56    422s] +---------+---------+--------+--------+------------+--------+
[01/19 00:17:56    422s] 
[01/19 00:17:56    422s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:17:56    422s] --------------------------------------------------------------
[01/19 00:17:56    422s] |                                   | Total     | Sequential |
[01/19 00:17:56    422s] --------------------------------------------------------------
[01/19 00:17:56    422s] | Num insts resized                 |       0  |       0    |
[01/19 00:17:56    422s] | Num insts undone                  |       0  |       0    |
[01/19 00:17:56    422s] | Num insts Downsized               |       0  |       0    |
[01/19 00:17:56    422s] | Num insts Samesized               |       0  |       0    |
[01/19 00:17:56    422s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:17:56    422s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:17:56    422s] --------------------------------------------------------------
[01/19 00:17:56    422s] Bottom Preferred Layer:
[01/19 00:17:56    422s] +---------------+------------+----------+
[01/19 00:17:56    422s] |     Layer     |    CLK     |   Rule   |
[01/19 00:17:56    422s] +---------------+------------+----------+
[01/19 00:17:56    422s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:17:56    422s] +---------------+------------+----------+
[01/19 00:17:56    422s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:17:56    422s] +---------------+------------+----------+
[01/19 00:17:56    422s] Via Pillar Rule:
[01/19 00:17:56    422s]     None
[01/19 00:17:56    422s] 
[01/19 00:17:56    422s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:17:56    422s] 
[01/19 00:17:56    422s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:17:56    422s] End: Core Leakage Power Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[01/19 00:17:57    422s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501916, 0.000501916
[01/19 00:17:57    422s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:17:57    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.27
[01/19 00:17:57    422s] *** PowerOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:07:02.3/0:27:19.4 (0.3), mem = 2515.6M
[01/19 00:17:57    422s] 
[01/19 00:17:57    422s] =============================================================================================
[01/19 00:17:57    422s]  Step TAT Report : PowerOpt #1 / ccopt_design #1                                21.35-s114_1
[01/19 00:17:57    422s] =============================================================================================
[01/19 00:17:57    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:17:57    422s] ---------------------------------------------------------------------------------------------
[01/19 00:17:57    422s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:17:57    422s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:57    422s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:17:57    422s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:17:57    422s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:57    422s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  25.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:17:57    422s] [ OptimizationStep       ]      1   0:00:00.2  (  16.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:17:57    422s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:57    422s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:57    422s] [ OptEval                ]      1   0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:17:57    422s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:17:57    422s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:17:57    422s] [ MISC                   ]          0:00:00.4  (  29.0 % )     0:00:00.4 /  0:00:00.5    1.0
[01/19 00:17:57    422s] ---------------------------------------------------------------------------------------------
[01/19 00:17:57    422s]  PowerOpt #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:17:57    422s] ---------------------------------------------------------------------------------------------
[01/19 00:17:57    422s] 
[01/19 00:17:57    422s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2496.5M, EPOCH TIME: 1705616277.142711
[01/19 00:17:57    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10583).
[01/19 00:17:57    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:57    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:57    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:57    422s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2448.5M, EPOCH TIME: 1705616277.177252
[01/19 00:17:57    422s] TotalInstCnt at PhyDesignMc Destruction: 10583
[01/19 00:17:57    422s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.536|0.000|
|reg2reg   |1.901|0.000|
|HEPG      |1.901|0.000|
|All Paths |1.536|0.000|
+----------+-----+-----+

[01/19 00:17:57    422s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2448.51M, totSessionCpu=0:07:03).
[01/19 00:17:57    422s] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 2000.5M, totSessionCpu=0:07:03 **
[01/19 00:17:57    422s] Starting local wire reclaim
[01/19 00:17:57    422s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2448.5M, EPOCH TIME: 1705616277.256117
[01/19 00:17:57    422s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2448.5M, EPOCH TIME: 1705616277.256215
[01/19 00:17:57    422s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2448.5M, EPOCH TIME: 1705616277.256322
[01/19 00:17:57    422s] Processing tracks to init pin-track alignment.
[01/19 00:17:57    422s] z: 2, totalTracks: 1
[01/19 00:17:57    422s] z: 4, totalTracks: 1
[01/19 00:17:57    422s] z: 6, totalTracks: 1
[01/19 00:17:57    422s] z: 8, totalTracks: 1
[01/19 00:17:57    422s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:17:57    422s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2448.5M, EPOCH TIME: 1705616277.267415
[01/19 00:17:57    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:57    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:17:57    422s] 
[01/19 00:17:57    422s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:57    422s] 
[01/19 00:17:57    422s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:17:57    422s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.034, MEM:2448.5M, EPOCH TIME: 1705616277.301221
[01/19 00:17:57    422s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2448.5M, EPOCH TIME: 1705616277.301350
[01/19 00:17:57    422s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2448.5M, EPOCH TIME: 1705616277.301418
[01/19 00:17:57    422s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2448.5MB).
[01/19 00:17:57    422s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2448.5M, EPOCH TIME: 1705616277.303453
[01/19 00:17:57    422s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.047, MEM:2448.5M, EPOCH TIME: 1705616277.303512
[01/19 00:17:57    422s] TDRefine: refinePlace mode is spiral
[01/19 00:17:57    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.14
[01/19 00:17:57    422s] OPERPROF:   Starting RefinePlace at level 2, MEM:2448.5M, EPOCH TIME: 1705616277.303600
[01/19 00:17:57    422s] *** Starting refinePlace (0:07:03 mem=2448.5M) ***
[01/19 00:17:57    422s] Total net bbox length = 2.189e+05 (1.056e+05 1.132e+05) (ext = 5.073e+04)
[01/19 00:17:57    422s] 
[01/19 00:17:57    422s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:17:57    422s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:57    422s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:57    422s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2448.5M, EPOCH TIME: 1705616277.321265
[01/19 00:17:57    422s] Starting refinePlace ...
[01/19 00:17:57    422s] (I)      Default pattern map key = picorv32_default.
[01/19 00:17:57    422s] One DDP V2 for no tweak run.
[01/19 00:17:57    422s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2448.5M, EPOCH TIME: 1705616277.325855
[01/19 00:17:57    422s] OPERPROF:         Starting spMPad at level 5, MEM:2456.3M, EPOCH TIME: 1705616277.349392
[01/19 00:17:57    422s] OPERPROF:           Starting spContextMPad at level 6, MEM:2456.3M, EPOCH TIME: 1705616277.350254
[01/19 00:17:57    422s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2456.3M, EPOCH TIME: 1705616277.350359
[01/19 00:17:57    422s] MP Top (10539): mp=1.050. U=0.720.
[01/19 00:17:57    422s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.005, MEM:2456.3M, EPOCH TIME: 1705616277.354443
[01/19 00:17:57    422s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2456.3M, EPOCH TIME: 1705616277.356487
[01/19 00:17:57    422s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2456.3M, EPOCH TIME: 1705616277.356581
[01/19 00:17:57    422s] OPERPROF:             Starting InitSKP at level 7, MEM:2456.3M, EPOCH TIME: 1705616277.356958
[01/19 00:17:57    422s] no activity file in design. spp won't run.
[01/19 00:17:57    422s] no activity file in design. spp won't run.
[01/19 00:17:57    422s] **WARN: [IO pin not placed] clk
[01/19 00:17:57    422s] **WARN: [IO pin not placed] resetn
[01/19 00:17:57    422s] **WARN: [IO pin not placed] trap
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_valid
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_instr
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_ready
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_addr[31]
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_addr[30]
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_addr[29]
[01/19 00:17:57    422s] **WARN: [IO pin not placed] mem_addr[28]
[01/19 00:17:57    422s] **WARN: [IO pin not placed] ...
[01/19 00:17:57    422s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
[01/19 00:17:57    423s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[01/19 00:17:57    423s] OPERPROF:             Finished InitSKP at level 7, CPU:0.620, REAL:0.619, MEM:2470.6M, EPOCH TIME: 1705616277.976130
[01/19 00:17:58    423s] Timing cost in AAE based: 915.2522635022523900
[01/19 00:17:58    423s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.750, REAL:0.752, MEM:2480.3M, EPOCH TIME: 1705616278.108352
[01/19 00:17:58    423s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.750, REAL:0.754, MEM:2480.3M, EPOCH TIME: 1705616278.110086
[01/19 00:17:58    423s] SKP cleared!
[01/19 00:17:58    423s] AAE Timing clean up.
[01/19 00:17:58    423s] Tweakage: fix icg 1, fix clk 0.
[01/19 00:17:58    423s] Tweakage: density cost 1, scale 0.4.
[01/19 00:17:58    423s] Tweakage: activity cost 0, scale 1.0.
[01/19 00:17:58    423s] Tweakage: timing cost on, scale 1.0.
[01/19 00:17:58    423s] OPERPROF:         Starting CoreOperation at level 5, MEM:2480.3M, EPOCH TIME: 1705616278.115505
[01/19 00:17:58    423s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2480.3M, EPOCH TIME: 1705616278.126849
[01/19 00:17:58    424s] Tweakage swap 1156 pairs.
[01/19 00:17:59    424s] Tweakage swap 169 pairs.
[01/19 00:17:59    425s] Tweakage swap 161 pairs.
[01/19 00:18:00    425s] Tweakage swap 4 pairs.
[01/19 00:18:00    426s] Tweakage swap 118 pairs.
[01/19 00:18:01    426s] Tweakage swap 6 pairs.
[01/19 00:18:01    426s] Tweakage swap 17 pairs.
[01/19 00:18:01    427s] Tweakage swap 0 pairs.
[01/19 00:18:02    427s] Tweakage swap 18 pairs.
[01/19 00:18:02    428s] Tweakage swap 0 pairs.
[01/19 00:18:03    428s] Tweakage swap 2 pairs.
[01/19 00:18:03    428s] Tweakage swap 0 pairs.
[01/19 00:18:04    429s] Tweakage swap 373 pairs.
[01/19 00:18:04    429s] Tweakage swap 45 pairs.
[01/19 00:18:04    430s] Tweakage swap 32 pairs.
[01/19 00:18:05    430s] Tweakage swap 1 pairs.
[01/19 00:18:05    430s] Tweakage swap 56 pairs.
[01/19 00:18:05    431s] Tweakage swap 0 pairs.
[01/19 00:18:06    431s] Tweakage swap 3 pairs.
[01/19 00:18:06    431s] Tweakage swap 0 pairs.
[01/19 00:18:06    432s] Tweakage swap 12 pairs.
[01/19 00:18:07    432s] Tweakage swap 0 pairs.
[01/19 00:18:07    432s] Tweakage swap 0 pairs.
[01/19 00:18:07    432s] Tweakage swap 0 pairs.
[01/19 00:18:07    432s] Tweakage move 314 insts.
[01/19 00:18:07    433s] Tweakage move 83 insts.
[01/19 00:18:07    433s] Tweakage move 15 insts.
[01/19 00:18:07    433s] Tweakage move 1 insts.
[01/19 00:18:07    433s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:9.690, REAL:9.661, MEM:2480.3M, EPOCH TIME: 1705616287.788089
[01/19 00:18:07    433s] OPERPROF:         Finished CoreOperation at level 5, CPU:9.700, REAL:9.674, MEM:2480.3M, EPOCH TIME: 1705616287.789076
[01/19 00:18:07    433s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:10.490, REAL:10.466, MEM:2480.3M, EPOCH TIME: 1705616287.791673
[01/19 00:18:07    433s] Move report: Congestion aware Tweak moves 2558 insts, mean move: 3.38 um, max move: 33.21 um 
[01/19 00:18:07    433s] 	Max move on inst (FE_OFC1688_genblk1_pcpi_mul_mul_2366_47_n_813): (51.80, 196.27) --> (66.20, 177.46)
[01/19 00:18:07    433s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:10.5, real=0:00:10.0, mem=2480.3mb) @(0:07:03 - 0:07:13).
[01/19 00:18:07    433s] 
[01/19 00:18:07    433s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:18:08    433s] Move report: legalization moves 251 insts, mean move: 2.27 um, max move: 8.75 um spiral
[01/19 00:18:08    433s] 	Max move on inst (FE_OFC1874_genblk1_pcpi_mul_rs2_3): (83.00, 162.07) --> (82.80, 153.52)
[01/19 00:18:08    433s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:18:08    433s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:18:08    433s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2480.3MB) @(0:07:13 - 0:07:13).
[01/19 00:18:08    433s] Move report: Detail placement moves 2582 insts, mean move: 3.37 um, max move: 35.16 um 
[01/19 00:18:08    433s] 	Max move on inst (FE_OFC1135_n_2093): (54.80, 102.22) --> (62.60, 129.58)
[01/19 00:18:08    433s] 	Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 2480.3MB
[01/19 00:18:08    433s] Statistics of distance of Instance movement in refine placement:
[01/19 00:18:08    433s]   maximum (X+Y) =        35.16 um
[01/19 00:18:08    433s]   inst (FE_OFC1135_n_2093) with max move: (54.8, 102.22) -> (62.6, 129.58)
[01/19 00:18:08    433s]   mean    (X+Y) =         3.37 um
[01/19 00:18:08    433s] Summary Report:
[01/19 00:18:08    433s] Instances move: 2582 (out of 10539 movable)
[01/19 00:18:08    433s] Instances flipped: 0
[01/19 00:18:08    433s] Mean displacement: 3.37 um
[01/19 00:18:08    433s] Max displacement: 35.16 um (Instance: FE_OFC1135_n_2093) (54.8, 102.22) -> (62.6, 129.58)
[01/19 00:18:08    433s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:18:08    433s] Total instances moved : 2582
[01/19 00:18:08    433s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.730, REAL:10.702, MEM:2480.3M, EPOCH TIME: 1705616288.023279
[01/19 00:18:08    433s] Total net bbox length = 2.168e+05 (1.042e+05 1.125e+05) (ext = 5.075e+04)
[01/19 00:18:08    433s] Runtime: CPU: 0:00:10.8 REAL: 0:00:11.0 MEM: 2480.3MB
[01/19 00:18:08    433s] [CPU] RefinePlace/total (cpu=0:00:10.8, real=0:00:11.0, mem=2480.3MB) @(0:07:03 - 0:07:13).
[01/19 00:18:08    433s] *** Finished refinePlace (0:07:13 mem=2480.3M) ***
[01/19 00:18:08    433s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.14
[01/19 00:18:08    433s] OPERPROF:   Finished RefinePlace at level 2, CPU:10.750, REAL:10.725, MEM:2480.3M, EPOCH TIME: 1705616288.028432
[01/19 00:18:08    433s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2480.3M, EPOCH TIME: 1705616288.028498
[01/19 00:18:08    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10583).
[01/19 00:18:08    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.037, MEM:2459.3M, EPOCH TIME: 1705616288.065727
[01/19 00:18:08    433s] OPERPROF: Finished RefinePlace2 at level 1, CPU:10.840, REAL:10.810, MEM:2459.3M, EPOCH TIME: 1705616288.065861
[01/19 00:18:08    433s] eGR doReRoute: optGuide
[01/19 00:18:08    433s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2459.3M, EPOCH TIME: 1705616288.072011
[01/19 00:18:08    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] All LLGs are deleted
[01/19 00:18:08    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:08    433s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2459.3M, EPOCH TIME: 1705616288.072150
[01/19 00:18:08    433s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2459.3M, EPOCH TIME: 1705616288.072224
[01/19 00:18:08    433s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2459.3M, EPOCH TIME: 1705616288.072403
[01/19 00:18:08    433s] {MMLU 0 45 12425}
[01/19 00:18:08    433s] ### Creating LA Mngr. totSessionCpu=0:07:13 mem=2459.3M
[01/19 00:18:08    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:13 mem=2459.3M
[01/19 00:18:08    433s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2459.32 MB )
[01/19 00:18:08    433s] (I)      ==================== Layers =====================
[01/19 00:18:08    433s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:08    433s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:18:08    433s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:08    433s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:18:08    433s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:18:08    433s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:08    433s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:18:08    433s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:18:08    433s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:18:08    433s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:18:08    433s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:18:08    433s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:18:08    433s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:18:08    433s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:18:08    433s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:18:08    433s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:18:08    433s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:18:08    433s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:18:08    433s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:18:08    433s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:18:08    433s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:08    433s] (I)      Started Import and model ( Curr Mem: 2459.32 MB )
[01/19 00:18:08    433s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:08    433s] (I)      == Non-default Options ==
[01/19 00:18:08    433s] (I)      Maximum routing layer                              : 11
[01/19 00:18:08    433s] (I)      Minimum routing layer                              : 1
[01/19 00:18:08    433s] (I)      Number of threads                                  : 1
[01/19 00:18:08    433s] (I)      Method to set GCell size                           : row
[01/19 00:18:08    433s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:18:08    433s] (I)      Use row-based GCell size
[01/19 00:18:08    433s] (I)      Use row-based GCell align
[01/19 00:18:08    433s] (I)      layer 0 area = 80000
[01/19 00:18:08    433s] (I)      layer 1 area = 80000
[01/19 00:18:08    433s] (I)      layer 2 area = 80000
[01/19 00:18:08    433s] (I)      layer 3 area = 80000
[01/19 00:18:08    433s] (I)      layer 4 area = 80000
[01/19 00:18:08    433s] (I)      layer 5 area = 80000
[01/19 00:18:08    433s] (I)      layer 6 area = 80000
[01/19 00:18:08    433s] (I)      layer 7 area = 80000
[01/19 00:18:08    433s] (I)      layer 8 area = 80000
[01/19 00:18:08    433s] (I)      layer 9 area = 400000
[01/19 00:18:08    433s] (I)      layer 10 area = 400000
[01/19 00:18:08    433s] (I)      GCell unit size   : 3420
[01/19 00:18:08    433s] (I)      GCell multiplier  : 1
[01/19 00:18:08    433s] (I)      GCell row height  : 3420
[01/19 00:18:08    433s] (I)      Actual row height : 3420
[01/19 00:18:08    433s] (I)      GCell align ref   : 30000 30020
[01/19 00:18:08    433s] [NR-eGR] Track table information for default rule: 
[01/19 00:18:08    433s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:18:08    433s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:18:08    433s] (I)      ================== Default via ===================
[01/19 00:18:08    433s] (I)      +----+------------------+------------------------+
[01/19 00:18:08    433s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/19 00:18:08    433s] (I)      +----+------------------+------------------------+
[01/19 00:18:08    433s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/19 00:18:08    433s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/19 00:18:08    433s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/19 00:18:08    433s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/19 00:18:08    433s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/19 00:18:08    433s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/19 00:18:08    433s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/19 00:18:08    433s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/19 00:18:08    433s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/19 00:18:08    433s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/19 00:18:08    433s] (I)      +----+------------------+------------------------+
[01/19 00:18:08    433s] [NR-eGR] Read 5085 PG shapes
[01/19 00:18:08    433s] [NR-eGR] Read 0 clock shapes
[01/19 00:18:08    433s] [NR-eGR] Read 0 other shapes
[01/19 00:18:08    433s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:18:08    433s] [NR-eGR] #Instance Blockages : 435776
[01/19 00:18:08    433s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:18:08    433s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:18:08    433s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:18:08    433s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:18:08    433s] [NR-eGR] #Other Blockages    : 0
[01/19 00:18:08    433s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:18:08    433s] [NR-eGR] Num Prerouted Nets = 45  Num Prerouted Wires = 9859
[01/19 00:18:08    433s] [NR-eGR] Read 11319 nets ( ignored 45 )
[01/19 00:18:08    433s] (I)      early_global_route_priority property id does not exist.
[01/19 00:18:08    433s] (I)      Read Num Blocks=440861  Num Prerouted Wires=9859  Num CS=0
[01/19 00:18:08    433s] (I)      Layer 0 (H) : #blockages 436421 : #preroutes 2019
[01/19 00:18:08    433s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3512
[01/19 00:18:08    433s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 2060
[01/19 00:18:08    433s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1179
[01/19 00:18:08    433s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 949
[01/19 00:18:08    433s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 140
[01/19 00:18:08    433s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:18:08    433s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:18:08    433s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:18:08    433s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:18:08    433s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:18:08    433s] (I)      Number of ignored nets                =     45
[01/19 00:18:08    433s] (I)      Number of connected nets              =      0
[01/19 00:18:08    433s] (I)      Number of fixed nets                  =     45.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:18:08    433s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:18:08    433s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:18:08    433s] (I)      Ndr track 0 does not exist
[01/19 00:18:08    433s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:18:08    433s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:18:08    433s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:18:08    433s] (I)      Site width          :   400  (dbu)
[01/19 00:18:08    433s] (I)      Row height          :  3420  (dbu)
[01/19 00:18:08    433s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:18:08    433s] (I)      GCell width         :  3420  (dbu)
[01/19 00:18:08    433s] (I)      GCell height        :  3420  (dbu)
[01/19 00:18:08    433s] (I)      Grid                :   147   145    11
[01/19 00:18:08    433s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:18:08    433s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:18:08    433s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:18:08    433s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:18:08    433s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:18:08    433s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:18:08    433s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:18:08    433s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:18:08    433s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:18:08    433s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:18:08    433s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:18:08    433s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:18:08    433s] (I)      --------------------------------------------------------
[01/19 00:18:08    433s] 
[01/19 00:18:08    433s] [NR-eGR] ============ Routing rule table ============
[01/19 00:18:08    433s] [NR-eGR] Rule id: 0  Nets: 11274
[01/19 00:18:08    433s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:18:08    433s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:18:08    433s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:18:08    433s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:18:08    433s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:18:08    433s] [NR-eGR] ========================================
[01/19 00:18:08    433s] [NR-eGR] 
[01/19 00:18:08    433s] (I)      =============== Blocked Tracks ===============
[01/19 00:18:08    433s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:08    433s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:18:08    433s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:08    433s] (I)      |     1 |  192570 |   139911 |        72.65% |
[01/19 00:18:08    433s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:18:08    433s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:18:08    433s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:18:08    433s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:18:08    433s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:18:08    433s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:18:08    433s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:18:08    433s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:18:08    433s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:18:08    433s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:18:08    433s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:08    433s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2482.20 MB )
[01/19 00:18:08    433s] (I)      Reset routing kernel
[01/19 00:18:08    433s] (I)      Started Global Routing ( Curr Mem: 2482.20 MB )
[01/19 00:18:08    433s] (I)      totalPins=38821  totalGlobalPin=37130 (95.64%)
[01/19 00:18:08    433s] (I)      total 2D Cap : 1671404 = (882325 H, 789079 V)
[01/19 00:18:08    433s] [NR-eGR] Layer group 1: route 11274 net(s) in layer range [1, 11]
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1a Route ============
[01/19 00:18:08    433s] (I)      Usage: 106630 = (51597 H, 55033 V) = (5.85% H, 6.97% V) = (8.823e+04um H, 9.411e+04um V)
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1b Route ============
[01/19 00:18:08    433s] (I)      Usage: 106630 = (51597 H, 55033 V) = (5.85% H, 6.97% V) = (8.823e+04um H, 9.411e+04um V)
[01/19 00:18:08    433s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823373e+05um
[01/19 00:18:08    433s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:18:08    433s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1c Route ============
[01/19 00:18:08    433s] (I)      Usage: 106630 = (51597 H, 55033 V) = (5.85% H, 6.97% V) = (8.823e+04um H, 9.411e+04um V)
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1d Route ============
[01/19 00:18:08    433s] (I)      Usage: 106630 = (51597 H, 55033 V) = (5.85% H, 6.97% V) = (8.823e+04um H, 9.411e+04um V)
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1e Route ============
[01/19 00:18:08    433s] (I)      Usage: 106630 = (51597 H, 55033 V) = (5.85% H, 6.97% V) = (8.823e+04um H, 9.411e+04um V)
[01/19 00:18:08    433s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823373e+05um
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] (I)      ============  Phase 1l Route ============
[01/19 00:18:08    433s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:18:08    433s] (I)      Layer  1:      52808       100        45      125397       65133    (65.81%) 
[01/19 00:18:08    433s] (I)      Layer  2:     179072     49370         3           0      180986    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  3:     190036     42778         0           0      190530    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  4:     179072     16482         0           0      180986    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  5:     190036      6733         0           0      190530    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  6:     179072      1523         0           0      180986    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  7:     190036        41         0           0      190530    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:18:08    433s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:18:08    433s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:18:08    433s] (I)      Total:       1660336    117027        48      138331     1686867    ( 7.58%) 
[01/19 00:18:08    433s] (I)      
[01/19 00:18:08    433s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:18:08    433s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:18:08    433s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:18:08    433s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:18:08    433s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:18:08    433s] [NR-eGR]  Metal1 ( 1)        42( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:08    433s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:18:08    433s] [NR-eGR]        Total        42( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/19 00:18:08    433s] [NR-eGR] 
[01/19 00:18:08    433s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2482.20 MB )
[01/19 00:18:08    433s] (I)      total 2D Cap : 1672771 = (883036 H, 789735 V)
[01/19 00:18:08    433s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:18:08    433s] (I)      ============= Track Assignment ============
[01/19 00:18:08    433s] (I)      Started Track Assignment (1T) ( Curr Mem: 2482.20 MB )
[01/19 00:18:08    433s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:18:08    433s] (I)      Run Multi-thread track assignment
[01/19 00:18:08    433s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2482.20 MB )
[01/19 00:18:08    433s] (I)      Started Export ( Curr Mem: 2482.20 MB )
[01/19 00:18:08    434s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:18:08    434s] [NR-eGR] ------------------------------------
[01/19 00:18:08    434s] [NR-eGR]  Metal1   (1H)         14983  42318 
[01/19 00:18:08    434s] [NR-eGR]  Metal2   (2V)         71628  27842 
[01/19 00:18:08    434s] [NR-eGR]  Metal3   (3H)         70155   5338 
[01/19 00:18:08    434s] [NR-eGR]  Metal4   (4V)         27590   1847 
[01/19 00:18:08    434s] [NR-eGR]  Metal5   (5H)         11436    568 
[01/19 00:18:08    434s] [NR-eGR]  Metal6   (6V)          2590     12 
[01/19 00:18:08    434s] [NR-eGR]  Metal7   (7H)            71      0 
[01/19 00:18:08    434s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:18:08    434s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:18:08    434s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:18:08    434s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:18:08    434s] [NR-eGR] ------------------------------------
[01/19 00:18:08    434s] [NR-eGR]           Total       198453  77925 
[01/19 00:18:08    434s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:18:08    434s] [NR-eGR] Total half perimeter of net bounding box: 216775um
[01/19 00:18:08    434s] [NR-eGR] Total length: 198453um, number of vias: 77925
[01/19 00:18:08    434s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:18:08    434s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/19 00:18:08    434s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:18:08    434s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2472.68 MB )
[01/19 00:18:08    434s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 2449.68 MB )
[01/19 00:18:08    434s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:18:08    434s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:18:08    434s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:18:08    434s] (I)       Early Global Route kernel              100.00%  597.99 sec  598.81 sec  0.83 sec  0.83 sec 
[01/19 00:18:08    434s] (I)       +-Import and model                      33.65%  597.99 sec  598.27 sec  0.28 sec  0.28 sec 
[01/19 00:18:08    434s] (I)       | +-Create place DB                      5.23%  597.99 sec  598.03 sec  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)       | | +-Import place data                  5.21%  597.99 sec  598.03 sec  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read instances and placement     1.40%  597.99 sec  598.00 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read nets                        3.77%  598.00 sec  598.03 sec  0.03 sec  0.04 sec 
[01/19 00:18:08    434s] (I)       | +-Create route DB                     27.26%  598.04 sec  598.26 sec  0.23 sec  0.22 sec 
[01/19 00:18:08    434s] (I)       | | +-Import route data (1T)            27.20%  598.04 sec  598.26 sec  0.22 sec  0.22 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.74%  598.04 sec  598.20 sec  0.15 sec  0.16 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read routing blockages         0.00%  598.04 sec  598.04 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read instance blockages       18.40%  598.04 sec  598.19 sec  0.15 sec  0.15 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read PG blockages              0.10%  598.19 sec  598.19 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read clock blockages           0.01%  598.19 sec  598.19 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read other blockages           0.01%  598.19 sec  598.19 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read halo blockages            0.03%  598.19 sec  598.19 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Read boundary cut boxes        0.00%  598.19 sec  598.19 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read blackboxes                  0.00%  598.20 sec  598.20 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read prerouted                   0.94%  598.20 sec  598.20 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read unlegalized nets            0.22%  598.20 sec  598.21 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Read nets                        0.44%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Set up via pillars               0.01%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Initialize 3D grid graph         0.09%  598.21 sec  598.21 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Model blockage capacity          5.61%  598.21 sec  598.26 sec  0.05 sec  0.04 sec 
[01/19 00:18:08    434s] (I)       | | | | +-Initialize 3D capacity         5.36%  598.21 sec  598.26 sec  0.04 sec  0.04 sec 
[01/19 00:18:08    434s] (I)       | +-Read aux data                        0.00%  598.26 sec  598.26 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | +-Others data preparation              0.14%  598.26 sec  598.26 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | +-Create route kernel                  0.69%  598.26 sec  598.27 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       +-Global Routing                        20.74%  598.27 sec  598.44 sec  0.17 sec  0.17 sec 
[01/19 00:18:08    434s] (I)       | +-Initialization                       0.33%  598.27 sec  598.27 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | +-Net group 1                         19.05%  598.27 sec  598.43 sec  0.16 sec  0.16 sec 
[01/19 00:18:08    434s] (I)       | | +-Generate topology                  1.46%  598.27 sec  598.29 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1a                           3.86%  598.29 sec  598.32 sec  0.03 sec  0.03 sec 
[01/19 00:18:08    434s] (I)       | | | +-Pattern routing (1T)             3.28%  598.29 sec  598.32 sec  0.03 sec  0.02 sec 
[01/19 00:18:08    434s] (I)       | | | +-Add via demand to 2D             0.50%  598.32 sec  598.32 sec  0.00 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1b                           0.02%  598.32 sec  598.32 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1c                           0.00%  598.32 sec  598.32 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1d                           0.00%  598.32 sec  598.32 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1e                           0.04%  598.32 sec  598.32 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | | +-Route legalization               0.00%  598.32 sec  598.32 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | | +-Phase 1l                          12.97%  598.32 sec  598.43 sec  0.11 sec  0.11 sec 
[01/19 00:18:08    434s] (I)       | | | +-Layer assignment (1T)           12.64%  598.33 sec  598.43 sec  0.10 sec  0.10 sec 
[01/19 00:18:08    434s] (I)       | +-Clean cong LA                        0.00%  598.43 sec  598.43 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       +-Export 3D cong map                     0.89%  598.44 sec  598.45 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | +-Export 2D cong map                   0.07%  598.45 sec  598.45 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       +-Extract Global 3D Wires                0.40%  598.47 sec  598.47 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       +-Track Assignment (1T)                 17.93%  598.47 sec  598.62 sec  0.15 sec  0.14 sec 
[01/19 00:18:08    434s] (I)       | +-Initialization                       0.09%  598.47 sec  598.47 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       | +-Track Assignment Kernel             17.53%  598.47 sec  598.62 sec  0.14 sec  0.14 sec 
[01/19 00:18:08    434s] (I)       | +-Free Memory                          0.00%  598.62 sec  598.62 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)       +-Export                                22.80%  598.62 sec  598.81 sec  0.19 sec  0.19 sec 
[01/19 00:18:08    434s] (I)       | +-Export DB wires                      7.10%  598.62 sec  598.68 sec  0.06 sec  0.06 sec 
[01/19 00:18:08    434s] (I)       | | +-Export all nets                    5.26%  598.62 sec  598.66 sec  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)       | | +-Set wire vias                      1.49%  598.66 sec  598.68 sec  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)       | +-Report wirelength                    2.81%  598.68 sec  598.70 sec  0.02 sec  0.03 sec 
[01/19 00:18:08    434s] (I)       | +-Update net boxes                     3.11%  598.70 sec  598.73 sec  0.03 sec  0.02 sec 
[01/19 00:18:08    434s] (I)       | +-Update timing                        9.68%  598.73 sec  598.81 sec  0.08 sec  0.08 sec 
[01/19 00:18:08    434s] (I)       +-Postprocess design                     0.49%  598.81 sec  598.81 sec  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)      ===================== Summary by functions =====================
[01/19 00:18:08    434s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:18:08    434s] (I)      ----------------------------------------------------------------
[01/19 00:18:08    434s] (I)        0  Early Global Route kernel      100.00%  0.83 sec  0.83 sec 
[01/19 00:18:08    434s] (I)        1  Import and model                33.65%  0.28 sec  0.28 sec 
[01/19 00:18:08    434s] (I)        1  Export                          22.80%  0.19 sec  0.19 sec 
[01/19 00:18:08    434s] (I)        1  Global Routing                  20.74%  0.17 sec  0.17 sec 
[01/19 00:18:08    434s] (I)        1  Track Assignment (1T)           17.93%  0.15 sec  0.14 sec 
[01/19 00:18:08    434s] (I)        1  Export 3D cong map               0.89%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        1  Postprocess design               0.49%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        1  Extract Global 3D Wires          0.40%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Create route DB                 27.26%  0.23 sec  0.22 sec 
[01/19 00:18:08    434s] (I)        2  Net group 1                     19.05%  0.16 sec  0.16 sec 
[01/19 00:18:08    434s] (I)        2  Track Assignment Kernel         17.53%  0.14 sec  0.14 sec 
[01/19 00:18:08    434s] (I)        2  Update timing                    9.68%  0.08 sec  0.08 sec 
[01/19 00:18:08    434s] (I)        2  Export DB wires                  7.10%  0.06 sec  0.06 sec 
[01/19 00:18:08    434s] (I)        2  Create place DB                  5.23%  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)        2  Update net boxes                 3.11%  0.03 sec  0.02 sec 
[01/19 00:18:08    434s] (I)        2  Report wirelength                2.81%  0.02 sec  0.03 sec 
[01/19 00:18:08    434s] (I)        2  Create route kernel              0.69%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        2  Initialization                   0.42%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        3  Import route data (1T)          27.20%  0.22 sec  0.22 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1l                        12.97%  0.11 sec  0.11 sec 
[01/19 00:18:08    434s] (I)        3  Export all nets                  5.26%  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)        3  Import place data                5.21%  0.04 sec  0.05 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1a                         3.86%  0.03 sec  0.03 sec 
[01/19 00:18:08    434s] (I)        3  Set wire vias                    1.49%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        3  Generate topology                1.46%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        4  Read blockages ( Layer 1-11 )   18.74%  0.15 sec  0.16 sec 
[01/19 00:18:08    434s] (I)        4  Layer assignment (1T)           12.64%  0.10 sec  0.10 sec 
[01/19 00:18:08    434s] (I)        4  Model blockage capacity          5.61%  0.05 sec  0.04 sec 
[01/19 00:18:08    434s] (I)        4  Read nets                        4.21%  0.03 sec  0.04 sec 
[01/19 00:18:08    434s] (I)        4  Pattern routing (1T)             3.28%  0.03 sec  0.02 sec 
[01/19 00:18:08    434s] (I)        4  Read instances and placement     1.40%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        4  Read prerouted                   0.94%  0.01 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        4  Add via demand to 2D             0.50%  0.00 sec  0.01 sec 
[01/19 00:18:08    434s] (I)        4  Read unlegalized nets            0.22%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read instance blockages         18.40%  0.15 sec  0.15 sec 
[01/19 00:18:08    434s] (I)        5  Initialize 3D capacity           5.36%  0.04 sec  0.04 sec 
[01/19 00:18:08    434s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:18:08    434s] Extraction called for design 'picorv32' of instances=10583 and nets=12589 using extraction engine 'preRoute' .
[01/19 00:18:08    434s] PreRoute RC Extraction called for design picorv32.
[01/19 00:18:08    434s] RC Extraction called in multi-corner(1) mode.
[01/19 00:18:08    434s] RCMode: PreRoute
[01/19 00:18:08    434s]       RC Corner Indexes            0   
[01/19 00:18:08    434s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:18:08    434s] Resistance Scaling Factor    : 1.00000 
[01/19 00:18:08    434s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:18:08    434s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:18:08    434s] Shrink Factor                : 1.00000
[01/19 00:18:08    434s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:18:08    434s] Using Quantus QRC technology file ...
[01/19 00:18:08    434s] 
[01/19 00:18:08    434s] Trim Metal Layers:
[01/19 00:18:08    434s] LayerId::1 widthSet size::2
[01/19 00:18:08    434s] LayerId::2 widthSet size::2
[01/19 00:18:08    434s] LayerId::3 widthSet size::2
[01/19 00:18:08    434s] LayerId::4 widthSet size::2
[01/19 00:18:08    434s] LayerId::5 widthSet size::2
[01/19 00:18:08    434s] LayerId::6 widthSet size::2
[01/19 00:18:08    434s] LayerId::7 widthSet size::2
[01/19 00:18:08    434s] LayerId::8 widthSet size::2
[01/19 00:18:08    434s] LayerId::9 widthSet size::2
[01/19 00:18:08    434s] LayerId::10 widthSet size::2
[01/19 00:18:08    434s] LayerId::11 widthSet size::2
[01/19 00:18:08    434s] Updating RC grid for preRoute extraction ...
[01/19 00:18:08    434s] eee: pegSigSF::1.070000
[01/19 00:18:08    434s] Initializing multi-corner resistance tables ...
[01/19 00:18:08    434s] eee: l::1 avDens::0.143058 usedTrk::2703.802429 availTrk::18900.000000 sigTrk::2703.802429
[01/19 00:18:08    434s] eee: l::2 avDens::0.276787 usedTrk::4188.761704 availTrk::15133.500000 sigTrk::4188.761704
[01/19 00:18:08    434s] eee: l::3 avDens::0.259005 usedTrk::4102.635390 availTrk::15840.000000 sigTrk::4102.635390
[01/19 00:18:08    434s] eee: l::4 avDens::0.111005 usedTrk::1613.451170 availTrk::14535.000000 sigTrk::1613.451170
[01/19 00:18:08    434s] eee: l::5 avDens::0.048887 usedTrk::668.769006 availTrk::13680.000000 sigTrk::668.769006
[01/19 00:18:08    434s] eee: l::6 avDens::0.013220 usedTrk::151.456725 availTrk::11457.000000 sigTrk::151.456725
[01/19 00:18:08    434s] eee: l::7 avDens::0.011597 usedTrk::4.174854 availTrk::360.000000 sigTrk::4.174854
[01/19 00:18:08    434s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:18:08    434s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:18:08    434s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:18:08    434s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:18:08    434s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:18:08    434s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268499 uaWl=1.000000 uaWlH=0.194695 aWlH=0.000000 lMod=0 pMax=0.814700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:18:09    434s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2441.680M)
[01/19 00:18:09    434s] Compute RC Scale Done ...
[01/19 00:18:09    434s] OPERPROF: Starting HotSpotCal at level 1, MEM:2441.8M, EPOCH TIME: 1705616289.417198
[01/19 00:18:09    434s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:09    434s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:18:09    434s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:09    434s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:18:09    434s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:09    434s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:18:09    434s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:18:09    434s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2441.8M, EPOCH TIME: 1705616289.419788
[01/19 00:18:09    434s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/19 00:18:09    434s] Begin: GigaOpt Route Type Constraints Refinement
[01/19 00:18:09    434s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:14.7/0:27:31.7 (0.3), mem = 2441.8M
[01/19 00:18:09    434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.28
[01/19 00:18:09    434s] ### Creating RouteCongInterface, started
[01/19 00:18:09    434s] 
[01/19 00:18:09    434s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:18:09    434s] 
[01/19 00:18:09    434s] #optDebug: {0, 1.000}
[01/19 00:18:09    434s] ### Creating RouteCongInterface, finished
[01/19 00:18:09    434s] Updated routing constraints on 0 nets.
[01/19 00:18:09    434s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.28
[01/19 00:18:09    434s] Bottom Preferred Layer:
[01/19 00:18:09    434s] +---------------+------------+----------+
[01/19 00:18:09    434s] |     Layer     |    CLK     |   Rule   |
[01/19 00:18:09    434s] +---------------+------------+----------+
[01/19 00:18:09    434s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:18:09    434s] +---------------+------------+----------+
[01/19 00:18:09    434s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:18:09    434s] +---------------+------------+----------+
[01/19 00:18:09    434s] Via Pillar Rule:
[01/19 00:18:09    434s]     None
[01/19 00:18:09    434s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.1), totSession cpu/real = 0:07:14.8/0:27:31.8 (0.3), mem = 2441.8M
[01/19 00:18:09    434s] 
[01/19 00:18:09    434s] =============================================================================================
[01/19 00:18:09    434s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/19 00:18:09    434s] =============================================================================================
[01/19 00:18:09    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:18:09    434s] ---------------------------------------------------------------------------------------------
[01/19 00:18:09    434s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:18:09    434s] [ MISC                   ]          0:00:00.0  (  23.3 % )     0:00:00.0 /  0:00:00.0    1.8
[01/19 00:18:09    434s] ---------------------------------------------------------------------------------------------
[01/19 00:18:09    434s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.1
[01/19 00:18:09    434s] ---------------------------------------------------------------------------------------------
[01/19 00:18:09    434s] 
[01/19 00:18:09    434s] End: GigaOpt Route Type Constraints Refinement
[01/19 00:18:09    434s] skip EGR on cluster skew clock nets.
[01/19 00:18:09    434s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:18:09    434s] #################################################################################
[01/19 00:18:09    434s] # Design Stage: PreRoute
[01/19 00:18:09    434s] # Design Name: picorv32
[01/19 00:18:09    434s] # Design Mode: 45nm
[01/19 00:18:09    434s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:18:09    434s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:18:09    434s] # Signoff Settings: SI Off 
[01/19 00:18:09    434s] #################################################################################
[01/19 00:18:09    435s] Calculate delays in Single mode...
[01/19 00:18:10    435s] Topological Sorting (REAL = 0:00:01.0, MEM = 2435.8M, InitMEM = 2435.8M)
[01/19 00:18:10    435s] Start delay calculation (fullDC) (1 T). (MEM=2435.77)
[01/19 00:18:10    435s] End AAE Lib Interpolated Model. (MEM=2447.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:18:11    437s] Total number of fetched objects 12425
[01/19 00:18:12    437s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/19 00:18:12    437s] End delay calculation. (MEM=2463.71 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:18:12    437s] End delay calculation (fullDC). (MEM=2463.71 CPU=0:00:02.1 REAL=0:00:02.0)
[01/19 00:18:12    437s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2463.7M) ***
[01/19 00:18:12    437s] OPT: Doing preprocessing before recovery...
[01/19 00:18:12    437s] OptDebug: Start of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.524|0.000|
|reg2reg   |1.863|0.000|
|HEPG      |1.863|0.000|
|All Paths |1.524|0.000|
+----------+-----+-----+

[01/19 00:18:12    437s] #optDebug: Start CG creation (mem=2463.7M)
[01/19 00:18:12    437s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/19 00:18:12    438s] (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPrt (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgEgp (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPbk (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgNrb(cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgObs (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgCon (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPdm (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s] #optDebug: Start CG creation (mem=2538.7M)
[01/19 00:18:12    438s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/19 00:18:12    438s] (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPrt (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgEgp (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPbk (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgNrb(cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgObs (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgCon (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s]  ...processing cgPdm (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:12    438s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2538.7M)
[01/19 00:18:13    438s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:18:13    438s] ### Creating PhyDesignMc. totSessionCpu=0:07:18 mem=2538.7M
[01/19 00:18:13    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:2538.7M, EPOCH TIME: 1705616293.007695
[01/19 00:18:13    438s] Processing tracks to init pin-track alignment.
[01/19 00:18:13    438s] z: 2, totalTracks: 1
[01/19 00:18:13    438s] z: 4, totalTracks: 1
[01/19 00:18:13    438s] z: 6, totalTracks: 1
[01/19 00:18:13    438s] z: 8, totalTracks: 1
[01/19 00:18:13    438s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:18:13    438s] All LLGs are deleted
[01/19 00:18:13    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2538.7M, EPOCH TIME: 1705616293.017331
[01/19 00:18:13    438s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2538.7M, EPOCH TIME: 1705616293.017727
[01/19 00:18:13    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2538.7M, EPOCH TIME: 1705616293.020626
[01/19 00:18:13    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2538.7M, EPOCH TIME: 1705616293.022476
[01/19 00:18:13    438s] Max number of tech site patterns supported in site array is 256.
[01/19 00:18:13    438s] Core basic site is CoreSite
[01/19 00:18:13    438s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2538.7M, EPOCH TIME: 1705616293.050502
[01/19 00:18:13    438s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:18:13    438s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:18:13    438s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2538.7M, EPOCH TIME: 1705616293.052611
[01/19 00:18:13    438s] Fast DP-INIT is on for default
[01/19 00:18:13    438s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:18:13    438s] Atter site array init, number of instance map data is 0.
[01/19 00:18:13    438s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2538.7M, EPOCH TIME: 1705616293.056948
[01/19 00:18:13    438s] 
[01/19 00:18:13    438s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:13    438s] 
[01/19 00:18:13    438s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:18:13    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2538.7M, EPOCH TIME: 1705616293.060736
[01/19 00:18:13    438s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2538.7M, EPOCH TIME: 1705616293.060827
[01/19 00:18:13    438s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2538.7M, EPOCH TIME: 1705616293.060893
[01/19 00:18:13    438s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2538.7MB).
[01/19 00:18:13    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:2538.7M, EPOCH TIME: 1705616293.062905
[01/19 00:18:13    438s] TotalInstCnt at PhyDesignMc Initialization: 10583
[01/19 00:18:13    438s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:18 mem=2538.7M
[01/19 00:18:13    438s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2538.7M, EPOCH TIME: 1705616293.136391
[01/19 00:18:13    438s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2538.7M, EPOCH TIME: 1705616293.136648
[01/19 00:18:13    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2573.1M, EPOCH TIME: 1705616293.465803
[01/19 00:18:13    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10583).
[01/19 00:18:13    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:2494.1M, EPOCH TIME: 1705616293.506935
[01/19 00:18:13    438s] TotalInstCnt at PhyDesignMc Destruction: 10583
[01/19 00:18:13    438s] OptDebug: End of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.524|0.000|
|reg2reg   |1.863|0.000|
|HEPG      |1.863|0.000|
|All Paths |1.524|0.000|
+----------+-----+-----+

[01/19 00:18:13    438s] Begin: GigaOpt postEco DRV Optimization
[01/19 00:18:13    438s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/19 00:18:13    438s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:18.9/0:27:35.9 (0.3), mem = 2475.0M
[01/19 00:18:13    438s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:18:13    438s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:18:13    438s] Processing average sequential pin duty cycle 
[01/19 00:18:13    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.29
[01/19 00:18:13    439s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501916, 0.000501916
[01/19 00:18:13    439s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:13    439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:18:13    439s] ### Creating PhyDesignMc. totSessionCpu=0:07:19 mem=2491.0M
[01/19 00:18:13    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2491.0M, EPOCH TIME: 1705616293.723247
[01/19 00:18:13    439s] Processing tracks to init pin-track alignment.
[01/19 00:18:13    439s] z: 2, totalTracks: 1
[01/19 00:18:13    439s] z: 4, totalTracks: 1
[01/19 00:18:13    439s] z: 6, totalTracks: 1
[01/19 00:18:13    439s] z: 8, totalTracks: 1
[01/19 00:18:13    439s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:18:13    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2491.0M, EPOCH TIME: 1705616293.735107
[01/19 00:18:13    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:13    439s] 
[01/19 00:18:13    439s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:13    439s] 
[01/19 00:18:13    439s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:18:13    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2491.0M, EPOCH TIME: 1705616293.770337
[01/19 00:18:13    439s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2491.0M, EPOCH TIME: 1705616293.770470
[01/19 00:18:13    439s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2491.0M, EPOCH TIME: 1705616293.770562
[01/19 00:18:13    439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2491.0MB).
[01/19 00:18:13    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2491.0M, EPOCH TIME: 1705616293.772947
[01/19 00:18:13    439s] TotalInstCnt at PhyDesignMc Initialization: 10583
[01/19 00:18:13    439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:19 mem=2491.0M
[01/19 00:18:13    439s] ### Creating RouteCongInterface, started
[01/19 00:18:13    439s] 
[01/19 00:18:13    439s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:18:13    439s] 
[01/19 00:18:13    439s] #optDebug: {0, 1.000}
[01/19 00:18:13    439s] ### Creating RouteCongInterface, finished
[01/19 00:18:13    439s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:18:13    439s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=2491.0M
[01/19 00:18:13    439s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=2491.0M
[01/19 00:18:14    439s]  unitDynamic=0.010607371214 unitLeakage=0.0106074, designSmallDynamic=0.010607371214 designSmallLeakge=0.010607371214 largestInvLkgPwrAreaRatio=0.000000004937 smallCellArea_=2736000.0 
[01/19 00:18:14    439s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:18:14    439s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:18:14    439s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:18:14    439s] [GPS-DRV] All active and enabled setup views
[01/19 00:18:14    439s] [GPS-DRV]     default_emulate_view
[01/19 00:18:14    439s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:18:14    439s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:18:14    439s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:18:14    439s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:18:14    439s] [GPS-DRV] timing-driven DRV settings
[01/19 00:18:14    439s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:18:14    439s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2510.1M, EPOCH TIME: 1705616294.514457
[01/19 00:18:14    439s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2510.1M, EPOCH TIME: 1705616294.514713
[01/19 00:18:14    439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:14    439s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:18:14    439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:14    439s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:18:14    439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:14    439s] Info: violation cost 227.245514 (cap = 0.000000, tran = 227.245514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:14    440s] |    75|   391|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.02%|          |         |
[01/19 00:18:15    440s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:15    440s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|      60|       3|      49| 72.27%| 0:00:01.0|  2557.3M|
[01/19 00:18:15    440s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:15    440s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.27%| 0:00:00.0|  2557.3M|
[01/19 00:18:15    440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] ###############################################################################
[01/19 00:18:15    440s] #
[01/19 00:18:15    440s] #  Large fanout net report:  
[01/19 00:18:15    440s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:18:15    440s] #     - current density: 72.27
[01/19 00:18:15    440s] #
[01/19 00:18:15    440s] #  List of high fanout nets:
[01/19 00:18:15    440s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:18:15    440s] #
[01/19 00:18:15    440s] ###############################################################################
[01/19 00:18:15    440s] Bottom Preferred Layer:
[01/19 00:18:15    440s] +---------------+------------+----------+
[01/19 00:18:15    440s] |     Layer     |    CLK     |   Rule   |
[01/19 00:18:15    440s] +---------------+------------+----------+
[01/19 00:18:15    440s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:18:15    440s] +---------------+------------+----------+
[01/19 00:18:15    440s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:18:15    440s] +---------------+------------+----------+
[01/19 00:18:15    440s] Via Pillar Rule:
[01/19 00:18:15    440s]     None
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] =======================================================================
[01/19 00:18:15    440s]                 Reasons for remaining drv violations
[01/19 00:18:15    440s] =======================================================================
[01/19 00:18:15    440s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] MultiBuffering failure reasons
[01/19 00:18:15    440s] ------------------------------------------------
[01/19 00:18:15    440s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2557.3M) ***
[01/19 00:18:15    440s] 
[01/19 00:18:15    440s] Total-nets :: 11494, Stn-nets :: 116, ratio :: 1.00922 %, Total-len 198459, Stn-len 30.51
[01/19 00:18:15    440s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2538.2M, EPOCH TIME: 1705616295.607467
[01/19 00:18:15    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10646).
[01/19 00:18:15    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:15    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:15    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:15    440s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2457.2M, EPOCH TIME: 1705616295.647341
[01/19 00:18:15    440s] TotalInstCnt at PhyDesignMc Destruction: 10646
[01/19 00:18:15    441s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:18:15    441s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:15    441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.29
[01/19 00:18:15    441s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:21.0/0:27:38.0 (0.3), mem = 2457.2M
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s] =============================================================================================
[01/19 00:18:15    441s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.35-s114_1
[01/19 00:18:15    441s] =============================================================================================
[01/19 00:18:15    441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:18:15    441s] ---------------------------------------------------------------------------------------------
[01/19 00:18:15    441s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:15    441s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:15    441s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:15    441s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:18:15    441s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:18:15    441s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:15    441s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:18:15    441s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:18:15    441s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:15    441s] [ OptEval                ]      3   0:00:00.5  (  21.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:18:15    441s] [ OptCommit              ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:18:15    441s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:18:15    441s] [ IncrDelayCalc          ]     12   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:18:15    441s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:15    441s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.1
[01/19 00:18:15    441s] [ PowerUnitCalc          ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:15    441s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:15    441s] [ MISC                   ]          0:00:00.8  (  35.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:18:15    441s] ---------------------------------------------------------------------------------------------
[01/19 00:18:15    441s]  DrvOpt #4 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:18:15    441s] ---------------------------------------------------------------------------------------------
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s] End: GigaOpt postEco DRV Optimization
[01/19 00:18:15    441s] Running refinePlace -preserveRouting true -hardFence false
[01/19 00:18:15    441s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2457.2M, EPOCH TIME: 1705616295.829106
[01/19 00:18:15    441s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2457.2M, EPOCH TIME: 1705616295.829204
[01/19 00:18:15    441s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2457.2M, EPOCH TIME: 1705616295.829311
[01/19 00:18:15    441s] Processing tracks to init pin-track alignment.
[01/19 00:18:15    441s] z: 2, totalTracks: 1
[01/19 00:18:15    441s] z: 4, totalTracks: 1
[01/19 00:18:15    441s] z: 6, totalTracks: 1
[01/19 00:18:15    441s] z: 8, totalTracks: 1
[01/19 00:18:15    441s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:18:15    441s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2457.2M, EPOCH TIME: 1705616295.840790
[01/19 00:18:15    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:15    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:18:15    441s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.034, MEM:2457.2M, EPOCH TIME: 1705616295.875094
[01/19 00:18:15    441s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2457.2M, EPOCH TIME: 1705616295.875230
[01/19 00:18:15    441s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2457.2M, EPOCH TIME: 1705616295.875302
[01/19 00:18:15    441s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2457.2MB).
[01/19 00:18:15    441s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.048, MEM:2457.2M, EPOCH TIME: 1705616295.877808
[01/19 00:18:15    441s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.049, MEM:2457.2M, EPOCH TIME: 1705616295.877870
[01/19 00:18:15    441s] TDRefine: refinePlace mode is spiral
[01/19 00:18:15    441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.15
[01/19 00:18:15    441s] OPERPROF:   Starting RefinePlace at level 2, MEM:2457.2M, EPOCH TIME: 1705616295.877955
[01/19 00:18:15    441s] *** Starting refinePlace (0:07:21 mem=2457.2M) ***
[01/19 00:18:15    441s] Total net bbox length = 2.170e+05 (1.043e+05 1.127e+05) (ext = 5.075e+04)
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:15    441s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:15    441s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s] Starting Small incrNP...
[01/19 00:18:15    441s] User Input Parameters:
[01/19 00:18:15    441s] - Congestion Driven    : Off
[01/19 00:18:15    441s] - Timing Driven        : Off
[01/19 00:18:15    441s] - Area-Violation Based : Off
[01/19 00:18:15    441s] - Start Rollback Level : -5
[01/19 00:18:15    441s] - Legalized            : On
[01/19 00:18:15    441s] - Window Based         : Off
[01/19 00:18:15    441s] - eDen incr mode       : Off
[01/19 00:18:15    441s] - Small incr mode      : On
[01/19 00:18:15    441s] 
[01/19 00:18:15    441s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2457.2M, EPOCH TIME: 1705616295.896801
[01/19 00:18:15    441s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2457.2M, EPOCH TIME: 1705616295.898813
[01/19 00:18:15    441s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2457.2M, EPOCH TIME: 1705616295.901640
[01/19 00:18:15    441s] default core: bins with density > 0.750 = 62.72 % ( 106 / 169 )
[01/19 00:18:15    441s] Density distribution unevenness ratio = 10.740%
[01/19 00:18:15    441s] Density distribution unevenness ratio (U70) = 10.740%
[01/19 00:18:15    441s] Density distribution unevenness ratio (U80) = 4.127%
[01/19 00:18:15    441s] Density distribution unevenness ratio (U90) = 0.323%
[01/19 00:18:15    441s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2457.2M, EPOCH TIME: 1705616295.901809
[01/19 00:18:15    441s] cost 0.981105, thresh 1.000000
[01/19 00:18:15    441s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2457.2M)
[01/19 00:18:15    441s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:18:15    441s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2457.2M, EPOCH TIME: 1705616295.902403
[01/19 00:18:15    441s] Starting refinePlace ...
[01/19 00:18:15    441s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:15    441s] One DDP V2 for no tweak run.
[01/19 00:18:15    441s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:15    441s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2457.2M, EPOCH TIME: 1705616295.929007
[01/19 00:18:15    441s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:18:15    441s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2457.2M, EPOCH TIME: 1705616295.929160
[01/19 00:18:15    441s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2457.2M, EPOCH TIME: 1705616295.929389
[01/19 00:18:15    441s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2457.2M, EPOCH TIME: 1705616295.929450
[01/19 00:18:15    441s] DDP markSite nrRow 128 nrJob 128
[01/19 00:18:15    441s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2457.2M, EPOCH TIME: 1705616295.929959
[01/19 00:18:15    441s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2457.2M, EPOCH TIME: 1705616295.930036
[01/19 00:18:15    441s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:18:15    441s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2457.2M, EPOCH TIME: 1705616295.938380
[01/19 00:18:15    441s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2457.2M, EPOCH TIME: 1705616295.938477
[01/19 00:18:15    441s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2457.2M, EPOCH TIME: 1705616295.940994
[01/19 00:18:15    441s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:18:15    441s]  ** Cut row section real time 0:00:00.0.
[01/19 00:18:15    441s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2457.2M, EPOCH TIME: 1705616295.941129
[01/19 00:18:16    441s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:18:16    441s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2457.2MB) @(0:07:21 - 0:07:21).
[01/19 00:18:16    441s] Move report: preRPlace moves 74 insts, mean move: 0.46 um, max move: 2.31 um 
[01/19 00:18:16    441s] 	Max move on inst (g187371): (173.40, 218.50) --> (174.00, 216.79)
[01/19 00:18:16    441s] 	Length: 23 sites, height: 1 rows, site name: CoreSite, cell type: AOI221X4
[01/19 00:18:16    441s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:18:16    441s] 
[01/19 00:18:16    441s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:18:16    441s] Move report: legalization moves 140 insts, mean move: 2.18 um, max move: 13.68 um spiral
[01/19 00:18:16    441s] 	Max move on inst (FE_OFC1937_n_3394): (176.80, 194.56) --> (176.80, 180.88)
[01/19 00:18:16    441s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:18:16    441s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:18:16    441s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2460.3MB) @(0:07:21 - 0:07:22).
[01/19 00:18:16    441s] Move report: Detail placement moves 206 insts, mean move: 1.64 um, max move: 13.68 um 
[01/19 00:18:16    441s] 	Max move on inst (FE_OFC1937_n_3394): (176.80, 194.56) --> (176.80, 180.88)
[01/19 00:18:16    441s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2460.3MB
[01/19 00:18:16    441s] Statistics of distance of Instance movement in refine placement:
[01/19 00:18:16    441s]   maximum (X+Y) =        13.68 um
[01/19 00:18:16    441s]   inst (FE_OFC1937_n_3394) with max move: (176.8, 194.56) -> (176.8, 180.88)
[01/19 00:18:16    441s]   mean    (X+Y) =         1.64 um
[01/19 00:18:16    441s] Summary Report:
[01/19 00:18:16    441s] Instances move: 206 (out of 10602 movable)
[01/19 00:18:16    441s] Instances flipped: 0
[01/19 00:18:16    441s] Mean displacement: 1.64 um
[01/19 00:18:16    441s] Max displacement: 13.68 um (Instance: FE_OFC1937_n_3394) (176.8, 194.56) -> (176.8, 180.88)
[01/19 00:18:16    441s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:18:16    441s] Total instances moved : 206
[01/19 00:18:16    441s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.440, REAL:0.430, MEM:2460.3M, EPOCH TIME: 1705616296.332301
[01/19 00:18:16    441s] Total net bbox length = 2.173e+05 (1.045e+05 1.128e+05) (ext = 5.076e+04)
[01/19 00:18:16    441s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2460.3MB
[01/19 00:18:16    441s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2460.3MB) @(0:07:21 - 0:07:22).
[01/19 00:18:16    441s] *** Finished refinePlace (0:07:22 mem=2460.3M) ***
[01/19 00:18:16    441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.15
[01/19 00:18:16    441s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.460, REAL:0.460, MEM:2460.3M, EPOCH TIME: 1705616296.337760
[01/19 00:18:16    441s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2460.3M, EPOCH TIME: 1705616296.337829
[01/19 00:18:16    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10646).
[01/19 00:18:16    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    441s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.038, MEM:2457.3M, EPOCH TIME: 1705616296.375439
[01/19 00:18:16    441s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.560, REAL:0.547, MEM:2457.3M, EPOCH TIME: 1705616296.375608
[01/19 00:18:16    441s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[01/19 00:18:16    441s] GigaOpt: Skipping nonLegal postEco optimization
[01/19 00:18:16    441s] Design TNS changes after trial route: 0.000 -> 0.000
[01/19 00:18:16    441s] GigaOpt: Skipping post-eco TNS optimization
[01/19 00:18:16    441s] Adjusting target slack by 0.0 ns for power optimization
[01/19 00:18:16    441s] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 2002.9M, totSessionCpu=0:07:22 **
[01/19 00:18:16    441s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2455.3M, EPOCH TIME: 1705616296.571158
[01/19 00:18:16    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    441s] 
[01/19 00:18:16    441s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:16    441s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2455.3M, EPOCH TIME: 1705616296.605513
[01/19 00:18:16    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:16    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    442s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.520  |  1.863  |  1.520  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.264   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:18:16    442s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.4M, EPOCH TIME: 1705616296.934654
[01/19 00:18:16    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    442s] 
[01/19 00:18:16    442s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:16    442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2503.4M, EPOCH TIME: 1705616296.969200
[01/19 00:18:16    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:16    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:16    442s] Density: 72.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noViewPrune -keepTimingUpdate -noDownsize -samesize -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[01/19 00:18:16    442s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:18:17    442s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:18:17    442s] ### Creating LA Mngr. totSessionCpu=0:07:22 mem=2503.4M
[01/19 00:18:17    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:22 mem=2503.4M
[01/19 00:18:17    442s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.4M, EPOCH TIME: 1705616297.019449
[01/19 00:18:17    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:17    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:17    442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2503.4M, EPOCH TIME: 1705616297.054029
[01/19 00:18:17    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:17    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s] Begin: Leakage Power Optimization
[01/19 00:18:17    442s] Processing average sequential pin duty cycle 
[01/19 00:18:17    442s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:18:17    442s] ### Creating PhyDesignMc. totSessionCpu=0:07:22 mem=2522.5M
[01/19 00:18:17    442s] OPERPROF: Starting DPlace-Init at level 1, MEM:2522.5M, EPOCH TIME: 1705616297.067746
[01/19 00:18:17    442s] Processing tracks to init pin-track alignment.
[01/19 00:18:17    442s] z: 2, totalTracks: 1
[01/19 00:18:17    442s] z: 4, totalTracks: 1
[01/19 00:18:17    442s] z: 6, totalTracks: 1
[01/19 00:18:17    442s] z: 8, totalTracks: 1
[01/19 00:18:17    442s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:18:17    442s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2522.5M, EPOCH TIME: 1705616297.078807
[01/19 00:18:17    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:17    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:18:17    442s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2522.5M, EPOCH TIME: 1705616297.113303
[01/19 00:18:17    442s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2522.5M, EPOCH TIME: 1705616297.113448
[01/19 00:18:17    442s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2522.5M, EPOCH TIME: 1705616297.113520
[01/19 00:18:17    442s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2522.5MB).
[01/19 00:18:17    442s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2522.5M, EPOCH TIME: 1705616297.116063
[01/19 00:18:17    442s] TotalInstCnt at PhyDesignMc Initialization: 10646
[01/19 00:18:17    442s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:22 mem=2522.5M
[01/19 00:18:17    442s]   Timing Snapshot: (REF)
[01/19 00:18:17    442s]      Weighted WNS: 0.000
[01/19 00:18:17    442s]       All  PG WNS: 0.000
[01/19 00:18:17    442s]       High PG WNS: 0.000
[01/19 00:18:17    442s]       All  PG TNS: 0.000
[01/19 00:18:17    442s]       High PG TNS: 0.000
[01/19 00:18:17    442s]       Low  PG TNS: 0.000
[01/19 00:18:17    442s]    Category Slack: { [L, 1.520] [H, 1.864] }
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.520|0.000|
|reg2reg   |1.863|0.000|
|HEPG      |1.863|0.000|
|All Paths |1.520|0.000|
+----------+-----+-----+

[01/19 00:18:17    442s] Begin: Core Leakage Power Optimization
[01/19 00:18:17    442s] *** PowerOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:22.6/0:27:39.7 (0.3), mem = 2522.5M
[01/19 00:18:17    442s] Processing average sequential pin duty cycle 
[01/19 00:18:17    442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.30
[01/19 00:18:17    442s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:18:17    442s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:17    442s] ### Creating RouteCongInterface, started
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:18:17    442s] 
[01/19 00:18:17    442s] #optDebug: {0, 1.000}
[01/19 00:18:17    442s] ### Creating RouteCongInterface, finished
[01/19 00:18:17    442s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:18:17    442s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=2522.5M
[01/19 00:18:17    442s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=2522.5M
[01/19 00:18:17    443s] Usable buffer cells for single buffer setup transform:
[01/19 00:18:17    443s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:18:17    443s] Number of usable buffer cells above: 16
[01/19 00:18:17    443s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2522.5M, EPOCH TIME: 1705616297.751121
[01/19 00:18:17    443s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2522.5M, EPOCH TIME: 1705616297.751365
[01/19 00:18:17    443s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:17    443s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.27
[01/19 00:18:17    443s] +---------+---------+--------+--------+------------+--------+
[01/19 00:18:17    443s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:18:17    443s] +---------+---------+--------+--------+------------+--------+
[01/19 00:18:17    443s] |   72.27%|        -|   0.000|   0.000|   0:00:00.0| 2522.5M|
[01/19 00:18:17    443s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:18:17    443s] Running power reclaim iteration with 0.00010 cutoff 
[01/19 00:18:19    444s] |   72.27%|        0|   0.000|   0.000|   0:00:02.0| 2522.5M|
[01/19 00:18:19    444s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:18:19    444s] +---------+---------+--------+--------+------------+--------+
[01/19 00:18:19    444s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.27
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:18:19    444s] --------------------------------------------------------------
[01/19 00:18:19    444s] |                                   | Total     | Sequential |
[01/19 00:18:19    444s] --------------------------------------------------------------
[01/19 00:18:19    444s] | Num insts resized                 |       0  |       0    |
[01/19 00:18:19    444s] | Num insts undone                  |       0  |       0    |
[01/19 00:18:19    444s] | Num insts Downsized               |       0  |       0    |
[01/19 00:18:19    444s] | Num insts Samesized               |       0  |       0    |
[01/19 00:18:19    444s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:18:19    444s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:18:19    444s] --------------------------------------------------------------
[01/19 00:18:19    444s] Bottom Preferred Layer:
[01/19 00:18:19    444s] +---------------+------------+----------+
[01/19 00:18:19    444s] |     Layer     |    CLK     |   Rule   |
[01/19 00:18:19    444s] +---------------+------------+----------+
[01/19 00:18:19    444s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:18:19    444s] +---------------+------------+----------+
[01/19 00:18:19    444s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:18:19    444s] +---------------+------------+----------+
[01/19 00:18:19    444s] Via Pillar Rule:
[01/19 00:18:19    444s]     None
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:18:19    444s] End: Core Leakage Power Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[01/19 00:18:19    444s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:18:19    444s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:19    444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.30
[01/19 00:18:19    444s] *** PowerOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:07:24.5/0:27:41.5 (0.3), mem = 2522.5M
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] =============================================================================================
[01/19 00:18:19    444s]  Step TAT Report : PowerOpt #2 / ccopt_design #1                                21.35-s114_1
[01/19 00:18:19    444s] =============================================================================================
[01/19 00:18:19    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:18:19    444s] ---------------------------------------------------------------------------------------------
[01/19 00:18:19    444s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:18:19    444s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:19    444s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:18:19    444s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:18:19    444s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:19    444s] [ BottleneckAnalyzerInit ]      1   0:00:00.6  (  33.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:18:19    444s] [ OptimizationStep       ]      1   0:00:00.2  (  12.5 % )     0:00:01.2 /  0:00:01.2    1.0
[01/19 00:18:19    444s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:18:19    444s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:19    444s] [ OptEval                ]      1   0:00:00.3  (  17.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:18:19    444s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:19    444s] [ DrvFindVioNets         ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:19    444s] [ MISC                   ]          0:00:00.5  (  24.8 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:18:19    444s] ---------------------------------------------------------------------------------------------
[01/19 00:18:19    444s]  PowerOpt #2 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:18:19    444s] ---------------------------------------------------------------------------------------------
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2522.5M, EPOCH TIME: 1705616299.214787
[01/19 00:18:19    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10646).
[01/19 00:18:19    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2512.5M, EPOCH TIME: 1705616299.252590
[01/19 00:18:19    444s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2512.5M, EPOCH TIME: 1705616299.257664
[01/19 00:18:19    444s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2512.5M, EPOCH TIME: 1705616299.257828
[01/19 00:18:19    444s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2512.5M, EPOCH TIME: 1705616299.268880
[01/19 00:18:19    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:19    444s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2512.5M, EPOCH TIME: 1705616299.302851
[01/19 00:18:19    444s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2512.5M, EPOCH TIME: 1705616299.303002
[01/19 00:18:19    444s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2512.5M, EPOCH TIME: 1705616299.303073
[01/19 00:18:19    444s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2512.5M, EPOCH TIME: 1705616299.305278
[01/19 00:18:19    444s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2512.5M, EPOCH TIME: 1705616299.305341
[01/19 00:18:19    444s] TDRefine: refinePlace mode is spiral
[01/19 00:18:19    444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.16
[01/19 00:18:19    444s] OPERPROF: Starting RefinePlace at level 1, MEM:2512.5M, EPOCH TIME: 1705616299.305425
[01/19 00:18:19    444s] *** Starting refinePlace (0:07:25 mem=2512.5M) ***
[01/19 00:18:19    444s] Total net bbox length = 2.173e+05 (1.045e+05 1.128e+05) (ext = 5.076e+04)
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:19    444s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:18:19    444s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:19    444s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:19    444s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2512.5M, EPOCH TIME: 1705616299.324010
[01/19 00:18:19    444s] Starting refinePlace ...
[01/19 00:18:19    444s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:19    444s] One DDP V2 for no tweak run.
[01/19 00:18:19    444s] 
[01/19 00:18:19    444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:18:19    444s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:18:19    444s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:18:19    444s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:18:19    444s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2512.5MB) @(0:07:25 - 0:07:25).
[01/19 00:18:19    444s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:18:19    444s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2512.5MB
[01/19 00:18:19    444s] Statistics of distance of Instance movement in refine placement:
[01/19 00:18:19    444s]   maximum (X+Y) =         0.00 um
[01/19 00:18:19    444s]   mean    (X+Y) =         0.00 um
[01/19 00:18:19    444s] Summary Report:
[01/19 00:18:19    444s] Instances move: 0 (out of 10602 movable)
[01/19 00:18:19    444s] Instances flipped: 0
[01/19 00:18:19    444s] Mean displacement: 0.00 um
[01/19 00:18:19    444s] Max displacement: 0.00 um 
[01/19 00:18:19    444s] Total instances moved : 0
[01/19 00:18:19    444s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.240, MEM:2512.5M, EPOCH TIME: 1705616299.563887
[01/19 00:18:19    444s] Total net bbox length = 2.173e+05 (1.045e+05 1.128e+05) (ext = 5.076e+04)
[01/19 00:18:19    444s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2512.5MB
[01/19 00:18:19    444s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2512.5MB) @(0:07:25 - 0:07:25).
[01/19 00:18:19    444s] *** Finished refinePlace (0:07:25 mem=2512.5M) ***
[01/19 00:18:19    444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.16
[01/19 00:18:19    444s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.264, MEM:2512.5M, EPOCH TIME: 1705616299.569261
[01/19 00:18:19    444s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2512.5M, EPOCH TIME: 1705616299.630324
[01/19 00:18:19    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10646).
[01/19 00:18:19    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    444s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:2512.5M, EPOCH TIME: 1705616299.668848
[01/19 00:18:19    444s] *** maximum move = 0.00 um ***
[01/19 00:18:19    444s] *** Finished re-routing un-routed nets (2512.5M) ***
[01/19 00:18:19    444s] OPERPROF: Starting DPlace-Init at level 1, MEM:2531.6M, EPOCH TIME: 1705616299.707977
[01/19 00:18:19    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2531.6M, EPOCH TIME: 1705616299.719826
[01/19 00:18:19    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:19    445s] 
[01/19 00:18:19    445s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:19    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2531.6M, EPOCH TIME: 1705616299.754304
[01/19 00:18:19    445s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2531.6M, EPOCH TIME: 1705616299.754456
[01/19 00:18:19    445s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2531.6M, EPOCH TIME: 1705616299.754528
[01/19 00:18:19    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2531.6M, EPOCH TIME: 1705616299.756964
[01/19 00:18:19    445s] 
[01/19 00:18:19    445s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2531.6M) ***
[01/19 00:18:19    445s] Info: violation cost 196.013382 (cap = 0.000000, tran = 196.013382, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:19    445s] Running DRV recovery as an increase was found in the number of tran violations from 1 to 2.
[01/19 00:18:19    445s] skipped the cell partition in DRV
[01/19 00:18:19    445s] Begin: GigaOpt DRV Optimization
[01/19 00:18:19    445s] *** DrvOpt #5 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:25.3/0:27:42.3 (0.3), mem = 2531.6M
[01/19 00:18:20    445s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:18:20    445s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:18:20    445s] Processing average sequential pin duty cycle 
[01/19 00:18:20    445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.31
[01/19 00:18:20    445s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:18:20    445s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:20    445s] ### Creating RouteCongInterface, started
[01/19 00:18:20    445s] 
[01/19 00:18:20    445s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:18:20    445s] 
[01/19 00:18:20    445s] #optDebug: {0, 1.000}
[01/19 00:18:20    445s] ### Creating RouteCongInterface, finished
[01/19 00:18:20    445s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:18:20    445s] ### Creating LA Mngr. totSessionCpu=0:07:25 mem=2531.6M
[01/19 00:18:20    445s] ### Creating LA Mngr, finished. totSessionCpu=0:07:25 mem=2531.6M
[01/19 00:18:20    446s]  unitDynamic=0.010682279287 unitLeakage=0.0106823, designSmallDynamic=0.010682279287 designSmallLeakge=0.010682279287 largestInvLkgPwrAreaRatio=0.000000004972 smallCellArea_=2736000.0 
[01/19 00:18:20    446s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:18:20    446s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:18:20    446s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:18:20    446s] [GPS-DRV] isLegalOnly: 1
[01/19 00:18:20    446s] [GPS-DRV] MaintainWNS: 1
[01/19 00:18:20    446s] [GPS-DRV] All active and enabled setup views
[01/19 00:18:20    446s] [GPS-DRV]     default_emulate_view
[01/19 00:18:20    446s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:18:20    446s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:18:20    446s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:18:20    446s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:18:20    446s] [GPS-DRV] timing-driven DRV settings
[01/19 00:18:20    446s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:18:20    446s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2576.2M, EPOCH TIME: 1705616300.758481
[01/19 00:18:20    446s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2576.2M, EPOCH TIME: 1705616300.758825
[01/19 00:18:20    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:20    446s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:18:20    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:20    446s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:18:20    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:20    446s] Info: violation cost 196.013382 (cap = 0.000000, tran = 196.013382, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:20    446s] |     2|    80|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.27%|          |         |
[01/19 00:18:20    446s] Info: violation cost 196.013382 (cap = 0.000000, tran = 196.013382, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:18:20    446s] |     2|    80|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.27%| 0:00:00.0|  2576.2M|
[01/19 00:18:20    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] ###############################################################################
[01/19 00:18:20    446s] #
[01/19 00:18:20    446s] #  Large fanout net report:  
[01/19 00:18:20    446s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:18:20    446s] #     - current density: 72.27
[01/19 00:18:20    446s] #
[01/19 00:18:20    446s] #  List of high fanout nets:
[01/19 00:18:20    446s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:18:20    446s] #
[01/19 00:18:20    446s] ###############################################################################
[01/19 00:18:20    446s] Bottom Preferred Layer:
[01/19 00:18:20    446s] +---------------+------------+----------+
[01/19 00:18:20    446s] |     Layer     |    CLK     |   Rule   |
[01/19 00:18:20    446s] +---------------+------------+----------+
[01/19 00:18:20    446s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:18:20    446s] +---------------+------------+----------+
[01/19 00:18:20    446s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:18:20    446s] +---------------+------------+----------+
[01/19 00:18:20    446s] Via Pillar Rule:
[01/19 00:18:20    446s]     None
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] =======================================================================
[01/19 00:18:20    446s]                 Reasons for remaining drv violations
[01/19 00:18:20    446s] =======================================================================
[01/19 00:18:20    446s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2576.2M) ***
[01/19 00:18:20    446s] 
[01/19 00:18:20    446s] Total-nets :: 11494, Stn-nets :: 118, ratio :: 1.02662 %, Total-len 198485, Stn-len 77.015
[01/19 00:18:21    446s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:18:21    446s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:18:21    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.31
[01/19 00:18:21    446s] *** DrvOpt #5 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:26.4/0:27:43.4 (0.3), mem = 2566.7M
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] =============================================================================================
[01/19 00:18:21    446s]  Step TAT Report : DrvOpt #5 / ccopt_design #1                                  21.35-s114_1
[01/19 00:18:21    446s] =============================================================================================
[01/19 00:18:21    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:18:21    446s] ---------------------------------------------------------------------------------------------
[01/19 00:18:21    446s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:21    446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:18:21    446s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:18:21    446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:18:21    446s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:21    446s] [ DrvFindVioNets         ]      2   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:18:21    446s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.6
[01/19 00:18:21    446s] [ PowerUnitCalc          ]      1   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:21    446s] [ MISC                   ]          0:00:00.7  (  63.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:18:21    446s] ---------------------------------------------------------------------------------------------
[01/19 00:18:21    446s]  DrvOpt #5 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/19 00:18:21    446s] ---------------------------------------------------------------------------------------------
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] End: GigaOpt DRV Optimization
[01/19 00:18:21    446s]   Timing Snapshot: (TGT)
[01/19 00:18:21    446s]      Weighted WNS: 0.000
[01/19 00:18:21    446s]       All  PG WNS: 0.000
[01/19 00:18:21    446s]       High PG WNS: 0.000
[01/19 00:18:21    446s]       All  PG TNS: 0.000
[01/19 00:18:21    446s]       High PG TNS: 0.000
[01/19 00:18:21    446s]       Low  PG TNS: 0.000
[01/19 00:18:21    446s]    Category Slack: { [L, 1.520] [H, 1.864] }
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] Checking setup slack degradation ...
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] Recovery Manager:
[01/19 00:18:21    446s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:18:21    446s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:18:21    446s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[01/19 00:18:21    446s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2531.6M, EPOCH TIME: 1705616301.342875
[01/19 00:18:21    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10646).
[01/19 00:18:21    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:21    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:21    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:21    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2455.6M, EPOCH TIME: 1705616301.381301
[01/19 00:18:21    446s] TotalInstCnt at PhyDesignMc Destruction: 10646
[01/19 00:18:21    446s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.520|0.000|
|reg2reg   |1.863|0.000|
|HEPG      |1.863|0.000|
|All Paths |1.520|0.000|
+----------+-----+-----+

[01/19 00:18:21    446s] End: Leakage Power Optimization (cpu=0:00:04, real=0:00:04, mem=2455.59M, totSessionCpu=0:07:27).
[01/19 00:18:21    446s] **optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 2003.4M, totSessionCpu=0:07:27 **
[01/19 00:18:21    446s] #optDebug: fT-D <X 1 0 0 0>
[01/19 00:18:21    446s] Register exp ratio and priority group on 0 nets on 12488 nets : 
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] Active setup views:
[01/19 00:18:21    446s]  default_emulate_view
[01/19 00:18:21    446s]   Dominating endpoints: 0
[01/19 00:18:21    446s]   Dominating TNS: -0.000
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] Extraction called for design 'picorv32' of instances=10646 and nets=12652 using extraction engine 'preRoute' .
[01/19 00:18:21    446s] PreRoute RC Extraction called for design picorv32.
[01/19 00:18:21    446s] RC Extraction called in multi-corner(1) mode.
[01/19 00:18:21    446s] RCMode: PreRoute
[01/19 00:18:21    446s]       RC Corner Indexes            0   
[01/19 00:18:21    446s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:18:21    446s] Resistance Scaling Factor    : 1.00000 
[01/19 00:18:21    446s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:18:21    446s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:18:21    446s] Shrink Factor                : 1.00000
[01/19 00:18:21    446s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:18:21    446s] Using Quantus QRC technology file ...
[01/19 00:18:21    446s] RC Grid backup saved.
[01/19 00:18:21    446s] 
[01/19 00:18:21    446s] Trim Metal Layers:
[01/19 00:18:21    446s] LayerId::1 widthSet size::2
[01/19 00:18:21    446s] LayerId::2 widthSet size::2
[01/19 00:18:21    446s] LayerId::3 widthSet size::2
[01/19 00:18:21    446s] LayerId::4 widthSet size::2
[01/19 00:18:21    446s] LayerId::5 widthSet size::2
[01/19 00:18:21    446s] LayerId::6 widthSet size::2
[01/19 00:18:21    446s] LayerId::7 widthSet size::2
[01/19 00:18:21    446s] LayerId::8 widthSet size::2
[01/19 00:18:21    446s] LayerId::9 widthSet size::2
[01/19 00:18:21    446s] LayerId::10 widthSet size::2
[01/19 00:18:21    446s] LayerId::11 widthSet size::2
[01/19 00:18:21    446s] Skipped RC grid update for preRoute extraction.
[01/19 00:18:21    446s] eee: pegSigSF::1.070000
[01/19 00:18:21    446s] Initializing multi-corner resistance tables ...
[01/19 00:18:21    447s] eee: l::1 avDens::0.143058 usedTrk::2703.802429 availTrk::18900.000000 sigTrk::2703.802429
[01/19 00:18:21    447s] eee: l::2 avDens::0.276787 usedTrk::4188.761704 availTrk::15133.500000 sigTrk::4188.761704
[01/19 00:18:21    447s] eee: l::3 avDens::0.259005 usedTrk::4102.635390 availTrk::15840.000000 sigTrk::4102.635390
[01/19 00:18:21    447s] eee: l::4 avDens::0.111005 usedTrk::1613.451170 availTrk::14535.000000 sigTrk::1613.451170
[01/19 00:18:21    447s] eee: l::5 avDens::0.048887 usedTrk::668.769006 availTrk::13680.000000 sigTrk::668.769006
[01/19 00:18:21    447s] eee: l::6 avDens::0.013220 usedTrk::151.456725 availTrk::11457.000000 sigTrk::151.456725
[01/19 00:18:21    447s] eee: l::7 avDens::0.011597 usedTrk::4.174854 availTrk::360.000000 sigTrk::4.174854
[01/19 00:18:21    447s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:18:21    447s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:18:21    447s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:18:21    447s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:18:21    447s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:18:21    447s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268499 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.814700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:18:21    447s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2436.234M)
[01/19 00:18:21    447s] <optDesign CMD> Restore Using all VT Cells
[01/19 00:18:21    447s] Starting delay calculation for Setup views
[01/19 00:18:21    447s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:18:21    447s] #################################################################################
[01/19 00:18:21    447s] # Design Stage: PreRoute
[01/19 00:18:21    447s] # Design Name: picorv32
[01/19 00:18:21    447s] # Design Mode: 45nm
[01/19 00:18:21    447s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:18:21    447s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:18:21    447s] # Signoff Settings: SI Off 
[01/19 00:18:21    447s] #################################################################################
[01/19 00:18:22    447s] Calculate delays in Single mode...
[01/19 00:18:22    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 2438.2M, InitMEM = 2438.2M)
[01/19 00:18:22    447s] Start delay calculation (fullDC) (1 T). (MEM=2438.25)
[01/19 00:18:22    447s] End AAE Lib Interpolated Model. (MEM=2449.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:18:24    450s] Total number of fetched objects 12488
[01/19 00:18:24    450s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:18:24    450s] End delay calculation. (MEM=2466.19 CPU=0:00:02.0 REAL=0:00:02.0)
[01/19 00:18:24    450s] End delay calculation (fullDC). (MEM=2466.19 CPU=0:00:02.5 REAL=0:00:02.0)
[01/19 00:18:24    450s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2466.2M) ***
[01/19 00:18:25    450s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:07:30 mem=2466.2M)
[01/19 00:18:25    450s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2466.19 MB )
[01/19 00:18:25    450s] (I)      ==================== Layers =====================
[01/19 00:18:25    450s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:25    450s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:18:25    450s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:25    450s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:18:25    450s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:18:25    450s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:25    450s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:18:25    450s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:18:25    450s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:18:25    450s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:18:25    450s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:18:25    450s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:18:25    450s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:18:25    450s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:18:25    450s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:18:25    450s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:18:25    450s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:18:25    450s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:18:25    450s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:18:25    450s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:18:25    450s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:18:25    450s] (I)      Started Import and model ( Curr Mem: 2466.19 MB )
[01/19 00:18:25    450s] (I)      Default pattern map key = picorv32_default.
[01/19 00:18:25    450s] (I)      == Non-default Options ==
[01/19 00:18:25    450s] (I)      Build term to term wires                           : false
[01/19 00:18:25    450s] (I)      Maximum routing layer                              : 11
[01/19 00:18:25    450s] (I)      Minimum routing layer                              : 1
[01/19 00:18:25    450s] (I)      Number of threads                                  : 1
[01/19 00:18:25    450s] (I)      Method to set GCell size                           : row
[01/19 00:18:25    450s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:18:25    450s] (I)      Use row-based GCell size
[01/19 00:18:25    450s] (I)      Use row-based GCell align
[01/19 00:18:25    450s] (I)      layer 0 area = 80000
[01/19 00:18:25    450s] (I)      layer 1 area = 80000
[01/19 00:18:25    450s] (I)      layer 2 area = 80000
[01/19 00:18:25    450s] (I)      layer 3 area = 80000
[01/19 00:18:25    450s] (I)      layer 4 area = 80000
[01/19 00:18:25    450s] (I)      layer 5 area = 80000
[01/19 00:18:25    450s] (I)      layer 6 area = 80000
[01/19 00:18:25    450s] (I)      layer 7 area = 80000
[01/19 00:18:25    450s] (I)      layer 8 area = 80000
[01/19 00:18:25    450s] (I)      layer 9 area = 400000
[01/19 00:18:25    450s] (I)      layer 10 area = 400000
[01/19 00:18:25    450s] (I)      GCell unit size   : 3420
[01/19 00:18:25    450s] (I)      GCell multiplier  : 1
[01/19 00:18:25    450s] (I)      GCell row height  : 3420
[01/19 00:18:25    450s] (I)      Actual row height : 3420
[01/19 00:18:25    450s] (I)      GCell align ref   : 30000 30020
[01/19 00:18:25    450s] [NR-eGR] Track table information for default rule: 
[01/19 00:18:25    450s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:18:25    450s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:18:25    450s] (I)      ================== Default via ===================
[01/19 00:18:25    450s] (I)      +----+------------------+------------------------+
[01/19 00:18:25    450s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/19 00:18:25    450s] (I)      +----+------------------+------------------------+
[01/19 00:18:25    450s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/19 00:18:25    450s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/19 00:18:25    450s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/19 00:18:25    450s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/19 00:18:25    450s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/19 00:18:25    450s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/19 00:18:25    450s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/19 00:18:25    450s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/19 00:18:25    450s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/19 00:18:25    450s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/19 00:18:25    450s] (I)      +----+------------------+------------------------+
[01/19 00:18:25    450s] [NR-eGR] Read 5085 PG shapes
[01/19 00:18:25    450s] [NR-eGR] Read 0 clock shapes
[01/19 00:18:25    450s] [NR-eGR] Read 0 other shapes
[01/19 00:18:25    450s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:18:25    450s] [NR-eGR] #Instance Blockages : 437040
[01/19 00:18:25    450s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:18:25    450s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:18:25    450s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:18:25    450s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:18:25    450s] [NR-eGR] #Other Blockages    : 0
[01/19 00:18:25    450s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:18:25    450s] [NR-eGR] Num Prerouted Nets = 45  Num Prerouted Wires = 9859
[01/19 00:18:25    450s] [NR-eGR] Read 11382 nets ( ignored 45 )
[01/19 00:18:25    450s] (I)      early_global_route_priority property id does not exist.
[01/19 00:18:25    450s] (I)      Read Num Blocks=442125  Num Prerouted Wires=9859  Num CS=0
[01/19 00:18:25    450s] (I)      Layer 0 (H) : #blockages 437685 : #preroutes 2019
[01/19 00:18:25    450s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3512
[01/19 00:18:25    450s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 2060
[01/19 00:18:25    450s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1179
[01/19 00:18:25    450s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 949
[01/19 00:18:25    450s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 140
[01/19 00:18:25    450s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:18:25    450s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:18:25    450s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:18:25    450s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:18:25    450s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:18:25    450s] (I)      Number of ignored nets                =     45
[01/19 00:18:25    450s] (I)      Number of connected nets              =      0
[01/19 00:18:25    450s] (I)      Number of fixed nets                  =     45.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:18:25    450s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:18:25    450s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:18:25    450s] (I)      Ndr track 0 does not exist
[01/19 00:18:25    450s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:18:25    450s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:18:25    450s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:18:25    450s] (I)      Site width          :   400  (dbu)
[01/19 00:18:25    450s] (I)      Row height          :  3420  (dbu)
[01/19 00:18:25    450s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:18:25    450s] (I)      GCell width         :  3420  (dbu)
[01/19 00:18:25    450s] (I)      GCell height        :  3420  (dbu)
[01/19 00:18:25    450s] (I)      Grid                :   147   145    11
[01/19 00:18:25    450s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:18:25    450s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:18:25    450s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:18:25    450s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:18:25    450s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:18:25    450s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:18:25    450s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:18:25    450s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:18:25    450s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:18:25    450s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:18:25    450s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:18:25    450s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:18:25    450s] (I)      --------------------------------------------------------
[01/19 00:18:25    450s] 
[01/19 00:18:25    450s] [NR-eGR] ============ Routing rule table ============
[01/19 00:18:25    450s] [NR-eGR] Rule id: 0  Nets: 11337
[01/19 00:18:25    450s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:18:25    450s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:18:25    450s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:18:25    450s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:18:25    450s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:18:25    450s] [NR-eGR] ========================================
[01/19 00:18:25    450s] [NR-eGR] 
[01/19 00:18:25    450s] (I)      =============== Blocked Tracks ===============
[01/19 00:18:25    450s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:25    450s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:18:25    450s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:25    450s] (I)      |     1 |  192570 |   139916 |        72.66% |
[01/19 00:18:25    450s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:18:25    450s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:18:25    450s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:18:25    450s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:18:25    450s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:18:25    450s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:18:25    450s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:18:25    450s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:18:25    450s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:18:25    450s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:18:25    450s] (I)      +-------+---------+----------+---------------+
[01/19 00:18:25    450s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2466.19 MB )
[01/19 00:18:25    450s] (I)      Reset routing kernel
[01/19 00:18:25    450s] (I)      Started Global Routing ( Curr Mem: 2466.19 MB )
[01/19 00:18:25    450s] (I)      totalPins=38947  totalGlobalPin=37232 (95.60%)
[01/19 00:18:25    450s] (I)      total 2D Cap : 1671401 = (882322 H, 789079 V)
[01/19 00:18:25    450s] [NR-eGR] Layer group 1: route 11337 net(s) in layer range [1, 11]
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1a Route ============
[01/19 00:18:25    450s] (I)      Usage: 106870 = (51730 H, 55140 V) = (5.86% H, 6.99% V) = (8.846e+04um H, 9.429e+04um V)
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1b Route ============
[01/19 00:18:25    450s] (I)      Usage: 106870 = (51730 H, 55140 V) = (5.86% H, 6.99% V) = (8.846e+04um H, 9.429e+04um V)
[01/19 00:18:25    450s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827477e+05um
[01/19 00:18:25    450s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:18:25    450s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1c Route ============
[01/19 00:18:25    450s] (I)      Usage: 106870 = (51730 H, 55140 V) = (5.86% H, 6.99% V) = (8.846e+04um H, 9.429e+04um V)
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1d Route ============
[01/19 00:18:25    450s] (I)      Usage: 106870 = (51730 H, 55140 V) = (5.86% H, 6.99% V) = (8.846e+04um H, 9.429e+04um V)
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1e Route ============
[01/19 00:18:25    450s] (I)      Usage: 106870 = (51730 H, 55140 V) = (5.86% H, 6.99% V) = (8.846e+04um H, 9.429e+04um V)
[01/19 00:18:25    450s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827477e+05um
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] (I)      ============  Phase 1l Route ============
[01/19 00:18:25    450s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:18:25    450s] (I)      Layer  1:      52802        97        41      125514       65016    (65.88%) 
[01/19 00:18:25    450s] (I)      Layer  2:     179072     49622         4           0      180986    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  3:     190036     42999         0           0      190530    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  4:     179072     16363         0           0      180986    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  5:     190036      6600         0           0      190530    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  6:     179072      1463         0           0      180986    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  7:     190036        29         0           0      190530    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:18:25    450s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:18:25    450s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:18:25    450s] (I)      Total:       1660330    117173        45      138448     1686750    ( 7.59%) 
[01/19 00:18:25    450s] (I)      
[01/19 00:18:25    450s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:18:25    450s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:18:25    450s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:18:25    450s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:18:25    450s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:18:25    450s] [NR-eGR]  Metal1 ( 1)        38( 0.53%)         0( 0.00%)   ( 0.53%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal2 ( 2)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:18:25    450s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:18:25    450s] [NR-eGR]        Total        41( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/19 00:18:25    450s] [NR-eGR] 
[01/19 00:18:25    450s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2474.20 MB )
[01/19 00:18:25    450s] (I)      total 2D Cap : 1672766 = (883031 H, 789735 V)
[01/19 00:18:25    450s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:18:25    450s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 2474.20 MB )
[01/19 00:18:25    450s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:18:25    450s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:18:25    450s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:18:25    450s] (I)       Early Global Route kernel              100.00%  615.08 sec  615.55 sec  0.47 sec  0.47 sec 
[01/19 00:18:25    450s] (I)       +-Import and model                      59.79%  615.08 sec  615.36 sec  0.28 sec  0.28 sec 
[01/19 00:18:25    450s] (I)       | +-Create place DB                      9.20%  615.08 sec  615.13 sec  0.04 sec  0.04 sec 
[01/19 00:18:25    450s] (I)       | | +-Import place data                  9.17%  615.08 sec  615.12 sec  0.04 sec  0.04 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read instances and placement     2.33%  615.08 sec  615.09 sec  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read nets                        6.75%  615.09 sec  615.12 sec  0.03 sec  0.03 sec 
[01/19 00:18:25    450s] (I)       | +-Create route DB                     48.47%  615.13 sec  615.36 sec  0.23 sec  0.23 sec 
[01/19 00:18:25    450s] (I)       | | +-Import route data (1T)            48.37%  615.13 sec  615.36 sec  0.23 sec  0.23 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read blockages ( Layer 1-11 )   32.67%  615.13 sec  615.29 sec  0.16 sec  0.15 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read routing blockages         0.00%  615.13 sec  615.13 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read instance blockages       32.07%  615.13 sec  615.28 sec  0.15 sec  0.15 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read PG blockages              0.17%  615.28 sec  615.28 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read clock blockages           0.02%  615.29 sec  615.29 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read other blockages           0.02%  615.29 sec  615.29 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read halo blockages            0.06%  615.29 sec  615.29 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Read boundary cut boxes        0.00%  615.29 sec  615.29 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read blackboxes                  0.00%  615.29 sec  615.29 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read prerouted                   1.77%  615.29 sec  615.30 sec  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read unlegalized nets            0.60%  615.30 sec  615.30 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Read nets                        0.82%  615.30 sec  615.30 sec  0.00 sec  0.01 sec 
[01/19 00:18:25    450s] (I)       | | | +-Set up via pillars               0.02%  615.30 sec  615.30 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Initialize 3D grid graph         0.16%  615.30 sec  615.31 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Model blockage capacity         10.07%  615.31 sec  615.35 sec  0.05 sec  0.05 sec 
[01/19 00:18:25    450s] (I)       | | | | +-Initialize 3D capacity         9.60%  615.31 sec  615.35 sec  0.05 sec  0.05 sec 
[01/19 00:18:25    450s] (I)       | +-Read aux data                        0.00%  615.36 sec  615.36 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | +-Others data preparation              0.28%  615.36 sec  615.36 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | +-Create route kernel                  1.24%  615.36 sec  615.36 sec  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)       +-Global Routing                        37.21%  615.37 sec  615.54 sec  0.18 sec  0.18 sec 
[01/19 00:18:25    450s] (I)       | +-Initialization                       0.61%  615.37 sec  615.37 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | +-Net group 1                         34.21%  615.37 sec  615.53 sec  0.16 sec  0.17 sec 
[01/19 00:18:25    450s] (I)       | | +-Generate topology                  2.58%  615.37 sec  615.38 sec  0.01 sec  0.02 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1a                           7.31%  615.39 sec  615.42 sec  0.03 sec  0.04 sec 
[01/19 00:18:25    450s] (I)       | | | +-Pattern routing (1T)             6.26%  615.39 sec  615.42 sec  0.03 sec  0.04 sec 
[01/19 00:18:25    450s] (I)       | | | +-Add via demand to 2D             0.88%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1b                           0.06%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1c                           0.00%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1d                           0.01%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1e                           0.07%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | | +-Route legalization               0.00%  615.42 sec  615.42 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | | +-Phase 1l                          22.90%  615.42 sec  615.53 sec  0.11 sec  0.11 sec 
[01/19 00:18:25    450s] (I)       | | | +-Layer assignment (1T)           22.34%  615.42 sec  615.53 sec  0.11 sec  0.10 sec 
[01/19 00:18:25    450s] (I)       | +-Clean cong LA                        0.00%  615.53 sec  615.53 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       +-Export 3D cong map                     1.53%  615.54 sec  615.55 sec  0.01 sec  0.00 sec 
[01/19 00:18:25    450s] (I)       | +-Export 2D cong map                   0.12%  615.55 sec  615.55 sec  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)      ===================== Summary by functions =====================
[01/19 00:18:25    450s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:18:25    450s] (I)      ----------------------------------------------------------------
[01/19 00:18:25    450s] (I)        0  Early Global Route kernel      100.00%  0.47 sec  0.47 sec 
[01/19 00:18:25    450s] (I)        1  Import and model                59.79%  0.28 sec  0.28 sec 
[01/19 00:18:25    450s] (I)        1  Global Routing                  37.21%  0.18 sec  0.18 sec 
[01/19 00:18:25    450s] (I)        1  Export 3D cong map               1.53%  0.01 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        2  Create route DB                 48.47%  0.23 sec  0.23 sec 
[01/19 00:18:25    450s] (I)        2  Net group 1                     34.21%  0.16 sec  0.17 sec 
[01/19 00:18:25    450s] (I)        2  Create place DB                  9.20%  0.04 sec  0.04 sec 
[01/19 00:18:25    450s] (I)        2  Create route kernel              1.24%  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)        2  Initialization                   0.61%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        2  Others data preparation          0.28%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        3  Import route data (1T)          48.37%  0.23 sec  0.23 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1l                        22.90%  0.11 sec  0.11 sec 
[01/19 00:18:25    450s] (I)        3  Import place data                9.17%  0.04 sec  0.04 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1a                         7.31%  0.03 sec  0.04 sec 
[01/19 00:18:25    450s] (I)        3  Generate topology                2.58%  0.01 sec  0.02 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1e                         0.07%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Read blockages ( Layer 1-11 )   32.67%  0.16 sec  0.15 sec 
[01/19 00:18:25    450s] (I)        4  Layer assignment (1T)           22.34%  0.11 sec  0.10 sec 
[01/19 00:18:25    450s] (I)        4  Model blockage capacity         10.07%  0.05 sec  0.05 sec 
[01/19 00:18:25    450s] (I)        4  Read nets                        7.57%  0.04 sec  0.04 sec 
[01/19 00:18:25    450s] (I)        4  Pattern routing (1T)             6.26%  0.03 sec  0.04 sec 
[01/19 00:18:25    450s] (I)        4  Read instances and placement     2.33%  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)        4  Read prerouted                   1.77%  0.01 sec  0.01 sec 
[01/19 00:18:25    450s] (I)        4  Add via demand to 2D             0.88%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Read unlegalized nets            0.60%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read instance blockages         32.07%  0.15 sec  0.15 sec 
[01/19 00:18:25    450s] (I)        5  Initialize 3D capacity           9.60%  0.05 sec  0.05 sec 
[01/19 00:18:25    450s] (I)        5  Read PG blockages                0.17%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:18:25    450s] OPERPROF: Starting HotSpotCal at level 1, MEM:2474.2M, EPOCH TIME: 1705616305.649357
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:18:25    450s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:18:25    450s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2474.2M, EPOCH TIME: 1705616305.651996
[01/19 00:18:25    450s] [hotspot] Hotspot report including placement blocked areas
[01/19 00:18:25    450s] OPERPROF: Starting HotSpotCal at level 1, MEM:2474.2M, EPOCH TIME: 1705616305.652237
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:18:25    450s] [hotspot] +------------+---------------+---------------+
[01/19 00:18:25    450s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:18:25    450s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:18:25    450s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2474.2M, EPOCH TIME: 1705616305.654635
[01/19 00:18:25    450s] Reported timing to dir ./timingReports
[01/19 00:18:25    450s] **optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 1999.2M, totSessionCpu=0:07:31 **
[01/19 00:18:25    450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2429.2M, EPOCH TIME: 1705616305.677400
[01/19 00:18:25    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:25    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:25    451s] 
[01/19 00:18:25    451s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:25    451s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2429.2M, EPOCH TIME: 1705616305.711943
[01/19 00:18:25    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:25    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:26    451s] Using report_power -leakage to report leakage power.
[01/19 00:18:26    451s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Power Analysis
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s]              0V	    VSS
[01/19 00:18:26    451s]            0.9V	    VDD
[01/19 00:18:26    451s] Begin Processing Timing Library for Power Calculation
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Processing Timing Library for Power Calculation
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.29MB/3921.32MB/2040.72MB)
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.29MB/3921.32MB/2040.72MB)
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Processing User Attributes
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.29MB/3921.32MB/2040.72MB)
[01/19 00:18:26    451s] 
[01/19 00:18:26    451s] Begin Processing Signal Activity
[01/19 00:18:26    451s] 
[01/19 00:18:27    452s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.75MB/3921.32MB/2040.72MB)
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] Begin Power Computation
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s]       ----------------------------------------------------------
[01/19 00:18:27    452s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:18:27    452s]       # of cell(s) missing power table: 0
[01/19 00:18:27    452s]       # of cell(s) missing leakage table: 0
[01/19 00:18:27    452s]       ----------------------------------------------------------
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:18:27    452s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.75MB/3921.32MB/2040.72MB)
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] Begin Processing User Attributes
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1999.75MB/3921.32MB/2040.72MB)
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1999.75MB/3921.32MB/2040.72MB)
[01/19 00:18:27    452s] 
[01/19 00:18:27    452s] *



[01/19 00:18:27    452s] Total Power
[01/19 00:18:27    452s] -----------------------------------------------------------------------------------------
[01/19 00:18:27    452s] Total Leakage Power:         0.00052449
[01/19 00:18:27    452s] -----------------------------------------------------------------------------------------
[01/19 00:18:27    453s] Processing average sequential pin duty cycle 
[01/19 00:18:29    453s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.519  |  1.863  |  1.519  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.264   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2446.6M, EPOCH TIME: 1705616309.674463
[01/19 00:18:29    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:29    453s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2446.6M, EPOCH TIME: 1705616309.710136
[01/19 00:18:29    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:29    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] Density: 72.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2446.6M, EPOCH TIME: 1705616309.730748
[01/19 00:18:29    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:18:29    453s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.040, MEM:2446.6M, EPOCH TIME: 1705616309.770801
[01/19 00:18:29    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:18:29    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] **optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 2001.8M, totSessionCpu=0:07:34 **
[01/19 00:18:29    453s] *** Finished optDesign ***
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:30 real=  0:01:32)
[01/19 00:18:29    453s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/19 00:18:29    453s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.9 real=0:00:10.9)
[01/19 00:18:29    453s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[01/19 00:18:29    453s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[01/19 00:18:29    453s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[01/19 00:18:29    453s] Deleting Lib Analyzer.
[01/19 00:18:29    453s] Info: Destroy the CCOpt slew target map.
[01/19 00:18:29    453s] clean pInstBBox. size 0
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] TimeStamp Deleting Cell Server End ...
[01/19 00:18:29    453s] Set place::cacheFPlanSiteMark to 0
[01/19 00:18:29    453s] All LLGs are deleted
[01/19 00:18:29    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:18:29    453s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2446.6M, EPOCH TIME: 1705616309.859797
[01/19 00:18:29    453s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2446.6M, EPOCH TIME: 1705616309.859942
[01/19 00:18:29    453s] Info: pop threads available for lower-level modules during optimization.
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] *** Summary of all messages that are not suppressed in this session:
[01/19 00:18:29    453s] Severity  ID               Count  Summary                                  
[01/19 00:18:29    453s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/19 00:18:29    453s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/19 00:18:29    453s] WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
[01/19 00:18:29    453s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[01/19 00:18:29    453s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[01/19 00:18:29    453s] WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
[01/19 00:18:29    453s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/19 00:18:29    453s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/19 00:18:29    453s] *** Message Summary: 319 warning(s), 1 error(s)
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] *** ccopt_design #1 [finish] : cpu/real = 0:02:13.2/0:02:14.6 (1.0), totSession cpu/real = 0:07:33.7/0:27:52.2 (0.3), mem = 2446.6M
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] =============================================================================================
[01/19 00:18:29    453s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/19 00:18:29    453s] =============================================================================================
[01/19 00:18:29    453s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:18:29    453s] ---------------------------------------------------------------------------------------------
[01/19 00:18:29    453s] [ InitOpt                ]      1   0:00:02.0  (   1.5 % )     0:00:05.1 /  0:00:05.1    1.0
[01/19 00:18:29    453s] [ WnsOpt                 ]      1   0:00:02.0  (   1.5 % )     0:00:02.0 /  0:00:01.9    1.0
[01/19 00:18:29    453s] [ GlobalOpt              ]      1   0:00:02.2  (   1.6 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:18:29    453s] [ DrvOpt                 ]      5   0:00:08.9  (   6.6 % )     0:00:10.2 /  0:00:10.3    1.0
[01/19 00:18:29    453s] [ SkewClock              ]      1   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:18:29    453s] [ AreaOpt                ]      3   0:00:26.4  (  19.6 % )     0:00:27.0 /  0:00:27.1    1.0
[01/19 00:18:29    453s] [ PowerOpt               ]      2   0:00:03.4  (   2.5 % )     0:00:03.4 /  0:00:03.4    1.0
[01/19 00:18:29    453s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:29    453s] [ OptSummaryReport       ]      5   0:00:00.6  (   0.5 % )     0:00:08.4 /  0:00:06.9    0.8
[01/19 00:18:29    453s] [ DrvReport              ]      5   0:00:02.4  (   1.8 % )     0:00:02.4 /  0:00:01.0    0.4
[01/19 00:18:29    453s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:29    453s] [ SlackTraversorInit     ]     19   0:00:01.7  (   1.2 % )     0:00:01.7 /  0:00:01.6    1.0
[01/19 00:18:29    453s] [ PowerInterfaceInit     ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:18:29    453s] [ PlacerInterfaceInit    ]      5   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:18:29    453s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:18:29    453s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:18:29    453s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:18:29    453s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:18:29    453s] [ IncrReplace            ]      1   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:18:29    453s] [ RefinePlace            ]      5   0:00:03.1  (   2.3 % )     0:00:03.1 /  0:00:03.1    1.0
[01/19 00:18:29    453s] [ CTS                    ]      1   0:00:46.6  (  34.7 % )     0:00:51.3 /  0:00:51.4    1.0
[01/19 00:18:29    453s] [ EarlyGlobalRoute       ]      7   0:00:03.9  (   2.9 % )     0:00:03.9 /  0:00:03.9    1.0
[01/19 00:18:29    453s] [ ExtractRC              ]      5   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:18:29    453s] [ TimingUpdate           ]     40   0:00:01.4  (   1.1 % )     0:00:06.6 /  0:00:06.6    1.0
[01/19 00:18:29    453s] [ FullDelayCalc          ]      4   0:00:08.5  (   6.3 % )     0:00:08.5 /  0:00:08.6    1.0
[01/19 00:18:29    453s] [ TimingReport           ]      5   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:18:29    453s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[01/19 00:18:29    453s] [ PowerReport            ]      2   0:00:02.8  (   2.1 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:18:29    453s] [ MISC                   ]          0:00:14.1  (  10.5 % )     0:00:14.1 /  0:00:14.1    1.0
[01/19 00:18:29    453s] ---------------------------------------------------------------------------------------------
[01/19 00:18:29    453s]  ccopt_design #1 TOTAL              0:02:14.6  ( 100.0 % )     0:02:14.6 /  0:02:13.2    1.0
[01/19 00:18:29    453s] ---------------------------------------------------------------------------------------------
[01/19 00:18:29    453s] 
[01/19 00:18:29    453s] #% End ccopt_design (date=01/19 00:18:29, total cpu=0:02:13, real=0:02:14, peak res=2061.1M, current mem=1885.6M)
[01/19 00:19:04    456s] <CMD> optDesign -postCTS
[01/19 00:19:04    456s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1885.6M, totSessionCpu=0:07:36 **
[01/19 00:19:04    456s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/19 00:19:04    456s] *** optDesign #1 [begin] : totSession cpu/real = 0:07:36.3/0:28:26.6 (0.3), mem = 2353.2M
[01/19 00:19:04    456s] Info: 1 threads available for lower-level modules during optimization.
[01/19 00:19:04    456s] GigaOpt running with 1 threads.
[01/19 00:19:04    456s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:36.3/0:28:26.6 (0.3), mem = 2353.2M
[01/19 00:19:04    456s] **INFO: User settings:
[01/19 00:19:04    456s] setDesignMode -process                              45
[01/19 00:19:04    456s] setExtractRCMode -coupling_c_th                     0.1
[01/19 00:19:04    456s] setExtractRCMode -engine                            preRoute
[01/19 00:19:04    456s] setExtractRCMode -relative_c_th                     1
[01/19 00:19:04    456s] setExtractRCMode -total_c_th                        0
[01/19 00:19:04    456s] setUsefulSkewMode -ecoRoute                         false
[01/19 00:19:04    456s] setUsefulSkewMode -maxAllowedDelay                  1
[01/19 00:19:04    456s] setUsefulSkewMode -noBoundary                       false
[01/19 00:19:04    456s] setDelayCalMode -enable_high_fanout                 true
[01/19 00:19:04    456s] setDelayCalMode -engine                             aae
[01/19 00:19:04    456s] setDelayCalMode -ignoreNetLoad                      false
[01/19 00:19:04    456s] setDelayCalMode -socv_accuracy_mode                 low
[01/19 00:19:04    456s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/19 00:19:04    456s] setOptMode -allEndPoints                            false
[01/19 00:19:04    456s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/19 00:19:04    456s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/19 00:19:04    456s] setOptMode -drcMargin                               0
[01/19 00:19:04    456s] setOptMode -effort                                  high
[01/19 00:19:04    456s] setOptMode -fixDrc                                  true
[01/19 00:19:04    456s] setOptMode -holdTargetSlack                         0
[01/19 00:19:04    456s] setOptMode -leakageToDynamicRatio                   1
[01/19 00:19:04    456s] setOptMode -maxDensity                              0.95
[01/19 00:19:04    456s] setOptMode -optimizeFF                              true
[01/19 00:19:04    456s] setOptMode -powerEffort                             high
[01/19 00:19:04    456s] setOptMode -preserveAllSequential                   false
[01/19 00:19:04    456s] setOptMode -reclaimArea                             true
[01/19 00:19:04    456s] setOptMode -setupTargetSlack                        0
[01/19 00:19:04    456s] setOptMode -simplifyNetlist                         true
[01/19 00:19:04    456s] setOptMode -usefulSkew                              true
[01/19 00:19:04    456s] setPlaceMode -place_detail_check_route              false
[01/19 00:19:04    456s] setPlaceMode -place_detail_preserve_routing         true
[01/19 00:19:04    456s] setPlaceMode -place_detail_remove_affected_routing  false
[01/19 00:19:04    456s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/19 00:19:04    456s] setPlaceMode -place_global_clock_gate_aware         false
[01/19 00:19:04    456s] setPlaceMode -place_global_cong_effort              auto
[01/19 00:19:04    456s] setPlaceMode -place_global_ignore_scan              true
[01/19 00:19:04    456s] setPlaceMode -place_global_ignore_spare             false
[01/19 00:19:04    456s] setPlaceMode -place_global_module_aware_spare       false
[01/19 00:19:04    456s] setPlaceMode -place_global_place_io_pins            false
[01/19 00:19:04    456s] setPlaceMode -place_global_reorder_scan             true
[01/19 00:19:04    456s] setPlaceMode -powerDriven                           true
[01/19 00:19:04    456s] setPlaceMode -timingDriven                          true
[01/19 00:19:04    456s] setAnalysisMode -analysisType                       single
[01/19 00:19:04    456s] setAnalysisMode -checkType                          setup
[01/19 00:19:04    456s] setAnalysisMode -clkSrcPath                         true
[01/19 00:19:04    456s] setAnalysisMode -clockPropagation                   sdcControl
[01/19 00:19:04    456s] setAnalysisMode -usefulSkew                         true
[01/19 00:19:04    456s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/19 00:19:04    456s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/19 00:19:04    456s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/19 00:19:04    456s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:19:04    456s] Summary for sequential cells identification: 
[01/19 00:19:04    456s]   Identified SBFF number: 104
[01/19 00:19:04    456s]   Identified MBFF number: 0
[01/19 00:19:04    456s]   Identified SB Latch number: 0
[01/19 00:19:04    456s]   Identified MB Latch number: 0
[01/19 00:19:04    456s]   Not identified SBFF number: 16
[01/19 00:19:04    456s]   Not identified MBFF number: 0
[01/19 00:19:04    456s]   Not identified SB Latch number: 0
[01/19 00:19:04    456s]   Not identified MB Latch number: 0
[01/19 00:19:04    456s]   Number of sequential cells which are not FFs: 32
[01/19 00:19:04    456s]  Visiting view : default_emulate_view
[01/19 00:19:04    456s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:19:04    456s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:19:04    456s]  Visiting view : default_emulate_view
[01/19 00:19:04    456s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:19:04    456s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:19:04    456s] TLC MultiMap info (StdDelay):
[01/19 00:19:04    456s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:19:04    456s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:19:04    456s]  Setting StdDelay to: 38ps
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:19:04    456s] Need call spDPlaceInit before registerPrioInstLoc.
[01/19 00:19:04    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:2357.2M, EPOCH TIME: 1705616344.468658
[01/19 00:19:04    456s] Processing tracks to init pin-track alignment.
[01/19 00:19:04    456s] z: 2, totalTracks: 1
[01/19 00:19:04    456s] z: 4, totalTracks: 1
[01/19 00:19:04    456s] z: 6, totalTracks: 1
[01/19 00:19:04    456s] z: 8, totalTracks: 1
[01/19 00:19:04    456s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:04    456s] All LLGs are deleted
[01/19 00:19:04    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2357.2M, EPOCH TIME: 1705616344.477037
[01/19 00:19:04    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2357.2M, EPOCH TIME: 1705616344.477356
[01/19 00:19:04    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2357.2M, EPOCH TIME: 1705616344.480400
[01/19 00:19:04    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2357.2M, EPOCH TIME: 1705616344.482272
[01/19 00:19:04    456s] Max number of tech site patterns supported in site array is 256.
[01/19 00:19:04    456s] Core basic site is CoreSite
[01/19 00:19:04    456s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2357.2M, EPOCH TIME: 1705616344.510506
[01/19 00:19:04    456s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:19:04    456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:19:04    456s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2357.2M, EPOCH TIME: 1705616344.516925
[01/19 00:19:04    456s] Fast DP-INIT is on for default
[01/19 00:19:04    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:19:04    456s] Atter site array init, number of instance map data is 0.
[01/19 00:19:04    456s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2357.2M, EPOCH TIME: 1705616344.521306
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:04    456s] OPERPROF:     Starting CMU at level 3, MEM:2357.2M, EPOCH TIME: 1705616344.523430
[01/19 00:19:04    456s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2357.2M, EPOCH TIME: 1705616344.524769
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:19:04    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:2357.2M, EPOCH TIME: 1705616344.526276
[01/19 00:19:04    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2357.2M, EPOCH TIME: 1705616344.526365
[01/19 00:19:04    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2357.2M, EPOCH TIME: 1705616344.526430
[01/19 00:19:04    456s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2357.2MB).
[01/19 00:19:04    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:2357.2M, EPOCH TIME: 1705616344.531145
[01/19 00:19:04    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2357.2M, EPOCH TIME: 1705616344.531234
[01/19 00:19:04    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:04    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:04    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2353.2M, EPOCH TIME: 1705616344.566657
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] Creating Lib Analyzer ...
[01/19 00:19:04    456s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:04    456s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:04    456s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:04    456s] 
[01/19 00:19:04    456s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:05    457s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:37 mem=2377.2M
[01/19 00:19:05    457s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:37 mem=2377.2M
[01/19 00:19:05    457s] Creating Lib Analyzer, finished. 
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:19:05    457s] Type 'man IMPOPT-665' for more detail.
[01/19 00:19:05    457s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/19 00:19:05    457s] To increase the message display limit, refer to the product command reference manual.
[01/19 00:19:05    457s] Effort level <high> specified for reg2reg path_group
[01/19 00:19:06    457s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1937.3M, totSessionCpu=0:07:38 **
[01/19 00:19:06    458s] *** optDesign -postCTS ***
[01/19 00:19:06    458s] DRC Margin: user margin 0.0; extra margin 0.2
[01/19 00:19:06    458s] Hold Target Slack: user slack 0
[01/19 00:19:06    458s] Setup Target Slack: user slack 0; extra slack 0.0
[01/19 00:19:06    458s] setUsefulSkewMode -ecoRoute false
[01/19 00:19:06    458s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[01/19 00:19:06    458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2415.9M, EPOCH TIME: 1705616346.034515
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:06    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2415.9M, EPOCH TIME: 1705616346.068140
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2415.9M, EPOCH TIME: 1705616346.077001
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] All LLGs are deleted
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2415.9M, EPOCH TIME: 1705616346.077141
[01/19 00:19:06    458s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2415.9M, EPOCH TIME: 1705616346.077231
[01/19 00:19:06    458s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2415.9M, EPOCH TIME: 1705616346.077570
[01/19 00:19:06    458s] Start to check current routing status for nets...
[01/19 00:19:06    458s] All nets are already routed correctly.
[01/19 00:19:06    458s] End to check current routing status for nets (mem=2415.9M)
[01/19 00:19:06    458s] All LLGs are deleted
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2415.9M, EPOCH TIME: 1705616346.143032
[01/19 00:19:06    458s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2415.9M, EPOCH TIME: 1705616346.143335
[01/19 00:19:06    458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2415.9M, EPOCH TIME: 1705616346.146521
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2415.9M, EPOCH TIME: 1705616346.148372
[01/19 00:19:06    458s] Max number of tech site patterns supported in site array is 256.
[01/19 00:19:06    458s] Core basic site is CoreSite
[01/19 00:19:06    458s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2415.9M, EPOCH TIME: 1705616346.176185
[01/19 00:19:06    458s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:19:06    458s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:19:06    458s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2415.9M, EPOCH TIME: 1705616346.178187
[01/19 00:19:06    458s] Fast DP-INIT is on for default
[01/19 00:19:06    458s] Atter site array init, number of instance map data is 0.
[01/19 00:19:06    458s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2415.9M, EPOCH TIME: 1705616346.182559
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:06    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2415.9M, EPOCH TIME: 1705616346.186154
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.519  |  1.863  |  1.519  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.264   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2462.0M, EPOCH TIME: 1705616346.499946
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:06    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2462.0M, EPOCH TIME: 1705616346.534668
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] Density: 72.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1937.1M, totSessionCpu=0:07:39 **
[01/19 00:19:06    458s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:07:38.5/0:28:28.8 (0.3), mem = 2414.0M
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s] =============================================================================================
[01/19 00:19:06    458s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/19 00:19:06    458s] =============================================================================================
[01/19 00:19:06    458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:06    458s] ---------------------------------------------------------------------------------------------
[01/19 00:19:06    458s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:06    458s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:06    458s] [ DrvReport              ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:06    458s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:19:06    458s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  32.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:06    458s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:06    458s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:06    458s] [ TimingUpdate           ]      2   0:00:00.4  (  16.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:06    458s] [ TimingReport           ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:06    458s] [ MISC                   ]          0:00:00.7  (  32.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:06    458s] ---------------------------------------------------------------------------------------------
[01/19 00:19:06    458s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:19:06    458s] ---------------------------------------------------------------------------------------------
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s] ** INFO : this run is activating low effort ccoptDesign flow
[01/19 00:19:06    458s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:06    458s] ### Creating PhyDesignMc. totSessionCpu=0:07:39 mem=2414.0M
[01/19 00:19:06    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2414.0M, EPOCH TIME: 1705616346.544350
[01/19 00:19:06    458s] Processing tracks to init pin-track alignment.
[01/19 00:19:06    458s] z: 2, totalTracks: 1
[01/19 00:19:06    458s] z: 4, totalTracks: 1
[01/19 00:19:06    458s] z: 6, totalTracks: 1
[01/19 00:19:06    458s] z: 8, totalTracks: 1
[01/19 00:19:06    458s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:06    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2414.0M, EPOCH TIME: 1705616346.555253
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:06    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2414.0M, EPOCH TIME: 1705616346.589699
[01/19 00:19:06    458s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2414.0M, EPOCH TIME: 1705616346.589813
[01/19 00:19:06    458s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2414.0M, EPOCH TIME: 1705616346.589880
[01/19 00:19:06    458s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2414.0MB).
[01/19 00:19:06    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2414.0M, EPOCH TIME: 1705616346.592092
[01/19 00:19:06    458s] TotalInstCnt at PhyDesignMc Initialization: 10646
[01/19 00:19:06    458s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=2414.0M
[01/19 00:19:06    458s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2414.0M, EPOCH TIME: 1705616346.608832
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:06    458s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.034, MEM:2414.0M, EPOCH TIME: 1705616346.643319
[01/19 00:19:06    458s] TotalInstCnt at PhyDesignMc Destruction: 10646
[01/19 00:19:06    458s] OPTC: m1 20.0 20.0
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s] Power view               = default_emulate_view
[01/19 00:19:06    458s] Number of VT partitions  = 1
[01/19 00:19:06    458s] Standard cells in design = 489
[01/19 00:19:06    458s] Instances in design      = 10646
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s] Instance distribution across the VT partitions:
[01/19 00:19:06    458s] 
[01/19 00:19:06    458s] Reporting took 0 sec
[01/19 00:19:06    458s] #optDebug: fT-E <X 2 0 0 1>
[01/19 00:19:06    458s] -congRepairInPostCTS false                 # bool, default=false, private
[01/19 00:19:07    459s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 76.0
[01/19 00:19:07    459s] Begin: GigaOpt Route Type Constraints Refinement
[01/19 00:19:07    459s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:39.1/0:28:29.4 (0.3), mem = 2414.0M
[01/19 00:19:07    459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.32
[01/19 00:19:07    459s] ### Creating RouteCongInterface, started
[01/19 00:19:07    459s] #optDebug: Start CG creation (mem=2414.0M)
[01/19 00:19:07    459s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/19 00:19:07    459s] (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgPrt (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgEgp (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgPbk (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgNrb(cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgObs (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgCon (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s]  ...processing cgPdm (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2603.3M)
[01/19 00:19:07    459s] {MMLU 0 45 12488}
[01/19 00:19:07    459s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=2603.3M
[01/19 00:19:07    459s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=2603.3M
[01/19 00:19:07    459s] 
[01/19 00:19:07    459s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:07    459s] 
[01/19 00:19:07    459s] #optDebug: {0, 1.000}
[01/19 00:19:07    459s] ### Creating RouteCongInterface, finished
[01/19 00:19:07    459s] Updated routing constraints on 0 nets.
[01/19 00:19:07    459s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.32
[01/19 00:19:07    459s] Bottom Preferred Layer:
[01/19 00:19:07    459s] +---------------+------------+----------+
[01/19 00:19:07    459s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:07    459s] +---------------+------------+----------+
[01/19 00:19:07    459s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:07    459s] +---------------+------------+----------+
[01/19 00:19:07    459s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:07    459s] +---------------+------------+----------+
[01/19 00:19:07    459s] Via Pillar Rule:
[01/19 00:19:07    459s]     None
[01/19 00:19:07    459s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:07:39.3/0:28:29.6 (0.3), mem = 2603.3M
[01/19 00:19:07    459s] 
[01/19 00:19:07    459s] =============================================================================================
[01/19 00:19:07    459s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[01/19 00:19:07    459s] =============================================================================================
[01/19 00:19:07    459s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:07    459s] ---------------------------------------------------------------------------------------------
[01/19 00:19:07    459s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  93.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:07    459s] [ MISC                   ]          0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:19:07    459s] ---------------------------------------------------------------------------------------------
[01/19 00:19:07    459s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:07    459s] ---------------------------------------------------------------------------------------------
[01/19 00:19:07    459s] 
[01/19 00:19:07    459s] End: GigaOpt Route Type Constraints Refinement
[01/19 00:19:07    459s] *** Starting optimizing excluded clock nets MEM= 2603.3M) ***
[01/19 00:19:07    459s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2603.3M) ***
[01/19 00:19:07    459s] *** Starting optimizing excluded clock nets MEM= 2603.3M) ***
[01/19 00:19:07    459s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2603.3M) ***
[01/19 00:19:07    459s] Info: Done creating the CCOpt slew target map.
[01/19 00:19:07    459s] Begin: GigaOpt high fanout net optimization
[01/19 00:19:07    459s] GigaOpt HFN: use maxLocalDensity 1.2
[01/19 00:19:07    459s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/19 00:19:07    459s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:39.3/0:28:29.6 (0.3), mem = 2603.3M
[01/19 00:19:07    459s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:07    459s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:07    459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.33
[01/19 00:19:07    459s]              0V	    VSS
[01/19 00:19:07    459s]            0.9V	    VDD
[01/19 00:19:07    460s] Processing average sequential pin duty cycle 
[01/19 00:19:08    460s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:19:08    460s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:08    460s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:08    460s] ### Creating PhyDesignMc. totSessionCpu=0:07:40 mem=2603.3M
[01/19 00:19:08    460s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:19:08    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.3M, EPOCH TIME: 1705616348.115557
[01/19 00:19:08    460s] Processing tracks to init pin-track alignment.
[01/19 00:19:08    460s] z: 2, totalTracks: 1
[01/19 00:19:08    460s] z: 4, totalTracks: 1
[01/19 00:19:08    460s] z: 6, totalTracks: 1
[01/19 00:19:08    460s] z: 8, totalTracks: 1
[01/19 00:19:08    460s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:08    460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.3M, EPOCH TIME: 1705616348.127134
[01/19 00:19:08    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:08    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:08    460s] 
[01/19 00:19:08    460s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:08    460s] 
[01/19 00:19:08    460s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:08    460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2603.3M, EPOCH TIME: 1705616348.161898
[01/19 00:19:08    460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2603.3M, EPOCH TIME: 1705616348.162032
[01/19 00:19:08    460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2603.3M, EPOCH TIME: 1705616348.162100
[01/19 00:19:08    460s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2603.3MB).
[01/19 00:19:08    460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2603.3M, EPOCH TIME: 1705616348.164295
[01/19 00:19:08    460s] TotalInstCnt at PhyDesignMc Initialization: 10646
[01/19 00:19:08    460s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:40 mem=2603.3M
[01/19 00:19:08    460s] ### Creating RouteCongInterface, started
[01/19 00:19:08    460s] 
[01/19 00:19:08    460s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:19:08    460s] 
[01/19 00:19:08    460s] #optDebug: {0, 1.000}
[01/19 00:19:08    460s] ### Creating RouteCongInterface, finished
[01/19 00:19:08    460s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:08    460s] ### Creating LA Mngr. totSessionCpu=0:07:40 mem=2603.3M
[01/19 00:19:08    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:40 mem=2603.3M
[01/19 00:19:08    460s]  unitDynamic=0.010682279287 unitLeakage=0.0106823, designSmallDynamic=0.010682279287 designSmallLeakge=0.010682279287 largestInvLkgPwrAreaRatio=0.000000004972 smallCellArea_=2736000.0 
[01/19 00:19:08    460s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:08    460s] Total-nets :: 11494, Stn-nets :: 118, ratio :: 1.02662 %, Total-len 198485, Stn-len 77.015
[01/19 00:19:08    460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2603.3M, EPOCH TIME: 1705616348.900240
[01/19 00:19:08    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:08    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:08    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:08    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:08    460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2546.3M, EPOCH TIME: 1705616348.930364
[01/19 00:19:08    460s] TotalInstCnt at PhyDesignMc Destruction: 10646
[01/19 00:19:09    461s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:19:09    461s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:09    461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.33
[01/19 00:19:09    461s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:07:41.0/0:28:31.3 (0.3), mem = 2546.3M
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s] =============================================================================================
[01/19 00:19:09    461s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[01/19 00:19:09    461s] =============================================================================================
[01/19 00:19:09    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:09    461s] ---------------------------------------------------------------------------------------------
[01/19 00:19:09    461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:09    461s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:09    461s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:19:09    461s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:09    461s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:09    461s] [ PowerUnitCalc          ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:09    461s] [ PropagateActivity      ]      1   0:00:00.6  (  37.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:19:09    461s] [ MISC                   ]          0:00:00.8  (  48.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:19:09    461s] ---------------------------------------------------------------------------------------------
[01/19 00:19:09    461s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/19 00:19:09    461s] ---------------------------------------------------------------------------------------------
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/19 00:19:09    461s] End: GigaOpt high fanout net optimization
[01/19 00:19:09    461s] skipped the cell partition in DRV
[01/19 00:19:09    461s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:19:09    461s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:19:09    461s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:09    461s] optDesignOneStep: Power Flow
[01/19 00:19:09    461s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:09    461s] Deleting Lib Analyzer.
[01/19 00:19:09    461s] Begin: GigaOpt DRV Optimization
[01/19 00:19:09    461s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/19 00:19:09    461s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.2/0:28:31.5 (0.3), mem = 2546.3M
[01/19 00:19:09    461s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:09    461s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:09    461s] Processing average sequential pin duty cycle 
[01/19 00:19:09    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.34
[01/19 00:19:09    461s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505857, 0.000505857
[01/19 00:19:09    461s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:09    461s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:09    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:41 mem=2546.3M
[01/19 00:19:09    461s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:19:09    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.3M, EPOCH TIME: 1705616349.317133
[01/19 00:19:09    461s] Processing tracks to init pin-track alignment.
[01/19 00:19:09    461s] z: 2, totalTracks: 1
[01/19 00:19:09    461s] z: 4, totalTracks: 1
[01/19 00:19:09    461s] z: 6, totalTracks: 1
[01/19 00:19:09    461s] z: 8, totalTracks: 1
[01/19 00:19:09    461s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:09    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.3M, EPOCH TIME: 1705616349.328359
[01/19 00:19:09    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:09    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:09    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2546.3M, EPOCH TIME: 1705616349.362081
[01/19 00:19:09    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2546.3M, EPOCH TIME: 1705616349.362199
[01/19 00:19:09    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2546.3M, EPOCH TIME: 1705616349.362268
[01/19 00:19:09    461s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2546.3MB).
[01/19 00:19:09    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2546.3M, EPOCH TIME: 1705616349.364339
[01/19 00:19:09    461s] TotalInstCnt at PhyDesignMc Initialization: 10646
[01/19 00:19:09    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:41 mem=2546.3M
[01/19 00:19:09    461s] ### Creating RouteCongInterface, started
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s] Creating Lib Analyzer ...
[01/19 00:19:09    461s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:09    461s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:09    461s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:09    461s] 
[01/19 00:19:09    461s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:10    462s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:42 mem=2546.3M
[01/19 00:19:10    462s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:42 mem=2546.3M
[01/19 00:19:10    462s] Creating Lib Analyzer, finished. 
[01/19 00:19:10    462s] 
[01/19 00:19:10    462s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:19:10    462s] 
[01/19 00:19:10    462s] #optDebug: {0, 1.000}
[01/19 00:19:10    462s] ### Creating RouteCongInterface, finished
[01/19 00:19:10    462s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:10    462s] ### Creating LA Mngr. totSessionCpu=0:07:42 mem=2546.3M
[01/19 00:19:10    462s] ### Creating LA Mngr, finished. totSessionCpu=0:07:42 mem=2546.3M
[01/19 00:19:10    462s]  unitDynamic=0.010682279287 unitLeakage=0.0106823, designSmallDynamic=0.010682279287 designSmallLeakge=0.010682279287 largestInvLkgPwrAreaRatio=0.000000004972 smallCellArea_=2736000.0 
[01/19 00:19:10    462s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:19:10    462s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:19:10    462s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:19:10    462s] [GPS-DRV] All active and enabled setup views
[01/19 00:19:10    462s] [GPS-DRV]     default_emulate_view
[01/19 00:19:10    462s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:19:10    462s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:19:10    462s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:19:10    462s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:19:10    462s] [GPS-DRV] timing-driven DRV settings
[01/19 00:19:10    462s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:19:10    462s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2603.5M, EPOCH TIME: 1705616350.821511
[01/19 00:19:10    462s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2603.5M, EPOCH TIME: 1705616350.821761
[01/19 00:19:10    462s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:10    462s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:19:10    462s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:10    462s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:19:10    462s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:11    463s] Info: violation cost 196.013382 (cap = 0.000000, tran = 196.013382, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:11    463s] |     2|    80|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.27%|          |         |
[01/19 00:19:11    463s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:11    463s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       1|       0|       0| 72.27%| 0:00:00.0|  2624.6M|
[01/19 00:19:11    463s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:11    463s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.27%| 0:00:00.0|  2624.6M|
[01/19 00:19:11    463s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] ###############################################################################
[01/19 00:19:11    463s] #
[01/19 00:19:11    463s] #  Large fanout net report:  
[01/19 00:19:11    463s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:19:11    463s] #     - current density: 72.27
[01/19 00:19:11    463s] #
[01/19 00:19:11    463s] #  List of high fanout nets:
[01/19 00:19:11    463s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:19:11    463s] #
[01/19 00:19:11    463s] ###############################################################################
[01/19 00:19:11    463s] Bottom Preferred Layer:
[01/19 00:19:11    463s] +---------------+------------+----------+
[01/19 00:19:11    463s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:11    463s] +---------------+------------+----------+
[01/19 00:19:11    463s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:11    463s] +---------------+------------+----------+
[01/19 00:19:11    463s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:11    463s] +---------------+------------+----------+
[01/19 00:19:11    463s] Via Pillar Rule:
[01/19 00:19:11    463s]     None
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] =======================================================================
[01/19 00:19:11    463s]                 Reasons for remaining drv violations
[01/19 00:19:11    463s] =======================================================================
[01/19 00:19:11    463s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] MultiBuffering failure reasons
[01/19 00:19:11    463s] ------------------------------------------------
[01/19 00:19:11    463s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2624.6M) ***
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2624.6M, EPOCH TIME: 1705616351.089863
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10647).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2624.6M, EPOCH TIME: 1705616351.126390
[01/19 00:19:11    463s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2624.6M, EPOCH TIME: 1705616351.130516
[01/19 00:19:11    463s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2624.6M, EPOCH TIME: 1705616351.130668
[01/19 00:19:11    463s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2624.6M, EPOCH TIME: 1705616351.141581
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:11    463s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2624.6M, EPOCH TIME: 1705616351.174884
[01/19 00:19:11    463s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2624.6M, EPOCH TIME: 1705616351.175013
[01/19 00:19:11    463s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.175082
[01/19 00:19:11    463s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2624.6M, EPOCH TIME: 1705616351.176867
[01/19 00:19:11    463s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.177095
[01/19 00:19:11    463s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.047, MEM:2624.6M, EPOCH TIME: 1705616351.177222
[01/19 00:19:11    463s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.047, MEM:2624.6M, EPOCH TIME: 1705616351.177279
[01/19 00:19:11    463s] TDRefine: refinePlace mode is spiral
[01/19 00:19:11    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.17
[01/19 00:19:11    463s] OPERPROF: Starting RefinePlace at level 1, MEM:2624.6M, EPOCH TIME: 1705616351.177359
[01/19 00:19:11    463s] *** Starting refinePlace (0:07:43 mem=2624.6M) ***
[01/19 00:19:11    463s] Total net bbox length = 2.173e+05 (1.045e+05 1.128e+05) (ext = 5.076e+04)
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:11    463s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:19:11    463s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:11    463s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:11    463s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2624.6M, EPOCH TIME: 1705616351.194396
[01/19 00:19:11    463s] Starting refinePlace ...
[01/19 00:19:11    463s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:11    463s] One DDP V2 for no tweak run.
[01/19 00:19:11    463s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:11    463s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2624.6M, EPOCH TIME: 1705616351.220563
[01/19 00:19:11    463s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:19:11    463s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2624.6M, EPOCH TIME: 1705616351.220687
[01/19 00:19:11    463s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.220912
[01/19 00:19:11    463s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2624.6M, EPOCH TIME: 1705616351.220972
[01/19 00:19:11    463s] DDP markSite nrRow 128 nrJob 128
[01/19 00:19:11    463s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.221459
[01/19 00:19:11    463s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2624.6M, EPOCH TIME: 1705616351.221539
[01/19 00:19:11    463s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:19:11    463s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2624.6MB) @(0:07:43 - 0:07:43).
[01/19 00:19:11    463s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:19:11    463s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:19:11    463s] Move report: legalization moves 2 insts, mean move: 7.02 um, max move: 7.20 um spiral
[01/19 00:19:11    463s] 	Max move on inst (FE_OFC1370_n_2831): (176.80, 187.72) --> (169.60, 187.72)
[01/19 00:19:11    463s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:19:11    463s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:19:11    463s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2627.6MB) @(0:07:43 - 0:07:43).
[01/19 00:19:11    463s] Move report: Detail placement moves 2 insts, mean move: 7.02 um, max move: 7.20 um 
[01/19 00:19:11    463s] 	Max move on inst (FE_OFC1370_n_2831): (176.80, 187.72) --> (169.60, 187.72)
[01/19 00:19:11    463s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2627.6MB
[01/19 00:19:11    463s] Statistics of distance of Instance movement in refine placement:
[01/19 00:19:11    463s]   maximum (X+Y) =         7.20 um
[01/19 00:19:11    463s]   inst (FE_OFC1370_n_2831) with max move: (176.8, 187.72) -> (169.6, 187.72)
[01/19 00:19:11    463s]   mean    (X+Y) =         7.02 um
[01/19 00:19:11    463s] Summary Report:
[01/19 00:19:11    463s] Instances move: 2 (out of 10603 movable)
[01/19 00:19:11    463s] Instances flipped: 0
[01/19 00:19:11    463s] Mean displacement: 7.02 um
[01/19 00:19:11    463s] Max displacement: 7.20 um (Instance: FE_OFC1370_n_2831) (176.8, 187.72) -> (169.6, 187.72)
[01/19 00:19:11    463s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:19:11    463s] Total instances moved : 2
[01/19 00:19:11    463s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.272, MEM:2627.6M, EPOCH TIME: 1705616351.466166
[01/19 00:19:11    463s] Total net bbox length = 2.173e+05 (1.045e+05 1.128e+05) (ext = 5.076e+04)
[01/19 00:19:11    463s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2627.6MB
[01/19 00:19:11    463s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2627.6MB) @(0:07:43 - 0:07:43).
[01/19 00:19:11    463s] *** Finished refinePlace (0:07:43 mem=2627.6M) ***
[01/19 00:19:11    463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.17
[01/19 00:19:11    463s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.294, MEM:2627.6M, EPOCH TIME: 1705616351.471400
[01/19 00:19:11    463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2627.6M, EPOCH TIME: 1705616351.530246
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10647).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2624.6M, EPOCH TIME: 1705616351.565790
[01/19 00:19:11    463s] *** maximum move = 7.20 um ***
[01/19 00:19:11    463s] *** Finished re-routing un-routed nets (2624.6M) ***
[01/19 00:19:11    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2624.6M, EPOCH TIME: 1705616351.598004
[01/19 00:19:11    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2624.6M, EPOCH TIME: 1705616351.609090
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:11    463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2624.6M, EPOCH TIME: 1705616351.642744
[01/19 00:19:11    463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2624.6M, EPOCH TIME: 1705616351.642863
[01/19 00:19:11    463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.642930
[01/19 00:19:11    463s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2624.6M, EPOCH TIME: 1705616351.644958
[01/19 00:19:11    463s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2624.6M, EPOCH TIME: 1705616351.645192
[01/19 00:19:11    463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2624.6M, EPOCH TIME: 1705616351.645319
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2624.6M) ***
[01/19 00:19:11    463s] Total-nets :: 11495, Stn-nets :: 119, ratio :: 1.03523 %, Total-len 198486, Stn-len 78.475
[01/19 00:19:11    463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2605.6M, EPOCH TIME: 1705616351.800899
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:11    463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.032, MEM:2548.6M, EPOCH TIME: 1705616351.832906
[01/19 00:19:11    463s] TotalInstCnt at PhyDesignMc Destruction: 10647
[01/19 00:19:11    463s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505911, 0.000505911
[01/19 00:19:11    463s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:11    463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.34
[01/19 00:19:11    463s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:07:43.9/0:28:34.2 (0.3), mem = 2548.6M
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] =============================================================================================
[01/19 00:19:11    463s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[01/19 00:19:11    463s] =============================================================================================
[01/19 00:19:11    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:11    463s] ---------------------------------------------------------------------------------------------
[01/19 00:19:11    463s] [ SlackTraversorInit     ]      2   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:11    463s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:11    463s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:11    463s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:11    463s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:11    463s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:19:11    463s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:11    463s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:11    463s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:19:11    463s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:11    463s] [ OptEval                ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:19:11    463s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:11    463s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:19:11    463s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:19:11    463s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:19:11    463s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:19:11    463s] [ PowerUnitCalc          ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:11    463s] [ RefinePlace            ]      1   0:00:00.6  (  22.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:19:11    463s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:19:11    463s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:11    463s] [ MISC                   ]          0:00:00.8  (  28.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:19:11    463s] ---------------------------------------------------------------------------------------------
[01/19 00:19:11    463s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[01/19 00:19:11    463s] ---------------------------------------------------------------------------------------------
[01/19 00:19:11    463s] 
[01/19 00:19:11    463s] End: GigaOpt DRV Optimization
[01/19 00:19:11    463s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:19:11    463s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:19:11    463s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:19:11    463s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2083.3M, totSessionCpu=0:07:44 **
[01/19 00:19:11    463s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:19:11    463s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:11    463s] optDesignOneStep: Power Flow
[01/19 00:19:11    463s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:11    463s] Deleting Lib Analyzer.
[01/19 00:19:11    463s] Begin: GigaOpt Global Optimization
[01/19 00:19:11    463s] *info: use new DP (enabled)
[01/19 00:19:11    463s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[01/19 00:19:11    463s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:11    463s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:11    463s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:44.0/0:28:34.3 (0.3), mem = 2548.6M
[01/19 00:19:11    463s] Processing average sequential pin duty cycle 
[01/19 00:19:11    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.35
[01/19 00:19:12    464s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505911, 0.000505911
[01/19 00:19:12    464s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:12    464s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:12    464s] ### Creating PhyDesignMc. totSessionCpu=0:07:44 mem=2548.6M
[01/19 00:19:12    464s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:19:12    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:2548.6M, EPOCH TIME: 1705616352.042342
[01/19 00:19:12    464s] Processing tracks to init pin-track alignment.
[01/19 00:19:12    464s] z: 2, totalTracks: 1
[01/19 00:19:12    464s] z: 4, totalTracks: 1
[01/19 00:19:12    464s] z: 6, totalTracks: 1
[01/19 00:19:12    464s] z: 8, totalTracks: 1
[01/19 00:19:12    464s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:12    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2548.6M, EPOCH TIME: 1705616352.053820
[01/19 00:19:12    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:12    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:12    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2548.6M, EPOCH TIME: 1705616352.087740
[01/19 00:19:12    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2548.6M, EPOCH TIME: 1705616352.087870
[01/19 00:19:12    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2548.6M, EPOCH TIME: 1705616352.087946
[01/19 00:19:12    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2548.6MB).
[01/19 00:19:12    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2548.6M, EPOCH TIME: 1705616352.090053
[01/19 00:19:12    464s] TotalInstCnt at PhyDesignMc Initialization: 10647
[01/19 00:19:12    464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:44 mem=2548.6M
[01/19 00:19:12    464s] ### Creating RouteCongInterface, started
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s] Creating Lib Analyzer ...
[01/19 00:19:12    464s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:12    464s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:12    464s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:12    464s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:45 mem=2548.6M
[01/19 00:19:12    464s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:45 mem=2548.6M
[01/19 00:19:12    464s] Creating Lib Analyzer, finished. 
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:12    464s] 
[01/19 00:19:12    464s] #optDebug: {0, 1.000}
[01/19 00:19:12    464s] ### Creating RouteCongInterface, finished
[01/19 00:19:12    464s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:12    464s] ### Creating LA Mngr. totSessionCpu=0:07:45 mem=2548.6M
[01/19 00:19:12    464s] ### Creating LA Mngr, finished. totSessionCpu=0:07:45 mem=2548.6M
[01/19 00:19:13    465s] *info: 45 clock nets excluded
[01/19 00:19:13    465s] *info: 57 no-driver nets excluded.
[01/19 00:19:13    465s] *info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:13    465s]  unitDynamic=0.010683302254 unitLeakage=0.0106833, designSmallDynamic=0.010683302254 designSmallLeakge=0.010683302254 largestInvLkgPwrAreaRatio=0.000000004973 smallCellArea_=2736000.0 
[01/19 00:19:13    465s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2605.8M, EPOCH TIME: 1705616353.497184
[01/19 00:19:13    465s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2605.8M, EPOCH TIME: 1705616353.497433
[01/19 00:19:13    465s]  unitDynamic=0.010683302254 unitLeakage=0.0106833, designSmallDynamic=0.010683302254 designSmallLeakge=0.010683302254 largestInvLkgPwrAreaRatio=0.000000004973 smallCellArea_=2736000.0 
[01/19 00:19:13    465s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:19:13    465s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:19:13    465s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/19 00:19:13    465s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:19:13    465s] |   0.000|   0.000|   72.27%|   0:00:00.0| 2605.8M|default_emulate_view|       NA| NA                                          |
[01/19 00:19:13    465s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/19 00:19:13    465s] 
[01/19 00:19:13    465s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2605.8M) ***
[01/19 00:19:13    465s] 
[01/19 00:19:13    465s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2605.8M) ***
[01/19 00:19:13    465s] Bottom Preferred Layer:
[01/19 00:19:13    465s] +---------------+------------+----------+
[01/19 00:19:13    465s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:13    465s] +---------------+------------+----------+
[01/19 00:19:13    465s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:13    465s] +---------------+------------+----------+
[01/19 00:19:13    465s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:13    465s] +---------------+------------+----------+
[01/19 00:19:13    465s] Via Pillar Rule:
[01/19 00:19:13    465s]     None
[01/19 00:19:13    465s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/19 00:19:13    465s] Total-nets :: 11495, Stn-nets :: 119, ratio :: 1.03523 %, Total-len 198486, Stn-len 78.475
[01/19 00:19:13    465s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2586.7M, EPOCH TIME: 1705616353.897380
[01/19 00:19:13    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10647).
[01/19 00:19:13    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:13    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:13    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:13    465s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2546.7M, EPOCH TIME: 1705616353.932112
[01/19 00:19:13    465s] TotalInstCnt at PhyDesignMc Destruction: 10647
[01/19 00:19:14    466s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505911, 0.000505911
[01/19 00:19:14    466s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:14    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.35
[01/19 00:19:14    466s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:46.0/0:28:36.3 (0.3), mem = 2546.7M
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s] =============================================================================================
[01/19 00:19:14    466s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[01/19 00:19:14    466s] =============================================================================================
[01/19 00:19:14    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:14    466s] ---------------------------------------------------------------------------------------------
[01/19 00:19:14    466s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:14    466s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  33.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:14    466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:14    466s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:14    466s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:14    466s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:14    466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:14    466s] [ TransformInit          ]      1   0:00:00.5  (  23.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:19:14    466s] [ PowerUnitCalc          ]      2   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:14    466s] [ MISC                   ]          0:00:00.4  (  20.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:14    466s] ---------------------------------------------------------------------------------------------
[01/19 00:19:14    466s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:19:14    466s] ---------------------------------------------------------------------------------------------
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s] End: GigaOpt Global Optimization
[01/19 00:19:14    466s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:19:14    466s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:19:14    466s] *** Timing Is met
[01/19 00:19:14    466s] *** Check timing (0:00:00.0)
[01/19 00:19:14    466s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:14    466s] optDesignOneStep: Power Flow
[01/19 00:19:14    466s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:14    466s] Deleting Lib Analyzer.
[01/19 00:19:14    466s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -nonLegal  -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/19 00:19:14    466s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:14    466s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:14    466s] ### Creating LA Mngr. totSessionCpu=0:07:46 mem=2546.7M
[01/19 00:19:14    466s] ### Creating LA Mngr, finished. totSessionCpu=0:07:46 mem=2546.7M
[01/19 00:19:14    466s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s] Begin: Area Power Optimization
[01/19 00:19:14    466s] Processing average sequential pin duty cycle 
[01/19 00:19:14    466s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:14    466s] ### Creating PhyDesignMc. totSessionCpu=0:07:46 mem=2603.9M
[01/19 00:19:14    466s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.9M, EPOCH TIME: 1705616354.062074
[01/19 00:19:14    466s] Processing tracks to init pin-track alignment.
[01/19 00:19:14    466s] z: 2, totalTracks: 1
[01/19 00:19:14    466s] z: 4, totalTracks: 1
[01/19 00:19:14    466s] z: 6, totalTracks: 1
[01/19 00:19:14    466s] z: 8, totalTracks: 1
[01/19 00:19:14    466s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:14    466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.9M, EPOCH TIME: 1705616354.073104
[01/19 00:19:14    466s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:14    466s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:14    466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2603.9M, EPOCH TIME: 1705616354.107252
[01/19 00:19:14    466s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2603.9M, EPOCH TIME: 1705616354.107378
[01/19 00:19:14    466s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2603.9M, EPOCH TIME: 1705616354.107447
[01/19 00:19:14    466s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2603.9MB).
[01/19 00:19:14    466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2603.9M, EPOCH TIME: 1705616354.109599
[01/19 00:19:14    466s] TotalInstCnt at PhyDesignMc Initialization: 10647
[01/19 00:19:14    466s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:46 mem=2603.9M
[01/19 00:19:14    466s] Begin: Area Power Reclaim Optimization
[01/19 00:19:14    466s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:46.2/0:28:36.5 (0.3), mem = 2603.9M
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s] Creating Lib Analyzer ...
[01/19 00:19:14    466s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:14    466s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:14    466s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:14    466s] 
[01/19 00:19:14    466s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:14    466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:47 mem=2606.0M
[01/19 00:19:14    466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:47 mem=2606.0M
[01/19 00:19:14    466s] Creating Lib Analyzer, finished. 
[01/19 00:19:14    466s] Processing average sequential pin duty cycle 
[01/19 00:19:14    466s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.36
[01/19 00:19:15    467s] (I,S,L,T): default_emulate_view: NA, NA, 0.000505911, 0.000505911
[01/19 00:19:15    467s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:15    467s] ### Creating RouteCongInterface, started
[01/19 00:19:15    467s] 
[01/19 00:19:15    467s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:15    467s] 
[01/19 00:19:15    467s] #optDebug: {0, 1.000}
[01/19 00:19:15    467s] ### Creating RouteCongInterface, finished
[01/19 00:19:15    467s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:15    467s] ### Creating LA Mngr. totSessionCpu=0:07:47 mem=2606.0M
[01/19 00:19:15    467s] ### Creating LA Mngr, finished. totSessionCpu=0:07:47 mem=2606.0M
[01/19 00:19:15    467s] Usable buffer cells for single buffer setup transform:
[01/19 00:19:15    467s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:19:15    467s] Number of usable buffer cells above: 16
[01/19 00:19:15    467s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2606.0M, EPOCH TIME: 1705616355.294667
[01/19 00:19:15    467s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2606.0M, EPOCH TIME: 1705616355.294904
[01/19 00:19:15    467s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.27
[01/19 00:19:15    467s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:15    467s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:19:15    467s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:15    467s] |   72.27%|        -|   0.100|   0.000|   0:00:00.0| 2606.0M|
[01/19 00:19:15    467s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:15    467s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:17    469s] |   72.26%|        5|   0.100|   0.000|   0:00:02.0| 2634.6M|
[01/19 00:19:17    469s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:17    469s] |   72.26%|        0|   0.100|   0.000|   0:00:00.0| 2634.6M|
[01/19 00:19:17    469s] |   72.12%|       40|   0.100|   0.000|   0:00:00.0| 2634.6M|
[01/19 00:19:18    470s] |   72.10%|       13|   0.100|   0.000|   0:00:01.0| 2634.6M|
[01/19 00:19:18    470s] |   72.10%|        0|   0.100|   0.000|   0:00:00.0| 2634.6M|
[01/19 00:19:18    470s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:19:19    471s] |   72.10%|        0|   0.100|   0.000|   0:00:01.0| 2634.6M|
[01/19 00:19:19    471s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:19    471s] |   72.10%|        0|   0.100|   0.000|   0:00:00.0| 2634.6M|
[01/19 00:19:19    471s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:19    471s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 72.10
[01/19 00:19:19    471s] 
[01/19 00:19:19    471s] ** Summary: Restruct = 5 Buffer Deletion = 37 Declone = 3 Resize = 13 **
[01/19 00:19:19    471s] --------------------------------------------------------------
[01/19 00:19:19    471s] |                                   | Total     | Sequential |
[01/19 00:19:19    471s] --------------------------------------------------------------
[01/19 00:19:19    471s] | Num insts resized                 |      13  |       1    |
[01/19 00:19:19    471s] | Num insts undone                  |       0  |       0    |
[01/19 00:19:19    471s] | Num insts Downsized               |      13  |       1    |
[01/19 00:19:19    471s] | Num insts Samesized               |       0  |       0    |
[01/19 00:19:19    471s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:19:19    471s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:19:19    471s] --------------------------------------------------------------
[01/19 00:19:19    471s] Bottom Preferred Layer:
[01/19 00:19:19    471s] +---------------+------------+----------+
[01/19 00:19:19    471s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:19    471s] +---------------+------------+----------+
[01/19 00:19:19    471s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:19    471s] +---------------+------------+----------+
[01/19 00:19:19    471s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:19    471s] +---------------+------------+----------+
[01/19 00:19:19    471s] Via Pillar Rule:
[01/19 00:19:19    471s]     None
[01/19 00:19:19    471s] 
[01/19 00:19:19    471s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:19:19    471s] End: Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:05.0) **
[01/19 00:19:19    471s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:19    471s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:19    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.36
[01/19 00:19:19    471s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:07:51.8/0:28:42.0 (0.3), mem = 2634.6M
[01/19 00:19:19    471s] 
[01/19 00:19:19    471s] =============================================================================================
[01/19 00:19:19    471s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[01/19 00:19:19    471s] =============================================================================================
[01/19 00:19:19    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:19    471s] ---------------------------------------------------------------------------------------------
[01/19 00:19:19    471s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:19    471s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  13.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:19    471s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:19    471s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:19    471s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:19:19    471s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:19    471s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:19    471s] [ OptimizationStep       ]      1   0:00:00.6  (  11.0 % )     0:00:04.2 /  0:00:04.2    1.0
[01/19 00:19:19    471s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.4 % )     0:00:03.2 /  0:00:03.2    1.0
[01/19 00:19:19    471s] [ OptGetWeight           ]    339   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[01/19 00:19:19    471s] [ OptEval                ]    339   0:00:02.5  (  45.6 % )     0:00:02.5 /  0:00:02.5    1.0
[01/19 00:19:19    471s] [ OptCommit              ]    339   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:19:19    471s] [ PostCommitDelayUpdate  ]    338   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:19    471s] [ IncrDelayCalc          ]    100   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:19    471s] [ IncrTimingUpdate       ]     38   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.4
[01/19 00:19:19    471s] [ MISC                   ]          0:00:00.4  (   7.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:19    471s] ---------------------------------------------------------------------------------------------
[01/19 00:19:19    471s]  AreaOpt #1 TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[01/19 00:19:19    471s] ---------------------------------------------------------------------------------------------
[01/19 00:19:19    471s] 
[01/19 00:19:19    471s] Executing incremental physical updates
[01/19 00:19:19    471s] Executing incremental physical updates
[01/19 00:19:19    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2615.5M, EPOCH TIME: 1705616359.746115
[01/19 00:19:19    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10602).
[01/19 00:19:19    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:19    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:19    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:19    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2552.5M, EPOCH TIME: 1705616359.781824
[01/19 00:19:19    471s] TotalInstCnt at PhyDesignMc Destruction: 10602
[01/19 00:19:19    471s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=2552.48M, totSessionCpu=0:07:52).
[01/19 00:19:19    471s] skipped the cell partition in DRV
[01/19 00:19:19    471s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:19:19    471s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:19    471s] optDesignOneStep: Power Flow
[01/19 00:19:19    471s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:19    471s] Deleting Lib Analyzer.
[01/19 00:19:19    472s] Begin: GigaOpt DRV Optimization
[01/19 00:19:19    472s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/19 00:19:19    472s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:07:52.0/0:28:42.3 (0.3), mem = 2552.5M
[01/19 00:19:20    472s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:20    472s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:20    472s] Processing average sequential pin duty cycle 
[01/19 00:19:20    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.37
[01/19 00:19:20    472s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:20    472s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:20    472s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:20    472s] ### Creating PhyDesignMc. totSessionCpu=0:07:52 mem=2552.5M
[01/19 00:19:20    472s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:19:20    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:2552.5M, EPOCH TIME: 1705616360.114117
[01/19 00:19:20    472s] Processing tracks to init pin-track alignment.
[01/19 00:19:20    472s] z: 2, totalTracks: 1
[01/19 00:19:20    472s] z: 4, totalTracks: 1
[01/19 00:19:20    472s] z: 6, totalTracks: 1
[01/19 00:19:20    472s] z: 8, totalTracks: 1
[01/19 00:19:20    472s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:20    472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2552.5M, EPOCH TIME: 1705616360.125241
[01/19 00:19:20    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:20    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:20    472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2552.5M, EPOCH TIME: 1705616360.158942
[01/19 00:19:20    472s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2552.5M, EPOCH TIME: 1705616360.159065
[01/19 00:19:20    472s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2552.5M, EPOCH TIME: 1705616360.159134
[01/19 00:19:20    472s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2552.5MB).
[01/19 00:19:20    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2552.5M, EPOCH TIME: 1705616360.161149
[01/19 00:19:20    472s] TotalInstCnt at PhyDesignMc Initialization: 10602
[01/19 00:19:20    472s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:52 mem=2552.5M
[01/19 00:19:20    472s] ### Creating RouteCongInterface, started
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s] Creating Lib Analyzer ...
[01/19 00:19:20    472s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:20    472s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:20    472s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:20    472s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:53 mem=2554.5M
[01/19 00:19:20    472s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:53 mem=2554.5M
[01/19 00:19:20    472s] Creating Lib Analyzer, finished. 
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:19:20    472s] 
[01/19 00:19:20    472s] #optDebug: {0, 1.000}
[01/19 00:19:20    472s] ### Creating RouteCongInterface, finished
[01/19 00:19:20    472s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:20    472s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=2554.5M
[01/19 00:19:20    472s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=2554.5M
[01/19 00:19:21    473s]  unitDynamic=0.010640704904 unitLeakage=0.0106407, designSmallDynamic=0.010640704904 designSmallLeakge=0.010640704904 largestInvLkgPwrAreaRatio=0.000000004953 smallCellArea_=2736000.0 
[01/19 00:19:21    473s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:19:21    473s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:19:21    473s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:19:21    473s] [GPS-DRV] All active and enabled setup views
[01/19 00:19:21    473s] [GPS-DRV]     default_emulate_view
[01/19 00:19:21    473s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:19:21    473s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:19:21    473s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:19:21    473s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:19:21    473s] [GPS-DRV] timing-driven DRV settings
[01/19 00:19:21    473s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:19:21    473s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2611.7M, EPOCH TIME: 1705616361.608238
[01/19 00:19:21    473s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2611.7M, EPOCH TIME: 1705616361.608457
[01/19 00:19:21    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:21    473s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:19:21    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:21    473s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:19:21    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:21    473s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:21    473s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.10%|          |         |
[01/19 00:19:21    473s] Info: violation cost 195.278564 (cap = 0.000000, tran = 195.278564, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:21    473s] |     1|    78|    -0.32|     0|     0|     0.00|     0|     0|     0|     0|     1.52|     0.00|       0|       0|       0| 72.10%| 0:00:00.0|  2611.7M|
[01/19 00:19:21    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] ###############################################################################
[01/19 00:19:21    473s] #
[01/19 00:19:21    473s] #  Large fanout net report:  
[01/19 00:19:21    473s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:19:21    473s] #     - current density: 72.10
[01/19 00:19:21    473s] #
[01/19 00:19:21    473s] #  List of high fanout nets:
[01/19 00:19:21    473s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:19:21    473s] #
[01/19 00:19:21    473s] ###############################################################################
[01/19 00:19:21    473s] Bottom Preferred Layer:
[01/19 00:19:21    473s] +---------------+------------+----------+
[01/19 00:19:21    473s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:21    473s] +---------------+------------+----------+
[01/19 00:19:21    473s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:21    473s] +---------------+------------+----------+
[01/19 00:19:21    473s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:21    473s] +---------------+------------+----------+
[01/19 00:19:21    473s] Via Pillar Rule:
[01/19 00:19:21    473s]     None
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] =======================================================================
[01/19 00:19:21    473s]                 Reasons for remaining drv violations
[01/19 00:19:21    473s] =======================================================================
[01/19 00:19:21    473s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] MultiBuffering failure reasons
[01/19 00:19:21    473s] ------------------------------------------------
[01/19 00:19:21    473s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2611.7M) ***
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] Total-nets :: 11450, Stn-nets :: 165, ratio :: 1.44105 %, Total-len 198412, Stn-len 1241.94
[01/19 00:19:21    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2592.6M, EPOCH TIME: 1705616361.830730
[01/19 00:19:21    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10602).
[01/19 00:19:21    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:21    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:21    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:21    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2554.6M, EPOCH TIME: 1705616361.865523
[01/19 00:19:21    473s] TotalInstCnt at PhyDesignMc Destruction: 10602
[01/19 00:19:21    473s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:21    473s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:21    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.37
[01/19 00:19:21    473s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:07:53.9/0:28:44.3 (0.3), mem = 2554.6M
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] =============================================================================================
[01/19 00:19:21    473s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     21.35-s114_1
[01/19 00:19:21    473s] =============================================================================================
[01/19 00:19:21    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:21    473s] ---------------------------------------------------------------------------------------------
[01/19 00:19:21    473s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:21    473s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  36.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:21    473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:21    473s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:21    473s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:19:21    473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:21    473s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:21    473s] [ DrvFindVioNets         ]      2   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:21    473s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:19:21    473s] [ PowerUnitCalc          ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:21    473s] [ MISC                   ]          0:00:00.7  (  37.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:21    473s] ---------------------------------------------------------------------------------------------
[01/19 00:19:21    473s]  DrvOpt #3 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[01/19 00:19:21    473s] ---------------------------------------------------------------------------------------------
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s] End: GigaOpt DRV Optimization
[01/19 00:19:21    473s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/19 00:19:21    473s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:19:21    473s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:19:21    473s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2554.6M, EPOCH TIME: 1705616361.958529
[01/19 00:19:21    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:21    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:21    473s] 
[01/19 00:19:21    473s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:21    473s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2554.6M, EPOCH TIME: 1705616361.992077
[01/19 00:19:21    473s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:21    473s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] 
------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=2554.6M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.519  |  1.863  |  1.519  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.264   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2600.8M, EPOCH TIME: 1705616362.274710
[01/19 00:19:22    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] 
[01/19 00:19:22    474s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:22    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2600.8M, EPOCH TIME: 1705616362.308424
[01/19 00:19:22    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:22    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] Density: 72.098%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 2092.4M, totSessionCpu=0:07:54 **
[01/19 00:19:22    474s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:22    474s] optDesignOneStep: Power Flow
[01/19 00:19:22    474s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:22    474s] Deleting Lib Analyzer.
[01/19 00:19:22    474s] Begin: GigaOpt Optimization in WNS mode
[01/19 00:19:22    474s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[01/19 00:19:22    474s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:22    474s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:22    474s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:54.4/0:28:44.7 (0.3), mem = 2554.8M
[01/19 00:19:22    474s] Processing average sequential pin duty cycle 
[01/19 00:19:22    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.38
[01/19 00:19:22    474s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:22    474s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:22    474s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:22    474s] ### Creating PhyDesignMc. totSessionCpu=0:07:54 mem=2554.8M
[01/19 00:19:22    474s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:19:22    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.8M, EPOCH TIME: 1705616362.484888
[01/19 00:19:22    474s] Processing tracks to init pin-track alignment.
[01/19 00:19:22    474s] z: 2, totalTracks: 1
[01/19 00:19:22    474s] z: 4, totalTracks: 1
[01/19 00:19:22    474s] z: 6, totalTracks: 1
[01/19 00:19:22    474s] z: 8, totalTracks: 1
[01/19 00:19:22    474s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:22    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.8M, EPOCH TIME: 1705616362.495910
[01/19 00:19:22    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:22    474s] 
[01/19 00:19:22    474s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:22    474s] 
[01/19 00:19:22    474s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:22    474s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2554.8M, EPOCH TIME: 1705616362.529730
[01/19 00:19:22    474s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.8M, EPOCH TIME: 1705616362.529856
[01/19 00:19:22    474s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.8M, EPOCH TIME: 1705616362.529934
[01/19 00:19:22    474s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2554.8MB).
[01/19 00:19:22    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2554.8M, EPOCH TIME: 1705616362.531907
[01/19 00:19:22    474s] TotalInstCnt at PhyDesignMc Initialization: 10602
[01/19 00:19:22    474s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=2554.8M
[01/19 00:19:22    474s] ### Creating RouteCongInterface, started
[01/19 00:19:22    474s] 
[01/19 00:19:22    474s] Creating Lib Analyzer ...
[01/19 00:19:22    474s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:22    474s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:22    474s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:22    474s] 
[01/19 00:19:22    474s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:23    475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:55 mem=2554.8M
[01/19 00:19:23    475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:55 mem=2554.8M
[01/19 00:19:23    475s] Creating Lib Analyzer, finished. 
[01/19 00:19:23    475s] 
[01/19 00:19:23    475s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/19 00:19:23    475s] 
[01/19 00:19:23    475s] #optDebug: {0, 1.000}
[01/19 00:19:23    475s] ### Creating RouteCongInterface, finished
[01/19 00:19:23    475s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:23    475s] ### Creating LA Mngr. totSessionCpu=0:07:55 mem=2554.8M
[01/19 00:19:23    475s] ### Creating LA Mngr, finished. totSessionCpu=0:07:55 mem=2554.8M
[01/19 00:19:23    475s] *info: 45 clock nets excluded
[01/19 00:19:23    475s] *info: 57 no-driver nets excluded.
[01/19 00:19:23    475s] *info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:23    475s]  unitDynamic=0.010640704904 unitLeakage=0.0106407, designSmallDynamic=0.010640704904 designSmallLeakge=0.010640704904 largestInvLkgPwrAreaRatio=0.000000004953 smallCellArea_=2736000.0 
[01/19 00:19:23    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.26088.2
[01/19 00:19:23    475s] PathGroup :  reg2reg  TargetSlack : 0.038 
[01/19 00:19:24    476s]  unitDynamic=0.010640704904 unitLeakage=0.0106407, designSmallDynamic=0.010640704904 designSmallLeakge=0.010640704904 largestInvLkgPwrAreaRatio=0.000000004953 smallCellArea_=2736000.0 
[01/19 00:19:24    476s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 72.10
[01/19 00:19:24    476s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.519|0.000|
|reg2reg   |1.863|0.000|
|HEPG      |1.863|0.000|
|All Paths |1.519|0.000|
+----------+-----+-----+

[01/19 00:19:24    476s] Bottom Preferred Layer:
[01/19 00:19:24    476s] +---------------+------------+----------+
[01/19 00:19:24    476s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:24    476s] +---------------+------------+----------+
[01/19 00:19:24    476s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:24    476s] +---------------+------------+----------+
[01/19 00:19:24    476s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:24    476s] +---------------+------------+----------+
[01/19 00:19:24    476s] Via Pillar Rule:
[01/19 00:19:24    476s]     None
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2612.0M) ***
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.26088.2
[01/19 00:19:24    476s] Total-nets :: 11450, Stn-nets :: 165, ratio :: 1.44105 %, Total-len 198412, Stn-len 1241.94
[01/19 00:19:24    476s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2593.0M, EPOCH TIME: 1705616364.178078
[01/19 00:19:24    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:24    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:24    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:24    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:24    476s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2553.0M, EPOCH TIME: 1705616364.210722
[01/19 00:19:24    476s] TotalInstCnt at PhyDesignMc Destruction: 10602
[01/19 00:19:24    476s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:24    476s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:24    476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.38
[01/19 00:19:24    476s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:07:56.3/0:28:46.6 (0.3), mem = 2553.0M
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] =============================================================================================
[01/19 00:19:24    476s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.35-s114_1
[01/19 00:19:24    476s] =============================================================================================
[01/19 00:19:24    476s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:24    476s] ---------------------------------------------------------------------------------------------
[01/19 00:19:24    476s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:24    476s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  37.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:24    476s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:24    476s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:24    476s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:19:24    476s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:24    476s] [ TransformInit          ]      1   0:00:00.5  (  25.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:19:24    476s] [ PowerUnitCalc          ]      2   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:19:24    476s] [ MISC                   ]          0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:24    476s] ---------------------------------------------------------------------------------------------
[01/19 00:19:24    476s]  WnsOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:19:24    476s] ---------------------------------------------------------------------------------------------
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] End: GigaOpt Optimization in WNS mode
[01/19 00:19:24    476s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:24    476s] optDesignOneStep: Power Flow
[01/19 00:19:24    476s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:19:24    476s] Deleting Lib Analyzer.
[01/19 00:19:24    476s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[01/19 00:19:24    476s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/19 00:19:24    476s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:24    476s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:24    476s] ### Creating LA Mngr. totSessionCpu=0:07:56 mem=2549.0M
[01/19 00:19:24    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:56 mem=2549.0M
[01/19 00:19:24    476s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/19 00:19:24    476s] Processing average sequential pin duty cycle 
[01/19 00:19:24    476s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:24    476s] ### Creating PhyDesignMc. totSessionCpu=0:07:56 mem=2606.2M
[01/19 00:19:24    476s] OPERPROF: Starting DPlace-Init at level 1, MEM:2606.2M, EPOCH TIME: 1705616364.426420
[01/19 00:19:24    476s] Processing tracks to init pin-track alignment.
[01/19 00:19:24    476s] z: 2, totalTracks: 1
[01/19 00:19:24    476s] z: 4, totalTracks: 1
[01/19 00:19:24    476s] z: 6, totalTracks: 1
[01/19 00:19:24    476s] z: 8, totalTracks: 1
[01/19 00:19:24    476s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:24    476s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2606.2M, EPOCH TIME: 1705616364.437242
[01/19 00:19:24    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:24    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:24    476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2606.2M, EPOCH TIME: 1705616364.471476
[01/19 00:19:24    476s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2606.2M, EPOCH TIME: 1705616364.471623
[01/19 00:19:24    476s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2606.2M, EPOCH TIME: 1705616364.471692
[01/19 00:19:24    476s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2606.2MB).
[01/19 00:19:24    476s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2606.2M, EPOCH TIME: 1705616364.473813
[01/19 00:19:24    476s] TotalInstCnt at PhyDesignMc Initialization: 10602
[01/19 00:19:24    476s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:57 mem=2606.2M
[01/19 00:19:24    476s] Begin: Area Reclaim Optimization
[01/19 00:19:24    476s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:56.5/0:28:46.8 (0.3), mem = 2606.2M
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] Creating Lib Analyzer ...
[01/19 00:19:24    476s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:19:24    476s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:19:24    476s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:19:24    476s] 
[01/19 00:19:24    476s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:25    477s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:57 mem=2612.2M
[01/19 00:19:25    477s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:57 mem=2612.2M
[01/19 00:19:25    477s] Creating Lib Analyzer, finished. 
[01/19 00:19:25    477s] Processing average sequential pin duty cycle 
[01/19 00:19:25    477s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.39
[01/19 00:19:25    477s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503367, 0.000503367
[01/19 00:19:25    477s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:25    477s] ### Creating RouteCongInterface, started
[01/19 00:19:25    477s] 
[01/19 00:19:25    477s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/19 00:19:25    477s] 
[01/19 00:19:25    477s] #optDebug: {0, 1.000}
[01/19 00:19:25    477s] ### Creating RouteCongInterface, finished
[01/19 00:19:25    477s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:25    477s] ### Creating LA Mngr. totSessionCpu=0:07:57 mem=2612.2M
[01/19 00:19:25    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:57 mem=2612.2M
[01/19 00:19:25    477s] Usable buffer cells for single buffer setup transform:
[01/19 00:19:25    477s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:19:25    477s] Number of usable buffer cells above: 16
[01/19 00:19:25    477s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2612.2M, EPOCH TIME: 1705616365.622216
[01/19 00:19:25    477s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2612.2M, EPOCH TIME: 1705616365.622463
[01/19 00:19:25    477s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.10
[01/19 00:19:25    477s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:25    477s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:19:25    477s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:25    477s] |   72.10%|        -|   0.000|   0.000|   0:00:00.0| 2612.2M|
[01/19 00:19:25    477s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:38    490s] |   71.93%|      114|   0.000|   0.000|   0:00:13.0| 2690.1M|
[01/19 00:19:38    490s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:38    490s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:38    490s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.93
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:19:38    490s] --------------------------------------------------------------
[01/19 00:19:38    490s] |                                   | Total     | Sequential |
[01/19 00:19:38    490s] --------------------------------------------------------------
[01/19 00:19:38    490s] | Num insts resized                 |       0  |       0    |
[01/19 00:19:38    490s] | Num insts undone                  |       0  |       0    |
[01/19 00:19:38    490s] | Num insts Downsized               |       0  |       0    |
[01/19 00:19:38    490s] | Num insts Samesized               |       0  |       0    |
[01/19 00:19:38    490s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:19:38    490s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:19:38    490s] --------------------------------------------------------------
[01/19 00:19:38    490s] Bottom Preferred Layer:
[01/19 00:19:38    490s] +---------------+------------+----------+
[01/19 00:19:38    490s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:38    490s] +---------------+------------+----------+
[01/19 00:19:38    490s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:38    490s] +---------------+------------+----------+
[01/19 00:19:38    490s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:38    490s] +---------------+------------+----------+
[01/19 00:19:38    490s] Via Pillar Rule:
[01/19 00:19:38    490s]     None
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:19:38    490s] End: Core Area Reclaim Optimization (cpu = 0:00:14.2) (real = 0:00:14.0) **
[01/19 00:19:38    490s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501363, 0.000501363
[01/19 00:19:38    490s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:38    490s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.39
[01/19 00:19:38    490s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:14.3/0:00:14.2 (1.0), totSession cpu/real = 0:08:10.8/0:29:01.1 (0.3), mem = 2690.1M
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s] =============================================================================================
[01/19 00:19:38    490s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[01/19 00:19:38    490s] =============================================================================================
[01/19 00:19:38    490s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:38    490s] ---------------------------------------------------------------------------------------------
[01/19 00:19:38    490s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:19:38    490s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:19:38    490s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:38    490s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:38    490s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:19:38    490s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:38    490s] [ OptimizationStep       ]      1   0:00:00.1  (   0.5 % )     0:00:13.0 /  0:00:13.0    1.0
[01/19 00:19:38    490s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:12.9 /  0:00:12.9    1.0
[01/19 00:19:38    490s] [ OptGetWeight           ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:38    490s] [ OptEval                ]     52   0:00:11.0  (  77.2 % )     0:00:11.0 /  0:00:11.0    1.0
[01/19 00:19:38    490s] [ OptCommit              ]     52   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.2
[01/19 00:19:38    490s] [ PostCommitDelayUpdate  ]     52   0:00:00.1  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[01/19 00:19:38    490s] [ IncrDelayCalc          ]    182   0:00:01.2  (   8.4 % )     0:00:01.2 /  0:00:01.1    0.9
[01/19 00:19:38    490s] [ IncrTimingUpdate       ]     34   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.4    1.0
[01/19 00:19:38    490s] [ MISC                   ]          0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:38    490s] ---------------------------------------------------------------------------------------------
[01/19 00:19:38    490s]  AreaOpt #2 TOTAL                   0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.3    1.0
[01/19 00:19:38    490s] ---------------------------------------------------------------------------------------------
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2671.0M, EPOCH TIME: 1705616378.790703
[01/19 00:19:38    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:19:38    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:38    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:38    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:38    490s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2565.0M, EPOCH TIME: 1705616378.828186
[01/19 00:19:38    490s] TotalInstCnt at PhyDesignMc Destruction: 10559
[01/19 00:19:38    490s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2565.01M, totSessionCpu=0:08:11).
[01/19 00:19:38    490s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -area -noRecovery -combinePowerAreaNew -downSize -noViewPrune -force -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/19 00:19:38    490s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:38    490s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:38    490s] ### Creating LA Mngr. totSessionCpu=0:08:11 mem=2565.0M
[01/19 00:19:38    490s] ### Creating LA Mngr, finished. totSessionCpu=0:08:11 mem=2565.0M
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s] Begin: Area Power Optimization
[01/19 00:19:38    490s] Processing average sequential pin duty cycle 
[01/19 00:19:38    490s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:38    490s] ### Creating PhyDesignMc. totSessionCpu=0:08:11 mem=2622.2M
[01/19 00:19:38    490s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.2M, EPOCH TIME: 1705616378.883153
[01/19 00:19:38    490s] Processing tracks to init pin-track alignment.
[01/19 00:19:38    490s] z: 2, totalTracks: 1
[01/19 00:19:38    490s] z: 4, totalTracks: 1
[01/19 00:19:38    490s] z: 6, totalTracks: 1
[01/19 00:19:38    490s] z: 8, totalTracks: 1
[01/19 00:19:38    490s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:38    490s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.2M, EPOCH TIME: 1705616378.893959
[01/19 00:19:38    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:38    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:38    490s] 
[01/19 00:19:38    490s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:38    490s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2622.2M, EPOCH TIME: 1705616378.927998
[01/19 00:19:38    490s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.2M, EPOCH TIME: 1705616378.928121
[01/19 00:19:38    490s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2622.2M, EPOCH TIME: 1705616378.928188
[01/19 00:19:38    490s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.2MB).
[01/19 00:19:38    490s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2622.2M, EPOCH TIME: 1705616378.930396
[01/19 00:19:38    491s] TotalInstCnt at PhyDesignMc Initialization: 10559
[01/19 00:19:38    491s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:11 mem=2622.2M
[01/19 00:19:38    491s] Begin: Area Power Reclaim Optimization
[01/19 00:19:38    491s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:08:11.0/0:29:01.3 (0.3), mem = 2622.2M
[01/19 00:19:38    491s] Processing average sequential pin duty cycle 
[01/19 00:19:39    491s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.40
[01/19 00:19:39    491s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501363, 0.000501363
[01/19 00:19:39    491s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:39    491s] ### Creating RouteCongInterface, started
[01/19 00:19:39    491s] 
[01/19 00:19:39    491s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:39    491s] 
[01/19 00:19:39    491s] #optDebug: {0, 1.000}
[01/19 00:19:39    491s] ### Creating RouteCongInterface, finished
[01/19 00:19:39    491s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:39    491s] ### Creating LA Mngr. totSessionCpu=0:08:11 mem=2622.2M
[01/19 00:19:39    491s] ### Creating LA Mngr, finished. totSessionCpu=0:08:11 mem=2622.2M
[01/19 00:19:39    491s] Usable buffer cells for single buffer setup transform:
[01/19 00:19:39    491s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:19:39    491s] Number of usable buffer cells above: 16
[01/19 00:19:39    491s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2622.2M, EPOCH TIME: 1705616379.370286
[01/19 00:19:39    491s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2622.2M, EPOCH TIME: 1705616379.370525
[01/19 00:19:39    491s] Reclaim Optimization WNS Slack 0.076  TNS Slack 0.000 Density 71.93
[01/19 00:19:39    491s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:39    491s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:19:39    491s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:39    491s] |   71.93%|        -|   0.076|   0.000|   0:00:00.0| 2622.2M|
[01/19 00:19:40    492s] |   71.93%|        0|   0.076|   0.000|   0:00:01.0| 2622.2M|
[01/19 00:19:40    492s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:40    492s] |   71.93%|        0|   0.076|   0.000|   0:00:00.0| 2622.2M|
[01/19 00:19:40    492s] |   71.93%|        0|   0.076|   0.000|   0:00:00.0| 2622.2M|
[01/19 00:19:41    493s] |   71.93%|        3|   0.076|   0.000|   0:00:01.0| 2645.8M|
[01/19 00:19:41    493s] |   71.93%|        0|   0.076|   0.000|   0:00:00.0| 2645.8M|
[01/19 00:19:41    493s] Running power reclaim iteration with 0.00005 cutoff 
[01/19 00:19:42    494s] |   71.93%|        0|   0.076|   0.000|   0:00:01.0| 2647.1M|
[01/19 00:19:42    494s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:42    494s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/19 00:19:42    494s] |   71.93%|        0|   0.076|   0.000|   0:00:00.0| 2647.1M|
[01/19 00:19:42    494s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:42    494s] Reclaim Optimization End WNS Slack 0.076  TNS Slack 0.000 Density 71.93
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[01/19 00:19:42    494s] --------------------------------------------------------------
[01/19 00:19:42    494s] |                                   | Total     | Sequential |
[01/19 00:19:42    494s] --------------------------------------------------------------
[01/19 00:19:42    494s] | Num insts resized                 |       3  |       0    |
[01/19 00:19:42    494s] | Num insts undone                  |       0  |       0    |
[01/19 00:19:42    494s] | Num insts Downsized               |       3  |       0    |
[01/19 00:19:42    494s] | Num insts Samesized               |       0  |       0    |
[01/19 00:19:42    494s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:19:42    494s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:19:42    494s] --------------------------------------------------------------
[01/19 00:19:42    494s] Bottom Preferred Layer:
[01/19 00:19:42    494s] +---------------+------------+----------+
[01/19 00:19:42    494s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:42    494s] +---------------+------------+----------+
[01/19 00:19:42    494s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:42    494s] +---------------+------------+----------+
[01/19 00:19:42    494s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:42    494s] +---------------+------------+----------+
[01/19 00:19:42    494s] Via Pillar Rule:
[01/19 00:19:42    494s]     None
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
[01/19 00:19:42    494s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:04.0) **
[01/19 00:19:42    494s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2647.1M, EPOCH TIME: 1705616382.253435
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2647.1M, EPOCH TIME: 1705616382.288455
[01/19 00:19:42    494s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2647.1M, EPOCH TIME: 1705616382.293256
[01/19 00:19:42    494s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2647.1M, EPOCH TIME: 1705616382.293420
[01/19 00:19:42    494s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2647.1M, EPOCH TIME: 1705616382.303823
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:42    494s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2647.1M, EPOCH TIME: 1705616382.337071
[01/19 00:19:42    494s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2647.1M, EPOCH TIME: 1705616382.337177
[01/19 00:19:42    494s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2647.1M, EPOCH TIME: 1705616382.337244
[01/19 00:19:42    494s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2647.1M, EPOCH TIME: 1705616382.339021
[01/19 00:19:42    494s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2647.1M, EPOCH TIME: 1705616382.339253
[01/19 00:19:42    494s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.046, MEM:2647.1M, EPOCH TIME: 1705616382.339380
[01/19 00:19:42    494s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.046, MEM:2647.1M, EPOCH TIME: 1705616382.339436
[01/19 00:19:42    494s] TDRefine: refinePlace mode is spiral
[01/19 00:19:42    494s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.18
[01/19 00:19:42    494s] OPERPROF: Starting RefinePlace at level 1, MEM:2647.1M, EPOCH TIME: 1705616382.339516
[01/19 00:19:42    494s] *** Starting refinePlace (0:08:14 mem=2647.1M) ***
[01/19 00:19:42    494s] Total net bbox length = 2.166e+05 (1.041e+05 1.125e+05) (ext = 5.076e+04)
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:42    494s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:19:42    494s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:42    494s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:42    494s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2647.1M, EPOCH TIME: 1705616382.355997
[01/19 00:19:42    494s] Starting refinePlace ...
[01/19 00:19:42    494s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:42    494s] One DDP V2 for no tweak run.
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:19:42    494s] Move report: legalization moves 127 insts, mean move: 1.71 um, max move: 13.22 um spiral
[01/19 00:19:42    494s] 	Max move on inst (FE_OFC2144_n_3940): (199.80, 156.94) --> (190.00, 160.36)
[01/19 00:19:42    494s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:19:42    494s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:19:42    494s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2650.1MB) @(0:08:14 - 0:08:15).
[01/19 00:19:42    494s] Move report: Detail placement moves 127 insts, mean move: 1.71 um, max move: 13.22 um 
[01/19 00:19:42    494s] 	Max move on inst (FE_OFC2144_n_3940): (199.80, 156.94) --> (190.00, 160.36)
[01/19 00:19:42    494s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2650.1MB
[01/19 00:19:42    494s] Statistics of distance of Instance movement in refine placement:
[01/19 00:19:42    494s]   maximum (X+Y) =        13.22 um
[01/19 00:19:42    494s]   inst (FE_OFC2144_n_3940) with max move: (199.8, 156.94) -> (190, 160.36)
[01/19 00:19:42    494s]   mean    (X+Y) =         1.71 um
[01/19 00:19:42    494s] Summary Report:
[01/19 00:19:42    494s] Instances move: 127 (out of 10515 movable)
[01/19 00:19:42    494s] Instances flipped: 0
[01/19 00:19:42    494s] Mean displacement: 1.71 um
[01/19 00:19:42    494s] Max displacement: 13.22 um (Instance: FE_OFC2144_n_3940) (199.8, 156.94) -> (190, 160.36)
[01/19 00:19:42    494s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:19:42    494s] Total instances moved : 127
[01/19 00:19:42    494s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.238, MEM:2650.1M, EPOCH TIME: 1705616382.593971
[01/19 00:19:42    494s] Total net bbox length = 2.167e+05 (1.042e+05 1.126e+05) (ext = 5.076e+04)
[01/19 00:19:42    494s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2650.1MB
[01/19 00:19:42    494s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2650.1MB) @(0:08:14 - 0:08:15).
[01/19 00:19:42    494s] *** Finished refinePlace (0:08:15 mem=2650.1M) ***
[01/19 00:19:42    494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.18
[01/19 00:19:42    494s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.260, MEM:2650.1M, EPOCH TIME: 1705616382.599085
[01/19 00:19:42    494s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2650.1M, EPOCH TIME: 1705616382.658177
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2647.1M, EPOCH TIME: 1705616382.693411
[01/19 00:19:42    494s] *** maximum move = 13.22 um ***
[01/19 00:19:42    494s] *** Finished re-routing un-routed nets (2647.1M) ***
[01/19 00:19:42    494s] OPERPROF: Starting DPlace-Init at level 1, MEM:2647.1M, EPOCH TIME: 1705616382.737377
[01/19 00:19:42    494s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2647.1M, EPOCH TIME: 1705616382.748495
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:42    494s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2647.1M, EPOCH TIME: 1705616382.782127
[01/19 00:19:42    494s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2647.1M, EPOCH TIME: 1705616382.782236
[01/19 00:19:42    494s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2647.1M, EPOCH TIME: 1705616382.782304
[01/19 00:19:42    494s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2647.1M, EPOCH TIME: 1705616382.784156
[01/19 00:19:42    494s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2647.1M, EPOCH TIME: 1705616382.784391
[01/19 00:19:42    494s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2647.1M, EPOCH TIME: 1705616382.784517
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2647.1M) ***
[01/19 00:19:42    494s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501286, 0.000501286
[01/19 00:19:42    494s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:42    494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.40
[01/19 00:19:42    494s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:03.9 (1.0), totSession cpu/real = 0:08:15.0/0:29:05.2 (0.3), mem = 2647.1M
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] =============================================================================================
[01/19 00:19:42    494s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    21.35-s114_1
[01/19 00:19:42    494s] =============================================================================================
[01/19 00:19:42    494s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:42    494s] ---------------------------------------------------------------------------------------------
[01/19 00:19:42    494s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:19:42    494s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:42    494s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:19:42    494s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:19:42    494s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:42    494s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:42    494s] [ OptimizationStep       ]      1   0:00:00.6  (  15.3 % )     0:00:02.8 /  0:00:02.8    1.0
[01/19 00:19:42    494s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.2 % )     0:00:01.7 /  0:00:01.8    1.0
[01/19 00:19:42    494s] [ OptGetWeight           ]    210   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:42    494s] [ OptEval                ]    210   0:00:01.6  (  39.9 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:19:42    494s] [ OptCommit              ]    210   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:42    494s] [ PostCommitDelayUpdate  ]    209   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:42    494s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.3
[01/19 00:19:42    494s] [ RefinePlace            ]      1   0:00:00.6  (  14.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:19:42    494s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:19:42    494s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:42    494s] [ MISC                   ]          0:00:00.4  (  10.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:42    494s] ---------------------------------------------------------------------------------------------
[01/19 00:19:42    494s]  AreaOpt #3 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.0    1.0
[01/19 00:19:42    494s] ---------------------------------------------------------------------------------------------
[01/19 00:19:42    494s] 
[01/19 00:19:42    494s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.0M, EPOCH TIME: 1705616382.939195
[01/19 00:19:42    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:42    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:42    495s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2566.0M, EPOCH TIME: 1705616382.972357
[01/19 00:19:42    495s] TotalInstCnt at PhyDesignMc Destruction: 10559
[01/19 00:19:42    495s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2566.04M, totSessionCpu=0:08:15).
[01/19 00:19:42    495s] postCtsLateCongRepair #1 0
[01/19 00:19:42    495s] postCtsLateCongRepair #1 0
[01/19 00:19:42    495s] postCtsLateCongRepair #1 0
[01/19 00:19:42    495s] postCtsLateCongRepair #1 0
[01/19 00:19:43    495s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 2100.3M, totSessionCpu=0:08:15 **
[01/19 00:19:43    495s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2566.0M, EPOCH TIME: 1705616383.145122
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:43    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2566.0M, EPOCH TIME: 1705616383.179339
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.585  |  1.834  |  1.585  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.264   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2614.2M, EPOCH TIME: 1705616383.466851
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:43    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2614.2M, EPOCH TIME: 1705616383.501560
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] Density: 71.930%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[01/19 00:19:43    495s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:19:43    495s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:19:43    495s] ### Creating LA Mngr. totSessionCpu=0:08:16 mem=2614.2M
[01/19 00:19:43    495s] ### Creating LA Mngr, finished. totSessionCpu=0:08:16 mem=2614.2M
[01/19 00:19:43    495s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2614.2M, EPOCH TIME: 1705616383.551539
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:43    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2614.2M, EPOCH TIME: 1705616383.586233
[01/19 00:19:43    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:19:43    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin: Leakage Power Optimization
[01/19 00:19:43    495s] Processing average sequential pin duty cycle 
[01/19 00:19:43    495s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Power Analysis
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s]              0V	    VSS
[01/19 00:19:43    495s]            0.9V	    VDD
[01/19 00:19:43    495s] Begin Processing Timing Library for Power Calculation
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Processing Timing Library for Power Calculation
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.47MB/4104.30MB/2164.05MB)
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.47MB/4104.30MB/2164.05MB)
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Processing User Attributes
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.47MB/4104.30MB/2164.05MB)
[01/19 00:19:43    495s] 
[01/19 00:19:43    495s] Begin Processing Signal Activity
[01/19 00:19:43    495s] 
[01/19 00:19:44    496s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.61MB/4104.30MB/2164.05MB)
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] Begin Power Computation
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s]       ----------------------------------------------------------
[01/19 00:19:44    496s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:19:44    496s]       # of cell(s) missing power table: 0
[01/19 00:19:44    496s]       # of cell(s) missing leakage table: 0
[01/19 00:19:44    496s]       ----------------------------------------------------------
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:19:44    496s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.61MB/4104.30MB/2164.05MB)
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] Begin Processing User Attributes
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2100.61MB/4104.30MB/2164.05MB)
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2100.61MB/4104.30MB/2164.05MB)
[01/19 00:19:44    496s] 
[01/19 00:19:44    496s] *



[01/19 00:19:44    496s] Total Power
[01/19 00:19:44    496s] -----------------------------------------------------------------------------------------
[01/19 00:19:44    496s] Total Leakage Power:         0.00051997
[01/19 00:19:44    496s] -----------------------------------------------------------------------------------------
[01/19 00:19:44    496s] Processing average sequential pin duty cycle 
[01/19 00:19:44    496s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:19:44    496s] ### Creating PhyDesignMc. totSessionCpu=0:08:17 mem=2633.3M
[01/19 00:19:44    496s] OPERPROF: Starting DPlace-Init at level 1, MEM:2633.3M, EPOCH TIME: 1705616384.953565
[01/19 00:19:44    496s] Processing tracks to init pin-track alignment.
[01/19 00:19:44    496s] z: 2, totalTracks: 1
[01/19 00:19:44    496s] z: 4, totalTracks: 1
[01/19 00:19:44    496s] z: 6, totalTracks: 1
[01/19 00:19:44    496s] z: 8, totalTracks: 1
[01/19 00:19:44    496s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:44    496s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2633.3M, EPOCH TIME: 1705616384.964664
[01/19 00:19:44    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:44    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:44    497s] 
[01/19 00:19:44    497s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:44    497s] 
[01/19 00:19:44    497s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:44    497s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2633.3M, EPOCH TIME: 1705616384.997846
[01/19 00:19:44    497s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2633.3M, EPOCH TIME: 1705616384.997956
[01/19 00:19:44    497s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2633.3M, EPOCH TIME: 1705616384.998028
[01/19 00:19:44    497s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2633.3MB).
[01/19 00:19:44    497s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2633.3M, EPOCH TIME: 1705616384.999796
[01/19 00:19:45    497s] TotalInstCnt at PhyDesignMc Initialization: 10559
[01/19 00:19:45    497s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:17 mem=2633.3M
[01/19 00:19:45    497s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.585|0.000|
|reg2reg   |1.835|0.000|
|HEPG      |1.835|0.000|
|All Paths |1.585|0.000|
+----------+-----+-----+

[01/19 00:19:45    497s] Begin: Core Leakage Power Optimization
[01/19 00:19:45    497s] *** PowerOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:08:17.2/0:29:07.5 (0.3), mem = 2633.3M
[01/19 00:19:45    497s] Processing average sequential pin duty cycle 
[01/19 00:19:45    497s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.41
[01/19 00:19:45    497s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501286, 0.000501286
[01/19 00:19:45    497s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:45    497s] ### Creating RouteCongInterface, started
[01/19 00:19:45    497s] 
[01/19 00:19:45    497s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:45    497s] 
[01/19 00:19:45    497s] #optDebug: {0, 1.000}
[01/19 00:19:45    497s] ### Creating RouteCongInterface, finished
[01/19 00:19:45    497s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:19:45    497s] ### Creating LA Mngr. totSessionCpu=0:08:17 mem=2633.3M
[01/19 00:19:45    497s] ### Creating LA Mngr, finished. totSessionCpu=0:08:17 mem=2633.3M
[01/19 00:19:45    497s] Usable buffer cells for single buffer setup transform:
[01/19 00:19:45    497s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:19:45    497s] Number of usable buffer cells above: 16
[01/19 00:19:45    497s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2633.3M, EPOCH TIME: 1705616385.588208
[01/19 00:19:45    497s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2633.3M, EPOCH TIME: 1705616385.588449
[01/19 00:19:45    497s] Info: violation cost 195.752670 (cap = 0.000000, tran = 195.752670, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:19:45    497s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:45    497s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:19:45    497s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:45    497s] |   71.93%|        -|  -0.100|   0.000|   0:00:00.0| 2633.3M|
[01/19 00:19:45    497s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:45    497s] Running power reclaim iteration with 0.00095 cutoff 
[01/19 00:19:46    498s] |   71.93%|        0|  -0.100|   0.000|   0:00:01.0| 2633.3M|
[01/19 00:19:46    498s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:19:46    498s] +---------+---------+--------+--------+------------+--------+
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:19:46    498s] --------------------------------------------------------------
[01/19 00:19:46    498s] |                                   | Total     | Sequential |
[01/19 00:19:46    498s] --------------------------------------------------------------
[01/19 00:19:46    498s] | Num insts resized                 |       0  |       0    |
[01/19 00:19:46    498s] | Num insts undone                  |       0  |       0    |
[01/19 00:19:46    498s] | Num insts Downsized               |       0  |       0    |
[01/19 00:19:46    498s] | Num insts Samesized               |       0  |       0    |
[01/19 00:19:46    498s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:19:46    498s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:19:46    498s] --------------------------------------------------------------
[01/19 00:19:46    498s] Bottom Preferred Layer:
[01/19 00:19:46    498s] +---------------+------------+----------+
[01/19 00:19:46    498s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:46    498s] +---------------+------------+----------+
[01/19 00:19:46    498s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:46    498s] +---------------+------------+----------+
[01/19 00:19:46    498s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:46    498s] +---------------+------------+----------+
[01/19 00:19:46    498s] Via Pillar Rule:
[01/19 00:19:46    498s]     None
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] =======================================================================
[01/19 00:19:46    498s]                 Reasons for not reclaiming further
[01/19 00:19:46    498s] =======================================================================
[01/19 00:19:46    498s] *info: Total 103 instance(s) which couldn't be reclaimed.
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] Resizing failure reasons
[01/19 00:19:46    498s] ------------------------------------------------
[01/19 00:19:46    498s] *info:   103 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:19:46    498s] End: Core Leakage Power Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[01/19 00:19:46    498s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501286, 0.000501286
[01/19 00:19:46    498s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:19:46    498s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.41
[01/19 00:19:46    498s] *** PowerOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:08:18.8/0:29:09.0 (0.3), mem = 2633.3M
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] =============================================================================================
[01/19 00:19:46    498s]  Step TAT Report : PowerOpt #1 / optDesign #1                                   21.35-s114_1
[01/19 00:19:46    498s] =============================================================================================
[01/19 00:19:46    498s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:46    498s] ---------------------------------------------------------------------------------------------
[01/19 00:19:46    498s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:46    498s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:46    498s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:46    498s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:19:46    498s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:46    498s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  26.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:19:46    498s] [ OptimizationStep       ]      1   0:00:00.2  (  16.1 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:19:46    498s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:46    498s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:46    498s] [ OptEval                ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:19:46    498s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:19:46    498s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:19:46    498s] [ MISC                   ]          0:00:00.4  (  28.7 % )     0:00:00.4 /  0:00:00.5    1.0
[01/19 00:19:46    498s] ---------------------------------------------------------------------------------------------
[01/19 00:19:46    498s]  PowerOpt #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:19:46    498s] ---------------------------------------------------------------------------------------------
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2614.2M, EPOCH TIME: 1705616386.817674
[01/19 00:19:46    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:19:46    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:46    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:46    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:46    498s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2566.2M, EPOCH TIME: 1705616386.854126
[01/19 00:19:46    498s] TotalInstCnt at PhyDesignMc Destruction: 10559
[01/19 00:19:46    498s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.585|0.000|
|reg2reg   |1.835|0.000|
|HEPG      |1.835|0.000|
|All Paths |1.585|0.000|
+----------+-----+-----+

[01/19 00:19:46    498s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:01, mem=2566.20M, totSessionCpu=0:08:19).
[01/19 00:19:46    498s] **optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 2101.2M, totSessionCpu=0:08:19 **
[01/19 00:19:46    498s] Starting local wire reclaim
[01/19 00:19:46    498s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2566.2M, EPOCH TIME: 1705616386.933556
[01/19 00:19:46    498s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2566.2M, EPOCH TIME: 1705616386.933655
[01/19 00:19:46    498s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2566.2M, EPOCH TIME: 1705616386.933765
[01/19 00:19:46    498s] Processing tracks to init pin-track alignment.
[01/19 00:19:46    498s] z: 2, totalTracks: 1
[01/19 00:19:46    498s] z: 4, totalTracks: 1
[01/19 00:19:46    498s] z: 6, totalTracks: 1
[01/19 00:19:46    498s] z: 8, totalTracks: 1
[01/19 00:19:46    498s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:19:46    498s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2566.2M, EPOCH TIME: 1705616386.944207
[01/19 00:19:46    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:46    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:19:46    498s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.034, MEM:2566.2M, EPOCH TIME: 1705616386.977986
[01/19 00:19:46    498s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2566.2M, EPOCH TIME: 1705616386.978118
[01/19 00:19:46    498s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2566.2M, EPOCH TIME: 1705616386.978187
[01/19 00:19:46    498s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2566.2MB).
[01/19 00:19:46    498s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2566.2M, EPOCH TIME: 1705616386.980328
[01/19 00:19:46    498s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.047, MEM:2566.2M, EPOCH TIME: 1705616386.980388
[01/19 00:19:46    498s] TDRefine: refinePlace mode is spiral
[01/19 00:19:46    498s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.19
[01/19 00:19:46    498s] OPERPROF:   Starting RefinePlace at level 2, MEM:2566.2M, EPOCH TIME: 1705616386.980466
[01/19 00:19:46    498s] *** Starting refinePlace (0:08:19 mem=2566.2M) ***
[01/19 00:19:46    498s] Total net bbox length = 2.167e+05 (1.042e+05 1.126e+05) (ext = 5.076e+04)
[01/19 00:19:46    498s] 
[01/19 00:19:46    498s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:19:46    499s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:46    499s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:46    499s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2566.2M, EPOCH TIME: 1705616386.998339
[01/19 00:19:46    499s] Starting refinePlace ...
[01/19 00:19:46    499s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:47    499s] One DDP V2 for no tweak run.
[01/19 00:19:47    499s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2566.2M, EPOCH TIME: 1705616387.002916
[01/19 00:19:47    499s] OPERPROF:         Starting spMPad at level 5, MEM:2572.0M, EPOCH TIME: 1705616387.026763
[01/19 00:19:47    499s] OPERPROF:           Starting spContextMPad at level 6, MEM:2572.0M, EPOCH TIME: 1705616387.027632
[01/19 00:19:47    499s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2572.0M, EPOCH TIME: 1705616387.027725
[01/19 00:19:47    499s] MP Top (10515): mp=1.050. U=0.719.
[01/19 00:19:47    499s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.005, MEM:2572.0M, EPOCH TIME: 1705616387.031783
[01/19 00:19:47    499s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2572.0M, EPOCH TIME: 1705616387.033870
[01/19 00:19:47    499s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2572.0M, EPOCH TIME: 1705616387.033952
[01/19 00:19:47    499s] OPERPROF:             Starting InitSKP at level 7, MEM:2572.0M, EPOCH TIME: 1705616387.034320
[01/19 00:19:47    499s] no activity file in design. spp won't run.
[01/19 00:19:47    499s] no activity file in design. spp won't run.
[01/19 00:19:47    499s] **WARN: [IO pin not placed] clk
[01/19 00:19:47    499s] **WARN: [IO pin not placed] resetn
[01/19 00:19:47    499s] **WARN: [IO pin not placed] trap
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_valid
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_instr
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_ready
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_addr[31]
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_addr[30]
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_addr[29]
[01/19 00:19:47    499s] **WARN: [IO pin not placed] mem_addr[28]
[01/19 00:19:47    499s] **WARN: [IO pin not placed] ...
[01/19 00:19:47    499s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
[01/19 00:19:47    499s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[01/19 00:19:47    499s] OPERPROF:             Finished InitSKP at level 7, CPU:0.630, REAL:0.629, MEM:2587.3M, EPOCH TIME: 1705616387.663710
[01/19 00:19:47    499s] Timing cost in AAE based: 909.7784316091929213
[01/19 00:19:47    499s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.760, REAL:0.766, MEM:2595.9M, EPOCH TIME: 1705616387.799523
[01/19 00:19:47    499s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.760, REAL:0.767, MEM:2595.9M, EPOCH TIME: 1705616387.801173
[01/19 00:19:47    499s] SKP cleared!
[01/19 00:19:47    499s] AAE Timing clean up.
[01/19 00:19:47    499s] Tweakage: fix icg 1, fix clk 0.
[01/19 00:19:47    499s] Tweakage: density cost 1, scale 0.4.
[01/19 00:19:47    499s] Tweakage: activity cost 0, scale 1.0.
[01/19 00:19:47    499s] Tweakage: timing cost on, scale 1.0.
[01/19 00:19:47    499s] OPERPROF:         Starting CoreOperation at level 5, MEM:2595.9M, EPOCH TIME: 1705616387.806379
[01/19 00:19:47    499s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2595.9M, EPOCH TIME: 1705616387.817309
[01/19 00:19:48    500s] Tweakage swap 672 pairs.
[01/19 00:19:48    500s] Tweakage swap 89 pairs.
[01/19 00:19:49    501s] Tweakage swap 91 pairs.
[01/19 00:19:49    501s] Tweakage swap 6 pairs.
[01/19 00:19:50    502s] Tweakage swap 39 pairs.
[01/19 00:19:50    502s] Tweakage swap 3 pairs.
[01/19 00:19:51    503s] Tweakage swap 5 pairs.
[01/19 00:19:51    503s] Tweakage swap 0 pairs.
[01/19 00:19:52    504s] Tweakage swap 11 pairs.
[01/19 00:19:52    504s] Tweakage swap 0 pairs.
[01/19 00:19:52    504s] Tweakage swap 0 pairs.
[01/19 00:19:53    505s] Tweakage swap 0 pairs.
[01/19 00:19:53    505s] Tweakage swap 313 pairs.
[01/19 00:19:53    505s] Tweakage swap 28 pairs.
[01/19 00:19:54    506s] Tweakage swap 16 pairs.
[01/19 00:19:54    506s] Tweakage swap 0 pairs.
[01/19 00:19:54    506s] Tweakage swap 36 pairs.
[01/19 00:19:55    507s] Tweakage swap 0 pairs.
[01/19 00:19:55    507s] Tweakage swap 1 pairs.
[01/19 00:19:55    507s] Tweakage swap 0 pairs.
[01/19 00:19:56    508s] Tweakage swap 6 pairs.
[01/19 00:19:56    508s] Tweakage swap 0 pairs.
[01/19 00:19:56    508s] Tweakage swap 0 pairs.
[01/19 00:19:56    508s] Tweakage swap 0 pairs.
[01/19 00:19:56    508s] Tweakage move 101 insts.
[01/19 00:19:57    509s] Tweakage move 22 insts.
[01/19 00:19:57    509s] Tweakage move 0 insts.
[01/19 00:19:57    509s] Tweakage move 0 insts.
[01/19 00:19:57    509s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:9.240, REAL:9.244, MEM:2595.9M, EPOCH TIME: 1705616397.061292
[01/19 00:19:57    509s] OPERPROF:         Finished CoreOperation at level 5, CPU:9.250, REAL:9.256, MEM:2595.9M, EPOCH TIME: 1705616397.062195
[01/19 00:19:57    509s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:10.070, REAL:10.062, MEM:2595.9M, EPOCH TIME: 1705616397.064753
[01/19 00:19:57    509s] Move report: Congestion aware Tweak moves 1272 insts, mean move: 3.30 um, max move: 33.45 um 
[01/19 00:19:57    509s] 	Max move on inst (FE_OFC2218_genblk1_pcpi_mul_mul_2366_47_n_172): (75.00, 160.36) --> (82.80, 186.01)
[01/19 00:19:57    509s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:10.1, real=0:00:10.0, mem=2595.9mb) @(0:08:19 - 0:08:29).
[01/19 00:19:57    509s] 
[01/19 00:19:57    509s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:19:57    509s] Move report: legalization moves 165 insts, mean move: 2.13 um, max move: 8.11 um spiral
[01/19 00:19:57    509s] 	Max move on inst (FE_OFC2140_n_2838): (195.40, 158.65) --> (189.00, 160.36)
[01/19 00:19:57    509s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:19:57    509s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:19:57    509s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2595.9MB) @(0:08:29 - 0:08:29).
[01/19 00:19:57    509s] Move report: Detail placement moves 1276 insts, mean move: 3.28 um, max move: 33.45 um 
[01/19 00:19:57    509s] 	Max move on inst (FE_OFC2218_genblk1_pcpi_mul_mul_2366_47_n_172): (75.00, 160.36) --> (82.80, 186.01)
[01/19 00:19:57    509s] 	Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 2595.9MB
[01/19 00:19:57    509s] Statistics of distance of Instance movement in refine placement:
[01/19 00:19:57    509s]   maximum (X+Y) =        33.45 um
[01/19 00:19:57    509s]   inst (FE_OFC2218_genblk1_pcpi_mul_mul_2366_47_n_172) with max move: (75, 160.36) -> (82.8, 186.01)
[01/19 00:19:57    509s]   mean    (X+Y) =         3.28 um
[01/19 00:19:57    509s] Summary Report:
[01/19 00:19:57    509s] Instances move: 1276 (out of 10515 movable)
[01/19 00:19:57    509s] Instances flipped: 0
[01/19 00:19:57    509s] Mean displacement: 3.28 um
[01/19 00:19:57    509s] Max displacement: 33.45 um (Instance: FE_OFC2218_genblk1_pcpi_mul_mul_2366_47_n_172) (75, 160.36) -> (82.8, 186.01)
[01/19 00:19:57    509s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/19 00:19:57    509s] Total instances moved : 1276
[01/19 00:19:57    509s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:10.300, REAL:10.295, MEM:2595.9M, EPOCH TIME: 1705616397.293302
[01/19 00:19:57    509s] Total net bbox length = 2.162e+05 (1.039e+05 1.122e+05) (ext = 5.075e+04)
[01/19 00:19:57    509s] Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 2595.9MB
[01/19 00:19:57    509s] [CPU] RefinePlace/total (cpu=0:00:10.3, real=0:00:11.0, mem=2595.9MB) @(0:08:19 - 0:08:29).
[01/19 00:19:57    509s] *** Finished refinePlace (0:08:29 mem=2595.9M) ***
[01/19 00:19:57    509s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.19
[01/19 00:19:57    509s] OPERPROF:   Finished RefinePlace at level 2, CPU:10.330, REAL:10.318, MEM:2595.9M, EPOCH TIME: 1705616397.298509
[01/19 00:19:57    509s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2595.9M, EPOCH TIME: 1705616397.298585
[01/19 00:19:57    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:19:57    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.037, MEM:2567.9M, EPOCH TIME: 1705616397.335978
[01/19 00:19:57    509s] OPERPROF: Finished RefinePlace2 at level 1, CPU:10.410, REAL:10.403, MEM:2567.9M, EPOCH TIME: 1705616397.336104
[01/19 00:19:57    509s] eGR doReRoute: optGuide
[01/19 00:19:57    509s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2567.9M, EPOCH TIME: 1705616397.341795
[01/19 00:19:57    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] All LLGs are deleted
[01/19 00:19:57    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:19:57    509s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2567.9M, EPOCH TIME: 1705616397.341931
[01/19 00:19:57    509s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2567.9M, EPOCH TIME: 1705616397.342005
[01/19 00:19:57    509s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2567.9M, EPOCH TIME: 1705616397.342192
[01/19 00:19:57    509s] {MMLU 0 45 12401}
[01/19 00:19:57    509s] ### Creating LA Mngr. totSessionCpu=0:08:29 mem=2567.9M
[01/19 00:19:57    509s] ### Creating LA Mngr, finished. totSessionCpu=0:08:29 mem=2567.9M
[01/19 00:19:57    509s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2567.93 MB )
[01/19 00:19:57    509s] (I)      ==================== Layers =====================
[01/19 00:19:57    509s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:19:57    509s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:19:57    509s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:19:57    509s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:19:57    509s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:19:57    509s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:19:57    509s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:19:57    509s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:19:57    509s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:19:57    509s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:19:57    509s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:19:57    509s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:19:57    509s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:19:57    509s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:19:57    509s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:19:57    509s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:19:57    509s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:19:57    509s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:19:57    509s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:19:57    509s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:19:57    509s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:19:57    509s] (I)      Started Import and model ( Curr Mem: 2567.93 MB )
[01/19 00:19:57    509s] (I)      Default pattern map key = picorv32_default.
[01/19 00:19:57    509s] (I)      == Non-default Options ==
[01/19 00:19:57    509s] (I)      Maximum routing layer                              : 11
[01/19 00:19:57    509s] (I)      Minimum routing layer                              : 1
[01/19 00:19:57    509s] (I)      Number of threads                                  : 1
[01/19 00:19:57    509s] (I)      Method to set GCell size                           : row
[01/19 00:19:57    509s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:19:57    509s] (I)      Use row-based GCell size
[01/19 00:19:57    509s] (I)      Use row-based GCell align
[01/19 00:19:57    509s] (I)      layer 0 area = 80000
[01/19 00:19:57    509s] (I)      layer 1 area = 80000
[01/19 00:19:57    509s] (I)      layer 2 area = 80000
[01/19 00:19:57    509s] (I)      layer 3 area = 80000
[01/19 00:19:57    509s] (I)      layer 4 area = 80000
[01/19 00:19:57    509s] (I)      layer 5 area = 80000
[01/19 00:19:57    509s] (I)      layer 6 area = 80000
[01/19 00:19:57    509s] (I)      layer 7 area = 80000
[01/19 00:19:57    509s] (I)      layer 8 area = 80000
[01/19 00:19:57    509s] (I)      layer 9 area = 400000
[01/19 00:19:57    509s] (I)      layer 10 area = 400000
[01/19 00:19:57    509s] (I)      GCell unit size   : 3420
[01/19 00:19:57    509s] (I)      GCell multiplier  : 1
[01/19 00:19:57    509s] (I)      GCell row height  : 3420
[01/19 00:19:57    509s] (I)      Actual row height : 3420
[01/19 00:19:57    509s] (I)      GCell align ref   : 30000 30020
[01/19 00:19:57    509s] [NR-eGR] Track table information for default rule: 
[01/19 00:19:57    509s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:19:57    509s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:19:57    509s] (I)      ================== Default via ===================
[01/19 00:19:57    509s] (I)      +----+------------------+------------------------+
[01/19 00:19:57    509s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/19 00:19:57    509s] (I)      +----+------------------+------------------------+
[01/19 00:19:57    509s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/19 00:19:57    509s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/19 00:19:57    509s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/19 00:19:57    509s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/19 00:19:57    509s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/19 00:19:57    509s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/19 00:19:57    509s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/19 00:19:57    509s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/19 00:19:57    509s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/19 00:19:57    509s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/19 00:19:57    509s] (I)      +----+------------------+------------------------+
[01/19 00:19:57    509s] [NR-eGR] Read 5085 PG shapes
[01/19 00:19:57    509s] [NR-eGR] Read 0 clock shapes
[01/19 00:19:57    509s] [NR-eGR] Read 0 other shapes
[01/19 00:19:57    509s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:19:57    509s] [NR-eGR] #Instance Blockages : 435338
[01/19 00:19:57    509s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:19:57    509s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:19:57    509s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:19:57    509s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:19:57    509s] [NR-eGR] #Other Blockages    : 0
[01/19 00:19:57    509s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:19:57    509s] [NR-eGR] Num Prerouted Nets = 45  Num Prerouted Wires = 9859
[01/19 00:19:57    509s] [NR-eGR] Read 11295 nets ( ignored 45 )
[01/19 00:19:57    509s] (I)      early_global_route_priority property id does not exist.
[01/19 00:19:57    509s] (I)      Read Num Blocks=440423  Num Prerouted Wires=9859  Num CS=0
[01/19 00:19:57    509s] (I)      Layer 0 (H) : #blockages 435983 : #preroutes 2019
[01/19 00:19:57    509s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3512
[01/19 00:19:57    509s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 2060
[01/19 00:19:57    509s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1179
[01/19 00:19:57    509s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 949
[01/19 00:19:57    509s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 140
[01/19 00:19:57    509s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:19:57    509s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:19:57    509s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:19:57    509s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:19:57    509s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:19:57    509s] (I)      Number of ignored nets                =     45
[01/19 00:19:57    509s] (I)      Number of connected nets              =      0
[01/19 00:19:57    509s] (I)      Number of fixed nets                  =     45.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:19:57    509s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:19:57    509s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:19:57    509s] (I)      Ndr track 0 does not exist
[01/19 00:19:57    509s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:19:57    509s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:19:57    509s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:19:57    509s] (I)      Site width          :   400  (dbu)
[01/19 00:19:57    509s] (I)      Row height          :  3420  (dbu)
[01/19 00:19:57    509s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:19:57    509s] (I)      GCell width         :  3420  (dbu)
[01/19 00:19:57    509s] (I)      GCell height        :  3420  (dbu)
[01/19 00:19:57    509s] (I)      Grid                :   147   145    11
[01/19 00:19:57    509s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:19:57    509s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:19:57    509s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:19:57    509s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:19:57    509s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:19:57    509s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:19:57    509s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:19:57    509s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:19:57    509s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:19:57    509s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:19:57    509s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:19:57    509s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:19:57    509s] (I)      --------------------------------------------------------
[01/19 00:19:57    509s] 
[01/19 00:19:57    509s] [NR-eGR] ============ Routing rule table ============
[01/19 00:19:57    509s] [NR-eGR] Rule id: 0  Nets: 11250
[01/19 00:19:57    509s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:19:57    509s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:19:57    509s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:19:57    509s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:19:57    509s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:19:57    509s] [NR-eGR] ========================================
[01/19 00:19:57    509s] [NR-eGR] 
[01/19 00:19:57    509s] (I)      =============== Blocked Tracks ===============
[01/19 00:19:57    509s] (I)      +-------+---------+----------+---------------+
[01/19 00:19:57    509s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:19:57    509s] (I)      +-------+---------+----------+---------------+
[01/19 00:19:57    509s] (I)      |     1 |  192570 |   139896 |        72.65% |
[01/19 00:19:57    509s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:19:57    509s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:19:57    509s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:19:57    509s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:19:57    509s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:19:57    509s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:19:57    509s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:19:57    509s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:19:57    509s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:19:57    509s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:19:57    509s] (I)      +-------+---------+----------+---------------+
[01/19 00:19:57    509s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2593.12 MB )
[01/19 00:19:57    509s] (I)      Reset routing kernel
[01/19 00:19:57    509s] (I)      Started Global Routing ( Curr Mem: 2593.12 MB )
[01/19 00:19:57    509s] (I)      totalPins=38773  totalGlobalPin=37042 (95.54%)
[01/19 00:19:57    509s] (I)      total 2D Cap : 1671455 = (882376 H, 789079 V)
[01/19 00:19:57    509s] [NR-eGR] Layer group 1: route 11250 net(s) in layer range [1, 11]
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1a Route ============
[01/19 00:19:57    509s] (I)      Usage: 106449 = (51572 H, 54877 V) = (5.84% H, 6.95% V) = (8.819e+04um H, 9.384e+04um V)
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1b Route ============
[01/19 00:19:57    509s] (I)      Usage: 106449 = (51572 H, 54877 V) = (5.84% H, 6.95% V) = (8.819e+04um H, 9.384e+04um V)
[01/19 00:19:57    509s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820278e+05um
[01/19 00:19:57    509s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:19:57    509s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1c Route ============
[01/19 00:19:57    509s] (I)      Usage: 106449 = (51572 H, 54877 V) = (5.84% H, 6.95% V) = (8.819e+04um H, 9.384e+04um V)
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1d Route ============
[01/19 00:19:57    509s] (I)      Usage: 106449 = (51572 H, 54877 V) = (5.84% H, 6.95% V) = (8.819e+04um H, 9.384e+04um V)
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1e Route ============
[01/19 00:19:57    509s] (I)      Usage: 106449 = (51572 H, 54877 V) = (5.84% H, 6.95% V) = (8.819e+04um H, 9.384e+04um V)
[01/19 00:19:57    509s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820278e+05um
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] (I)      ============  Phase 1l Route ============
[01/19 00:19:57    509s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:19:57    509s] (I)      Layer  1:      52864       101        44      125298       65232    (65.76%) 
[01/19 00:19:57    509s] (I)      Layer  2:     179072     49199         1           0      180986    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  3:     190036     42769         0           0      190530    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  4:     179072     16246         0           0      180986    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  5:     190036      6677         0           0      190530    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  6:     179072      1637         0           0      180986    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  7:     190036        24         0           0      190530    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:19:57    509s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:19:57    509s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:19:57    509s] (I)      Total:       1660392    116653        45      138232     1686966    ( 7.57%) 
[01/19 00:19:57    509s] (I)      
[01/19 00:19:57    509s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:19:57    509s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:19:57    509s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:19:57    509s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:19:57    509s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:19:57    509s] [NR-eGR]  Metal1 ( 1)        42( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:19:57    509s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:19:57    509s] [NR-eGR]        Total        43( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/19 00:19:57    509s] [NR-eGR] 
[01/19 00:19:57    509s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2593.12 MB )
[01/19 00:19:57    509s] (I)      total 2D Cap : 1672824 = (883089 H, 789735 V)
[01/19 00:19:57    509s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:19:57    509s] (I)      ============= Track Assignment ============
[01/19 00:19:57    509s] (I)      Started Track Assignment (1T) ( Curr Mem: 2593.12 MB )
[01/19 00:19:57    509s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/19 00:19:57    509s] (I)      Run Multi-thread track assignment
[01/19 00:19:57    509s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2593.12 MB )
[01/19 00:19:57    509s] (I)      Started Export ( Curr Mem: 2593.12 MB )
[01/19 00:19:58    510s] [NR-eGR]                  Length (um)   Vias 
[01/19 00:19:58    510s] [NR-eGR] ------------------------------------
[01/19 00:19:58    510s] [NR-eGR]  Metal1   (1H)         15226  42280 
[01/19 00:19:58    510s] [NR-eGR]  Metal2   (2V)         71555  27735 
[01/19 00:19:58    510s] [NR-eGR]  Metal3   (3H)         70063   5214 
[01/19 00:19:58    510s] [NR-eGR]  Metal4   (4V)         27170   1834 
[01/19 00:19:58    510s] [NR-eGR]  Metal5   (5H)         11338    577 
[01/19 00:19:58    510s] [NR-eGR]  Metal6   (6V)          2789      8 
[01/19 00:19:58    510s] [NR-eGR]  Metal7   (7H)            43      0 
[01/19 00:19:58    510s] [NR-eGR]  Metal8   (8V)             0      0 
[01/19 00:19:58    510s] [NR-eGR]  Metal9   (9H)             0      0 
[01/19 00:19:58    510s] [NR-eGR]  Metal10  (10V)            0      0 
[01/19 00:19:58    510s] [NR-eGR]  Metal11  (11H)            0      0 
[01/19 00:19:58    510s] [NR-eGR] ------------------------------------
[01/19 00:19:58    510s] [NR-eGR]           Total       198183  77648 
[01/19 00:19:58    510s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:19:58    510s] [NR-eGR] Total half perimeter of net bounding box: 216160um
[01/19 00:19:58    510s] [NR-eGR] Total length: 198183um, number of vias: 77648
[01/19 00:19:58    510s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:19:58    510s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/19 00:19:58    510s] [NR-eGR] --------------------------------------------------------------------------
[01/19 00:19:58    510s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2583.61 MB )
[01/19 00:19:58    510s] Saved RC grid cleaned up.
[01/19 00:19:58    510s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 2559.61 MB )
[01/19 00:19:58    510s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:19:58    510s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:19:58    510s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:19:58    510s] (I)       Early Global Route kernel              100.00%  707.26 sec  708.08 sec  0.82 sec  0.81 sec 
[01/19 00:19:58    510s] (I)       +-Import and model                      33.52%  707.26 sec  707.54 sec  0.28 sec  0.28 sec 
[01/19 00:19:58    510s] (I)       | +-Create place DB                      5.10%  707.26 sec  707.30 sec  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)       | | +-Import place data                  5.08%  707.26 sec  707.30 sec  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read instances and placement     1.36%  707.26 sec  707.27 sec  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read nets                        3.67%  707.27 sec  707.30 sec  0.03 sec  0.03 sec 
[01/19 00:19:58    510s] (I)       | +-Create route DB                     27.30%  707.30 sec  707.53 sec  0.22 sec  0.23 sec 
[01/19 00:19:58    510s] (I)       | | +-Import route data (1T)            27.24%  707.30 sec  707.53 sec  0.22 sec  0.23 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.73%  707.31 sec  707.46 sec  0.15 sec  0.15 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read routing blockages         0.00%  707.31 sec  707.31 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read instance blockages       18.39%  707.31 sec  707.46 sec  0.15 sec  0.15 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read PG blockages              0.10%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read clock blockages           0.01%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read other blockages           0.01%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read halo blockages            0.03%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Read boundary cut boxes        0.00%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read blackboxes                  0.00%  707.46 sec  707.46 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read prerouted                   0.99%  707.46 sec  707.47 sec  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read unlegalized nets            0.21%  707.47 sec  707.47 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Read nets                        0.43%  707.47 sec  707.48 sec  0.00 sec  0.01 sec 
[01/19 00:19:58    510s] (I)       | | | +-Set up via pillars               0.01%  707.48 sec  707.48 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Initialize 3D grid graph         0.10%  707.48 sec  707.48 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Model blockage capacity          5.61%  707.48 sec  707.53 sec  0.05 sec  0.04 sec 
[01/19 00:19:58    510s] (I)       | | | | +-Initialize 3D capacity         5.36%  707.48 sec  707.52 sec  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)       | +-Read aux data                        0.00%  707.53 sec  707.53 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | +-Others data preparation              0.13%  707.53 sec  707.53 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | +-Create route kernel                  0.68%  707.53 sec  707.53 sec  0.01 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       +-Global Routing                        20.87%  707.54 sec  707.71 sec  0.17 sec  0.16 sec 
[01/19 00:19:58    510s] (I)       | +-Initialization                       0.33%  707.54 sec  707.54 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | +-Net group 1                         19.17%  707.54 sec  707.70 sec  0.16 sec  0.15 sec 
[01/19 00:19:58    510s] (I)       | | +-Generate topology                  1.46%  707.54 sec  707.55 sec  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1a                           3.79%  707.56 sec  707.59 sec  0.03 sec  0.03 sec 
[01/19 00:19:58    510s] (I)       | | | +-Pattern routing (1T)             3.24%  707.56 sec  707.58 sec  0.03 sec  0.02 sec 
[01/19 00:19:58    510s] (I)       | | | +-Add via demand to 2D             0.47%  707.58 sec  707.59 sec  0.00 sec  0.01 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1b                           0.02%  707.59 sec  707.59 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1c                           0.00%  707.59 sec  707.59 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1d                           0.00%  707.59 sec  707.59 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1e                           0.04%  707.59 sec  707.59 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | | +-Route legalization               0.00%  707.59 sec  707.59 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | | +-Phase 1l                          13.18%  707.59 sec  707.70 sec  0.11 sec  0.10 sec 
[01/19 00:19:58    510s] (I)       | | | +-Layer assignment (1T)           12.86%  707.59 sec  707.70 sec  0.11 sec  0.10 sec 
[01/19 00:19:58    510s] (I)       | +-Clean cong LA                        0.00%  707.70 sec  707.70 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       +-Export 3D cong map                     0.88%  707.71 sec  707.72 sec  0.01 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | +-Export 2D cong map                   0.07%  707.71 sec  707.72 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       +-Extract Global 3D Wires                0.39%  707.73 sec  707.74 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       +-Track Assignment (1T)                 17.50%  707.74 sec  707.88 sec  0.14 sec  0.15 sec 
[01/19 00:19:58    510s] (I)       | +-Initialization                       0.09%  707.74 sec  707.74 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       | +-Track Assignment Kernel             17.10%  707.74 sec  707.88 sec  0.14 sec  0.14 sec 
[01/19 00:19:58    510s] (I)       | +-Free Memory                          0.00%  707.88 sec  707.88 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)       +-Export                                23.20%  707.88 sec  708.07 sec  0.19 sec  0.19 sec 
[01/19 00:19:58    510s] (I)       | +-Export DB wires                      7.30%  707.88 sec  707.94 sec  0.06 sec  0.06 sec 
[01/19 00:19:58    510s] (I)       | | +-Export all nets                    5.37%  707.88 sec  707.93 sec  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)       | | +-Set wire vias                      1.58%  707.93 sec  707.94 sec  0.01 sec  0.02 sec 
[01/19 00:19:58    510s] (I)       | +-Report wirelength                    2.81%  707.94 sec  707.96 sec  0.02 sec  0.02 sec 
[01/19 00:19:58    510s] (I)       | +-Update net boxes                     2.98%  707.96 sec  707.99 sec  0.02 sec  0.02 sec 
[01/19 00:19:58    510s] (I)       | +-Update timing                       10.01%  707.99 sec  708.07 sec  0.08 sec  0.09 sec 
[01/19 00:19:58    510s] (I)       +-Postprocess design                     0.54%  708.07 sec  708.07 sec  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)      ===================== Summary by functions =====================
[01/19 00:19:58    510s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:19:58    510s] (I)      ----------------------------------------------------------------
[01/19 00:19:58    510s] (I)        0  Early Global Route kernel      100.00%  0.82 sec  0.81 sec 
[01/19 00:19:58    510s] (I)        1  Import and model                33.52%  0.28 sec  0.28 sec 
[01/19 00:19:58    510s] (I)        1  Export                          23.20%  0.19 sec  0.19 sec 
[01/19 00:19:58    510s] (I)        1  Global Routing                  20.87%  0.17 sec  0.16 sec 
[01/19 00:19:58    510s] (I)        1  Track Assignment (1T)           17.50%  0.14 sec  0.15 sec 
[01/19 00:19:58    510s] (I)        1  Export 3D cong map               0.88%  0.01 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        1  Postprocess design               0.54%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Create route DB                 27.30%  0.22 sec  0.23 sec 
[01/19 00:19:58    510s] (I)        2  Net group 1                     19.17%  0.16 sec  0.15 sec 
[01/19 00:19:58    510s] (I)        2  Track Assignment Kernel         17.10%  0.14 sec  0.14 sec 
[01/19 00:19:58    510s] (I)        2  Update timing                   10.01%  0.08 sec  0.09 sec 
[01/19 00:19:58    510s] (I)        2  Export DB wires                  7.30%  0.06 sec  0.06 sec 
[01/19 00:19:58    510s] (I)        2  Create place DB                  5.10%  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        2  Update net boxes                 2.98%  0.02 sec  0.02 sec 
[01/19 00:19:58    510s] (I)        2  Report wirelength                2.81%  0.02 sec  0.02 sec 
[01/19 00:19:58    510s] (I)        2  Create route kernel              0.68%  0.01 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Initialization                   0.42%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        3  Import route data (1T)          27.24%  0.22 sec  0.23 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1l                        13.18%  0.11 sec  0.10 sec 
[01/19 00:19:58    510s] (I)        3  Export all nets                  5.37%  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        3  Import place data                5.08%  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1a                         3.79%  0.03 sec  0.03 sec 
[01/19 00:19:58    510s] (I)        3  Set wire vias                    1.58%  0.01 sec  0.02 sec 
[01/19 00:19:58    510s] (I)        3  Generate topology                1.46%  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        4  Read blockages ( Layer 1-11 )   18.73%  0.15 sec  0.15 sec 
[01/19 00:19:58    510s] (I)        4  Layer assignment (1T)           12.86%  0.11 sec  0.10 sec 
[01/19 00:19:58    510s] (I)        4  Model blockage capacity          5.61%  0.05 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        4  Read nets                        4.11%  0.03 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        4  Pattern routing (1T)             3.24%  0.03 sec  0.02 sec 
[01/19 00:19:58    510s] (I)        4  Read instances and placement     1.36%  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)        4  Read prerouted                   0.99%  0.01 sec  0.01 sec 
[01/19 00:19:58    510s] (I)        4  Add via demand to 2D             0.47%  0.00 sec  0.01 sec 
[01/19 00:19:58    510s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read instance blockages         18.39%  0.15 sec  0.15 sec 
[01/19 00:19:58    510s] (I)        5  Initialize 3D capacity           5.36%  0.04 sec  0.04 sec 
[01/19 00:19:58    510s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:19:58    510s] Extraction called for design 'picorv32' of instances=10559 and nets=12565 using extraction engine 'preRoute' .
[01/19 00:19:58    510s] PreRoute RC Extraction called for design picorv32.
[01/19 00:19:58    510s] RC Extraction called in multi-corner(1) mode.
[01/19 00:19:58    510s] RCMode: PreRoute
[01/19 00:19:58    510s]       RC Corner Indexes            0   
[01/19 00:19:58    510s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:19:58    510s] Resistance Scaling Factor    : 1.00000 
[01/19 00:19:58    510s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:19:58    510s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:19:58    510s] Shrink Factor                : 1.00000
[01/19 00:19:58    510s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:19:58    510s] Using Quantus QRC technology file ...
[01/19 00:19:58    510s] 
[01/19 00:19:58    510s] Trim Metal Layers:
[01/19 00:19:58    510s] LayerId::1 widthSet size::2
[01/19 00:19:58    510s] LayerId::2 widthSet size::2
[01/19 00:19:58    510s] LayerId::3 widthSet size::2
[01/19 00:19:58    510s] LayerId::4 widthSet size::2
[01/19 00:19:58    510s] LayerId::5 widthSet size::2
[01/19 00:19:58    510s] LayerId::6 widthSet size::2
[01/19 00:19:58    510s] LayerId::7 widthSet size::2
[01/19 00:19:58    510s] LayerId::8 widthSet size::2
[01/19 00:19:58    510s] LayerId::9 widthSet size::2
[01/19 00:19:58    510s] LayerId::10 widthSet size::2
[01/19 00:19:58    510s] LayerId::11 widthSet size::2
[01/19 00:19:58    510s] Updating RC grid for preRoute extraction ...
[01/19 00:19:58    510s] eee: pegSigSF::1.070000
[01/19 00:19:58    510s] Initializing multi-corner resistance tables ...
[01/19 00:19:58    510s] eee: l::1 avDens::0.143812 usedTrk::2718.042791 availTrk::18900.000000 sigTrk::2718.042791
[01/19 00:19:58    510s] eee: l::2 avDens::0.276505 usedTrk::4184.483930 availTrk::15133.500000 sigTrk::4184.483930
[01/19 00:19:58    510s] eee: l::3 avDens::0.258666 usedTrk::4097.266383 availTrk::15840.000000 sigTrk::4097.266383
[01/19 00:19:58    510s] eee: l::4 avDens::0.109960 usedTrk::1588.862279 availTrk::14449.500000 sigTrk::1588.862279
[01/19 00:19:58    510s] eee: l::5 avDens::0.048149 usedTrk::663.016959 availTrk::13770.000000 sigTrk::663.016959
[01/19 00:19:58    510s] eee: l::6 avDens::0.014786 usedTrk::163.084503 availTrk::11029.500000 sigTrk::163.084503
[01/19 00:19:58    510s] eee: l::7 avDens::0.007016 usedTrk::2.525731 availTrk::360.000000 sigTrk::2.525731
[01/19 00:19:58    510s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:19:58    510s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:19:58    510s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:19:58    510s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:19:58    510s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:19:58    510s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259412 uaWl=1.000000 uaWlH=0.193136 aWlH=0.000000 lMod=0 pMax=0.814600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:19:58    510s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2554.605M)
[01/19 00:19:58    510s] Compute RC Scale Done ...
[01/19 00:19:58    510s] OPERPROF: Starting HotSpotCal at level 1, MEM:2573.7M, EPOCH TIME: 1705616398.684663
[01/19 00:19:58    510s] [hotspot] +------------+---------------+---------------+
[01/19 00:19:58    510s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:19:58    510s] [hotspot] +------------+---------------+---------------+
[01/19 00:19:58    510s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:19:58    510s] [hotspot] +------------+---------------+---------------+
[01/19 00:19:58    510s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:19:58    510s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:19:58    510s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2573.7M, EPOCH TIME: 1705616398.687245
[01/19 00:19:58    510s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/19 00:19:58    510s] Begin: GigaOpt Route Type Constraints Refinement
[01/19 00:19:58    510s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:30.7/0:29:21.0 (0.3), mem = 2573.7M
[01/19 00:19:58    510s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.42
[01/19 00:19:58    510s] ### Creating RouteCongInterface, started
[01/19 00:19:58    510s] 
[01/19 00:19:58    510s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:19:58    510s] 
[01/19 00:19:58    510s] #optDebug: {0, 1.000}
[01/19 00:19:58    510s] ### Creating RouteCongInterface, finished
[01/19 00:19:58    510s] Updated routing constraints on 0 nets.
[01/19 00:19:58    510s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.42
[01/19 00:19:58    510s] Bottom Preferred Layer:
[01/19 00:19:58    510s] +---------------+------------+----------+
[01/19 00:19:58    510s] |     Layer     |    CLK     |   Rule   |
[01/19 00:19:58    510s] +---------------+------------+----------+
[01/19 00:19:58    510s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:19:58    510s] +---------------+------------+----------+
[01/19 00:19:58    510s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:19:58    510s] +---------------+------------+----------+
[01/19 00:19:58    510s] Via Pillar Rule:
[01/19 00:19:58    510s]     None
[01/19 00:19:58    510s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.0), totSession cpu/real = 0:08:30.8/0:29:21.0 (0.3), mem = 2573.7M
[01/19 00:19:58    510s] 
[01/19 00:19:58    510s] =============================================================================================
[01/19 00:19:58    510s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[01/19 00:19:58    510s] =============================================================================================
[01/19 00:19:58    510s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:19:58    510s] ---------------------------------------------------------------------------------------------
[01/19 00:19:58    510s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:19:58    510s] [ MISC                   ]          0:00:00.0  (  23.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:19:58    510s] ---------------------------------------------------------------------------------------------
[01/19 00:19:58    510s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.0
[01/19 00:19:58    510s] ---------------------------------------------------------------------------------------------
[01/19 00:19:58    510s] 
[01/19 00:19:58    510s] End: GigaOpt Route Type Constraints Refinement
[01/19 00:19:58    510s] skip EGR on cluster skew clock nets.
[01/19 00:19:58    510s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:19:58    510s] #################################################################################
[01/19 00:19:58    510s] # Design Stage: PreRoute
[01/19 00:19:58    510s] # Design Name: picorv32
[01/19 00:19:58    510s] # Design Mode: 45nm
[01/19 00:19:58    510s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:19:58    510s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:19:58    510s] # Signoff Settings: SI Off 
[01/19 00:19:58    510s] #################################################################################
[01/19 00:19:59    511s] Calculate delays in Single mode...
[01/19 00:19:59    511s] Topological Sorting (REAL = 0:00:00.0, MEM = 2571.7M, InitMEM = 2571.7M)
[01/19 00:19:59    511s] Start delay calculation (fullDC) (1 T). (MEM=2571.68)
[01/19 00:19:59    511s] End AAE Lib Interpolated Model. (MEM=2583.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:20:01    513s] Total number of fetched objects 12401
[01/19 00:20:01    513s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:20:01    513s] End delay calculation. (MEM=2582.08 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:20:01    513s] End delay calculation (fullDC). (MEM=2582.08 CPU=0:00:02.0 REAL=0:00:02.0)
[01/19 00:20:01    513s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2582.1M) ***
[01/19 00:20:01    513s] OPT: Doing preprocessing before recovery...
[01/19 00:20:01    513s] OptDebug: Start of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.614|0.000|
|reg2reg   |1.851|0.000|
|HEPG      |1.851|0.000|
|All Paths |1.614|0.000|
+----------+-----+-----+

[01/19 00:20:01    513s] #optDebug: Start CG creation (mem=2582.1M)
[01/19 00:20:01    513s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/19 00:20:02    514s] (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPrt (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgEgp (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPbk (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgNrb(cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgObs (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgCon (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPdm (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s] #optDebug: Start CG creation (mem=2657.1M)
[01/19 00:20:02    514s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/19 00:20:02    514s] (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPrt (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgEgp (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPbk (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgNrb(cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgObs (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgCon (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s]  ...processing cgPdm (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2657.1M)
[01/19 00:20:02    514s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:20:02    514s] ### Creating PhyDesignMc. totSessionCpu=0:08:34 mem=2657.1M
[01/19 00:20:02    514s] OPERPROF: Starting DPlace-Init at level 1, MEM:2657.1M, EPOCH TIME: 1705616402.214001
[01/19 00:20:02    514s] Processing tracks to init pin-track alignment.
[01/19 00:20:02    514s] z: 2, totalTracks: 1
[01/19 00:20:02    514s] z: 4, totalTracks: 1
[01/19 00:20:02    514s] z: 6, totalTracks: 1
[01/19 00:20:02    514s] z: 8, totalTracks: 1
[01/19 00:20:02    514s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:20:02    514s] All LLGs are deleted
[01/19 00:20:02    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2657.1M, EPOCH TIME: 1705616402.222542
[01/19 00:20:02    514s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2657.1M, EPOCH TIME: 1705616402.222856
[01/19 00:20:02    514s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2657.1M, EPOCH TIME: 1705616402.225726
[01/19 00:20:02    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2657.1M, EPOCH TIME: 1705616402.227542
[01/19 00:20:02    514s] Max number of tech site patterns supported in site array is 256.
[01/19 00:20:02    514s] Core basic site is CoreSite
[01/19 00:20:02    514s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2657.1M, EPOCH TIME: 1705616402.254718
[01/19 00:20:02    514s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:20:02    514s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:20:02    514s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2657.1M, EPOCH TIME: 1705616402.256391
[01/19 00:20:02    514s] Fast DP-INIT is on for default
[01/19 00:20:02    514s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:20:02    514s] Atter site array init, number of instance map data is 0.
[01/19 00:20:02    514s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2657.1M, EPOCH TIME: 1705616402.260342
[01/19 00:20:02    514s] 
[01/19 00:20:02    514s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:02    514s] 
[01/19 00:20:02    514s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:20:02    514s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2657.1M, EPOCH TIME: 1705616402.263733
[01/19 00:20:02    514s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2657.1M, EPOCH TIME: 1705616402.263825
[01/19 00:20:02    514s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2657.1M, EPOCH TIME: 1705616402.263890
[01/19 00:20:02    514s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2657.1MB).
[01/19 00:20:02    514s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2657.1M, EPOCH TIME: 1705616402.265704
[01/19 00:20:02    514s] TotalInstCnt at PhyDesignMc Initialization: 10559
[01/19 00:20:02    514s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:34 mem=2657.1M
[01/19 00:20:02    514s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2657.1M, EPOCH TIME: 1705616402.332116
[01/19 00:20:02    514s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2657.1M, EPOCH TIME: 1705616402.332321
[01/19 00:20:02    514s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2691.4M, EPOCH TIME: 1705616402.630432
[01/19 00:20:02    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10559).
[01/19 00:20:02    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2606.4M, EPOCH TIME: 1705616402.667370
[01/19 00:20:02    514s] TotalInstCnt at PhyDesignMc Destruction: 10559
[01/19 00:20:02    514s] OptDebug: End of preprocessForPowerRecovery:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.614|0.000|
|reg2reg   |1.851|0.000|
|HEPG      |1.851|0.000|
|All Paths |1.614|0.000|
+----------+-----+-----+

[01/19 00:20:02    514s] Begin: GigaOpt postEco DRV Optimization
[01/19 00:20:02    514s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/19 00:20:02    514s] *** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:08:34.8/0:29:25.1 (0.3), mem = 2587.3M
[01/19 00:20:02    514s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:20:02    514s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:20:02    514s] Processing average sequential pin duty cycle 
[01/19 00:20:02    514s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.43
[01/19 00:20:02    514s] (I,S,L,T): default_emulate_view: NA, NA, 0.000501286, 0.000501286
[01/19 00:20:02    514s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:20:02    514s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:20:02    514s] ### Creating PhyDesignMc. totSessionCpu=0:08:35 mem=2603.4M
[01/19 00:20:02    514s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.4M, EPOCH TIME: 1705616402.859907
[01/19 00:20:02    514s] Processing tracks to init pin-track alignment.
[01/19 00:20:02    514s] z: 2, totalTracks: 1
[01/19 00:20:02    514s] z: 4, totalTracks: 1
[01/19 00:20:02    514s] z: 6, totalTracks: 1
[01/19 00:20:02    514s] z: 8, totalTracks: 1
[01/19 00:20:02    514s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:20:02    514s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.4M, EPOCH TIME: 1705616402.871320
[01/19 00:20:02    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:02    514s] 
[01/19 00:20:02    514s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:02    514s] 
[01/19 00:20:02    514s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:20:02    514s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2603.4M, EPOCH TIME: 1705616402.905315
[01/19 00:20:02    514s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2603.4M, EPOCH TIME: 1705616402.905444
[01/19 00:20:02    514s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2603.4M, EPOCH TIME: 1705616402.905513
[01/19 00:20:02    514s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2603.4MB).
[01/19 00:20:02    514s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2603.4M, EPOCH TIME: 1705616402.907736
[01/19 00:20:02    514s] TotalInstCnt at PhyDesignMc Initialization: 10559
[01/19 00:20:02    514s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:35 mem=2603.4M
[01/19 00:20:02    514s] ### Creating RouteCongInterface, started
[01/19 00:20:03    515s] 
[01/19 00:20:03    515s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/19 00:20:03    515s] 
[01/19 00:20:03    515s] #optDebug: {0, 1.000}
[01/19 00:20:03    515s] ### Creating RouteCongInterface, finished
[01/19 00:20:03    515s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:20:03    515s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=2603.4M
[01/19 00:20:03    515s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=2603.4M
[01/19 00:20:03    515s]  unitDynamic=0.010598732025 unitLeakage=0.0105987, designSmallDynamic=0.010598732025 designSmallLeakge=0.010598732025 largestInvLkgPwrAreaRatio=0.000000004933 smallCellArea_=2736000.0 
[01/19 00:20:03    515s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:20:03    515s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:20:03    515s] [GPS-DRV] maxLocalDensity: 0.98
[01/19 00:20:03    515s] [GPS-DRV] All active and enabled setup views
[01/19 00:20:03    515s] [GPS-DRV]     default_emulate_view
[01/19 00:20:03    515s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:20:03    515s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:20:03    515s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/19 00:20:03    515s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/19 00:20:03    515s] [GPS-DRV] timing-driven DRV settings
[01/19 00:20:03    515s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:20:03    515s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2622.4M, EPOCH TIME: 1705616403.629733
[01/19 00:20:03    515s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2622.4M, EPOCH TIME: 1705616403.629957
[01/19 00:20:03    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:20:03    515s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/19 00:20:03    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:20:03    515s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:20:03    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:20:03    515s] Info: violation cost 210.306610 (cap = 0.000000, tran = 210.306610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:20:03    515s] |    44|   326|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     1.61|     0.00|       0|       0|       0| 71.93%|          |         |
[01/19 00:20:04    516s] Info: violation cost 199.213287 (cap = 0.000000, tran = 199.213287, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:20:04    516s] |     1|    78|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|      36|       0|      29| 72.07%| 0:00:01.0|  2668.2M|
[01/19 00:20:04    516s] Info: violation cost 199.213287 (cap = 0.000000, tran = 199.213287, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:20:04    516s] |     1|    78|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|       0|       0|       0| 72.07%| 0:00:00.0|  2668.2M|
[01/19 00:20:04    516s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] ###############################################################################
[01/19 00:20:04    516s] #
[01/19 00:20:04    516s] #  Large fanout net report:  
[01/19 00:20:04    516s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:20:04    516s] #     - current density: 72.07
[01/19 00:20:04    516s] #
[01/19 00:20:04    516s] #  List of high fanout nets:
[01/19 00:20:04    516s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:20:04    516s] #
[01/19 00:20:04    516s] ###############################################################################
[01/19 00:20:04    516s] Bottom Preferred Layer:
[01/19 00:20:04    516s] +---------------+------------+----------+
[01/19 00:20:04    516s] |     Layer     |    CLK     |   Rule   |
[01/19 00:20:04    516s] +---------------+------------+----------+
[01/19 00:20:04    516s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:20:04    516s] +---------------+------------+----------+
[01/19 00:20:04    516s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:20:04    516s] +---------------+------------+----------+
[01/19 00:20:04    516s] Via Pillar Rule:
[01/19 00:20:04    516s]     None
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] =======================================================================
[01/19 00:20:04    516s]                 Reasons for remaining drv violations
[01/19 00:20:04    516s] =======================================================================
[01/19 00:20:04    516s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] MultiBuffering failure reasons
[01/19 00:20:04    516s] ------------------------------------------------
[01/19 00:20:04    516s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2668.2M) ***
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] Total-nets :: 11443, Stn-nets :: 112, ratio :: 0.978764 %, Total-len 198186, Stn-len 0
[01/19 00:20:04    516s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2649.1M, EPOCH TIME: 1705616404.501592
[01/19 00:20:04    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:20:04    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:04    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:04    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:04    516s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2568.1M, EPOCH TIME: 1705616404.538087
[01/19 00:20:04    516s] TotalInstCnt at PhyDesignMc Destruction: 10595
[01/19 00:20:04    516s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503647, 0.000503647
[01/19 00:20:04    516s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:20:04    516s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.43
[01/19 00:20:04    516s] *** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:08:36.6/0:29:26.9 (0.3), mem = 2568.1M
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] =============================================================================================
[01/19 00:20:04    516s]  Step TAT Report : DrvOpt #4 / optDesign #1                                     21.35-s114_1
[01/19 00:20:04    516s] =============================================================================================
[01/19 00:20:04    516s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:20:04    516s] ---------------------------------------------------------------------------------------------
[01/19 00:20:04    516s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:20:04    516s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:04    516s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:20:04    516s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:20:04    516s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:20:04    516s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:04    516s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:20:04    516s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:20:04    516s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:04    516s] [ OptEval                ]      3   0:00:00.3  (  18.4 % )     0:00:00.3 /  0:00:00.4    1.0
[01/19 00:20:04    516s] [ OptCommit              ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:20:04    516s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:20:04    516s] [ IncrDelayCalc          ]     10   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:20:04    516s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:20:04    516s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:20:04    516s] [ PowerUnitCalc          ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:20:04    516s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:20:04    516s] [ MISC                   ]          0:00:00.7  (  39.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:20:04    516s] ---------------------------------------------------------------------------------------------
[01/19 00:20:04    516s]  DrvOpt #4 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:20:04    516s] ---------------------------------------------------------------------------------------------
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] End: GigaOpt postEco DRV Optimization
[01/19 00:20:04    516s] Running refinePlace -preserveRouting true -hardFence false
[01/19 00:20:04    516s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2568.1M, EPOCH TIME: 1705616404.709050
[01/19 00:20:04    516s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2568.1M, EPOCH TIME: 1705616404.709151
[01/19 00:20:04    516s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2568.1M, EPOCH TIME: 1705616404.709266
[01/19 00:20:04    516s] Processing tracks to init pin-track alignment.
[01/19 00:20:04    516s] z: 2, totalTracks: 1
[01/19 00:20:04    516s] z: 4, totalTracks: 1
[01/19 00:20:04    516s] z: 6, totalTracks: 1
[01/19 00:20:04    516s] z: 8, totalTracks: 1
[01/19 00:20:04    516s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:20:04    516s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2568.1M, EPOCH TIME: 1705616404.720240
[01/19 00:20:04    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:04    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:20:04    516s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.034, MEM:2568.1M, EPOCH TIME: 1705616404.753889
[01/19 00:20:04    516s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2568.1M, EPOCH TIME: 1705616404.754012
[01/19 00:20:04    516s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2568.1M, EPOCH TIME: 1705616404.754081
[01/19 00:20:04    516s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2568.1MB).
[01/19 00:20:04    516s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2568.1M, EPOCH TIME: 1705616404.756186
[01/19 00:20:04    516s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.047, MEM:2568.1M, EPOCH TIME: 1705616404.756248
[01/19 00:20:04    516s] TDRefine: refinePlace mode is spiral
[01/19 00:20:04    516s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.20
[01/19 00:20:04    516s] OPERPROF:   Starting RefinePlace at level 2, MEM:2568.1M, EPOCH TIME: 1705616404.756326
[01/19 00:20:04    516s] *** Starting refinePlace (0:08:37 mem=2568.1M) ***
[01/19 00:20:04    516s] Total net bbox length = 2.163e+05 (1.040e+05 1.123e+05) (ext = 5.075e+04)
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:04    516s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:04    516s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] Starting Small incrNP...
[01/19 00:20:04    516s] User Input Parameters:
[01/19 00:20:04    516s] - Congestion Driven    : Off
[01/19 00:20:04    516s] - Timing Driven        : Off
[01/19 00:20:04    516s] - Area-Violation Based : Off
[01/19 00:20:04    516s] - Start Rollback Level : -5
[01/19 00:20:04    516s] - Legalized            : On
[01/19 00:20:04    516s] - Window Based         : Off
[01/19 00:20:04    516s] - eDen incr mode       : Off
[01/19 00:20:04    516s] - Small incr mode      : On
[01/19 00:20:04    516s] 
[01/19 00:20:04    516s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2568.1M, EPOCH TIME: 1705616404.773830
[01/19 00:20:04    516s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2568.1M, EPOCH TIME: 1705616404.775863
[01/19 00:20:04    516s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2568.1M, EPOCH TIME: 1705616404.778677
[01/19 00:20:04    516s] default core: bins with density > 0.750 = 62.13 % ( 105 / 169 )
[01/19 00:20:04    516s] Density distribution unevenness ratio = 10.697%
[01/19 00:20:04    516s] Density distribution unevenness ratio (U70) = 10.697%
[01/19 00:20:04    516s] Density distribution unevenness ratio (U80) = 3.930%
[01/19 00:20:04    516s] Density distribution unevenness ratio (U90) = 0.304%
[01/19 00:20:04    516s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2568.1M, EPOCH TIME: 1705616404.778852
[01/19 00:20:04    516s] cost 0.981105, thresh 1.000000
[01/19 00:20:04    516s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2568.1M)
[01/19 00:20:04    516s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:20:04    516s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2568.1M, EPOCH TIME: 1705616404.779444
[01/19 00:20:04    516s] Starting refinePlace ...
[01/19 00:20:04    516s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:04    516s] One DDP V2 for no tweak run.
[01/19 00:20:04    516s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:04    516s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2568.1M, EPOCH TIME: 1705616404.808995
[01/19 00:20:04    516s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:20:04    516s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2568.1M, EPOCH TIME: 1705616404.809106
[01/19 00:20:04    516s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2568.1M, EPOCH TIME: 1705616404.809331
[01/19 00:20:04    516s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2568.1M, EPOCH TIME: 1705616404.809390
[01/19 00:20:04    516s] DDP markSite nrRow 128 nrJob 128
[01/19 00:20:04    516s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2568.1M, EPOCH TIME: 1705616404.809884
[01/19 00:20:04    516s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2568.1M, EPOCH TIME: 1705616404.809956
[01/19 00:20:04    516s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/19 00:20:04    516s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2568.1M, EPOCH TIME: 1705616404.816506
[01/19 00:20:04    516s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2568.1M, EPOCH TIME: 1705616404.816596
[01/19 00:20:04    516s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2568.1M, EPOCH TIME: 1705616404.819052
[01/19 00:20:04    516s] ** Cut row section cpu time 0:00:00.0.
[01/19 00:20:04    516s]  ** Cut row section real time 0:00:00.0.
[01/19 00:20:04    516s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2568.1M, EPOCH TIME: 1705616404.819170
[01/19 00:20:04    516s]   Spread Effort: high, pre-route mode, useDDP on.
[01/19 00:20:04    516s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2568.1MB) @(0:08:37 - 0:08:37).
[01/19 00:20:04    516s] Move report: preRPlace moves 35 insts, mean move: 0.31 um, max move: 0.60 um 
[01/19 00:20:04    516s] 	Max move on inst (g186195__5477): (209.80, 121.03) --> (209.20, 121.03)
[01/19 00:20:04    516s] 	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X2
[01/19 00:20:04    516s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:20:04    517s] 
[01/19 00:20:04    517s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:20:05    517s] Move report: legalization moves 84 insts, mean move: 3.03 um, max move: 14.42 um spiral
[01/19 00:20:05    517s] 	Max move on inst (FE_OFC2296_n_3922): (210.80, 119.32) --> (221.80, 122.74)
[01/19 00:20:05    517s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:20:05    517s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:20:05    517s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2571.1MB) @(0:08:37 - 0:08:37).
[01/19 00:20:05    517s] Move report: Detail placement moves 115 insts, mean move: 2.31 um, max move: 14.42 um 
[01/19 00:20:05    517s] 	Max move on inst (FE_OFC2296_n_3922): (210.80, 119.32) --> (221.80, 122.74)
[01/19 00:20:05    517s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2571.1MB
[01/19 00:20:05    517s] Statistics of distance of Instance movement in refine placement:
[01/19 00:20:05    517s]   maximum (X+Y) =        14.42 um
[01/19 00:20:05    517s]   inst (FE_OFC2296_n_3922) with max move: (210.8, 119.32) -> (221.8, 122.74)
[01/19 00:20:05    517s]   mean    (X+Y) =         2.31 um
[01/19 00:20:05    517s] Summary Report:
[01/19 00:20:05    517s] Instances move: 115 (out of 10551 movable)
[01/19 00:20:05    517s] Instances flipped: 0
[01/19 00:20:05    517s] Mean displacement: 2.31 um
[01/19 00:20:05    517s] Max displacement: 14.42 um (Instance: FE_OFC2296_n_3922) (210.8, 119.32) -> (221.8, 122.74)
[01/19 00:20:05    517s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/19 00:20:05    517s] Total instances moved : 115
[01/19 00:20:05    517s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.420, REAL:0.420, MEM:2571.1M, EPOCH TIME: 1705616405.199890
[01/19 00:20:05    517s] Total net bbox length = 2.166e+05 (1.042e+05 1.124e+05) (ext = 5.075e+04)
[01/19 00:20:05    517s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2571.1MB
[01/19 00:20:05    517s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2571.1MB) @(0:08:37 - 0:08:37).
[01/19 00:20:05    517s] *** Finished refinePlace (0:08:37 mem=2571.1M) ***
[01/19 00:20:05    517s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.20
[01/19 00:20:05    517s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.450, REAL:0.449, MEM:2571.1M, EPOCH TIME: 1705616405.204995
[01/19 00:20:05    517s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2571.1M, EPOCH TIME: 1705616405.205061
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.035, MEM:2568.1M, EPOCH TIME: 1705616405.240084
[01/19 00:20:05    517s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.530, REAL:0.531, MEM:2568.1M, EPOCH TIME: 1705616405.240208
[01/19 00:20:05    517s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[01/19 00:20:05    517s] GigaOpt: Skipping nonLegal postEco optimization
[01/19 00:20:05    517s] Design TNS changes after trial route: 0.000 -> 0.000
[01/19 00:20:05    517s] GigaOpt: Skipping post-eco TNS optimization
[01/19 00:20:05    517s] Adjusting target slack by 0.0 ns for power optimization
[01/19 00:20:05    517s] **optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 2103.7M, totSessionCpu=0:08:37 **
[01/19 00:20:05    517s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2566.1M, EPOCH TIME: 1705616405.430548
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:05    517s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2566.1M, EPOCH TIME: 1705616405.468019
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.616  |  1.851  |  1.616  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.271   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:20:05    517s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2614.3M, EPOCH TIME: 1705616405.756400
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:05    517s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2614.3M, EPOCH TIME: 1705616405.789886
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] Density: 72.069%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noViewPrune -keepTimingUpdate -noDownsize -samesize -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[01/19 00:20:05    517s] Info: 45 nets with fixed/cover wires excluded.
[01/19 00:20:05    517s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:20:05    517s] ### Creating LA Mngr. totSessionCpu=0:08:38 mem=2614.3M
[01/19 00:20:05    517s] ### Creating LA Mngr, finished. totSessionCpu=0:08:38 mem=2614.3M
[01/19 00:20:05    517s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2614.3M, EPOCH TIME: 1705616405.838196
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:05    517s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2614.3M, EPOCH TIME: 1705616405.871893
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s] Begin: Leakage Power Optimization
[01/19 00:20:05    517s] Processing average sequential pin duty cycle 
[01/19 00:20:05    517s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:20:05    517s] ### Creating PhyDesignMc. totSessionCpu=0:08:38 mem=2633.4M
[01/19 00:20:05    517s] OPERPROF: Starting DPlace-Init at level 1, MEM:2633.4M, EPOCH TIME: 1705616405.884678
[01/19 00:20:05    517s] Processing tracks to init pin-track alignment.
[01/19 00:20:05    517s] z: 2, totalTracks: 1
[01/19 00:20:05    517s] z: 4, totalTracks: 1
[01/19 00:20:05    517s] z: 6, totalTracks: 1
[01/19 00:20:05    517s] z: 8, totalTracks: 1
[01/19 00:20:05    517s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:20:05    517s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2633.4M, EPOCH TIME: 1705616405.895042
[01/19 00:20:05    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:05    517s] 
[01/19 00:20:05    517s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:20:05    517s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2633.4M, EPOCH TIME: 1705616405.928593
[01/19 00:20:05    517s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2633.4M, EPOCH TIME: 1705616405.928715
[01/19 00:20:05    517s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2633.4M, EPOCH TIME: 1705616405.928783
[01/19 00:20:05    517s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2633.4MB).
[01/19 00:20:05    517s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2633.4M, EPOCH TIME: 1705616405.930863
[01/19 00:20:05    518s] TotalInstCnt at PhyDesignMc Initialization: 10595
[01/19 00:20:05    518s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:38 mem=2633.4M
[01/19 00:20:06    518s]   Timing Snapshot: (REF)
[01/19 00:20:06    518s]      Weighted WNS: 0.000
[01/19 00:20:06    518s]       All  PG WNS: 0.000
[01/19 00:20:06    518s]       High PG WNS: 0.000
[01/19 00:20:06    518s]       All  PG TNS: 0.000
[01/19 00:20:06    518s]       High PG TNS: 0.000
[01/19 00:20:06    518s]       Low  PG TNS: 0.000
[01/19 00:20:06    518s]    Category Slack: { [L, 1.617] [H, 1.851] }
[01/19 00:20:06    518s] 
[01/19 00:20:06    518s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.617|0.000|
|reg2reg   |1.851|0.000|
|HEPG      |1.851|0.000|
|All Paths |1.617|0.000|
+----------+-----+-----+

[01/19 00:20:06    518s] Begin: Core Leakage Power Optimization
[01/19 00:20:06    518s] *** PowerOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:38.2/0:29:28.5 (0.3), mem = 2633.4M
[01/19 00:20:06    518s] Processing average sequential pin duty cycle 
[01/19 00:20:06    518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.44
[01/19 00:20:06    518s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503647, 0.000503647
[01/19 00:20:06    518s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:20:06    518s] ### Creating RouteCongInterface, started
[01/19 00:20:06    518s] 
[01/19 00:20:06    518s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/19 00:20:06    518s] 
[01/19 00:20:06    518s] #optDebug: {0, 1.000}
[01/19 00:20:06    518s] ### Creating RouteCongInterface, finished
[01/19 00:20:06    518s] {MG  {8 0 3.2 0.0856724}  {10 0 11.3 0.299527} }
[01/19 00:20:06    518s] ### Creating LA Mngr. totSessionCpu=0:08:38 mem=2633.4M
[01/19 00:20:06    518s] ### Creating LA Mngr, finished. totSessionCpu=0:08:38 mem=2633.4M
[01/19 00:20:06    518s] Usable buffer cells for single buffer setup transform:
[01/19 00:20:06    518s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:20:06    518s] Number of usable buffer cells above: 16
[01/19 00:20:06    518s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2633.4M, EPOCH TIME: 1705616406.542632
[01/19 00:20:06    518s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2633.4M, EPOCH TIME: 1705616406.542863
[01/19 00:20:06    518s] Info: violation cost 199.213287 (cap = 0.000000, tran = 199.213287, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:20:06    518s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.07
[01/19 00:20:06    518s] +---------+---------+--------+--------+------------+--------+
[01/19 00:20:06    518s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:20:06    518s] +---------+---------+--------+--------+------------+--------+
[01/19 00:20:06    518s] |   72.07%|        -|   0.000|   0.000|   0:00:00.0| 2633.4M|
[01/19 00:20:06    518s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:20:06    518s] Running power reclaim iteration with 0.00010 cutoff 
[01/19 00:20:07    519s] |   72.07%|        0|   0.000|   0.000|   0:00:01.0| 2633.4M|
[01/19 00:20:07    519s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:20:07    519s] +---------+---------+--------+--------+------------+--------+
[01/19 00:20:07    519s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.07
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:20:07    519s] --------------------------------------------------------------
[01/19 00:20:07    519s] |                                   | Total     | Sequential |
[01/19 00:20:07    519s] --------------------------------------------------------------
[01/19 00:20:07    519s] | Num insts resized                 |       0  |       0    |
[01/19 00:20:07    519s] | Num insts undone                  |       0  |       0    |
[01/19 00:20:07    519s] | Num insts Downsized               |       0  |       0    |
[01/19 00:20:07    519s] | Num insts Samesized               |       0  |       0    |
[01/19 00:20:07    519s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:20:07    519s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:20:07    519s] --------------------------------------------------------------
[01/19 00:20:07    519s] Bottom Preferred Layer:
[01/19 00:20:07    519s] +---------------+------------+----------+
[01/19 00:20:07    519s] |     Layer     |    CLK     |   Rule   |
[01/19 00:20:07    519s] +---------------+------------+----------+
[01/19 00:20:07    519s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:20:07    519s] +---------------+------------+----------+
[01/19 00:20:07    519s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:20:07    519s] +---------------+------------+----------+
[01/19 00:20:07    519s] Via Pillar Rule:
[01/19 00:20:07    519s]     None
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:20:07    519s] End: Core Leakage Power Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[01/19 00:20:07    519s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503647, 0.000503647
[01/19 00:20:07    519s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:20:07    519s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.44
[01/19 00:20:07    519s] *** PowerOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:08:39.7/0:29:30.0 (0.3), mem = 2633.4M
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] =============================================================================================
[01/19 00:20:07    519s]  Step TAT Report : PowerOpt #2 / optDesign #1                                   21.35-s114_1
[01/19 00:20:07    519s] =============================================================================================
[01/19 00:20:07    519s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:20:07    519s] ---------------------------------------------------------------------------------------------
[01/19 00:20:07    519s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:20:07    519s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:07    519s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.3
[01/19 00:20:07    519s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:20:07    519s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:07    519s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  26.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:20:07    519s] [ OptimizationStep       ]      1   0:00:00.2  (  14.7 % )     0:00:00.8 /  0:00:00.9    1.0
[01/19 00:20:07    519s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:20:07    519s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:07    519s] [ OptEval                ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:20:07    519s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:07    519s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.3
[01/19 00:20:07    519s] [ MISC                   ]          0:00:00.4  (  29.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:20:07    519s] ---------------------------------------------------------------------------------------------
[01/19 00:20:07    519s]  PowerOpt #2 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:20:07    519s] ---------------------------------------------------------------------------------------------
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2633.4M, EPOCH TIME: 1705616407.663752
[01/19 00:20:07    519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:20:07    519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:07    519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:07    519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:07    519s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2623.4M, EPOCH TIME: 1705616407.698352
[01/19 00:20:07    519s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2623.4M, EPOCH TIME: 1705616407.702835
[01/19 00:20:07    519s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2623.4M, EPOCH TIME: 1705616407.702992
[01/19 00:20:07    519s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2623.4M, EPOCH TIME: 1705616407.713497
[01/19 00:20:07    519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:07    519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:07    519s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2623.4M, EPOCH TIME: 1705616407.746880
[01/19 00:20:07    519s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2623.4M, EPOCH TIME: 1705616407.747011
[01/19 00:20:07    519s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1705616407.747090
[01/19 00:20:07    519s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:2623.4M, EPOCH TIME: 1705616407.749006
[01/19 00:20:07    519s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:2623.4M, EPOCH TIME: 1705616407.749068
[01/19 00:20:07    519s] TDRefine: refinePlace mode is spiral
[01/19 00:20:07    519s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.21
[01/19 00:20:07    519s] OPERPROF: Starting RefinePlace at level 1, MEM:2623.4M, EPOCH TIME: 1705616407.749147
[01/19 00:20:07    519s] *** Starting refinePlace (0:08:40 mem=2623.4M) ***
[01/19 00:20:07    519s] Total net bbox length = 2.166e+05 (1.042e+05 1.124e+05) (ext = 5.075e+04)
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:07    519s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:20:07    519s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:07    519s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:07    519s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2623.4M, EPOCH TIME: 1705616407.766234
[01/19 00:20:07    519s] Starting refinePlace ...
[01/19 00:20:07    519s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:07    519s] One DDP V2 for no tweak run.
[01/19 00:20:07    519s] 
[01/19 00:20:07    519s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:20:07    520s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:20:07    520s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:20:07    520s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:20:07    520s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2623.4MB) @(0:08:40 - 0:08:40).
[01/19 00:20:07    520s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:20:07    520s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2623.4MB
[01/19 00:20:07    520s] Statistics of distance of Instance movement in refine placement:
[01/19 00:20:07    520s]   maximum (X+Y) =         0.00 um
[01/19 00:20:07    520s]   mean    (X+Y) =         0.00 um
[01/19 00:20:07    520s] Summary Report:
[01/19 00:20:07    520s] Instances move: 0 (out of 10551 movable)
[01/19 00:20:07    520s] Instances flipped: 0
[01/19 00:20:07    520s] Mean displacement: 0.00 um
[01/19 00:20:07    520s] Max displacement: 0.00 um 
[01/19 00:20:07    520s] Total instances moved : 0
[01/19 00:20:07    520s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.233, MEM:2623.4M, EPOCH TIME: 1705616407.998908
[01/19 00:20:08    520s] Total net bbox length = 2.166e+05 (1.042e+05 1.124e+05) (ext = 5.075e+04)
[01/19 00:20:08    520s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2623.4MB
[01/19 00:20:08    520s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2623.4MB) @(0:08:40 - 0:08:40).
[01/19 00:20:08    520s] *** Finished refinePlace (0:08:40 mem=2623.4M) ***
[01/19 00:20:08    520s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.21
[01/19 00:20:08    520s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.255, MEM:2623.4M, EPOCH TIME: 1705616408.004106
[01/19 00:20:08    520s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2623.4M, EPOCH TIME: 1705616408.066228
[01/19 00:20:08    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:20:08    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2623.4M, EPOCH TIME: 1705616408.100953
[01/19 00:20:08    520s] *** maximum move = 0.00 um ***
[01/19 00:20:08    520s] *** Finished re-routing un-routed nets (2623.4M) ***
[01/19 00:20:08    520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2642.5M, EPOCH TIME: 1705616408.135718
[01/19 00:20:08    520s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2642.5M, EPOCH TIME: 1705616408.146732
[01/19 00:20:08    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:08    520s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2642.5M, EPOCH TIME: 1705616408.183689
[01/19 00:20:08    520s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2642.5M, EPOCH TIME: 1705616408.183802
[01/19 00:20:08    520s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2642.5M, EPOCH TIME: 1705616408.183872
[01/19 00:20:08    520s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2642.5M, EPOCH TIME: 1705616408.185894
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2642.5M) ***
[01/19 00:20:08    520s] Info: violation cost 199.213287 (cap = 0.000000, tran = 199.213287, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:20:08    520s]   Timing Snapshot: (TGT)
[01/19 00:20:08    520s]      Weighted WNS: 0.000
[01/19 00:20:08    520s]       All  PG WNS: 0.000
[01/19 00:20:08    520s]       High PG WNS: 0.000
[01/19 00:20:08    520s]       All  PG TNS: 0.000
[01/19 00:20:08    520s]       High PG TNS: 0.000
[01/19 00:20:08    520s]       Low  PG TNS: 0.000
[01/19 00:20:08    520s]    Category Slack: { [L, 1.616] [H, 1.851] }
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] Checking setup slack degradation ...
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] Recovery Manager:
[01/19 00:20:08    520s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:20:08    520s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[01/19 00:20:08    520s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[01/19 00:20:08    520s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2623.4M, EPOCH TIME: 1705616408.608253
[01/19 00:20:08    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:08    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:08    520s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2566.4M, EPOCH TIME: 1705616408.640785
[01/19 00:20:08    520s] TotalInstCnt at PhyDesignMc Destruction: 10595
[01/19 00:20:08    520s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.615|0.000|
|reg2reg   |1.851|0.000|
|HEPG      |1.851|0.000|
|All Paths |1.615|0.000|
+----------+-----+-----+

[01/19 00:20:08    520s] End: Leakage Power Optimization (cpu=0:00:03, real=0:00:02, mem=2566.38M, totSessionCpu=0:08:41).
[01/19 00:20:08    520s] **optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 2104.6M, totSessionCpu=0:08:41 **
[01/19 00:20:08    520s] #optDebug: fT-D <X 1 0 0 0>
[01/19 00:20:08    520s] Register exp ratio and priority group on 0 nets on 12437 nets : 
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] Active setup views:
[01/19 00:20:08    520s]  default_emulate_view
[01/19 00:20:08    520s]   Dominating endpoints: 0
[01/19 00:20:08    520s]   Dominating TNS: -0.000
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] Extraction called for design 'picorv32' of instances=10595 and nets=12601 using extraction engine 'preRoute' .
[01/19 00:20:08    520s] PreRoute RC Extraction called for design picorv32.
[01/19 00:20:08    520s] RC Extraction called in multi-corner(1) mode.
[01/19 00:20:08    520s] RCMode: PreRoute
[01/19 00:20:08    520s]       RC Corner Indexes            0   
[01/19 00:20:08    520s] Capacitance Scaling Factor   : 1.00000 
[01/19 00:20:08    520s] Resistance Scaling Factor    : 1.00000 
[01/19 00:20:08    520s] Clock Cap. Scaling Factor    : 1.00000 
[01/19 00:20:08    520s] Clock Res. Scaling Factor    : 1.00000 
[01/19 00:20:08    520s] Shrink Factor                : 1.00000
[01/19 00:20:08    520s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/19 00:20:08    520s] Using Quantus QRC technology file ...
[01/19 00:20:08    520s] RC Grid backup saved.
[01/19 00:20:08    520s] 
[01/19 00:20:08    520s] Trim Metal Layers:
[01/19 00:20:08    520s] LayerId::1 widthSet size::2
[01/19 00:20:08    520s] LayerId::2 widthSet size::2
[01/19 00:20:08    520s] LayerId::3 widthSet size::2
[01/19 00:20:08    520s] LayerId::4 widthSet size::2
[01/19 00:20:08    520s] LayerId::5 widthSet size::2
[01/19 00:20:08    520s] LayerId::6 widthSet size::2
[01/19 00:20:08    520s] LayerId::7 widthSet size::2
[01/19 00:20:08    520s] LayerId::8 widthSet size::2
[01/19 00:20:08    520s] LayerId::9 widthSet size::2
[01/19 00:20:08    520s] LayerId::10 widthSet size::2
[01/19 00:20:08    520s] LayerId::11 widthSet size::2
[01/19 00:20:08    520s] Skipped RC grid update for preRoute extraction.
[01/19 00:20:08    520s] eee: pegSigSF::1.070000
[01/19 00:20:08    520s] Initializing multi-corner resistance tables ...
[01/19 00:20:08    520s] eee: l::1 avDens::0.143812 usedTrk::2718.042791 availTrk::18900.000000 sigTrk::2718.042791
[01/19 00:20:08    520s] eee: l::2 avDens::0.276505 usedTrk::4184.483930 availTrk::15133.500000 sigTrk::4184.483930
[01/19 00:20:08    520s] eee: l::3 avDens::0.258666 usedTrk::4097.266383 availTrk::15840.000000 sigTrk::4097.266383
[01/19 00:20:08    520s] eee: l::4 avDens::0.109960 usedTrk::1588.862279 availTrk::14449.500000 sigTrk::1588.862279
[01/19 00:20:08    520s] eee: l::5 avDens::0.048149 usedTrk::663.016959 availTrk::13770.000000 sigTrk::663.016959
[01/19 00:20:08    520s] eee: l::6 avDens::0.014786 usedTrk::163.084503 availTrk::11029.500000 sigTrk::163.084503
[01/19 00:20:08    520s] eee: l::7 avDens::0.007016 usedTrk::2.525731 availTrk::360.000000 sigTrk::2.525731
[01/19 00:20:08    520s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:20:08    520s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:20:08    520s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:20:08    520s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:20:08    520s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:20:08    520s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259412 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.814600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:20:09    521s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2551.023M)
[01/19 00:20:09    521s] <optDesign CMD> Restore Using all VT Cells
[01/19 00:20:09    521s] Starting delay calculation for Setup views
[01/19 00:20:09    521s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/19 00:20:09    521s] #################################################################################
[01/19 00:20:09    521s] # Design Stage: PreRoute
[01/19 00:20:09    521s] # Design Name: picorv32
[01/19 00:20:09    521s] # Design Mode: 45nm
[01/19 00:20:09    521s] # Analysis Mode: MMMC Non-OCV 
[01/19 00:20:09    521s] # Parasitics Mode: No SPEF/RCDB 
[01/19 00:20:09    521s] # Signoff Settings: SI Off 
[01/19 00:20:09    521s] #################################################################################
[01/19 00:20:09    521s] Calculate delays in Single mode...
[01/19 00:20:09    521s] Topological Sorting (REAL = 0:00:00.0, MEM = 2553.0M, InitMEM = 2553.0M)
[01/19 00:20:09    521s] Start delay calculation (fullDC) (1 T). (MEM=2553.04)
[01/19 00:20:09    521s] End AAE Lib Interpolated Model. (MEM=2564.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:20:11    523s] Total number of fetched objects 12437
[01/19 00:20:11    523s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:20:11    523s] End delay calculation. (MEM=2580.98 CPU=0:00:01.7 REAL=0:00:02.0)
[01/19 00:20:11    523s] End delay calculation (fullDC). (MEM=2580.98 CPU=0:00:02.0 REAL=0:00:02.0)
[01/19 00:20:11    523s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 2581.0M) ***
[01/19 00:20:11    523s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:08:44 mem=2581.0M)
[01/19 00:20:11    523s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2580.98 MB )
[01/19 00:20:11    523s] (I)      ==================== Layers =====================
[01/19 00:20:11    523s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:20:11    523s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:20:11    523s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:20:11    523s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:20:11    523s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:20:11    523s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:20:11    523s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:20:11    523s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:20:11    523s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:20:11    523s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:20:11    523s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:20:11    523s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:20:11    523s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:20:11    523s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:20:11    523s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:20:11    523s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:20:11    523s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:20:11    523s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:20:11    523s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:20:11    523s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:20:11    523s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:20:11    523s] (I)      Started Import and model ( Curr Mem: 2580.98 MB )
[01/19 00:20:11    523s] (I)      Default pattern map key = picorv32_default.
[01/19 00:20:12    524s] (I)      == Non-default Options ==
[01/19 00:20:12    524s] (I)      Build term to term wires                           : false
[01/19 00:20:12    524s] (I)      Maximum routing layer                              : 11
[01/19 00:20:12    524s] (I)      Minimum routing layer                              : 1
[01/19 00:20:12    524s] (I)      Number of threads                                  : 1
[01/19 00:20:12    524s] (I)      Method to set GCell size                           : row
[01/19 00:20:12    524s] (I)      Counted 2743 PG shapes. We will not process PG shapes layer by layer.
[01/19 00:20:12    524s] (I)      Use row-based GCell size
[01/19 00:20:12    524s] (I)      Use row-based GCell align
[01/19 00:20:12    524s] (I)      layer 0 area = 80000
[01/19 00:20:12    524s] (I)      layer 1 area = 80000
[01/19 00:20:12    524s] (I)      layer 2 area = 80000
[01/19 00:20:12    524s] (I)      layer 3 area = 80000
[01/19 00:20:12    524s] (I)      layer 4 area = 80000
[01/19 00:20:12    524s] (I)      layer 5 area = 80000
[01/19 00:20:12    524s] (I)      layer 6 area = 80000
[01/19 00:20:12    524s] (I)      layer 7 area = 80000
[01/19 00:20:12    524s] (I)      layer 8 area = 80000
[01/19 00:20:12    524s] (I)      layer 9 area = 400000
[01/19 00:20:12    524s] (I)      layer 10 area = 400000
[01/19 00:20:12    524s] (I)      GCell unit size   : 3420
[01/19 00:20:12    524s] (I)      GCell multiplier  : 1
[01/19 00:20:12    524s] (I)      GCell row height  : 3420
[01/19 00:20:12    524s] (I)      Actual row height : 3420
[01/19 00:20:12    524s] (I)      GCell align ref   : 30000 30020
[01/19 00:20:12    524s] [NR-eGR] Track table information for default rule: 
[01/19 00:20:12    524s] [NR-eGR] Metal1 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal2 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal3 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal4 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal5 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal6 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal7 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal8 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal9 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal10 has single uniform track structure
[01/19 00:20:12    524s] [NR-eGR] Metal11 has single uniform track structure
[01/19 00:20:12    524s] (I)      ================== Default via ===================
[01/19 00:20:12    524s] (I)      +----+------------------+------------------------+
[01/19 00:20:12    524s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/19 00:20:12    524s] (I)      +----+------------------+------------------------+
[01/19 00:20:12    524s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/19 00:20:12    524s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/19 00:20:12    524s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/19 00:20:12    524s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/19 00:20:12    524s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/19 00:20:12    524s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/19 00:20:12    524s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/19 00:20:12    524s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/19 00:20:12    524s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/19 00:20:12    524s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/19 00:20:12    524s] (I)      +----+------------------+------------------------+
[01/19 00:20:12    524s] [NR-eGR] Read 5085 PG shapes
[01/19 00:20:12    524s] [NR-eGR] Read 0 clock shapes
[01/19 00:20:12    524s] [NR-eGR] Read 0 other shapes
[01/19 00:20:12    524s] [NR-eGR] #Routing Blockages  : 0
[01/19 00:20:12    524s] [NR-eGR] #Instance Blockages : 436043
[01/19 00:20:12    524s] [NR-eGR] #PG Blockages       : 5085
[01/19 00:20:12    524s] [NR-eGR] #Halo Blockages     : 0
[01/19 00:20:12    524s] [NR-eGR] #Boundary Blockages : 0
[01/19 00:20:12    524s] [NR-eGR] #Clock Blockages    : 0
[01/19 00:20:12    524s] [NR-eGR] #Other Blockages    : 0
[01/19 00:20:12    524s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/19 00:20:12    524s] [NR-eGR] Num Prerouted Nets = 45  Num Prerouted Wires = 9859
[01/19 00:20:12    524s] [NR-eGR] Read 11331 nets ( ignored 45 )
[01/19 00:20:12    524s] (I)      early_global_route_priority property id does not exist.
[01/19 00:20:12    524s] (I)      Read Num Blocks=441128  Num Prerouted Wires=9859  Num CS=0
[01/19 00:20:12    524s] (I)      Layer 0 (H) : #blockages 436688 : #preroutes 2019
[01/19 00:20:12    524s] (I)      Layer 1 (V) : #blockages 516 : #preroutes 3512
[01/19 00:20:12    524s] (I)      Layer 2 (H) : #blockages 516 : #preroutes 2060
[01/19 00:20:12    524s] (I)      Layer 3 (V) : #blockages 516 : #preroutes 1179
[01/19 00:20:12    524s] (I)      Layer 4 (H) : #blockages 516 : #preroutes 949
[01/19 00:20:12    524s] (I)      Layer 5 (V) : #blockages 516 : #preroutes 140
[01/19 00:20:12    524s] (I)      Layer 6 (H) : #blockages 516 : #preroutes 0
[01/19 00:20:12    524s] (I)      Layer 7 (V) : #blockages 516 : #preroutes 0
[01/19 00:20:12    524s] (I)      Layer 8 (H) : #blockages 516 : #preroutes 0
[01/19 00:20:12    524s] (I)      Layer 9 (V) : #blockages 282 : #preroutes 0
[01/19 00:20:12    524s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/19 00:20:12    524s] (I)      Number of ignored nets                =     45
[01/19 00:20:12    524s] (I)      Number of connected nets              =      0
[01/19 00:20:12    524s] (I)      Number of fixed nets                  =     45.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of clock nets                  =     45.  Ignored: No
[01/19 00:20:12    524s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/19 00:20:12    524s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/19 00:20:12    524s] (I)      Ndr track 0 does not exist
[01/19 00:20:12    524s] (I)      ---------------------Grid Graph Info--------------------
[01/19 00:20:12    524s] (I)      Routing area        : (0, 0) - (504000, 497800)
[01/19 00:20:12    524s] (I)      Core area           : (30000, 30020) - (474000, 467780)
[01/19 00:20:12    524s] (I)      Site width          :   400  (dbu)
[01/19 00:20:12    524s] (I)      Row height          :  3420  (dbu)
[01/19 00:20:12    524s] (I)      GCell row height    :  3420  (dbu)
[01/19 00:20:12    524s] (I)      GCell width         :  3420  (dbu)
[01/19 00:20:12    524s] (I)      GCell height        :  3420  (dbu)
[01/19 00:20:12    524s] (I)      Grid                :   147   145    11
[01/19 00:20:12    524s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/19 00:20:12    524s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/19 00:20:12    524s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/19 00:20:12    524s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/19 00:20:12    524s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/19 00:20:12    524s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/19 00:20:12    524s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/19 00:20:12    524s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/19 00:20:12    524s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/19 00:20:12    524s] (I)      Total num of tracks :  1310  1260  1310  1260  1310  1260  1310  1260  1310   503   523
[01/19 00:20:12    524s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/19 00:20:12    524s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/19 00:20:12    524s] (I)      --------------------------------------------------------
[01/19 00:20:12    524s] 
[01/19 00:20:12    524s] [NR-eGR] ============ Routing rule table ============
[01/19 00:20:12    524s] [NR-eGR] Rule id: 0  Nets: 11286
[01/19 00:20:12    524s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/19 00:20:12    524s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/19 00:20:12    524s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/19 00:20:12    524s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:20:12    524s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/19 00:20:12    524s] [NR-eGR] ========================================
[01/19 00:20:12    524s] [NR-eGR] 
[01/19 00:20:12    524s] (I)      =============== Blocked Tracks ===============
[01/19 00:20:12    524s] (I)      +-------+---------+----------+---------------+
[01/19 00:20:12    524s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/19 00:20:12    524s] (I)      +-------+---------+----------+---------------+
[01/19 00:20:12    524s] (I)      |     1 |  192570 |   139902 |        72.65% |
[01/19 00:20:12    524s] (I)      |     2 |  182700 |     8772 |         4.80% |
[01/19 00:20:12    524s] (I)      |     3 |  192570 |     1420 |         0.74% |
[01/19 00:20:12    524s] (I)      |     4 |  182700 |     8772 |         4.80% |
[01/19 00:20:12    524s] (I)      |     5 |  192570 |     1420 |         0.74% |
[01/19 00:20:12    524s] (I)      |     6 |  182700 |     8772 |         4.80% |
[01/19 00:20:12    524s] (I)      |     7 |  192570 |     1420 |         0.74% |
[01/19 00:20:12    524s] (I)      |     8 |  182700 |     8772 |         4.80% |
[01/19 00:20:12    524s] (I)      |     9 |  192570 |     2840 |         1.47% |
[01/19 00:20:12    524s] (I)      |    10 |   72935 |     4480 |         6.14% |
[01/19 00:20:12    524s] (I)      |    11 |   76881 |    12300 |        16.00% |
[01/19 00:20:12    524s] (I)      +-------+---------+----------+---------------+
[01/19 00:20:12    524s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2580.98 MB )
[01/19 00:20:12    524s] (I)      Reset routing kernel
[01/19 00:20:12    524s] (I)      Started Global Routing ( Curr Mem: 2580.98 MB )
[01/19 00:20:12    524s] (I)      totalPins=38845  totalGlobalPin=37116 (95.55%)
[01/19 00:20:12    524s] (I)      total 2D Cap : 1671448 = (882369 H, 789079 V)
[01/19 00:20:12    524s] [NR-eGR] Layer group 1: route 11286 net(s) in layer range [1, 11]
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1a Route ============
[01/19 00:20:12    524s] (I)      Usage: 106652 = (51694 H, 54958 V) = (5.86% H, 6.96% V) = (8.840e+04um H, 9.398e+04um V)
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1b Route ============
[01/19 00:20:12    524s] (I)      Usage: 106652 = (51694 H, 54958 V) = (5.86% H, 6.96% V) = (8.840e+04um H, 9.398e+04um V)
[01/19 00:20:12    524s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823749e+05um
[01/19 00:20:12    524s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/19 00:20:12    524s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1c Route ============
[01/19 00:20:12    524s] (I)      Usage: 106652 = (51694 H, 54958 V) = (5.86% H, 6.96% V) = (8.840e+04um H, 9.398e+04um V)
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1d Route ============
[01/19 00:20:12    524s] (I)      Usage: 106652 = (51694 H, 54958 V) = (5.86% H, 6.96% V) = (8.840e+04um H, 9.398e+04um V)
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1e Route ============
[01/19 00:20:12    524s] (I)      Usage: 106652 = (51694 H, 54958 V) = (5.86% H, 6.96% V) = (8.840e+04um H, 9.398e+04um V)
[01/19 00:20:12    524s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823749e+05um
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] (I)      ============  Phase 1l Route ============
[01/19 00:20:12    524s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/19 00:20:12    524s] (I)      Layer  1:      52853       100        43      125397       65133    (65.81%) 
[01/19 00:20:12    524s] (I)      Layer  2:     179072     49290         2           0      180986    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  3:     190036     42969         0           0      190530    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  4:     179072     16367         0           0      180986    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  5:     190036      6626         0           0      190530    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  6:     179072      1544         0           0      180986    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  7:     190036        19         0           0      190530    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  8:     179072         0         0           0      180986    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer  9:     189064         0         0           0      190530    ( 0.00%) 
[01/19 00:20:12    524s] (I)      Layer 10:      67975         0         0        3338       69057    ( 4.61%) 
[01/19 00:20:12    524s] (I)      Layer 11:      64093         0         0        9598       66614    (12.59%) 
[01/19 00:20:12    524s] (I)      Total:       1660381    116915        45      138331     1686867    ( 7.58%) 
[01/19 00:20:12    524s] (I)      
[01/19 00:20:12    524s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/19 00:20:12    524s] [NR-eGR]                        OverCon           OverCon            
[01/19 00:20:12    524s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/19 00:20:12    524s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/19 00:20:12    524s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:20:12    524s] [NR-eGR]  Metal1 ( 1)        41( 0.57%)         0( 0.00%)   ( 0.57%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/19 00:20:12    524s] [NR-eGR] ---------------------------------------------------------------
[01/19 00:20:12    524s] [NR-eGR]        Total        43( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/19 00:20:12    524s] [NR-eGR] 
[01/19 00:20:12    524s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2588.98 MB )
[01/19 00:20:12    524s] (I)      total 2D Cap : 1672814 = (883079 H, 789735 V)
[01/19 00:20:12    524s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/19 00:20:12    524s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 2588.98 MB )
[01/19 00:20:12    524s] (I)      ===================================== Runtime Summary ======================================
[01/19 00:20:12    524s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/19 00:20:12    524s] (I)      --------------------------------------------------------------------------------------------
[01/19 00:20:12    524s] (I)       Early Global Route kernel              100.00%  721.86 sec  722.35 sec  0.49 sec  0.48 sec 
[01/19 00:20:12    524s] (I)       +-Import and model                      60.38%  721.87 sec  722.16 sec  0.30 sec  0.30 sec 
[01/19 00:20:12    524s] (I)       | +-Create place DB                      9.94%  721.87 sec  721.92 sec  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)       | | +-Import place data                  9.90%  721.87 sec  721.92 sec  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read instances and placement     2.27%  721.87 sec  721.88 sec  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read nets                        7.54%  721.88 sec  721.92 sec  0.04 sec  0.04 sec 
[01/19 00:20:12    524s] (I)       | +-Create route DB                     48.44%  721.92 sec  722.15 sec  0.24 sec  0.24 sec 
[01/19 00:20:12    524s] (I)       | | +-Import route data (1T)            48.31%  721.92 sec  722.15 sec  0.24 sec  0.23 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read blockages ( Layer 1-11 )   32.32%  721.93 sec  722.08 sec  0.16 sec  0.15 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read routing blockages         0.00%  721.93 sec  721.93 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read instance blockages       31.72%  721.93 sec  722.08 sec  0.16 sec  0.15 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read PG blockages              0.17%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read clock blockages           0.02%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read other blockages           0.02%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read halo blockages            0.06%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Read boundary cut boxes        0.00%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read blackboxes                  0.00%  722.08 sec  722.08 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read prerouted                   2.00%  722.08 sec  722.09 sec  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read unlegalized nets            0.61%  722.09 sec  722.10 sec  0.00 sec  0.01 sec 
[01/19 00:20:12    524s] (I)       | | | +-Read nets                        0.81%  722.10 sec  722.10 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Set up via pillars               0.02%  722.10 sec  722.10 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Initialize 3D grid graph         0.14%  722.10 sec  722.10 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Model blockage capacity          9.80%  722.10 sec  722.15 sec  0.05 sec  0.06 sec 
[01/19 00:20:12    524s] (I)       | | | | +-Initialize 3D capacity         9.33%  722.11 sec  722.15 sec  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)       | +-Read aux data                        0.00%  722.15 sec  722.15 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | +-Others data preparation              0.28%  722.16 sec  722.16 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | +-Create route kernel                  1.13%  722.16 sec  722.16 sec  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)       +-Global Routing                        36.67%  722.16 sec  722.34 sec  0.18 sec  0.18 sec 
[01/19 00:20:12    524s] (I)       | +-Initialization                       0.62%  722.16 sec  722.17 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | +-Net group 1                         33.66%  722.17 sec  722.33 sec  0.16 sec  0.17 sec 
[01/19 00:20:12    524s] (I)       | | +-Generate topology                  2.56%  722.17 sec  722.18 sec  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1a                           7.14%  722.19 sec  722.22 sec  0.03 sec  0.03 sec 
[01/19 00:20:12    524s] (I)       | | | +-Pattern routing (1T)             6.09%  722.19 sec  722.22 sec  0.03 sec  0.03 sec 
[01/19 00:20:12    524s] (I)       | | | +-Add via demand to 2D             0.87%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1b                           0.05%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1c                           0.00%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1d                           0.00%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1e                           0.07%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | | +-Route legalization               0.00%  722.22 sec  722.22 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | | +-Phase 1l                          22.61%  722.22 sec  722.33 sec  0.11 sec  0.11 sec 
[01/19 00:20:12    524s] (I)       | | | +-Layer assignment (1T)           22.03%  722.22 sec  722.33 sec  0.11 sec  0.11 sec 
[01/19 00:20:12    524s] (I)       | +-Clean cong LA                        0.00%  722.33 sec  722.33 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       +-Export 3D cong map                     1.52%  722.34 sec  722.35 sec  0.01 sec  0.00 sec 
[01/19 00:20:12    524s] (I)       | +-Export 2D cong map                   0.12%  722.35 sec  722.35 sec  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)      ===================== Summary by functions =====================
[01/19 00:20:12    524s] (I)       Lv  Step                                 %      Real       CPU 
[01/19 00:20:12    524s] (I)      ----------------------------------------------------------------
[01/19 00:20:12    524s] (I)        0  Early Global Route kernel      100.00%  0.49 sec  0.48 sec 
[01/19 00:20:12    524s] (I)        1  Import and model                60.38%  0.30 sec  0.30 sec 
[01/19 00:20:12    524s] (I)        1  Global Routing                  36.67%  0.18 sec  0.18 sec 
[01/19 00:20:12    524s] (I)        1  Export 3D cong map               1.52%  0.01 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        2  Create route DB                 48.44%  0.24 sec  0.24 sec 
[01/19 00:20:12    524s] (I)        2  Net group 1                     33.66%  0.16 sec  0.17 sec 
[01/19 00:20:12    524s] (I)        2  Create place DB                  9.94%  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)        2  Create route kernel              1.13%  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)        2  Initialization                   0.62%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        2  Others data preparation          0.28%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        3  Import route data (1T)          48.31%  0.24 sec  0.23 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1l                        22.61%  0.11 sec  0.11 sec 
[01/19 00:20:12    524s] (I)        3  Import place data                9.90%  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1a                         7.14%  0.03 sec  0.03 sec 
[01/19 00:20:12    524s] (I)        3  Generate topology                2.56%  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1e                         0.07%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        4  Read blockages ( Layer 1-11 )   32.32%  0.16 sec  0.15 sec 
[01/19 00:20:12    524s] (I)        4  Layer assignment (1T)           22.03%  0.11 sec  0.11 sec 
[01/19 00:20:12    524s] (I)        4  Model blockage capacity          9.80%  0.05 sec  0.06 sec 
[01/19 00:20:12    524s] (I)        4  Read nets                        8.35%  0.04 sec  0.04 sec 
[01/19 00:20:12    524s] (I)        4  Pattern routing (1T)             6.09%  0.03 sec  0.03 sec 
[01/19 00:20:12    524s] (I)        4  Read instances and placement     2.27%  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)        4  Read prerouted                   2.00%  0.01 sec  0.01 sec 
[01/19 00:20:12    524s] (I)        4  Add via demand to 2D             0.87%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        4  Read unlegalized nets            0.61%  0.00 sec  0.01 sec 
[01/19 00:20:12    524s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read instance blockages         31.72%  0.16 sec  0.15 sec 
[01/19 00:20:12    524s] (I)        5  Initialize 3D capacity           9.33%  0.05 sec  0.05 sec 
[01/19 00:20:12    524s] (I)        5  Read PG blockages                0.17%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/19 00:20:12    524s] OPERPROF: Starting HotSpotCal at level 1, MEM:2589.0M, EPOCH TIME: 1705616412.451471
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:20:12    524s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:20:12    524s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2589.0M, EPOCH TIME: 1705616412.454084
[01/19 00:20:12    524s] [hotspot] Hotspot report including placement blocked areas
[01/19 00:20:12    524s] OPERPROF: Starting HotSpotCal at level 1, MEM:2589.0M, EPOCH TIME: 1705616412.454318
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] [hotspot] |            |   max hotspot | total hotspot |
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] [hotspot] | normalized |          0.00 |          0.00 |
[01/19 00:20:12    524s] [hotspot] +------------+---------------+---------------+
[01/19 00:20:12    524s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:20:12    524s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:20:12    524s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2589.0M, EPOCH TIME: 1705616412.456690
[01/19 00:20:12    524s] Reported timing to dir ./timingReports
[01/19 00:20:12    524s] **optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 2102.5M, totSessionCpu=0:08:45 **
[01/19 00:20:12    524s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2544.0M, EPOCH TIME: 1705616412.479562
[01/19 00:20:12    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:12    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:12    524s] 
[01/19 00:20:12    524s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:12    524s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2544.0M, EPOCH TIME: 1705616412.515583
[01/19 00:20:12    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:12    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:13    525s] Using report_power -leakage to report leakage power.
[01/19 00:20:13    525s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Power Analysis
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s]              0V	    VSS
[01/19 00:20:13    525s]            0.9V	    VDD
[01/19 00:20:13    525s] Begin Processing Timing Library for Power Calculation
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Processing Timing Library for Power Calculation
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2102.55MB/4036.11MB/2164.05MB)
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2102.55MB/4036.11MB/2164.05MB)
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Processing User Attributes
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2102.55MB/4036.11MB/2164.05MB)
[01/19 00:20:13    525s] 
[01/19 00:20:13    525s] Begin Processing Signal Activity
[01/19 00:20:13    525s] 
[01/19 00:20:14    526s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2102.89MB/4036.11MB/2164.05MB)
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] Begin Power Computation
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s]       ----------------------------------------------------------
[01/19 00:20:14    526s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:20:14    526s]       # of cell(s) missing power table: 0
[01/19 00:20:14    526s]       # of cell(s) missing leakage table: 0
[01/19 00:20:14    526s]       ----------------------------------------------------------
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:20:14    526s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2102.89MB/4036.11MB/2164.05MB)
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] Begin Processing User Attributes
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2102.89MB/4036.11MB/2164.05MB)
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2102.89MB/4036.11MB/2164.05MB)
[01/19 00:20:14    526s] 
[01/19 00:20:14    526s] *



[01/19 00:20:14    526s] Total Power
[01/19 00:20:14    526s] -----------------------------------------------------------------------------------------
[01/19 00:20:14    526s] Total Leakage Power:         0.00052244
[01/19 00:20:14    526s] -----------------------------------------------------------------------------------------
[01/19 00:20:14    526s] Processing average sequential pin duty cycle 
[01/19 00:20:16    527s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.615  |  1.851  |  1.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (78)      |   -0.271   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.4M, EPOCH TIME: 1705616416.660258
[01/19 00:20:16    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:16    527s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2561.4M, EPOCH TIME: 1705616416.695749
[01/19 00:20:16    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:16    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] Density: 72.069%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.4M, EPOCH TIME: 1705616416.713727
[01/19 00:20:16    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:20:16    527s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2561.4M, EPOCH TIME: 1705616416.749296
[01/19 00:20:16    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:20:16    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] **optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 2104.9M, totSessionCpu=0:08:47 **
[01/19 00:20:16    527s] *** Finished optDesign ***
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:17 real=  0:01:19)
[01/19 00:20:16    527s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[01/19 00:20:16    527s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:09.9 real=0:00:09.9)
[01/19 00:20:16    527s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/19 00:20:16    527s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[01/19 00:20:16    527s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.6 real=0:00:02.7)
[01/19 00:20:16    527s] Deleting Lib Analyzer.
[01/19 00:20:16    527s] Info: Destroy the CCOpt slew target map.
[01/19 00:20:16    527s] clean pInstBBox. size 0
[01/19 00:20:16    527s] All LLGs are deleted
[01/19 00:20:16    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:20:16    527s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2561.4M, EPOCH TIME: 1705616416.839877
[01/19 00:20:16    527s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2561.4M, EPOCH TIME: 1705616416.840030
[01/19 00:20:16    527s] Info: pop threads available for lower-level modules during optimization.
[01/19 00:20:16    527s] *** optDesign #1 [finish] : cpu/real = 0:01:11.1/0:01:12.5 (1.0), totSession cpu/real = 0:08:47.3/0:29:39.1 (0.3), mem = 2561.4M
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s] =============================================================================================
[01/19 00:20:16    527s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/19 00:20:16    527s] =============================================================================================
[01/19 00:20:16    527s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:20:16    527s] ---------------------------------------------------------------------------------------------
[01/19 00:20:16    527s] [ InitOpt                ]      1   0:00:01.5  (   2.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/19 00:20:16    527s] [ WnsOpt                 ]      1   0:00:01.9  (   2.6 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:20:16    527s] [ GlobalOpt              ]      1   0:00:02.1  (   2.8 % )     0:00:02.1 /  0:00:02.1    1.0
[01/19 00:20:16    527s] [ DrvOpt                 ]      4   0:00:06.9  (   9.6 % )     0:00:08.2 /  0:00:08.2    1.0
[01/19 00:20:16    527s] [ SkewClock              ]      1   0:00:00.8  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:20:16    527s] [ AreaOpt                ]      3   0:00:23.1  (  31.9 % )     0:00:23.8 /  0:00:23.8    1.0
[01/19 00:20:16    527s] [ PowerOpt               ]      2   0:00:03.0  (   4.2 % )     0:00:03.0 /  0:00:03.1    1.0
[01/19 00:20:16    527s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:20:16    527s] [ OptSummaryReport       ]      5   0:00:00.6  (   0.9 % )     0:00:05.8 /  0:00:04.3    0.7
[01/19 00:20:16    527s] [ DrvReport              ]      5   0:00:02.4  (   3.3 % )     0:00:02.4 /  0:00:00.9    0.4
[01/19 00:20:16    527s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.0
[01/19 00:20:16    527s] [ SlackTraversorInit     ]     19   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:20:16    527s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:20:16    527s] [ PlacerInterfaceInit    ]      5   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:20:16    527s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:20:16    527s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:20:16    527s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:20:16    527s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:20:16    527s] [ RefinePlace            ]      4   0:00:02.3  (   3.2 % )     0:00:02.4 /  0:00:02.4    1.0
[01/19 00:20:16    527s] [ EarlyGlobalRoute       ]      2   0:00:01.3  (   1.8 % )     0:00:01.3 /  0:00:01.3    1.0
[01/19 00:20:16    527s] [ ExtractRC              ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:20:16    527s] [ TimingUpdate           ]     39   0:00:01.4  (   1.9 % )     0:00:03.8 /  0:00:03.8    1.0
[01/19 00:20:16    527s] [ FullDelayCalc          ]      2   0:00:04.9  (   6.8 % )     0:00:04.9 /  0:00:04.9    1.0
[01/19 00:20:16    527s] [ TimingReport           ]      5   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:20:16    527s] [ GenerateReports        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:20:16    527s] [ PowerReport            ]      2   0:00:02.9  (   4.0 % )     0:00:02.9 /  0:00:02.8    1.0
[01/19 00:20:16    527s] [ PropagateActivity      ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/19 00:20:16    527s] [ MISC                   ]          0:00:12.7  (  17.5 % )     0:00:12.7 /  0:00:12.7    1.0
[01/19 00:20:16    527s] ---------------------------------------------------------------------------------------------
[01/19 00:20:16    527s]  optDesign #1 TOTAL                 0:01:12.5  ( 100.0 % )     0:01:12.5 /  0:01:11.1    1.0
[01/19 00:20:16    527s] ---------------------------------------------------------------------------------------------
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:20:16    527s] 
[01/19 00:20:16    527s] TimeStamp Deleting Cell Server End ...
[01/19 00:21:44    533s] <CMD> report_power > report_power_step14.txt
[01/19 00:21:44    533s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:21:44    533s] 
[01/19 00:21:44    533s] Begin Power Analysis
[01/19 00:21:44    533s] 
[01/19 00:21:45    533s]              0V	    VSS
[01/19 00:21:45    533s]            0.9V	    VDD
[01/19 00:21:45    533s] Begin Processing Timing Library for Power Calculation
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Begin Processing Timing Library for Power Calculation
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.32MB/4051.52MB/2164.05MB)
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.32MB/4051.52MB/2164.05MB)
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Begin Processing User Attributes
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.32MB/4051.52MB/2164.05MB)
[01/19 00:21:45    533s] 
[01/19 00:21:45    533s] Begin Processing Signal Activity
[01/19 00:21:45    533s] 
[01/19 00:21:45    534s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.46MB/4051.52MB/2164.05MB)
[01/19 00:21:45    534s] 
[01/19 00:21:45    534s] Begin Power Computation
[01/19 00:21:45    534s] 
[01/19 00:21:45    534s]       ----------------------------------------------------------
[01/19 00:21:45    534s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:21:45    534s]       # of cell(s) missing power table: 0
[01/19 00:21:45    534s]       # of cell(s) missing leakage table: 0
[01/19 00:21:45    534s]       ----------------------------------------------------------
[01/19 00:21:45    534s] 
[01/19 00:21:45    534s] 
[01/19 00:21:46    535s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:21:46    535s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2104.46MB/4051.52MB/2164.05MB)
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] Begin Processing User Attributes
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2104.46MB/4051.52MB/2164.05MB)
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2104.46MB/4051.52MB/2164.05MB)
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] *



[01/19 00:21:46    535s] Total Power
[01/19 00:21:46    535s] -----------------------------------------------------------------------------------------
[01/19 00:21:46    535s] Total Internal Power:        0.56079926 	   65.7539%
[01/19 00:21:46    535s] Total Switching Power:       0.29155493 	   34.1849%
[01/19 00:21:46    535s] Total Leakage Power:         0.00052244 	    0.0613%
[01/19 00:21:46    535s] Total Power:                 0.85287663
[01/19 00:21:46    535s] -----------------------------------------------------------------------------------------
[01/19 00:21:46    535s] Processing average sequential pin duty cycle 
[01/19 00:21:46    535s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:21:46    535s] Summary for sequential cells identification: 
[01/19 00:21:46    535s]   Identified SBFF number: 104
[01/19 00:21:46    535s]   Identified MBFF number: 0
[01/19 00:21:46    535s]   Identified SB Latch number: 0
[01/19 00:21:46    535s]   Identified MB Latch number: 0
[01/19 00:21:46    535s]   Not identified SBFF number: 16
[01/19 00:21:46    535s]   Not identified MBFF number: 0
[01/19 00:21:46    535s]   Not identified SB Latch number: 0
[01/19 00:21:46    535s]   Not identified MB Latch number: 0
[01/19 00:21:46    535s]   Number of sequential cells which are not FFs: 32
[01/19 00:21:46    535s]  Visiting view : default_emulate_view
[01/19 00:21:46    535s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:21:46    535s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:21:46    535s]  Visiting view : default_emulate_view
[01/19 00:21:46    535s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:21:46    535s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:21:46    535s] TLC MultiMap info (StdDelay):
[01/19 00:21:46    535s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:21:46    535s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:21:46    535s]  Setting StdDelay to: 38ps
[01/19 00:21:46    535s] 
[01/19 00:21:46    535s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:21:50    535s] <CMD> report_area > report_area_step14.txt
[01/19 00:21:56    536s] <CMD> report_timing > report_timing_step14.txt
[01/19 00:22:02    537s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/19 00:22:02    537s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/19 00:22:02    537s] End AAE Lib Interpolated Model. (MEM=2561.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:22:02    537s] (I)      Initializing Steiner engine. 
[01/19 00:22:02    537s] (I)      ==================== Layers =====================
[01/19 00:22:02    537s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:22:02    537s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:22:02    537s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:22:02    537s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:22:02    537s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:22:02    537s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:22:02    537s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:22:02    537s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:22:02    537s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:22:02    537s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:22:02    537s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:22:02    537s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:22:02    537s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:22:02    537s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:22:02    537s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:22:02    537s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:22:02    537s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:22:02    537s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:22:02    537s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:22:02    537s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:22:02    537s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:22:02    537s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/19 00:22:02    537s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:22:02    537s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:22:02    537s] Clock DAG hash : 5671549447255430761 5694537526499991623
[01/19 00:22:02    537s] CTS services accumulated run-time stats :
[01/19 00:22:02    537s]   delay calculator: calls=14298, total_wall_time=0.800s, mean_wall_time=0.056ms
[01/19 00:22:02    537s]   legalizer: calls=3695, total_wall_time=0.089s, mean_wall_time=0.024ms
[01/19 00:22:02    537s]   steiner router: calls=10275, total_wall_time=2.234s, mean_wall_time=0.217ms
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG stats:
[01/19 00:22:02    537s] ================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ---------------------------------------------------------
[01/19 00:22:02    537s] Cell type                 Count    Area       Capacitance
[01/19 00:22:02    537s] ---------------------------------------------------------
[01/19 00:22:02    537s] Buffers                    44      102.942       0.017
[01/19 00:22:02    537s] Inverters                   0        0.000       0.000
[01/19 00:22:02    537s] Integrated Clock Gates      0        0.000       0.000
[01/19 00:22:02    537s] Discrete Clock Gates        0        0.000       0.000
[01/19 00:22:02    537s] Clock Logic                 0        0.000       0.000
[01/19 00:22:02    537s] All                        44      102.942       0.017
[01/19 00:22:02    537s] ---------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG sink counts:
[01/19 00:22:02    537s] ======================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -------------------------
[01/19 00:22:02    537s] Sink type           Count
[01/19 00:22:02    537s] -------------------------
[01/19 00:22:02    537s] Regular             1961
[01/19 00:22:02    537s] Enable Latch           0
[01/19 00:22:02    537s] Load Capacitance       0
[01/19 00:22:02    537s] Antenna Diode          0
[01/19 00:22:02    537s] Node Sink              0
[01/19 00:22:02    537s] Total               1961
[01/19 00:22:02    537s] -------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG wire lengths:
[01/19 00:22:02    537s] =======================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] --------------------
[01/19 00:22:02    537s] Type     Wire Length
[01/19 00:22:02    537s] --------------------
[01/19 00:22:02    537s] Top          0.000
[01/19 00:22:02    537s] Trunk      867.122
[01/19 00:22:02    537s] Leaf      7574.300
[01/19 00:22:02    537s] Total     8441.422
[01/19 00:22:02    537s] --------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG hp wire lengths:
[01/19 00:22:02    537s] ==========================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -----------------------
[01/19 00:22:02    537s] Type     hp Wire Length
[01/19 00:22:02    537s] -----------------------
[01/19 00:22:02    537s] Top            0.000
[01/19 00:22:02    537s] Trunk        535.730
[01/19 00:22:02    537s] Leaf        2743.000
[01/19 00:22:02    537s] Total       3278.730
[01/19 00:22:02    537s] -----------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG capacitances:
[01/19 00:22:02    537s] =======================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] --------------------------------
[01/19 00:22:02    537s] Type     Gate     Wire     Total
[01/19 00:22:02    537s] --------------------------------
[01/19 00:22:02    537s] Top      0.000    0.000    0.000
[01/19 00:22:02    537s] Trunk    0.017    0.064    0.081
[01/19 00:22:02    537s] Leaf     0.412    0.614    1.026
[01/19 00:22:02    537s] Total    0.429    0.678    1.107
[01/19 00:22:02    537s] --------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG sink capacitances:
[01/19 00:22:02    537s] ============================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -----------------------------------------------
[01/19 00:22:02    537s] Total    Average    Std. Dev.    Min      Max
[01/19 00:22:02    537s] -----------------------------------------------
[01/19 00:22:02    537s] 0.412     0.000       0.000      0.000    0.000
[01/19 00:22:02    537s] -----------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG net violations:
[01/19 00:22:02    537s] =========================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Remaining Transition    ns         7       0.007       0.007      0.046    [0.019, 0.012, 0.010, 0.003, 0.001, 0.001, 0.000]
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG primary half-corner transition distribution:
[01/19 00:22:02    537s] ======================================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Trunk       0.200       4       0.182       0.031      0.144    0.219    {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}     {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:22:02    537s] Leaf        0.200      41       0.178       0.030      0.111    0.212    {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 16 <= 0.200ns}    {4 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock DAG library cell distribution:
[01/19 00:22:02    537s] ====================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -----------------------------------------
[01/19 00:22:02    537s] Name        Type      Inst     Inst Area 
[01/19 00:22:02    537s]                       Count    (um^2)
[01/19 00:22:02    537s] -----------------------------------------
[01/19 00:22:02    537s] CLKBUFX4    buffer     38        90.972
[01/19 00:22:02    537s] CLKBUFX3    buffer      5        10.260
[01/19 00:22:02    537s] BUFX2       buffer      1         1.710
[01/19 00:22:02    537s] -----------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Tree Summary:
[01/19 00:22:02    537s] ===================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
[01/19 00:22:02    537s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
[01/19 00:22:02    537s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
[01/19 00:22:02    537s]                                                                  (Ohms)                                
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] clk           0     44    0      0       16       61    179.305    1905.38     102.942   0.678  0.429  clk
[01/19 00:22:02    537s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Sink Summary:
[01/19 00:22:02    537s] ===================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/19 00:22:02    537s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/19 00:22:02    537s]                                                                                                           Pins    Sinks   Sinks       
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] clk              0             0             0            0           0          0       1961       0       0       0         0         0
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Summary across all clock trees:
[01/19 00:22:02    537s] ===============================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/19 00:22:02    537s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/19 00:22:02    537s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/19 00:22:02    537s]                                                                         (Ohms)                         
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s]   0     44    0      0       16        11       61    47.8293  179.305    190.538     102.942   0.678  0.429
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Sink Summary across all clock trees:
[01/19 00:22:02    537s] ==========================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/19 00:22:02    537s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/19 00:22:02    537s]                                                                                               Pins    Sinks   Sinks       
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s]      0             0             0            0           0          0       1961       0       0       0         0         0
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Physical metrics across all clock trees:
[01/19 00:22:02    537s] ========================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -----------------------------------------------------------------------
[01/19 00:22:02    537s] Metric                               Minimum  Average  Maximum  Std.dev
[01/19 00:22:02    537s] -----------------------------------------------------------------------
[01/19 00:22:02    537s] Source-sink routed net length (um)    32.630   61.595  179.305  30.746
[01/19 00:22:02    537s] Source-sink manhattan distance (um)   28.415   60.125  224.330  36.123
[01/19 00:22:02    537s] Source-sink resistance (Ohm)         101.334  136.185  190.538  21.722
[01/19 00:22:02    537s] -----------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/19 00:22:02    537s] ===============================================================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Trunk       0.200       4       0.182       0.031      0.144    0.219    {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}     {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:22:02    537s] Leaf        0.200      41       0.178       0.030      0.111    0.212    {3 <= 0.120ns, 6 <= 0.160ns, 2 <= 0.180ns, 8 <= 0.190ns, 16 <= 0.200ns}    {4 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/19 00:22:02    537s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Count of violations across all clock trees:
[01/19 00:22:02    537s] ===========================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ---------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/19 00:22:02    537s] Name        violations         violations        violations    violations    violations
[01/19 00:22:02    537s] ---------------------------------------------------------------------------------------
[01/19 00:22:02    537s] clk                 0                 0               0             0           380
[01/19 00:22:02    537s] ---------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Total               0                 0               0             0           380
[01/19 00:22:02    537s] ---------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Found a total of 0 clock tree pins with max capacitance violations.
[01/19 00:22:02    537s] Found a total of 0 clock tree nets with max resistance violations.
[01/19 00:22:02    537s] Found a total of 0 clock tree nets with max length violations.
[01/19 00:22:02    537s] Found a total of 0 clock tree nets with max fanout violations.
[01/19 00:22:02    537s] Found a total of 380 clock tree pins with a slew violation.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/19 00:22:02    537s] ======================================================================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Target and measured clock slews (in ns):
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/19 00:22:02    537s]                                         amount     target  achieved  touch  net?   source    
[01/19 00:22:02    537s]                                                                      net?                    
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00018/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00013/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00012/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00010/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00009/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00008/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00004/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00002/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00001/A
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late    0.019    0.200    0.219    N      N      explicit  CTS_ccl_a_buf_00037/Y
[01/19 00:22:02    537s] ------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Target sources:
[01/19 00:22:02    537s] auto extracted - target was extracted from SDC.
[01/19 00:22:02    537s] auto computed - target was computed when balancing trees.
[01/19 00:22:02    537s] explicit - target is explicitly set via target_max_trans property.
[01/19 00:22:02    537s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/19 00:22:02    537s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/19 00:22:02    537s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/19 00:22:02    537s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/19 00:22:02    537s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Report for clock tree: clk:
[01/19 00:22:02    537s] ===========================
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Tree Gating Structure (Logical):
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] # Full cycle clock gates   : 0
[01/19 00:22:02    537s] Minimum clock gating depth : 0
[01/19 00:22:02    537s] Maximum clock gating depth : 0
[01/19 00:22:02    537s] Clock gate area (um^2)     : 0.000
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Tree Buffering Structure (Logical):
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] # Buffers             :  44
[01/19 00:22:02    537s] # Inverters           :   0
[01/19 00:22:02    537s]   Total               :  44
[01/19 00:22:02    537s] Minimum depth         :   2
[01/19 00:22:02    537s] Maximum depth         :   2
[01/19 00:22:02    537s] Buffering area (um^2) : 102.942
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Clock Tree Level Structure (Logical):
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] -----------------------------------------------------------------
[01/19 00:22:02    537s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/19 00:22:02    537s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/19 00:22:02    537s]                                 Pins    Sinks   Sinks       
[01/19 00:22:02    537s] -----------------------------------------------------------------
[01/19 00:22:02    537s] root     0     1961       0       0       0         0         0
[01/19 00:22:02    537s] -----------------------------------------------------------------
[01/19 00:22:02    537s] Total    0     1961       0       0       0         0         0
[01/19 00:22:02    537s] -----------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] Target and measured clock slews (in ns):
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/19 00:22:02    537s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/19 00:22:02    537s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] default_emulate_delay_corner:both.early     0.176          0.211         0.180          0.217      ignored          -      ignored          -
[01/19 00:22:02    537s] default_emulate_delay_corner:both.late      0.178          0.212         0.182          0.219      explicit     *0.200     explicit     *0.200
[01/19 00:22:02    537s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] * - indicates that target was not met.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] auto extracted - target was extracted from SDC.
[01/19 00:22:02    537s] auto computed - target was computed when balancing trees.
[01/19 00:22:02    537s] 
[01/19 00:22:02    537s] 
[01/19 00:22:09    538s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/19 00:22:09    538s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/19 00:22:09    538s] End AAE Lib Interpolated Model. (MEM=2609.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:22:10    538s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/19 00:22:10    538s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:22:10    538s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Skew Group Structure:
[01/19 00:22:10    538s] =====================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] clk/default_emulate_constraint_mode       1             1961                    0
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Skew Group Summary:
[01/19 00:22:10    538s] ===================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/19 00:22:10    538s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.348     0.416     0.385        0.014       ignored                  -         0.068              -
[01/19 00:22:10    538s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.391     0.459     0.428        0.015       explicit             0.200         0.068    100% {0.391, 0.459}
[01/19 00:22:10    538s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] * - indicates that target was not met.
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Skew Group Min/Max path pins:
[01/19 00:22:10    538s] =============================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.348       1       0.416       2
[01/19 00:22:10    538s] -    min cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] -    max genblk2.pcpi_div_pcpi_wait_reg/CK
[01/19 00:22:10    538s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.391       3       0.459       4
[01/19 00:22:10    538s] -    min cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] -    max genblk2.pcpi_div_pcpi_ready_reg/CK
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/19 00:22:10    538s] =================================================================================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] PathID    : 1
[01/19 00:22:10    538s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/19 00:22:10    538s] Start     : clk
[01/19 00:22:10    538s] End       : cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] Delay     : 0.348
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/19 00:22:10    538s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/19 00:22:10    538s] -- Clockpath trace -----------------------------------------------------------------------------
[01/19 00:22:10    538s] clk
[01/19 00:22:10    538s] -     -         rise   -       0.000   0.038  0.010  (0.000,0.000)      -            3    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00039/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.000   0.000   0.038  -      (186.230,38.100)   224.330   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00039/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.158   0.158   0.148  0.026  (185.960,37.720)     0.650     14    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00032/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.002   0.160   0.148  -      (172.630,195.420)  171.030   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00032/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.188   0.348   0.101  0.016  (172.360,195.040)    0.650     29    
[01/19 00:22:10    538s] cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] -     EDFFXL    rise   0.000   0.348   0.101  -      (173.500,193.705)    2.475   -       
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/19 00:22:10    538s] =================================================================================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] PathID    : 2
[01/19 00:22:10    538s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/19 00:22:10    538s] Start     : clk
[01/19 00:22:10    538s] End       : count_instr_reg[49]/CK
[01/19 00:22:10    538s] Delay     : 0.416
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[01/19 00:22:10    538s]                        (ns)   (ns)     (ns)   (pF)                    (um)              
[01/19 00:22:10    538s] -- Clockpath trace ---------------------------------------------------------------------------
[01/19 00:22:10    538s] clk
[01/19 00:22:10    538s] -     -         rise   -       0.000   0.038  0.010  (0.000,0.000)    -            3    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00037/A
[01/19 00:22:10    538s] -     CLKBUFX3  rise   0.001   0.001   0.038  -      (45.300,39.805)   85.105   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00037/Y
[01/19 00:22:10    538s] -     CLKBUFX3  rise   0.168   0.169   0.180  0.025  (45.085,39.220)    0.800     16    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00012/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.001   0.170   0.180  -      (45.030,43.220)    4.055   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00012/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.245   0.415   0.176  0.031  (44.760,43.600)    0.650     60    
[01/19 00:22:10    538s] count_instr_reg[49]/CK
[01/19 00:22:10    538s] -     DFFQXL    rise   0.002   0.416   0.176  -      (46.285,82.885)   40.810   -       
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/19 00:22:10    538s] ================================================================================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] PathID    : 3
[01/19 00:22:10    538s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/19 00:22:10    538s] Start     : clk
[01/19 00:22:10    538s] End       : cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] Delay     : 0.391
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/19 00:22:10    538s]                        (ns)   (ns)     (ns)   (pF)                      (um)              
[01/19 00:22:10    538s] -- Clockpath trace -----------------------------------------------------------------------------
[01/19 00:22:10    538s] clk
[01/19 00:22:10    538s] -     -         rise   -       0.000   0.120  0.010  (0.000,0.000)      -            3    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00039/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.000   0.000   0.120  -      (186.230,38.100)   224.330   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00039/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.200   0.200   0.149  0.026  (185.960,37.720)     0.650     14    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00032/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.002   0.203   0.149  -      (172.630,195.420)  171.030   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00032/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.189   0.391   0.102  0.016  (172.360,195.040)    0.650     29    
[01/19 00:22:10    538s] cpuregs_reg[31][27]/CK
[01/19 00:22:10    538s] -     EDFFXL    rise   0.000   0.391   0.102  -      (173.500,193.705)    2.475   -       
[01/19 00:22:10    538s] ------------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/19 00:22:10    538s] ================================================================================
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] PathID    : 4
[01/19 00:22:10    538s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/19 00:22:10    538s] Start     : clk
[01/19 00:22:10    538s] End       : count_cycle_reg[45]/CK
[01/19 00:22:10    538s] Delay     : 0.459
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[01/19 00:22:10    538s]                        (ns)   (ns)     (ns)   (pF)                    (um)              
[01/19 00:22:10    538s] -- Clockpath trace ---------------------------------------------------------------------------
[01/19 00:22:10    538s] clk
[01/19 00:22:10    538s] -     -         rise   -       0.000   0.120  0.010  (0.000,0.000)    -            3    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00037/A
[01/19 00:22:10    538s] -     CLKBUFX3  rise   0.001   0.001   0.120  -      (45.300,39.805)   85.105   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00037/Y
[01/19 00:22:10    538s] -     CLKBUFX3  rise   0.209   0.210   0.182  0.025  (45.085,39.220)    0.800     16    
[01/19 00:22:10    538s] CTS_ccl_a_buf_00012/A
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.001   0.210   0.182  -      (45.030,43.220)    4.055   -       
[01/19 00:22:10    538s] CTS_ccl_a_buf_00012/Y
[01/19 00:22:10    538s] -     CLKBUFX4  rise   0.247   0.458   0.178  0.031  (44.760,43.600)    0.650     60    
[01/19 00:22:10    538s] count_cycle_reg[45]/CK
[01/19 00:22:10    538s] -     DFFQXL    rise   0.002   0.459   0.178  -      (61.085,70.255)   42.980   -       
[01/19 00:22:10    538s] ----------------------------------------------------------------------------------------------
[01/19 00:22:10    538s] 
[01/19 00:22:10    538s] 
[01/19 00:22:27    539s] <CMD> getCTSMode -engine -quiet
[01/19 00:23:30    544s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/19 00:23:30    544s] <CMD> setEndCapMode -reset
[01/19 00:23:30    544s] <CMD> setEndCapMode -boundary_tap false
[01/19 00:23:30    544s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/19 00:23:30    544s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/19 00:23:30    544s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints true -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[01/19 00:23:30    544s] setAnalysisMode -usefulSkew already set.
[01/19 00:23:30    544s] <CMD> setPlaceMode -reset
[01/19 00:23:30    544s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 0 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/19 00:24:30    548s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/19 00:24:30    548s] <CMD> setEndCapMode -reset
[01/19 00:24:30    548s] <CMD> setEndCapMode -boundary_tap false
[01/19 00:24:30    548s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/19 00:25:02    551s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/19 00:25:02    551s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/19 00:25:02    551s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/19 00:25:02    551s] <CMD> routeDesign -globalDetail
[01/19 00:25:02    551s] ### Time Record (routeDesign) is installed.
[01/19 00:25:02    551s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1992.71 (MB), peak = 2164.55 (MB)
[01/19 00:25:02    551s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/19 00:25:02    551s] #**INFO: setDesignMode -flowEffort standard
[01/19 00:25:02    551s] #**INFO: setDesignMode -powerEffort none
[01/19 00:25:02    551s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/19 00:25:02    551s] **INFO: User settings:
[01/19 00:25:02    551s] setNanoRouteMode -drouteEndIteration            1
[01/19 00:25:02    551s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/19 00:25:02    551s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/19 00:25:02    551s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/19 00:25:02    551s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/19 00:25:02    551s] setNanoRouteMode -grouteExpTdStdDelay           38
[01/19 00:25:02    551s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/19 00:25:02    551s] setNanoRouteMode -routeTopRoutingLayer          11
[01/19 00:25:02    551s] setNanoRouteMode -routeWithSiDriven             true
[01/19 00:25:02    551s] setNanoRouteMode -routeWithTimingDriven         true
[01/19 00:25:02    551s] setNanoRouteMode -timingEngine                  {}
[01/19 00:25:02    551s] setDesignMode -process                          45
[01/19 00:25:02    551s] setExtractRCMode -coupling_c_th                 0.1
[01/19 00:25:02    551s] setExtractRCMode -engine                        preRoute
[01/19 00:25:02    551s] setExtractRCMode -relative_c_th                 1
[01/19 00:25:02    551s] setExtractRCMode -total_c_th                    0
[01/19 00:25:02    551s] setDelayCalMode -enable_high_fanout             true
[01/19 00:25:02    551s] setDelayCalMode -engine                         aae
[01/19 00:25:02    551s] setDelayCalMode -ignoreNetLoad                  false
[01/19 00:25:02    551s] setDelayCalMode -socv_accuracy_mode             low
[01/19 00:25:02    551s] setSIMode -separate_delta_delay_on_data         true
[01/19 00:25:02    551s] 
[01/19 00:25:02    551s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/19 00:25:02    551s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/19 00:25:02    551s] OPERPROF: Starting checkPlace at level 1, MEM:2466.6M, EPOCH TIME: 1705616702.920980
[01/19 00:25:02    551s] Processing tracks to init pin-track alignment.
[01/19 00:25:02    551s] z: 2, totalTracks: 1
[01/19 00:25:02    551s] z: 4, totalTracks: 1
[01/19 00:25:02    551s] z: 6, totalTracks: 1
[01/19 00:25:02    551s] z: 8, totalTracks: 1
[01/19 00:25:02    551s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:25:02    551s] All LLGs are deleted
[01/19 00:25:02    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:02    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:02    551s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2466.6M, EPOCH TIME: 1705616702.928983
[01/19 00:25:02    551s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2466.6M, EPOCH TIME: 1705616702.929290
[01/19 00:25:02    551s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2466.6M, EPOCH TIME: 1705616702.929732
[01/19 00:25:02    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:02    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:02    551s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2466.6M, EPOCH TIME: 1705616702.931584
[01/19 00:25:02    551s] Max number of tech site patterns supported in site array is 256.
[01/19 00:25:02    551s] Core basic site is CoreSite
[01/19 00:25:02    551s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2466.6M, EPOCH TIME: 1705616702.932108
[01/19 00:25:02    551s] After signature check, allow fast init is false, keep pre-filter is true.
[01/19 00:25:02    551s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/19 00:25:02    551s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2466.6M, EPOCH TIME: 1705616702.933996
[01/19 00:25:02    551s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:25:02    551s] SiteArray: use 819,200 bytes
[01/19 00:25:02    551s] SiteArray: current memory after site array memory allocation 2466.6M
[01/19 00:25:02    551s] SiteArray: FP blocked sites are writable
[01/19 00:25:02    551s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:25:02    551s] Atter site array init, number of instance map data is 0.
[01/19 00:25:02    551s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2466.6M, EPOCH TIME: 1705616702.938850
[01/19 00:25:02    551s] 
[01/19 00:25:02    551s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:25:02    551s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2466.6M, EPOCH TIME: 1705616702.939926
[01/19 00:25:02    551s] Begin checking placement ... (start mem=2466.6M, init mem=2466.6M)
[01/19 00:25:02    551s] Begin checking exclusive groups violation ...
[01/19 00:25:02    551s] There are 0 groups to check, max #box is 0, total #box is 0
[01/19 00:25:02    551s] Finished checking exclusive groups violations. Found 0 Vio.
[01/19 00:25:02    551s] 
[01/19 00:25:02    551s] Running CheckPlace using 1 thread in normal mode...
[01/19 00:25:03    551s] 
[01/19 00:25:03    551s] ...checkPlace normal is done!
[01/19 00:25:03    551s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2466.6M, EPOCH TIME: 1705616703.040028
[01/19 00:25:03    551s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.008, MEM:2466.6M, EPOCH TIME: 1705616703.047570
[01/19 00:25:03    551s] *info: Placed = 10595          (Fixed = 44)
[01/19 00:25:03    551s] *info: Unplaced = 0           
[01/19 00:25:03    551s] Placement Density:72.07%(35019/48591)
[01/19 00:25:03    551s] Placement Density (including fixed std cells):72.07%(35019/48591)
[01/19 00:25:03    551s] All LLGs are deleted
[01/19 00:25:03    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:25:03    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:03    551s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2466.6M, EPOCH TIME: 1705616703.051194
[01/19 00:25:03    551s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2466.6M, EPOCH TIME: 1705616703.051476
[01/19 00:25:03    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:03    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:25:03    551s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2466.6M)
[01/19 00:25:03    551s] OPERPROF: Finished checkPlace at level 1, CPU:0.130, REAL:0.132, MEM:2466.6M, EPOCH TIME: 1705616703.052936
[01/19 00:25:03    551s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/19 00:25:03    551s] 
[01/19 00:25:03    551s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/19 00:25:03    551s] *** Changed status on (45) nets in Clock.
[01/19 00:25:03    551s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2466.6M) ***
[01/19 00:25:03    551s] 
[01/19 00:25:03    551s] globalDetailRoute
[01/19 00:25:03    551s] 
[01/19 00:25:03    551s] #Start globalDetailRoute on Fri Jan 19 00:25:03 2024
[01/19 00:25:03    551s] #
[01/19 00:25:03    551s] ### Time Record (globalDetailRoute) is installed.
[01/19 00:25:03    551s] ### Time Record (Pre Callback) is installed.
[01/19 00:25:03    551s] ### Time Record (Pre Callback) is uninstalled.
[01/19 00:25:03    551s] ### Time Record (DB Import) is installed.
[01/19 00:25:03    551s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:25:03    551s] #Generating timing data, please wait...
[01/19 00:25:03    551s] #12437 total nets, 11331 already routed, 11331 will ignore in trialRoute
[01/19 00:25:03    551s] ### run_trial_route starts on Fri Jan 19 00:25:03 2024 with memory = 1983.37 (MB), peak = 2164.55 (MB)
[01/19 00:25:03    551s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[01/19 00:25:03    551s] ### dump_timing_file starts on Fri Jan 19 00:25:03 2024 with memory = 1967.39 (MB), peak = 2164.55 (MB)
[01/19 00:25:03    551s] ### extractRC starts on Fri Jan 19 00:25:03 2024 with memory = 1962.46 (MB), peak = 2164.55 (MB)
[01/19 00:25:03    551s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:25:03    551s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[01/19 00:25:03    551s] ### view default_emulate_view is active and enabled.
[01/19 00:25:03    551s] 0 out of 1 active views are pruned
[01/19 00:25:03    551s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1956.44 (MB), peak = 2164.55 (MB)
[01/19 00:25:03    551s] ### generate_timing_data starts on Fri Jan 19 00:25:03 2024 with memory = 1956.44 (MB), peak = 2164.55 (MB)
[01/19 00:25:03    551s] #Reporting timing...
[01/19 00:25:03    551s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/19 00:25:04    552s] ### report_timing starts on Fri Jan 19 00:25:04 2024 with memory = 1969.34 (MB), peak = 2164.55 (MB)
[01/19 00:25:07    555s] ### report_timing cpu:00:00:03, real:00:00:03, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:07    555s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/19 00:25:07    555s] #Stage 1: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1996.42 (MB), peak = 2164.55 (MB)
[01/19 00:25:07    555s] #Library Standard Delay: 38.00ps
[01/19 00:25:07    555s] #Slack threshold: 76.00ps
[01/19 00:25:07    555s] ### generate_net_cdm_timing starts on Fri Jan 19 00:25:07 2024 with memory = 1996.42 (MB), peak = 2164.55 (MB)
[01/19 00:25:07    555s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[01/19 00:25:07    555s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/19 00:25:07    555s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.45 (MB), peak = 2164.55 (MB)
[01/19 00:25:07    555s] ### Use bna from skp: 0
[01/19 00:25:07    555s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:25:08    556s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2004.12 (MB), peak = 2164.55 (MB)
[01/19 00:25:08    556s] #Default setup view is reset to default_emulate_view.
[01/19 00:25:08    556s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2004.13 (MB), peak = 2164.55 (MB)
[01/19 00:25:08    556s] ### generate_timing_data cpu:00:00:05, real:00:00:05, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:08    556s] #Current view: default_emulate_view 
[01/19 00:25:08    556s] #Current enabled view: default_emulate_view 
[01/19 00:25:08    557s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2003.37 (MB), peak = 2164.55 (MB)
[01/19 00:25:08    557s] ### dump_timing_file cpu:00:00:05, real:00:00:05, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:08    557s] #Done generating timing data.
[01/19 00:25:08    557s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:25:08    557s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/19 00:25:09    557s] ### Net info: total nets: 12601
[01/19 00:25:09    557s] ### Net info: dirty nets: 3
[01/19 00:25:09    557s] ### Net info: marked as disconnected nets: 0
[01/19 00:25:09    557s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/19 00:25:09    557s] #num needed restored net=0
[01/19 00:25:09    557s] #need_extraction net=0 (total=12601)
[01/19 00:25:09    557s] ### Net info: fully routed nets: 45
[01/19 00:25:09    557s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:25:09    557s] ### Net info: unrouted nets: 11286
[01/19 00:25:09    557s] ### Net info: re-extraction nets: 0
[01/19 00:25:09    557s] ### Net info: ignored nets: 0
[01/19 00:25:09    557s] ### Net info: skip routing nets: 0
[01/19 00:25:09    557s] ### import design signature (9): route=1846555637 fixed_route=1340348327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2069377534 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=2057404349 inst_pattern=1
[01/19 00:25:09    557s] ### Time Record (DB Import) is uninstalled.
[01/19 00:25:09    557s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/19 00:25:09    557s] #RTESIG:78da9594cd4ec330108439f3142bb78720b5c1bbb11dfb8a544e0850295cabd0b86da4fc
[01/19 00:25:09    557s] #       a0c439f0f6b81297a212bb3959d197f17832ded9fc63b5064698667239208a2dc2f39a88
[01/19 00:25:09    557s] #       1ba425712eee09b72897ef0fec76367f79dd50a60121a95a670fb65fc038d81e06eb5cd5
[01/19 00:25:09    557s] #       1eee7e11a3615fd48385e4b3ebea0594df6dd1543b28edbe186bf707cf39014306c9e07a
[01/19 00:25:09    557s] #       fff6a264ce35b0a7d5e3db97dd5545bdee46674febc0579901d6d8b21a9b6910b9f77066
[01/19 00:25:09    557s] #       f922647270fd38c920e93366fae83eefec2a5cf26b7012083ce592fb07927ddd15eeb26b
[01/19 00:25:09    557s] #       5212d8b13a1c0331511e2b6874302a41229cb9f07513d37543e18f79ea6aca79d0985039
[01/19 00:25:09    557s] #       c838d000a63202d40a284ad198602612790443114c166664848e1461c62795e99804a496
[01/19 00:25:09    557s] #       6135a3c2ad50a7911175b1554458b9ff83819186b9c1a81ba2b57736b8a22d8bbef4ac6d
[01/19 00:25:09    557s] #       c7e63f3203d676ad9da208c3852054de7f6826a3cf9e4d9bf78c0a6fa6a75a7cf3036fae
[01/19 00:25:09    557s] #       e9eb
[01/19 00:25:09    557s] #
[01/19 00:25:09    557s] ### Time Record (Data Preparation) is installed.
[01/19 00:25:09    557s] #RTESIG:78da9594cb4ec330104559f31523b78b20b5c133b1137b8b54560850796c2bd3b86da43c
[01/19 00:25:09    557s] #       50e22cf87b5cc4a6a8c4ae579175328feb3b339bbfafd6c008d34c2e0744b141785c1371
[01/19 00:25:09    557s] #       8db424cec52de106e5f2ed8e5dcfe64fcfaf94294048aad6d9bded17300eb687c13a57b5
[01/19 00:25:09    557s] #       fb9b5f442bd8997ab0907c745dbd80f2ab354db585d2eecc58bb3f78c10918324806d7fb
[01/19 00:25:09    557s] #       dbb3210bae803dacee5f3eedb632f5ba1b9d3d7e07feca34b0c696d5d84c83c87d0d2725
[01/19 00:25:09    557s] #       9f857401ae1f27192475c24cb7eef5ce2ec225bf042781c0532eb93f90eceaceb8f35553
[01/19 00:25:09    557s] #       2e811daafd21201315b101b50a4a2548843517de6e62da6e287c9b47afa69c070b137901
[01/19 00:25:09    557s] #       320ed480a98c00550e141551eba02612790443114c166664441c29c28c572a53310a4825
[01/19 00:25:09    557s] #       c3d1741e76457e5c1951839d478855f8170cac342c34464d8852beb2c199b6347de959db
[01/19 00:25:09    557s] #       8ecd7f6406aced5a3b4969f293f9a3c77462c2b0730873df686879a37f24164ae6150b26
[01/19 00:25:09    557s] #       535376bffa060847f6a0
[01/19 00:25:09    557s] #
[01/19 00:25:09    557s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:25:09    557s] ### Time Record (Global Routing) is installed.
[01/19 00:25:09    557s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:25:09    557s] ### Time Record (Data Preparation) is installed.
[01/19 00:25:09    557s] #Start routing data preparation on Fri Jan 19 00:25:09 2024
[01/19 00:25:09    557s] #
[01/19 00:25:09    557s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:25:09    557s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:25:09    557s] #Voltage range [0.000 - 0.900] has 12526 nets.
[01/19 00:25:09    557s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:25:09    557s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:25:09    557s] #Build and mark too close pins for the same net.
[01/19 00:25:09    557s] ### Time Record (Cell Pin Access) is installed.
[01/19 00:25:09    557s] #Rebuild pin access data for design.
[01/19 00:25:09    557s] #Initial pin access analysis.
[01/19 00:25:14    563s] #Detail pin access analysis.
[01/19 00:25:15    563s] ### Time Record (Cell Pin Access) is uninstalled.
[01/19 00:25:15    563s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:25:15    563s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:25:15    563s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:25:15    563s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:25:15    563s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2008.55 (MB), peak = 2164.55 (MB)
[01/19 00:25:15    563s] #Regenerating Ggrids automatically.
[01/19 00:25:15    563s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:25:15    563s] #Using automatically generated G-grids.
[01/19 00:25:15    563s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:25:17    565s] #Done routing data preparation.
[01/19 00:25:17    565s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2071.67 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Summary of active signal nets routing constraints set by OPT:
[01/19 00:25:17    565s] #	preferred routing layers      : 0
[01/19 00:25:17    565s] #	preferred routing layer effort: 0
[01/19 00:25:17    565s] #	preferred extra space         : 0
[01/19 00:25:17    565s] #	preferred multi-cut via       : 0
[01/19 00:25:17    565s] #	avoid detour                  : 0
[01/19 00:25:17    565s] #	expansion ratio               : 0
[01/19 00:25:17    565s] #	net priority                  : 0
[01/19 00:25:17    565s] #	s2s control                   : 0
[01/19 00:25:17    565s] #	avoid chaining                : 0
[01/19 00:25:17    565s] #	inst-based stacking via       : 0
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Summary of active signal nets routing constraints set by USER:
[01/19 00:25:17    565s] #	preferred routing layers      : 0
[01/19 00:25:17    565s] #	preferred routing layer effort     : 0
[01/19 00:25:17    565s] #	preferred extra space              : 0
[01/19 00:25:17    565s] #	preferred multi-cut via            : 0
[01/19 00:25:17    565s] #	avoid detour                       : 0
[01/19 00:25:17    565s] #	net weight                         : 0
[01/19 00:25:17    565s] #	avoid chaining                     : 0
[01/19 00:25:17    565s] #	cell-based stacking via (required) : 0
[01/19 00:25:17    565s] #	cell-based stacking via (optional) : 0
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Start timing driven prevention iteration...
[01/19 00:25:17    565s] ### td_prevention_read_timing_data starts on Fri Jan 19 00:25:17 2024 with memory = 2071.68 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #----------------------------------------------------
[01/19 00:25:17    565s] # Summary of active signal nets routing constraints
[01/19 00:25:17    565s] #+--------------------------+-----------+
[01/19 00:25:17    565s] #+--------------------------+-----------+
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #----------------------------------------------------
[01/19 00:25:17    565s] #Done timing-driven prevention
[01/19 00:25:17    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2074.66 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #Total number of trivial nets (e.g. < 2 pins) = 1270 (skipped).
[01/19 00:25:17    565s] #Total number of routable nets = 11331.
[01/19 00:25:17    565s] #Total number of nets in the design = 12601.
[01/19 00:25:17    565s] #11294 routable nets do not have any wires.
[01/19 00:25:17    565s] #37 routable nets have routed wires.
[01/19 00:25:17    565s] #11294 nets will be global routed.
[01/19 00:25:17    565s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:25:17    565s] #37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:25:17    565s] ### Time Record (Data Preparation) is installed.
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Finished routing data preparation on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Cpu time = 00:00:00
[01/19 00:25:17    565s] #Elapsed time = 00:00:00
[01/19 00:25:17    565s] #Increased memory = 0.11 (MB)
[01/19 00:25:17    565s] #Total memory = 2074.77 (MB)
[01/19 00:25:17    565s] #Peak memory = 2164.55 (MB)
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:25:17    565s] ### Time Record (Global Routing) is installed.
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Start global routing on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Start global routing initialization on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Number of eco nets is 8
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Start global routing data preparation on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 19 00:25:17 2024 with memory = 2075.43 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #Start routing resource analysis on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### init_is_bin_blocked starts on Fri Jan 19 00:25:17 2024 with memory = 2075.44 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 19 00:25:17 2024 with memory = 2076.73 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### adjust_flow_cap starts on Fri Jan 19 00:25:17 2024 with memory = 2077.17 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 19 00:25:17 2024 with memory = 2077.17 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### set_via_blocked starts on Fri Jan 19 00:25:17 2024 with memory = 2077.17 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### copy_flow starts on Fri Jan 19 00:25:17 2024 with memory = 2077.17 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #Routing resource analysis is done on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### report_flow_cap starts on Fri Jan 19 00:25:17 2024 with memory = 2077.18 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #  Resource Analysis:
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/19 00:25:17    565s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/19 00:25:17    565s] #  --------------------------------------------------------------
[01/19 00:25:17    565s] #  Metal1         H         363         947        7656    62.76%
[01/19 00:25:17    565s] #  Metal2         V        1185          75        7656     0.84%
[01/19 00:25:17    565s] #  Metal3         H        1279          31        7656     0.00%
[01/19 00:25:17    565s] #  Metal4         V        1198          62        7656     0.84%
[01/19 00:25:17    565s] #  Metal5         H        1283          27        7656     0.00%
[01/19 00:25:17    565s] #  Metal6         V        1198          62        7656     0.84%
[01/19 00:25:17    565s] #  Metal7         H        1298          12        7656     0.00%
[01/19 00:25:17    565s] #  Metal8         V        1209          51        7656     0.84%
[01/19 00:25:17    565s] #  Metal9         H        1286          24        7656     0.00%
[01/19 00:25:17    565s] #  Metal10        V         467          36        7656     4.44%
[01/19 00:25:17    565s] #  Metal11        H         427          97        7656    11.10%
[01/19 00:25:17    565s] #  --------------------------------------------------------------
[01/19 00:25:17    565s] #  Total                  11196      11.33%       84216     7.42%
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### analyze_m2_tracks starts on Fri Jan 19 00:25:17 2024 with memory = 2077.18 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### report_initial_resource starts on Fri Jan 19 00:25:17 2024 with memory = 2077.18 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### mark_pg_pins_accessibility starts on Fri Jan 19 00:25:17 2024 with memory = 2077.19 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### set_net_region starts on Fri Jan 19 00:25:17 2024 with memory = 2077.19 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Global routing data preparation is done on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.20 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] ### prepare_level starts on Fri Jan 19 00:25:17 2024 with memory = 2077.20 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### init level 1 starts on Fri Jan 19 00:25:17 2024 with memory = 2077.21 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### Level 1 hgrid = 88 X 87
[01/19 00:25:17    565s] ### prepare_level_flow starts on Fri Jan 19 00:25:17 2024 with memory = 2077.25 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Global routing initialization is done on Fri Jan 19 00:25:17 2024
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.27 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Skip 1/3 round for no nets in the round...
[01/19 00:25:17    565s] #Route nets in 2/3 round...
[01/19 00:25:17    565s] #start global routing iteration 1...
[01/19 00:25:17    565s] ### init_flow_edge starts on Fri Jan 19 00:25:17 2024 with memory = 2077.31 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### cal_flow starts on Fri Jan 19 00:25:17 2024 with memory = 2080.22 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### routing at level 1 (topmost level) iter 0
[01/19 00:25:17    565s] ### measure_qor starts on Fri Jan 19 00:25:17 2024 with memory = 2080.84 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### measure_congestion starts on Fri Jan 19 00:25:17 2024 with memory = 2080.84 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.58 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #start global routing iteration 2...
[01/19 00:25:17    565s] ### routing at level 1 (topmost level) iter 1
[01/19 00:25:17    565s] ### measure_qor starts on Fri Jan 19 00:25:17 2024 with memory = 2080.58 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### measure_congestion starts on Fri Jan 19 00:25:17 2024 with memory = 2080.58 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.58 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] #
[01/19 00:25:17    565s] #Route nets in 3/3 round...
[01/19 00:25:17    565s] #start global routing iteration 3...
[01/19 00:25:17    565s] ### init_flow_edge starts on Fri Jan 19 00:25:17 2024 with memory = 2080.58 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### cal_flow starts on Fri Jan 19 00:25:17 2024 with memory = 2080.88 (MB), peak = 2164.55 (MB)
[01/19 00:25:17    565s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:17    565s] ### routing at level 1 (topmost level) iter 0
[01/19 00:25:25    574s] ### measure_qor starts on Fri Jan 19 00:25:25 2024 with memory = 2118.52 (MB), peak = 2164.55 (MB)
[01/19 00:25:25    574s] ### measure_congestion starts on Fri Jan 19 00:25:25 2024 with memory = 2118.52 (MB), peak = 2164.55 (MB)
[01/19 00:25:25    574s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:26    574s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:26    574s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2110.54 (MB), peak = 2164.55 (MB)
[01/19 00:25:26    574s] #
[01/19 00:25:26    574s] #start global routing iteration 4...
[01/19 00:25:26    574s] ### routing at level 1 (topmost level) iter 1
[01/19 00:25:30    578s] ### measure_qor starts on Fri Jan 19 00:25:30 2024 with memory = 2118.73 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### measure_congestion starts on Fri Jan 19 00:25:30 2024 with memory = 2118.73 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2111.30 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] ### route_end starts on Fri Jan 19 00:25:30 2024 with memory = 2111.30 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Total number of trivial nets (e.g. < 2 pins) = 1270 (skipped).
[01/19 00:25:30    578s] #Total number of routable nets = 11331.
[01/19 00:25:30    578s] #Total number of nets in the design = 12601.
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #11331 routable nets have routed wires.
[01/19 00:25:30    578s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:25:30    578s] #37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Routed nets constraints summary:
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #      Default            8              8           11286  
[01/19 00:25:30    578s] #       NDR_13            0              0               0  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #        Total            8              8           11286  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Routing constraints summary of the whole design:
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #      Default           41             41           11286  
[01/19 00:25:30    578s] #       NDR_13            4              4               0  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #        Total           45             45           11286  
[01/19 00:25:30    578s] #---------------------------------------------------------
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 19 00:25:30 2024 with memory = 2111.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_base_flow starts on Fri Jan 19 00:25:30 2024 with memory = 2111.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### init_flow_edge starts on Fri Jan 19 00:25:30 2024 with memory = 2111.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_flow starts on Fri Jan 19 00:25:30 2024 with memory = 2111.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### report_overcon starts on Fri Jan 19 00:25:30 2024 with memory = 2111.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #                 OverCon       OverCon       OverCon          
[01/19 00:25:30    578s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/19 00:25:30    578s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[01/19 00:25:30    578s] #  --------------------------------------------------------------------------
[01/19 00:25:30    578s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[01/19 00:25:30    578s] #  Metal2        8(0.10%)      4(0.05%)      2(0.03%)   (0.18%)     0.42  
[01/19 00:25:30    578s] #  Metal3        3(0.04%)      2(0.03%)      0(0.00%)   (0.07%)     0.37  
[01/19 00:25:30    578s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[01/19 00:25:30    578s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.11  
[01/19 00:25:30    578s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[01/19 00:25:30    578s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[01/19 00:25:30    578s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/19 00:25:30    578s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/19 00:25:30    578s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/19 00:25:30    578s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/19 00:25:30    578s] #  --------------------------------------------------------------------------
[01/19 00:25:30    578s] #     Total     11(0.01%)      6(0.01%)      2(0.00%)   (0.02%)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[01/19 00:25:30    578s] #  Overflow after GR: 0.01% H + 0.02% V
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_base_flow starts on Fri Jan 19 00:25:30 2024 with memory = 2111.34 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### init_flow_edge starts on Fri Jan 19 00:25:30 2024 with memory = 2111.34 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_flow starts on Fri Jan 19 00:25:30 2024 with memory = 2111.34 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### generate_cong_map_content starts on Fri Jan 19 00:25:30 2024 with memory = 2111.34 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### Sync with Inovus CongMap starts on Fri Jan 19 00:25:30 2024 with memory = 2111.52 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #Hotspot report including placement blocked areas
[01/19 00:25:30    578s] OPERPROF: Starting HotSpotCal at level 1, MEM:2607.8M, EPOCH TIME: 1705616730.600347
[01/19 00:25:30    578s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/19 00:25:30    578s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/19 00:25:30    578s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/19 00:25:30    578s] [hotspot] |   Metal1(H)    |              2.00 |              6.00 |    75.23    41.04    82.08    54.72 |
[01/19 00:25:30    578s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal3(H)    |              1.00 |              1.00 |   102.59    27.36   109.44    34.20 |
[01/19 00:25:30    578s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/19 00:25:30    578s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/19 00:25:30    578s] [hotspot] |      worst     | (Metal1)     2.00 | (Metal1)     6.00 |                                     |
[01/19 00:25:30    578s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/19 00:25:30    578s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/19 00:25:30    578s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/19 00:25:30    578s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:25:30    578s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/19 00:25:30    578s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/19 00:25:30    578s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:2607.8M, EPOCH TIME: 1705616730.618653
[01/19 00:25:30    578s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### update starts on Fri Jan 19 00:25:30 2024 with memory = 2111.54 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #Complete Global Routing.
[01/19 00:25:30    578s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:25:30    578s] #Total wire length = 188825 um.
[01/19 00:25:30    578s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal1 = 162 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal2 = 49313 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal3 = 63014 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal4 = 44582 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal5 = 26785 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal6 = 4902 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal7 = 66 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:25:30    578s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:25:30    578s] #Total number of vias = 78113
[01/19 00:25:30    578s] #Up-Via Summary (total 78113):
[01/19 00:25:30    578s] #           
[01/19 00:25:30    578s] #-----------------------
[01/19 00:25:30    578s] # Metal1          39526
[01/19 00:25:30    578s] # Metal2          26597
[01/19 00:25:30    578s] # Metal3           7908
[01/19 00:25:30    578s] # Metal4           3270
[01/19 00:25:30    578s] # Metal5            804
[01/19 00:25:30    578s] # Metal6              8
[01/19 00:25:30    578s] #-----------------------
[01/19 00:25:30    578s] #                 78113 
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Total number of involved regular nets 2071
[01/19 00:25:30    578s] #Maximum src to sink distance  250.2
[01/19 00:25:30    578s] #Average of max src_to_sink distance  45.5
[01/19 00:25:30    578s] #Average of ave src_to_sink distance  28.9
[01/19 00:25:30    578s] #Total number of involved priority nets 8
[01/19 00:25:30    578s] #Maximum src to sink distance for priority net 81.5
[01/19 00:25:30    578s] #Average of max src_to_sink distance for priority net 57.9
[01/19 00:25:30    578s] #Average of ave src_to_sink distance for priority net 33.2
[01/19 00:25:30    578s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### report_overcon starts on Fri Jan 19 00:25:30 2024 with memory = 2111.97 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### report_overcon starts on Fri Jan 19 00:25:30 2024 with memory = 2111.97 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #Max overcon = 3 tracks.
[01/19 00:25:30    578s] #Total overcon = 0.02%.
[01/19 00:25:30    578s] #Worst layer Gcell overcon rate = 0.07%.
[01/19 00:25:30    578s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### global_route design signature (12): route=384873962 net_attr=2139404665
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Global routing statistics:
[01/19 00:25:30    578s] #Cpu time = 00:00:14
[01/19 00:25:30    578s] #Elapsed time = 00:00:14
[01/19 00:25:30    578s] #Increased memory = 36.79 (MB)
[01/19 00:25:30    578s] #Total memory = 2111.55 (MB)
[01/19 00:25:30    578s] #Peak memory = 2164.55 (MB)
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #Finished global routing on Fri Jan 19 00:25:30 2024
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] #
[01/19 00:25:30    578s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:25:30    578s] ### Time Record (Data Preparation) is installed.
[01/19 00:25:30    578s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:25:30    578s] ### track-assign external-init starts on Fri Jan 19 00:25:30 2024 with memory = 2110.30 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:30    578s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:30    578s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2110.31 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### track-assign engine-init starts on Fri Jan 19 00:25:30 2024 with memory = 2110.32 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:30    578s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:30    578s] ### track-assign core-engine starts on Fri Jan 19 00:25:30 2024 with memory = 2110.36 (MB), peak = 2164.55 (MB)
[01/19 00:25:30    578s] #Start Track Assignment.
[01/19 00:25:32    580s] #Done with 16906 horizontal wires in 3 hboxes and 17510 vertical wires in 3 hboxes.
[01/19 00:25:33    581s] #Done with 4051 horizontal wires in 3 hboxes and 4262 vertical wires in 3 hboxes.
[01/19 00:25:34    582s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] #Track assignment summary:
[01/19 00:25:34    582s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/19 00:25:34    582s] #------------------------------------------------------------------------
[01/19 00:25:34    582s] # Metal1       146.30 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal2     47001.90 	  0.07%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal3     60061.98 	  0.16%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal4     43475.58 	  0.03%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal5     24725.04 	  0.01%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal6      3081.63 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal7        65.07 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:34    582s] #------------------------------------------------------------------------
[01/19 00:25:34    582s] # All      178557.51  	  0.08% 	  0.00% 	  0.00%
[01/19 00:25:34    582s] #Complete Track Assignment.
[01/19 00:25:34    582s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:25:34    582s] #Total wire length = 186236 um.
[01/19 00:25:34    582s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal1 = 147 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal2 = 48648 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal3 = 61504 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal4 = 44288 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal5 = 26684 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal6 = 4900 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal7 = 65 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:25:34    582s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:25:34    582s] #Total number of vias = 78113
[01/19 00:25:34    582s] #Up-Via Summary (total 78113):
[01/19 00:25:34    582s] #           
[01/19 00:25:34    582s] #-----------------------
[01/19 00:25:34    582s] # Metal1          39526
[01/19 00:25:34    582s] # Metal2          26597
[01/19 00:25:34    582s] # Metal3           7908
[01/19 00:25:34    582s] # Metal4           3270
[01/19 00:25:34    582s] # Metal5            804
[01/19 00:25:34    582s] # Metal6              8
[01/19 00:25:34    582s] #-----------------------
[01/19 00:25:34    582s] #                 78113 
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] ### track_assign design signature (15): route=66027468
[01/19 00:25:34    582s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:34    582s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:34    582s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2110.61 (MB), peak = 2164.55 (MB)
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] #number of short segments in preferred routing layers
[01/19 00:25:34    582s] #	
[01/19 00:25:34    582s] #	
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] #Start post global route fixing for timing critical nets ...
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] ### update_timing_after_routing starts on Fri Jan 19 00:25:34 2024 with memory = 2110.91 (MB), peak = 2164.55 (MB)
[01/19 00:25:34    582s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:25:34    582s] #* Updating design timing data...
[01/19 00:25:34    582s] #Extracting RC...
[01/19 00:25:34    582s] Un-suppress "**WARN ..." messages.
[01/19 00:25:34    582s] #
[01/19 00:25:34    582s] #Start tQuantus RC extraction...
[01/19 00:25:34    582s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/19 00:25:34    582s] #Extract in track assign mode
[01/19 00:25:34    582s] #Start building rc corner(s)...
[01/19 00:25:34    582s] #Number of RC Corner = 1
[01/19 00:25:34    582s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/19 00:25:34    582s] #METAL_1 -> Metal1 (1)
[01/19 00:25:34    582s] #METAL_2 -> Metal2 (2)
[01/19 00:25:34    582s] #METAL_3 -> Metal3 (3)
[01/19 00:25:34    582s] #METAL_4 -> Metal4 (4)
[01/19 00:25:34    582s] #METAL_5 -> Metal5 (5)
[01/19 00:25:34    582s] #METAL_6 -> Metal6 (6)
[01/19 00:25:34    582s] #METAL_7 -> Metal7 (7)
[01/19 00:25:34    582s] #METAL_8 -> Metal8 (8)
[01/19 00:25:34    582s] #METAL_9 -> Metal9 (9)
[01/19 00:25:34    582s] #METAL_10 -> Metal10 (10)
[01/19 00:25:34    582s] #METAL_11 -> Metal11 (11)
[01/19 00:25:34    582s] #SADV_On
[01/19 00:25:34    582s] # Corner(s) : 
[01/19 00:25:34    582s] #default_emulate_rc_corner [125.00]
[01/19 00:25:35    583s] # Corner id: 0
[01/19 00:25:35    583s] # Layout Scale: 1.000000
[01/19 00:25:35    583s] # Has Metal Fill model: yes
[01/19 00:25:35    583s] # Temperature was set
[01/19 00:25:35    583s] # Temperature : 125.000000
[01/19 00:25:35    583s] # Ref. Temp   : 25.000000
[01/19 00:25:35    583s] #SADV_Off
[01/19 00:25:35    583s] #total pattern=286 [11, 792]
[01/19 00:25:35    583s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/19 00:25:35    583s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/19 00:25:35    583s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/19 00:25:35    583s] #number model r/c [1,1] [11,792] read
[01/19 00:25:35    583s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2114.36 (MB), peak = 2164.55 (MB)
[01/19 00:25:37    585s] #Finish check_net_pin_list step Enter extract
[01/19 00:25:37    585s] #Start init net ripin tree building
[01/19 00:25:37    585s] #Finish init net ripin tree building
[01/19 00:25:37    585s] #Cpu time = 00:00:00
[01/19 00:25:37    585s] #Elapsed time = 00:00:00
[01/19 00:25:37    585s] #Increased memory = 0.21 (MB)
[01/19 00:25:37    585s] #Total memory = 2119.59 (MB)
[01/19 00:25:37    585s] #Peak memory = 2164.55 (MB)
[01/19 00:25:37    585s] #begin processing metal fill model file
[01/19 00:25:37    585s] #end processing metal fill model file
[01/19 00:25:37    585s] ### track-assign external-init starts on Fri Jan 19 00:25:37 2024 with memory = 2119.60 (MB), peak = 2164.55 (MB)
[01/19 00:25:37    585s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:37    585s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:37    585s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:37    585s] ### track-assign engine-init starts on Fri Jan 19 00:25:37 2024 with memory = 2119.61 (MB), peak = 2164.55 (MB)
[01/19 00:25:37    585s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:37    585s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:37    585s] #
[01/19 00:25:37    585s] #Start Post Track Assignment Wire Spread.
[01/19 00:25:38    585s] #Done with 5212 horizontal wires in 3 hboxes and 5127 vertical wires in 3 hboxes.
[01/19 00:25:38    585s] #Complete Post Track Assignment Wire Spread.
[01/19 00:25:38    585s] #
[01/19 00:25:38    585s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:38    586s] #Length limit = 200 pitches
[01/19 00:25:38    586s] #opt mode = 2
[01/19 00:25:38    586s] #Finish check_net_pin_list step Fix net pin list
[01/19 00:25:38    586s] #Start generate extraction boxes.
[01/19 00:25:38    586s] #
[01/19 00:25:38    586s] #Extract using 30 x 30 Hboxes
[01/19 00:25:38    586s] #4x4 initial hboxes
[01/19 00:25:38    586s] #Use area based hbox pruning.
[01/19 00:25:38    586s] #0/0 hboxes pruned.
[01/19 00:25:38    586s] #Complete generating extraction boxes.
[01/19 00:25:38    586s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/19 00:25:38    586s] #Process 0 special clock nets for rc extraction
[01/19 00:25:38    586s] #WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[8] of net 273(pcpi_rs1[8]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[20] of net 287(pcpi_rs1[20]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[26] of net 288(pcpi_rs1[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[12] of net 289(pcpi_rs1[12]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[17] of net 290(pcpi_rs1[17]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[7] of net 306(pcpi_rs1[7]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[5] of net 307(pcpi_rs1[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[1] of net 308(pcpi_rs1[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[25] of net 313(pcpi_rs1[25]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[16] of net 314(pcpi_rs1[16]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[23] of net 315(pcpi_rs1[23]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[27] of net 316(pcpi_rs1[27]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[24] of net 317(pcpi_rs1[24]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[14] of net 318(pcpi_rs1[14]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[22] of net 319(pcpi_rs1[22]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[19] of net 320(pcpi_rs1[19]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[21] of net 321(pcpi_rs1[21]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[18] of net 322(pcpi_rs1[18]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[6] of net 324(pcpi_rs1[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[9] of net 325(pcpi_rs1[9]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[10] of net 327(pcpi_rs1[10]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[31] of net 338(pcpi_rs1[31]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[13] of net 339(pcpi_rs1[13]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[31] of net 340(pcpi_rs2[31]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[11] of net 341(pcpi_rs1[11]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[4] of net 344(pcpi_rs1[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[3] of net 346(pcpi_rs1[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[30] of net 362(pcpi_rs1[30]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[2] of net 364(pcpi_rs1[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[28] of net 375(pcpi_rs1[28]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[29] of net 377(pcpi_rs1[29]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[0] of net 378(pcpi_rs1[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[11] of net 379(pcpi_rs2[11]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[10] of net 380(pcpi_rs2[10]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[13] of net 381(pcpi_rs2[13]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs1[15] of net 382(pcpi_rs1[15]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[9] of net 383(pcpi_rs2[9]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[14] of net 384(pcpi_rs2[14]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[23] of net 405(pcpi_rs2[23]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[22] of net 406(pcpi_rs2[22]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[21] of net 407(pcpi_rs2[21]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[20] of net 408(pcpi_rs2[20]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[18] of net 409(pcpi_rs2[18]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[17] of net 410(pcpi_rs2[17]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[19] of net 411(pcpi_rs2[19]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[8] of net 412(pcpi_rs2[8]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[12] of net 414(pcpi_rs2[12]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[16] of net 415(pcpi_rs2[16]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[24] of net 431(pcpi_rs2[24]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[27] of net 432(pcpi_rs2[27]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[30] of net 433(pcpi_rs2[30]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[15] of net 434(pcpi_rs2[15]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[29] of net 435(pcpi_rs2[29]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[28] of net 436(pcpi_rs2[28]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[26] of net 462(pcpi_rs2[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_rs2[25] of net 464(pcpi_rs2[25]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[25] of net 632(mem_rdata[25]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[24] of net 636(mem_rdata[24]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[30] of net 637(mem_rdata[30]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[29] of net 642(mem_rdata[29]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[26] of net 654(mem_rdata[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[12] of net 665(pcpi_insn[12]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[13] of net 716(pcpi_insn[13]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[20] of net 744(mem_rdata[20]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[23] of net 746(mem_rdata[23]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[18] of net 747(mem_rdata[18]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[22] of net 749(mem_rdata[22]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[21] of net 753(mem_rdata[21]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[28] of net 755(mem_rdata[28]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[31] of net 763(mem_rdata[31]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[27] of net 765(mem_rdata[27]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[19] of net 771(mem_rdata[19]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 833(mem_la_wstrb[0]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[16] of net 889(mem_rdata[16]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[14] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[14] of net 894(mem_rdata[14]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[17] of net 897(mem_rdata[17]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[12] of net 898(mem_rdata[12]) into rc tree
[01/19 00:25:38    586s] #WARNING (NREX-80) Net mem_rdata[13] does not have a driver pin. It may have incomplete route.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[13] of net 902(mem_rdata[13]) into rc tree
[01/19 00:25:38    586s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[01/19 00:25:38    586s] #To increase the message display limit, refer to the product command reference manual.
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[9] of net 912(mem_rdata[9]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[8] of net 920(mem_rdata[8]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[10] of net 921(mem_rdata[10]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[11] of net 922(mem_rdata[11]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[15] of net 949(mem_rdata[15]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[1] of net 965(mem_rdata[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[0] of net 975(mem_rdata[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_valid of net 1063(pcpi_valid) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_valid of net 1177(mem_valid) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:clk of net 1201(clk) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[7] of net 1275(mem_rdata[7]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[5] of net 1304(mem_rdata[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[4] of net 1312(mem_rdata[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[2] of net 1315(mem_rdata[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[30] of net 1362(pcpi_insn[30]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[6] of net 1368(mem_rdata[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_rdata[3] of net 1374(mem_rdata[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[0] of net 1419(pcpi_insn[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[3] of net 1511(pcpi_insn[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[26] of net 1546(pcpi_insn[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[5] of net 1577(pcpi_insn[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[6] of net 1592(pcpi_insn[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[29] of net 1637(pcpi_insn[29]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[28] of net 1646(pcpi_insn[28]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[1] of net 1655(pcpi_insn[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[31] of net 1666(pcpi_insn[31]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[27] of net 1668(pcpi_insn[27]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_ready of net 1806(mem_ready) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[2] of net 1824(pcpi_insn[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_ready of net 1840(pcpi_ready) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[4] of net 1843(pcpi_insn[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[4] of net 2525(mem_la_addr[4]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[21] of net 2628(mem_la_addr[21]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[3] of net 2730(mem_la_addr[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[5] of net 2732(mem_la_addr[5]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[19] of net 2893(mem_la_addr[19]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[22] of net 2894(mem_la_addr[22]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[20] of net 2954(mem_la_addr[20]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[26] of net 2999(mem_la_wdata[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[21] of net 3146(mem_wdata[21]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3196(mem_la_wdata[27]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[25] of net 3271(pcpi_insn[25]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[2] of net 3297(mem_la_addr[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3323(mem_la_wstrb[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[19] of net 3358(mem_wdata[19]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[25] of net 3422(mem_la_addr[25]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[22] of net 3515(mem_wdata[22]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[17] of net 3566(mem_la_addr[17]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3579(mem_la_wdata[28]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[27] of net 3624(mem_la_addr[27]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wstrb[0] of net 3627(mem_wstrb[0]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wstrb[2] of net 3628(mem_wstrb[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[16] of net 3629(mem_la_addr[16]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[23] of net 3701(mem_la_addr[23]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[30] of net 3728(mem_la_wdata[30]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3744(mem_la_wdata[24]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[18] of net 3762(mem_la_addr[18]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3772(mem_la_wdata[25]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[12] of net 3797(mem_wdata[12]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[6] of net 3817(mem_la_addr[6]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[14] of net 3873(mem_la_addr[14]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[24] of net 3874(mem_la_addr[24]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[10] of net 3875(mem_la_addr[10]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[8] of net 3876(mem_la_addr[8]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[11] of net 3916(mem_la_addr[11]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[7] of net 3939(mem_la_addr[7]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_instr of net 3970(mem_instr) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wstrb[1] of net 3973(mem_wstrb[1]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[26] of net 4012(mem_la_addr[26]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_read of net 4013(mem_la_read) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[11] of net 4071(mem_wdata[11]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[31] of net 4076(mem_la_addr[31]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:trap of net 4091(trap) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wstrb[3] of net 4100(mem_wstrb[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 4104(mem_la_wstrb[3]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[20] of net 4141(mem_wdata[20]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[29] of net 4201(mem_la_wdata[29]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[28] of net 4202(mem_la_addr[28]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[9] of net 4226(mem_la_addr[9]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[15] of net 4254(mem_wdata[15]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[17] of net 4267(mem_wdata[17]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[29] of net 4271(mem_la_addr[29]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[9] of net 4322(mem_wdata[9]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[13] of net 4323(mem_wdata[13]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:pcpi_insn[14] of net 4345(pcpi_insn[14]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[13] of net 4358(mem_la_addr[13]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[18] of net 4359(mem_wdata[18]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[14] of net 4360(mem_wdata[14]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 4373(mem_la_wstrb[2]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[30] of net 4378(mem_la_addr[30]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_wdata[31] of net 4429(mem_la_wdata[31]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[15] of net 4440(mem_la_addr[15]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[16] of net 4443(mem_wdata[16]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_la_addr[12] of net 4447(mem_la_addr[12]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[23] of net 4453(mem_wdata[23]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[10] of net 4463(mem_wdata[10]) into rc tree
[01/19 00:25:38    586s] #Need to add unplaced ipin PIN:mem_wdata[8] of net 4464(mem_wdata[8]) into rc tree
[01/19 00:25:38    586s] #Total 11331 nets were built. 216 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/19 00:25:42    590s] #Run Statistics for Extraction:
[01/19 00:25:42    590s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[01/19 00:25:42    590s] #   Increased memory =    47.62 (MB), total memory =  2166.69 (MB), peak memory =  2166.83 (MB)
[01/19 00:25:42    590s] #
[01/19 00:25:42    590s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/19 00:25:42    590s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2132.88 (MB), peak = 2166.84 (MB)
[01/19 00:25:42    590s] #RC Statistics: 52477 Res, 33974 Ground Cap, 3898 XCap (Edge to Edge)
[01/19 00:25:42    590s] #RC V/H edge ratio: 0.42, Avg V/H Edge Length: 2966.58 (34990), Avg L-Edge Length: 13204.85 (10673)
[01/19 00:25:42    590s] #Register nets and terms for rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d
[01/19 00:25:43    590s] #Finish registering nets and terms for rcdb.
[01/19 00:25:43    590s] #Start writing RC data.
[01/19 00:25:43    591s] #Finish writing RC data
[01/19 00:25:43    591s] #Finish writing rcdb with 74868 nodes, 63537 edges, and 8618 xcaps
[01/19 00:25:43    591s] #216 inserted nodes are removed
[01/19 00:25:43    591s] ### track-assign external-init starts on Fri Jan 19 00:25:43 2024 with memory = 2146.12 (MB), peak = 2166.84 (MB)
[01/19 00:25:43    591s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:43    591s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:43    591s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:43    591s] ### track-assign engine-init starts on Fri Jan 19 00:25:43 2024 with memory = 2146.12 (MB), peak = 2166.84 (MB)
[01/19 00:25:43    591s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:43    591s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:43    591s] #Remove Post Track Assignment Wire Spread
[01/19 00:25:43    591s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:43    591s] Restoring parasitic data from file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d' ...
[01/19 00:25:43    591s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d' for reading (mem: 2666.137M)
[01/19 00:25:43    591s] Reading RCDB with compressed RC data.
[01/19 00:25:43    591s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d' for content verification (mem: 2666.137M)
[01/19 00:25:43    591s] Reading RCDB with compressed RC data.
[01/19 00:25:43    591s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d': 0 access done (mem: 2666.137M)
[01/19 00:25:43    591s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d': 0 access done (mem: 2666.137M)
[01/19 00:25:43    591s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2666.137M)
[01/19 00:25:43    591s] Following multi-corner parasitics specified:
[01/19 00:25:43    591s] 	/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d (rcdb)
[01/19 00:25:43    591s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d' for reading (mem: 2666.137M)
[01/19 00:25:43    591s] Reading RCDB with compressed RC data.
[01/19 00:25:43    591s] 		Cell picorv32 has rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d specified
[01/19 00:25:43    591s] Cell picorv32, hinst 
[01/19 00:25:43    591s] processing rcdb (/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d) for hinst (top) of cell (picorv32);
[01/19 00:25:43    591s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_4JfQLn.rcdb.d': 0 access done (mem: 2666.137M)
[01/19 00:25:43    591s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2642.137M)
[01/19 00:25:43    591s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_c97WGz.rcdb.d/picorv32.rcdb.d' for reading (mem: 2642.137M)
[01/19 00:25:43    591s] Reading RCDB with compressed RC data.
[01/19 00:25:44    591s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_c97WGz.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2642.137M)
[01/19 00:25:44    591s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2642.137M)
[01/19 00:25:44    591s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2642.137M)
[01/19 00:25:44    591s] #
[01/19 00:25:44    591s] #Restore RCDB.
[01/19 00:25:44    591s] ### track-assign external-init starts on Fri Jan 19 00:25:44 2024 with memory = 2136.42 (MB), peak = 2166.84 (MB)
[01/19 00:25:44    591s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:44    591s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:44    591s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:44    591s] ### track-assign engine-init starts on Fri Jan 19 00:25:44 2024 with memory = 2136.42 (MB), peak = 2166.84 (MB)
[01/19 00:25:44    591s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:44    591s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:44    591s] #Remove Post Track Assignment Wire Spread
[01/19 00:25:44    591s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:44    591s] #
[01/19 00:25:44    591s] #Complete tQuantus RC extraction.
[01/19 00:25:44    591s] #Cpu time = 00:00:10
[01/19 00:25:44    591s] #Elapsed time = 00:00:10
[01/19 00:25:44    591s] #Increased memory = 24.46 (MB)
[01/19 00:25:44    591s] #Total memory = 2135.37 (MB)
[01/19 00:25:44    591s] #Peak memory = 2166.84 (MB)
[01/19 00:25:44    591s] #
[01/19 00:25:44    591s] Un-suppress "**WARN ..." messages.
[01/19 00:25:44    591s] #RC Extraction Completed...
[01/19 00:25:44    591s] ### update_timing starts on Fri Jan 19 00:25:44 2024 with memory = 2135.37 (MB), peak = 2166.84 (MB)
[01/19 00:25:44    592s] AAE_INFO: switching -siAware from false to true ...
[01/19 00:25:44    592s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/19 00:25:44    592s] ### generate_timing_data starts on Fri Jan 19 00:25:44 2024 with memory = 2117.64 (MB), peak = 2166.84 (MB)
[01/19 00:25:44    592s] #Reporting timing...
[01/19 00:25:44    592s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/19 00:25:44    592s] ### report_timing starts on Fri Jan 19 00:25:44 2024 with memory = 2117.65 (MB), peak = 2166.84 (MB)
[01/19 00:25:50    598s] ### report_timing cpu:00:00:06, real:00:00:05, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:50    598s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/19 00:25:50    598s] #Stage 1: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2143.83 (MB), peak = 2167.46 (MB)
[01/19 00:25:50    598s] #Library Standard Delay: 38.00ps
[01/19 00:25:50    598s] #Slack threshold: 0.00ps
[01/19 00:25:50    598s] ### generate_net_cdm_timing starts on Fri Jan 19 00:25:50 2024 with memory = 2143.83 (MB), peak = 2167.46 (MB)
[01/19 00:25:50    598s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:50    598s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/19 00:25:50    598s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2144.88 (MB), peak = 2167.46 (MB)
[01/19 00:25:50    598s] ### Use bna from skp: 0
[01/19 00:25:50    598s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2145.53 (MB), peak = 2167.46 (MB)
[01/19 00:25:50    598s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/19 00:25:51    599s] Worst slack reported in the design = 6.286400 (late)
[01/19 00:25:51    599s] *** writeDesignTiming (0:00:00.8) ***
[01/19 00:25:51    599s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2145.95 (MB), peak = 2167.46 (MB)
[01/19 00:25:51    599s] Un-suppress "**WARN ..." messages.
[01/19 00:25:51    599s] ### generate_timing_data cpu:00:00:07, real:00:00:07, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:52    600s] #Number of victim nets: 0
[01/19 00:25:52    600s] #Number of aggressor nets: 0
[01/19 00:25:52    600s] #Number of weak nets: 0
[01/19 00:25:52    600s] #Number of critical nets: 0
[01/19 00:25:52    600s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/19 00:25:52    600s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/19 00:25:52    600s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/19 00:25:52    600s] #Total number of nets: 11331
[01/19 00:25:52    600s] ### update_timing cpu:00:00:08, real:00:00:08, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:52    600s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:25:52    600s] ### update_timing_after_routing cpu:00:00:18, real:00:00:18, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:52    600s] #Total number of significant detoured timing critical nets is 0
[01/19 00:25:52    600s] #Total number of selected detoured timing critical nets is 0
[01/19 00:25:52    600s] #
[01/19 00:25:52    600s] #----------------------------------------------------
[01/19 00:25:52    600s] # Summary of active signal nets routing constraints
[01/19 00:25:52    600s] #+--------------------------+-----------+
[01/19 00:25:52    600s] #+--------------------------+-----------+
[01/19 00:25:52    600s] #
[01/19 00:25:52    600s] #----------------------------------------------------
[01/19 00:25:52    600s] ### run_free_timing_graph starts on Fri Jan 19 00:25:52 2024 with memory = 2145.98 (MB), peak = 2167.46 (MB)
[01/19 00:25:52    600s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:25:52    600s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:25:52    600s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:2.1 GB, peak:2.1 GB
[01/19 00:25:52    600s] ### run_build_timing_graph starts on Fri Jan 19 00:25:52 2024 with memory = 2128.03 (MB), peak = 2167.46 (MB)
[01/19 00:25:52    600s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:25:52    600s] Current (total cpu=0:10:01, real=0:35:17, peak res=2167.5M, current mem=2069.7M)
[01/19 00:25:53    600s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2080.4M, current mem=2080.4M)
[01/19 00:25:53    600s] Current (total cpu=0:10:01, real=0:35:18, peak res=2167.5M, current mem=2080.4M)
[01/19 00:25:53    600s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:25:53    600s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:53    600s] ### track-assign external-init starts on Fri Jan 19 00:25:53 2024 with memory = 2080.59 (MB), peak = 2167.46 (MB)
[01/19 00:25:53    600s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:53    600s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:53    600s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:53    600s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.59 (MB), peak = 2167.46 (MB)
[01/19 00:25:53    600s] #* Importing design timing data...
[01/19 00:25:53    600s] #Number of victim nets: 0
[01/19 00:25:53    600s] #Number of aggressor nets: 0
[01/19 00:25:53    600s] #Number of weak nets: 0
[01/19 00:25:53    600s] #Number of critical nets: 0
[01/19 00:25:53    600s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/19 00:25:53    600s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/19 00:25:53    600s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/19 00:25:53    600s] #Total number of nets: 11331
[01/19 00:25:53    600s] ### track-assign engine-init starts on Fri Jan 19 00:25:53 2024 with memory = 2080.60 (MB), peak = 2167.46 (MB)
[01/19 00:25:53    600s] ### Time Record (Track Assignment) is installed.
[01/19 00:25:53    600s] #
[01/19 00:25:53    600s] #timing driven effort level: 3
[01/19 00:25:53    600s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:53    600s] ### track-assign core-engine starts on Fri Jan 19 00:25:53 2024 with memory = 2080.61 (MB), peak = 2167.46 (MB)
[01/19 00:25:53    600s] #Start Track Assignment With Timing Driven.
[01/19 00:25:53    601s] #Done with 652 horizontal wires in 3 hboxes and 583 vertical wires in 3 hboxes.
[01/19 00:25:54    602s] #Done with 140 horizontal wires in 3 hboxes and 138 vertical wires in 3 hboxes.
[01/19 00:25:54    602s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/19 00:25:54    602s] #
[01/19 00:25:54    602s] #Track assignment summary:
[01/19 00:25:54    602s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/19 00:25:54    602s] #------------------------------------------------------------------------
[01/19 00:25:54    602s] # Metal1       146.10 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal2     46963.49 	  0.02%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal3     60036.34 	  0.13%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal4     43475.85 	  0.02%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal5     24720.14 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal6      3081.50 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal7        65.07 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[01/19 00:25:54    602s] #------------------------------------------------------------------------
[01/19 00:25:54    602s] # All      178488.50  	  0.06% 	  0.00% 	  0.00%
[01/19 00:25:54    602s] #Complete Track Assignment With Timing Driven.
[01/19 00:25:54    602s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:25:54    602s] #Total wire length = 186216 um.
[01/19 00:25:54    602s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal1 = 147 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal2 = 48635 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal3 = 61497 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal4 = 44291 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal5 = 26681 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal6 = 4900 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal7 = 65 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:25:54    602s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:25:54    602s] #Total number of vias = 78113
[01/19 00:25:54    602s] #Up-Via Summary (total 78113):
[01/19 00:25:54    602s] #           
[01/19 00:25:54    602s] #-----------------------
[01/19 00:25:54    602s] # Metal1          39526
[01/19 00:25:54    602s] # Metal2          26597
[01/19 00:25:54    602s] # Metal3           7908
[01/19 00:25:54    602s] # Metal4           3270
[01/19 00:25:54    602s] # Metal5            804
[01/19 00:25:54    602s] # Metal6              8
[01/19 00:25:54    602s] #-----------------------
[01/19 00:25:54    602s] #                 78113 
[01/19 00:25:54    602s] #
[01/19 00:25:54    602s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:2.0 GB, peak:2.1 GB
[01/19 00:25:54    602s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:25:54    602s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2080.70 (MB), peak = 2167.46 (MB)
[01/19 00:25:54    602s] #
[01/19 00:25:54    602s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/19 00:25:54    602s] #Cpu time = 00:00:45
[01/19 00:25:54    602s] #Elapsed time = 00:00:46
[01/19 00:25:54    602s] #Increased memory = 76.46 (MB)
[01/19 00:25:54    602s] #Total memory = 2080.70 (MB)
[01/19 00:25:54    602s] #Peak memory = 2167.46 (MB)
[01/19 00:25:54    602s] ### Time Record (Detail Routing) is installed.
[01/19 00:25:54    602s] #Start reading timing information from file .timing_file_26088.tif.gz ...
[01/19 00:25:54    602s] #Read in timing information for 409 ports, 10595 instances from timing file .timing_file_26088.tif.gz.
[01/19 00:25:55    602s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:25:55    602s] #
[01/19 00:25:55    602s] #Start Detail Routing..
[01/19 00:25:55    602s] #start initial detail routing ...
[01/19 00:25:55    602s] ### Design has 8 dirty nets, 13662 dirty-areas)
[01/19 00:27:25    692s] #   number of violations = 148
[01/19 00:27:25    692s] #
[01/19 00:27:25    692s] #    By Layer and Type :
[01/19 00:27:25    692s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/19 00:27:25    692s] #	Metal1        1       11      110        0        1      123
[01/19 00:27:25    692s] #	Metal2        1        0       23        0        0       24
[01/19 00:27:25    692s] #	Metal3        0        0        0        0        0        0
[01/19 00:27:25    692s] #	Metal4        0        0        0        1        0        1
[01/19 00:27:25    692s] #	Totals        2       11      133        1        1      148
[01/19 00:27:25    692s] #3556 out of 10595 instances (33.6%) need to be verified(marked ipoed), dirty area = 11.8%.
[01/19 00:27:32    699s] ### Routing stats: routing = 88.11% drc-check-only = 1.96% dirty-area = 69.95%
[01/19 00:27:32    699s] #   number of violations = 148
[01/19 00:27:32    699s] #
[01/19 00:27:32    699s] #    By Layer and Type :
[01/19 00:27:32    699s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/19 00:27:32    699s] #	Metal1        1       11      110        0        1      123
[01/19 00:27:32    699s] #	Metal2        1        0       23        0        0       24
[01/19 00:27:32    699s] #	Metal3        0        0        0        0        0        0
[01/19 00:27:32    699s] #	Metal4        0        0        0        1        0        1
[01/19 00:27:32    699s] #	Totals        2       11      133        1        1      148
[01/19 00:27:32    699s] #cpu time = 00:01:37, elapsed time = 00:01:37, memory = 2077.11 (MB), peak = 2187.70 (MB)
[01/19 00:27:33    701s] #start 1st optimization iteration ...
[01/19 00:27:39    707s] ### Routing stats: routing = 88.11% drc-check-only = 1.96% dirty-area = 69.95%
[01/19 00:27:39    707s] #   number of violations = 19
[01/19 00:27:39    707s] #
[01/19 00:27:39    707s] #    By Layer and Type :
[01/19 00:27:39    707s] #	         MetSpc    Short     Loop      Mar   Totals
[01/19 00:27:39    707s] #	Metal1        0        0        0        0        0
[01/19 00:27:39    707s] #	Metal2        1       16        0        1       18
[01/19 00:27:39    707s] #	Metal3        0        0        0        0        0
[01/19 00:27:39    707s] #	Metal4        0        0        1        0        1
[01/19 00:27:39    707s] #	Totals        1       16        1        1       19
[01/19 00:27:39    707s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2078.52 (MB), peak = 2187.70 (MB)
[01/19 00:27:40    707s] #Complete Detail Routing.
[01/19 00:27:40    707s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:27:40    707s] #Total wire length = 199630 um.
[01/19 00:27:40    707s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal1 = 3034 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal2 = 59215 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal3 = 62298 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal4 = 44356 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal5 = 25575 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal6 = 5091 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:27:40    707s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:27:40    707s] #Total number of vias = 84886
[01/19 00:27:40    707s] #Total number of multi-cut vias = 57631 ( 67.9%)
[01/19 00:27:40    707s] #Total number of single cut vias = 27255 ( 32.1%)
[01/19 00:27:40    707s] #Up-Via Summary (total 84886):
[01/19 00:27:40    707s] #                   single-cut          multi-cut      Total
[01/19 00:27:40    707s] #-----------------------------------------------------------
[01/19 00:27:40    707s] # Metal1         13215 ( 32.1%)     27927 ( 67.9%)      41142
[01/19 00:27:40    707s] # Metal2          9384 ( 30.6%)     21318 ( 69.4%)      30702
[01/19 00:27:40    707s] # Metal3          2982 ( 33.3%)      5970 ( 66.7%)       8952
[01/19 00:27:40    707s] # Metal4          1141 ( 35.3%)      2091 ( 64.7%)       3232
[01/19 00:27:40    707s] # Metal5           533 ( 62.6%)       319 ( 37.4%)        852
[01/19 00:27:40    707s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:27:40    707s] #-----------------------------------------------------------
[01/19 00:27:40    707s] #                27255 ( 32.1%)     57631 ( 67.9%)      84886 
[01/19 00:27:40    707s] #
[01/19 00:27:40    707s] #Total number of DRC violations = 19
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal1 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal2 = 18
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal3 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal4 = 1
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal5 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal6 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal7 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal8 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal9 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal10 = 0
[01/19 00:27:40    707s] #Total number of violations on LAYER Metal11 = 0
[01/19 00:27:40    707s] ### Time Record (Detail Routing) is uninstalled.
[01/19 00:27:40    707s] #Cpu time = 00:01:45
[01/19 00:27:40    707s] #Elapsed time = 00:01:45
[01/19 00:27:40    707s] #Increased memory = -2.17 (MB)
[01/19 00:27:40    707s] #Total memory = 2078.53 (MB)
[01/19 00:27:40    707s] #Peak memory = 2187.70 (MB)
[01/19 00:27:41    709s] ### Time Record (Post Route Wire Spreading) is installed.
[01/19 00:27:41    709s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:27:41    709s] #
[01/19 00:27:41    709s] #Start Post Route wire spreading..
[01/19 00:27:41    709s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:27:41    709s] #
[01/19 00:27:41    709s] #Start DRC checking..
[01/19 00:27:47    715s] #   number of violations = 19
[01/19 00:27:47    715s] #
[01/19 00:27:47    715s] #    By Layer and Type :
[01/19 00:27:47    715s] #	         MetSpc    Short     Loop      Mar   Totals
[01/19 00:27:47    715s] #	Metal1        0        0        0        0        0
[01/19 00:27:47    715s] #	Metal2        1       16        0        1       18
[01/19 00:27:47    715s] #	Metal3        0        0        0        0        0
[01/19 00:27:47    715s] #	Metal4        0        0        1        0        1
[01/19 00:27:47    715s] #	Totals        1       16        1        1       19
[01/19 00:27:47    715s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2078.33 (MB), peak = 2187.70 (MB)
[01/19 00:27:47    715s] #CELL_VIEW picorv32,init has 19 DRC violations
[01/19 00:27:47    715s] #Total number of DRC violations = 19
[01/19 00:27:47    715s] #Total number of process antenna violations = 0
[01/19 00:27:47    715s] #Total number of net violated process antenna rule = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal1 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal2 = 18
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal3 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal4 = 1
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal5 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal6 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal7 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal8 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal9 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal10 = 0
[01/19 00:27:47    715s] #Total number of violations on LAYER Metal11 = 0
[01/19 00:27:47    715s] #
[01/19 00:27:47    715s] #Start data preparation for wire spreading...
[01/19 00:27:47    715s] #
[01/19 00:27:47    715s] #Data preparation is done on Fri Jan 19 00:27:47 2024
[01/19 00:27:47    715s] #
[01/19 00:27:47    715s] ### track-assign engine-init starts on Fri Jan 19 00:27:47 2024 with memory = 2078.33 (MB), peak = 2187.70 (MB)
[01/19 00:27:47    715s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:27:47    715s] #
[01/19 00:27:47    715s] #Start Post Route Wire Spread.
[01/19 00:27:49    716s] #Done with 2726 horizontal wires in 6 hboxes and 2788 vertical wires in 6 hboxes.
[01/19 00:27:49    716s] #Complete Post Route Wire Spread.
[01/19 00:27:49    716s] #
[01/19 00:27:49    716s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:27:49    716s] #Total wire length = 201846 um.
[01/19 00:27:49    716s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal1 = 3045 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal2 = 59674 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal3 = 63138 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal4 = 45024 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal5 = 25800 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal6 = 5103 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:27:49    716s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:27:49    716s] #Total number of vias = 84886
[01/19 00:27:49    716s] #Total number of multi-cut vias = 57631 ( 67.9%)
[01/19 00:27:49    716s] #Total number of single cut vias = 27255 ( 32.1%)
[01/19 00:27:49    716s] #Up-Via Summary (total 84886):
[01/19 00:27:49    716s] #                   single-cut          multi-cut      Total
[01/19 00:27:49    716s] #-----------------------------------------------------------
[01/19 00:27:49    716s] # Metal1         13215 ( 32.1%)     27927 ( 67.9%)      41142
[01/19 00:27:49    716s] # Metal2          9384 ( 30.6%)     21318 ( 69.4%)      30702
[01/19 00:27:49    716s] # Metal3          2982 ( 33.3%)      5970 ( 66.7%)       8952
[01/19 00:27:49    716s] # Metal4          1141 ( 35.3%)      2091 ( 64.7%)       3232
[01/19 00:27:49    716s] # Metal5           533 ( 62.6%)       319 ( 37.4%)        852
[01/19 00:27:49    716s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:27:49    716s] #-----------------------------------------------------------
[01/19 00:27:49    716s] #                27255 ( 32.1%)     57631 ( 67.9%)      84886 
[01/19 00:27:49    716s] #
[01/19 00:27:49    717s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:27:49    717s] #
[01/19 00:27:49    717s] #Start DRC checking..
[01/19 00:27:55    723s] #   number of violations = 19
[01/19 00:27:55    723s] #
[01/19 00:27:55    723s] #    By Layer and Type :
[01/19 00:27:55    723s] #	         MetSpc    Short     Loop      Mar   Totals
[01/19 00:27:55    723s] #	Metal1        0        0        0        0        0
[01/19 00:27:55    723s] #	Metal2        1       16        0        1       18
[01/19 00:27:55    723s] #	Metal3        0        0        0        0        0
[01/19 00:27:55    723s] #	Metal4        0        0        1        0        1
[01/19 00:27:55    723s] #	Totals        1       16        1        1       19
[01/19 00:27:55    723s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2078.37 (MB), peak = 2187.70 (MB)
[01/19 00:27:55    723s] #CELL_VIEW picorv32,init has 19 DRC violations
[01/19 00:27:55    723s] #Total number of DRC violations = 19
[01/19 00:27:55    723s] #Total number of process antenna violations = 0
[01/19 00:27:55    723s] #Total number of net violated process antenna rule = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal1 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal2 = 18
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal3 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal4 = 1
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal5 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal6 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal7 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal8 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal9 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal10 = 0
[01/19 00:27:55    723s] #Total number of violations on LAYER Metal11 = 0
[01/19 00:27:57    724s] #   number of violations = 19
[01/19 00:27:57    724s] #
[01/19 00:27:57    724s] #    By Layer and Type :
[01/19 00:27:57    724s] #	         MetSpc    Short     Loop      Mar   Totals
[01/19 00:27:57    724s] #	Metal1        0        0        0        0        0
[01/19 00:27:57    724s] #	Metal2        1       16        0        1       18
[01/19 00:27:57    724s] #	Metal3        0        0        0        0        0
[01/19 00:27:57    724s] #	Metal4        0        0        1        0        1
[01/19 00:27:57    724s] #	Totals        1       16        1        1       19
[01/19 00:27:57    724s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2078.37 (MB), peak = 2187.70 (MB)
[01/19 00:27:57    724s] #CELL_VIEW picorv32,init has 19 DRC violations
[01/19 00:27:57    724s] #Total number of DRC violations = 19
[01/19 00:27:57    724s] #Total number of process antenna violations = 0
[01/19 00:27:57    724s] #Total number of net violated process antenna rule = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal1 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal2 = 18
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal3 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal4 = 1
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal5 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal6 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal7 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal8 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal9 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal10 = 0
[01/19 00:27:57    724s] #Total number of violations on LAYER Metal11 = 0
[01/19 00:27:57    724s] #Post Route wire spread is done.
[01/19 00:27:57    724s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/19 00:27:57    724s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:27:57    724s] #Total wire length = 201846 um.
[01/19 00:27:57    724s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal1 = 3045 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal2 = 59674 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal3 = 63138 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal4 = 45024 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal5 = 25800 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal6 = 5103 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:27:57    724s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:27:57    724s] #Total number of vias = 84886
[01/19 00:27:57    724s] #Total number of multi-cut vias = 57631 ( 67.9%)
[01/19 00:27:57    724s] #Total number of single cut vias = 27255 ( 32.1%)
[01/19 00:27:57    724s] #Up-Via Summary (total 84886):
[01/19 00:27:57    724s] #                   single-cut          multi-cut      Total
[01/19 00:27:57    724s] #-----------------------------------------------------------
[01/19 00:27:57    724s] # Metal1         13215 ( 32.1%)     27927 ( 67.9%)      41142
[01/19 00:27:57    724s] # Metal2          9384 ( 30.6%)     21318 ( 69.4%)      30702
[01/19 00:27:57    724s] # Metal3          2982 ( 33.3%)      5970 ( 66.7%)       8952
[01/19 00:27:57    724s] # Metal4          1141 ( 35.3%)      2091 ( 64.7%)       3232
[01/19 00:27:57    724s] # Metal5           533 ( 62.6%)       319 ( 37.4%)        852
[01/19 00:27:57    724s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:27:57    724s] #-----------------------------------------------------------
[01/19 00:27:57    724s] #                27255 ( 32.1%)     57631 ( 67.9%)      84886 
[01/19 00:27:57    724s] #
[01/19 00:27:57    724s] #detailRoute Statistics:
[01/19 00:27:57    724s] #Cpu time = 00:02:03
[01/19 00:27:57    724s] #Elapsed time = 00:02:02
[01/19 00:27:57    724s] #Increased memory = -2.33 (MB)
[01/19 00:27:57    724s] #Total memory = 2078.37 (MB)
[01/19 00:27:57    724s] #Peak memory = 2187.70 (MB)
[01/19 00:27:57    725s] ### global_detail_route design signature (46): route=1581308797 flt_obj=0 vio=1843422916 shield_wire=1
[01/19 00:27:57    725s] ### Time Record (DB Export) is installed.
[01/19 00:27:57    725s] ### export design design signature (47): route=1581308797 fixed_route=1340348327 flt_obj=0 vio=1843422916 swire=282492057 shield_wire=1 net_attr=1858324687 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:27:57    725s] #	no debugging net set
[01/19 00:27:57    725s] ### Time Record (DB Export) is uninstalled.
[01/19 00:27:57    725s] ### Time Record (Post Callback) is installed.
[01/19 00:27:57    725s] ### Time Record (Post Callback) is uninstalled.
[01/19 00:27:57    725s] #
[01/19 00:27:57    725s] #globalDetailRoute statistics:
[01/19 00:27:57    725s] #Cpu time = 00:02:54
[01/19 00:27:57    725s] #Elapsed time = 00:02:55
[01/19 00:27:57    725s] #Increased memory = 24.92 (MB)
[01/19 00:27:57    725s] #Total memory = 2017.80 (MB)
[01/19 00:27:57    725s] #Peak memory = 2187.70 (MB)
[01/19 00:27:57    725s] #Number of warnings = 23
[01/19 00:27:57    725s] #Total number of warnings = 27
[01/19 00:27:57    725s] #Number of fails = 0
[01/19 00:27:57    725s] #Total number of fails = 0
[01/19 00:27:57    725s] #Complete globalDetailRoute on Fri Jan 19 00:27:57 2024
[01/19 00:27:57    725s] #
[01/19 00:27:57    725s] ### Time Record (globalDetailRoute) is uninstalled.
[01/19 00:27:57    725s] #Default setup view is reset to default_emulate_view.
[01/19 00:27:57    725s] #Default setup view is reset to default_emulate_view.
[01/19 00:27:57    725s] AAE_INFO: Post Route call back at the end of routeDesign
[01/19 00:27:57    725s] #routeDesign: cpu time = 00:02:55, elapsed time = 00:02:55, memory = 2004.43 (MB), peak = 2187.70 (MB)
[01/19 00:27:57    725s] 
[01/19 00:27:57    725s] *** Summary of all messages that are not suppressed in this session:
[01/19 00:27:57    725s] Severity  ID               Count  Summary                                  
[01/19 00:27:57    725s] WARNING   IMPESI-3014         64  The RC network is incomplete for net %s....
[01/19 00:27:57    725s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/19 00:27:57    725s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/19 00:27:57    725s] *** Message Summary: 67 warning(s), 0 error(s)
[01/19 00:27:57    725s] 
[01/19 00:27:57    725s] ### Time Record (routeDesign) is uninstalled.
[01/19 00:27:57    725s] ### 
[01/19 00:27:57    725s] ###   Scalability Statistics
[01/19 00:27:57    725s] ### 
[01/19 00:27:57    725s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:27:57    725s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/19 00:27:57    725s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:27:57    725s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/19 00:27:57    725s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/19 00:27:57    725s] ###   Timing Data Generation        |        00:00:23|        00:00:24|             1.0|
[01/19 00:27:57    725s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:27:57    725s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:27:57    725s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[01/19 00:27:57    725s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/19 00:27:57    725s] ###   Global Routing                |        00:00:14|        00:00:14|             1.0|
[01/19 00:27:57    725s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[01/19 00:27:57    725s] ###   Detail Routing                |        00:01:45|        00:01:45|             1.0|
[01/19 00:27:57    725s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[01/19 00:27:57    725s] ###   Entire Command                |        00:02:55|        00:02:55|             1.0|
[01/19 00:27:57    725s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:27:57    725s] ### 
[01/19 00:28:17    727s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/19 00:28:17    727s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/19 00:28:17    727s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/19 00:28:17    727s] <CMD> routeDesign -globalDetail
[01/19 00:28:17    727s] ### Time Record (routeDesign) is installed.
[01/19 00:28:17    727s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2004.55 (MB), peak = 2187.70 (MB)
[01/19 00:28:17    727s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/19 00:28:17    727s] #**INFO: setDesignMode -flowEffort standard
[01/19 00:28:17    727s] #**INFO: setDesignMode -powerEffort none
[01/19 00:28:17    727s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/19 00:28:17    727s] **INFO: User settings:
[01/19 00:28:17    727s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/19 00:28:17    727s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/19 00:28:17    727s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/19 00:28:17    727s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/19 00:28:17    727s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/19 00:28:17    727s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/19 00:28:17    727s] setNanoRouteMode -grouteExpTdStdDelay                           38
[01/19 00:28:17    727s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/19 00:28:17    727s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/19 00:28:17    727s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/19 00:28:17    727s] setNanoRouteMode -routeWithSiDriven                             true
[01/19 00:28:17    727s] setNanoRouteMode -routeWithTimingDriven                         true
[01/19 00:28:17    727s] setNanoRouteMode -timingEngine                                  {}
[01/19 00:28:17    727s] setDesignMode -process                                          45
[01/19 00:28:17    727s] setExtractRCMode -coupling_c_th                                 0.1
[01/19 00:28:17    727s] setExtractRCMode -engine                                        preRoute
[01/19 00:28:17    727s] setExtractRCMode -relative_c_th                                 1
[01/19 00:28:17    727s] setExtractRCMode -total_c_th                                    0
[01/19 00:28:17    727s] setDelayCalMode -enable_high_fanout                             true
[01/19 00:28:17    727s] setDelayCalMode -engine                                         aae
[01/19 00:28:17    727s] setDelayCalMode -ignoreNetLoad                                  false
[01/19 00:28:17    727s] setDelayCalMode -socv_accuracy_mode                             low
[01/19 00:28:17    727s] setSIMode -separate_delta_delay_on_data                         true
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/19 00:28:17    727s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/19 00:28:17    727s] OPERPROF: Starting checkPlace at level 1, MEM:2535.6M, EPOCH TIME: 1705616897.780408
[01/19 00:28:17    727s] Processing tracks to init pin-track alignment.
[01/19 00:28:17    727s] z: 2, totalTracks: 1
[01/19 00:28:17    727s] z: 4, totalTracks: 1
[01/19 00:28:17    727s] z: 6, totalTracks: 1
[01/19 00:28:17    727s] z: 8, totalTracks: 1
[01/19 00:28:17    727s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:28:17    727s] All LLGs are deleted
[01/19 00:28:17    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2535.6M, EPOCH TIME: 1705616897.791857
[01/19 00:28:17    727s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2535.6M, EPOCH TIME: 1705616897.792194
[01/19 00:28:17    727s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2535.6M, EPOCH TIME: 1705616897.792624
[01/19 00:28:17    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2535.6M, EPOCH TIME: 1705616897.794489
[01/19 00:28:17    727s] Max number of tech site patterns supported in site array is 256.
[01/19 00:28:17    727s] Core basic site is CoreSite
[01/19 00:28:17    727s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2535.6M, EPOCH TIME: 1705616897.795016
[01/19 00:28:17    727s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:28:17    727s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/19 00:28:17    727s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2535.6M, EPOCH TIME: 1705616897.796910
[01/19 00:28:17    727s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:28:17    727s] SiteArray: use 819,200 bytes
[01/19 00:28:17    727s] SiteArray: current memory after site array memory allocation 2535.6M
[01/19 00:28:17    727s] SiteArray: FP blocked sites are writable
[01/19 00:28:17    727s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:28:17    727s] Atter site array init, number of instance map data is 0.
[01/19 00:28:17    727s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:2535.6M, EPOCH TIME: 1705616897.801814
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:28:17    727s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:2535.6M, EPOCH TIME: 1705616897.803000
[01/19 00:28:17    727s] Begin checking placement ... (start mem=2535.6M, init mem=2535.6M)
[01/19 00:28:17    727s] Begin checking exclusive groups violation ...
[01/19 00:28:17    727s] There are 0 groups to check, max #box is 0, total #box is 0
[01/19 00:28:17    727s] Finished checking exclusive groups violations. Found 0 Vio.
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] Running CheckPlace using 1 thread in normal mode...
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] ...checkPlace normal is done!
[01/19 00:28:17    727s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2535.6M, EPOCH TIME: 1705616897.905878
[01/19 00:28:17    727s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2535.6M, EPOCH TIME: 1705616897.913223
[01/19 00:28:17    727s] *info: Placed = 10595          (Fixed = 44)
[01/19 00:28:17    727s] *info: Unplaced = 0           
[01/19 00:28:17    727s] Placement Density:72.07%(35019/48591)
[01/19 00:28:17    727s] Placement Density (including fixed std cells):72.07%(35019/48591)
[01/19 00:28:17    727s] All LLGs are deleted
[01/19 00:28:17    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:28:17    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2535.6M, EPOCH TIME: 1705616897.917288
[01/19 00:28:17    727s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2535.6M, EPOCH TIME: 1705616897.917606
[01/19 00:28:17    727s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:28:17    727s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2535.6M)
[01/19 00:28:17    727s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.139, MEM:2535.6M, EPOCH TIME: 1705616897.919059
[01/19 00:28:17    727s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/19 00:28:17    727s] *** Changed status on (0) nets in Clock.
[01/19 00:28:17    727s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2535.6M) ***
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] globalDetailRoute
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] #Start globalDetailRoute on Fri Jan 19 00:28:17 2024
[01/19 00:28:17    727s] #
[01/19 00:28:17    727s] ### Time Record (globalDetailRoute) is installed.
[01/19 00:28:17    727s] ### Time Record (Pre Callback) is installed.
[01/19 00:28:17    727s] ### Time Record (Pre Callback) is uninstalled.
[01/19 00:28:17    727s] ### Time Record (DB Import) is installed.
[01/19 00:28:17    727s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:28:17    727s] #Warning: design is detail-routed. Trial route is skipped!
[01/19 00:28:17    727s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:28:17    727s] 
[01/19 00:28:17    727s] Trim Metal Layers:
[01/19 00:28:18    727s] LayerId::1 widthSet size::2
[01/19 00:28:18    727s] LayerId::2 widthSet size::2
[01/19 00:28:18    727s] LayerId::3 widthSet size::2
[01/19 00:28:18    727s] LayerId::4 widthSet size::2
[01/19 00:28:18    727s] LayerId::5 widthSet size::2
[01/19 00:28:18    727s] LayerId::6 widthSet size::2
[01/19 00:28:18    727s] LayerId::7 widthSet size::2
[01/19 00:28:18    727s] LayerId::8 widthSet size::2
[01/19 00:28:18    727s] LayerId::9 widthSet size::2
[01/19 00:28:18    727s] LayerId::10 widthSet size::2
[01/19 00:28:18    727s] LayerId::11 widthSet size::2
[01/19 00:28:18    727s] Updating RC grid for preRoute extraction ...
[01/19 00:28:18    727s] eee: pegSigSF::1.070000
[01/19 00:28:18    727s] Initializing multi-corner resistance tables ...
[01/19 00:28:18    727s] eee: l::1 avDens::0.106124 usedTrk::2005.752139 availTrk::18900.000000 sigTrk::2005.752139
[01/19 00:28:18    727s] eee: l::2 avDens::0.231913 usedTrk::3489.831872 availTrk::15048.000000 sigTrk::3489.831872
[01/19 00:28:18    727s] eee: l::3 avDens::0.233100 usedTrk::3692.306434 availTrk::15840.000000 sigTrk::3692.306434
[01/19 00:28:18    727s] eee: l::4 avDens::0.181149 usedTrk::2632.998254 availTrk::14535.000000 sigTrk::2632.998254
[01/19 00:28:18    727s] eee: l::5 avDens::0.106101 usedTrk::1508.756725 availTrk::14220.000000 sigTrk::1508.756725
[01/19 00:28:18    727s] eee: l::6 avDens::0.025110 usedTrk::298.425730 availTrk::11884.500000 sigTrk::298.425730
[01/19 00:28:18    727s] eee: l::7 avDens::0.005625 usedTrk::3.543860 availTrk::630.000000 sigTrk::3.543860
[01/19 00:28:18    727s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:28:18    727s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:28:18    727s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:28:18    727s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:28:18    727s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:28:18    727s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269779 uaWl=1.000000 uaWlH=0.366276 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:28:18    727s] ### Net info: total nets: 12601
[01/19 00:28:18    727s] ### Net info: dirty nets: 0
[01/19 00:28:18    727s] ### Net info: marked as disconnected nets: 0
[01/19 00:28:18    727s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/19 00:28:18    728s] #num needed restored net=0
[01/19 00:28:18    728s] #need_extraction net=0 (total=12601)
[01/19 00:28:18    728s] ### Net info: fully routed nets: 11331
[01/19 00:28:18    728s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:28:18    728s] ### Net info: unrouted nets: 0
[01/19 00:28:18    728s] ### Net info: re-extraction nets: 0
[01/19 00:28:18    728s] ### Net info: ignored nets: 0
[01/19 00:28:18    728s] ### Net info: skip routing nets: 0
[01/19 00:28:18    728s] #Start reading timing information from file .timing_file_26088.tif.gz ...
[01/19 00:28:18    728s] #Read in timing information for 409 ports, 10595 instances from timing file .timing_file_26088.tif.gz.
[01/19 00:28:18    728s] ### import design signature (48): route=1005632868 fixed_route=1340348327 flt_obj=0 vio=262188640 swire=282492057 shield_wire=1 net_attr=864211626 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:28:18    728s] ### Time Record (DB Import) is uninstalled.
[01/19 00:28:18    728s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/19 00:28:18    728s] #RTESIG:78da95924f6bc320188777dea778b13d64d076be26267a1d74a7b18deccfb5d8c6a44262
[01/19 00:28:18    728s] #       46620efbf6731b0c3a52a59e441ef5f9fd74b17cdf9640186e52be1e11b31dc263c91895
[01/19 00:28:18    728s] #       c8d68cd2ec96e10ef9faed8e5c2f964fcfaf4c0aa8553b6a48f67ddfaea0fab4aa3307a8
[01/19 00:28:18    728s] #       74ada6d6c1a89d33b6b9f9c5332e814262acd38d1e56308d7af8871494014102c9e806bf
[01/19 00:28:18    728s] #       7a8611401eb6f72f1ffa60545bf693d3dff3c8ae94831ba63fd5594402e97465a62e7c96
[01/19 00:28:18    728s] #       2cbcc170d8757da5dbcdded8308ed4a73ae9690e42264e04c35dfad7492fc239bd04e7b9
[01/19 00:28:18    728s] #       84546ce8cf80a46e7be5e6b5b9cc63bd625ef078fe42e480e1df8185442047d31c23850b
[01/19 00:28:18    728s] #       e1bfd1e894add4507956dba93b47a6406c6f7588628834169261eefd2301180a0e242cef
[01/19 00:28:18    728s] #       993c7e999001e6ea0bd9082a6d
[01/19 00:28:18    728s] #
[01/19 00:28:18    728s] ### Time Record (Data Preparation) is installed.
[01/19 00:28:18    728s] #RTESIG:78da9592cf4fc23014c73dfb57bc140e3301ec7ba35b7b35c1935183e8951456a0c9d699
[01/19 00:28:18    728s] #       ad3bf8df5b3131c1401b7a6a9a4ffbfdd1371a7f2c96c00867b998f688f335c2f392882b
[01/19 00:28:18    728s] #       a429713ebf275ca398be3fb0dbd1f8e575454ac24ed7bd816cd3b6f504aa2fa71bbb85ca
[01/19 00:28:18    728s] #       ecf4507be88df7d6edef7ef1b950c021b3ce9bbde92630f4a6fb87949c802183acf75d38
[01/19 00:28:18    728s] #       bdc048604f8bc7b74fb3b5ba5eb683373ffbc4ad5c80ef863fab671105ac31951d9af85b
[01/19 00:28:18    728s] #       aa0c0ebaedba692b53cf36d6c571e421d5494fe72024796230de65f89dfc2a5cf06b7051
[01/19 00:28:18    728s] #       28c8e58c1f1764bbbad5febc6da18a54af5894229dbf9405607c3ab05408ec60f78744e1
[01/19 00:28:18    728s] #       528631eabd7695eeaac01a373497c81c986b9d89528a04b06382b83021f2541b8445089a
[01/19 00:28:18    728s] #       484a2883624a4c166931a922cccd37c4a23722
[01/19 00:28:18    728s] #
[01/19 00:28:18    728s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:28:18    728s] ### Time Record (Global Routing) is installed.
[01/19 00:28:18    728s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:28:18    728s] #Total number of trivial nets (e.g. < 2 pins) = 1270 (skipped).
[01/19 00:28:18    728s] #Total number of routable nets = 11331.
[01/19 00:28:18    728s] #Total number of nets in the design = 12601.
[01/19 00:28:18    728s] #11331 routable nets have routed wires.
[01/19 00:28:18    728s] #45 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:28:18    728s] #No nets have been global routed.
[01/19 00:28:18    728s] ### Time Record (Data Preparation) is installed.
[01/19 00:28:18    728s] #Start routing data preparation on Fri Jan 19 00:28:18 2024
[01/19 00:28:18    728s] #
[01/19 00:28:18    728s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:28:18    728s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:28:18    728s] #Voltage range [0.000 - 0.900] has 12526 nets.
[01/19 00:28:18    728s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:28:18    728s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:28:18    728s] #Build and mark too close pins for the same net.
[01/19 00:28:18    728s] ### Time Record (Cell Pin Access) is installed.
[01/19 00:28:18    728s] #Rebuild pin access data for design.
[01/19 00:28:18    728s] #Initial pin access analysis.
[01/19 00:28:24    734s] #Detail pin access analysis.
[01/19 00:28:24    734s] ### Time Record (Cell Pin Access) is uninstalled.
[01/19 00:28:25    734s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:28:25    734s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:28:25    734s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:28:25    734s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:28:25    734s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2009.87 (MB), peak = 2187.70 (MB)
[01/19 00:28:25    734s] #Regenerating Ggrids automatically.
[01/19 00:28:25    734s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:28:25    734s] #Using automatically generated G-grids.
[01/19 00:28:25    734s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:28:26    736s] #Done routing data preparation.
[01/19 00:28:26    736s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2050.92 (MB), peak = 2187.70 (MB)
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #Finished routing data preparation on Fri Jan 19 00:28:26 2024
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #Cpu time = 00:00:08
[01/19 00:28:26    736s] #Elapsed time = 00:00:08
[01/19 00:28:26    736s] #Increased memory = 44.83 (MB)
[01/19 00:28:26    736s] #Total memory = 2050.92 (MB)
[01/19 00:28:26    736s] #Peak memory = 2187.70 (MB)
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:28:26    736s] ### Time Record (Global Routing) is installed.
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #Start global routing on Fri Jan 19 00:28:26 2024
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #Start global routing initialization on Fri Jan 19 00:28:26 2024
[01/19 00:28:26    736s] #
[01/19 00:28:26    736s] #WARNING (NRGR-22) Design is already detail routed.
[01/19 00:28:26    736s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:28:26    736s] ### Time Record (Data Preparation) is installed.
[01/19 00:28:27    736s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:28:27    736s] ### track-assign external-init starts on Fri Jan 19 00:28:27 2024 with memory = 2050.92 (MB), peak = 2187.70 (MB)
[01/19 00:28:27    736s] ### Time Record (Track Assignment) is installed.
[01/19 00:28:27    736s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:28:27    736s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:28:27    736s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/19 00:28:27    736s] #Cpu time = 00:00:08
[01/19 00:28:27    736s] #Elapsed time = 00:00:08
[01/19 00:28:27    736s] #Increased memory = 44.83 (MB)
[01/19 00:28:27    736s] #Total memory = 2050.92 (MB)
[01/19 00:28:27    736s] #Peak memory = 2187.70 (MB)
[01/19 00:28:27    736s] ### Time Record (Detail Routing) is installed.
[01/19 00:28:27    737s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:28:27    737s] #
[01/19 00:28:27    737s] #Start Detail Routing..
[01/19 00:28:28    738s] #start 1st optimization iteration ...
[01/19 00:28:29    739s] ### Routing stats: routing = 1.92%
[01/19 00:28:29    739s] #   number of violations = 17
[01/19 00:28:29    739s] #
[01/19 00:28:29    739s] #    By Layer and Type :
[01/19 00:28:29    739s] #	          Short     Loop   Totals
[01/19 00:28:29    739s] #	Metal1        0        0        0
[01/19 00:28:29    739s] #	Metal2       16        0       16
[01/19 00:28:29    739s] #	Metal3        0        0        0
[01/19 00:28:29    739s] #	Metal4        0        1        1
[01/19 00:28:29    739s] #	Totals       16        1       17
[01/19 00:28:29    739s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2049.16 (MB), peak = 2187.70 (MB)
[01/19 00:28:29    739s] #start 2nd optimization iteration ...
[01/19 00:28:31    740s] ### Routing stats: routing = 2.02%
[01/19 00:28:31    740s] #   number of violations = 17
[01/19 00:28:31    740s] #
[01/19 00:28:31    740s] #    By Layer and Type :
[01/19 00:28:31    740s] #	          Short     Loop      Mar   Totals
[01/19 00:28:31    740s] #	Metal1        0        0        0        0
[01/19 00:28:31    740s] #	Metal2       15        0        1       16
[01/19 00:28:31    740s] #	Metal3        0        0        0        0
[01/19 00:28:31    740s] #	Metal4        0        1        0        1
[01/19 00:28:31    740s] #	Totals       15        1        1       17
[01/19 00:28:31    740s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2050.40 (MB), peak = 2187.70 (MB)
[01/19 00:28:31    740s] #start 3rd optimization iteration ...
[01/19 00:28:32    742s] ### Routing stats: routing = 3.46%
[01/19 00:28:32    742s] #   number of violations = 0
[01/19 00:28:32    742s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2052.48 (MB), peak = 2187.70 (MB)
[01/19 00:28:32    742s] #Complete Detail Routing.
[01/19 00:28:32    742s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:28:32    742s] #Total wire length = 201868 um.
[01/19 00:28:32    742s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal1 = 3045 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal2 = 59624 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal3 = 63131 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal4 = 45026 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal5 = 25826 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:28:32    742s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:28:32    742s] #Total number of vias = 84929
[01/19 00:28:32    742s] #Total number of multi-cut vias = 57620 ( 67.8%)
[01/19 00:28:32    742s] #Total number of single cut vias = 27309 ( 32.2%)
[01/19 00:28:32    742s] #Up-Via Summary (total 84929):
[01/19 00:28:32    742s] #                   single-cut          multi-cut      Total
[01/19 00:28:32    742s] #-----------------------------------------------------------
[01/19 00:28:32    742s] # Metal1         13220 ( 32.1%)     27921 ( 67.9%)      41141
[01/19 00:28:32    742s] # Metal2          9384 ( 30.6%)     21315 ( 69.4%)      30699
[01/19 00:28:32    742s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:28:32    742s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:28:32    742s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:28:32    742s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:28:32    742s] #-----------------------------------------------------------
[01/19 00:28:32    742s] #                27309 ( 32.2%)     57620 ( 67.8%)      84929 
[01/19 00:28:32    742s] #
[01/19 00:28:32    742s] #Total number of DRC violations = 0
[01/19 00:28:32    742s] ### Time Record (Detail Routing) is uninstalled.
[01/19 00:28:32    742s] #Cpu time = 00:00:06
[01/19 00:28:32    742s] #Elapsed time = 00:00:06
[01/19 00:28:32    742s] #Increased memory = 1.56 (MB)
[01/19 00:28:32    742s] #Total memory = 2052.48 (MB)
[01/19 00:28:32    742s] #Peak memory = 2187.70 (MB)
[01/19 00:28:32    742s] ### Time Record (Antenna Fixing) is installed.
[01/19 00:28:32    742s] #
[01/19 00:28:32    742s] #start routing for process antenna violation fix ...
[01/19 00:28:33    742s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:28:34    743s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2052.52 (MB), peak = 2187.70 (MB)
[01/19 00:28:34    743s] #
[01/19 00:28:34    743s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:28:34    743s] #Total wire length = 201868 um.
[01/19 00:28:34    743s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal1 = 3045 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal2 = 59624 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal3 = 63131 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal4 = 45026 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal5 = 25826 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:28:34    743s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:28:34    743s] #Total number of vias = 84929
[01/19 00:28:34    743s] #Total number of multi-cut vias = 57620 ( 67.8%)
[01/19 00:28:34    743s] #Total number of single cut vias = 27309 ( 32.2%)
[01/19 00:28:34    743s] #Up-Via Summary (total 84929):
[01/19 00:28:34    743s] #                   single-cut          multi-cut      Total
[01/19 00:28:34    743s] #-----------------------------------------------------------
[01/19 00:28:34    743s] # Metal1         13220 ( 32.1%)     27921 ( 67.9%)      41141
[01/19 00:28:34    743s] # Metal2          9384 ( 30.6%)     21315 ( 69.4%)      30699
[01/19 00:28:34    743s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:28:34    743s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:28:34    743s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:28:34    743s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:28:34    743s] #-----------------------------------------------------------
[01/19 00:28:34    743s] #                27309 ( 32.2%)     57620 ( 67.8%)      84929 
[01/19 00:28:34    743s] #
[01/19 00:28:34    743s] #Total number of DRC violations = 0
[01/19 00:28:34    743s] #Total number of process antenna violations = 0
[01/19 00:28:34    743s] #Total number of net violated process antenna rule = 0
[01/19 00:28:34    743s] #
[01/19 00:28:35    745s] #
[01/19 00:28:35    745s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:28:35    745s] #Total wire length = 201868 um.
[01/19 00:28:35    745s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal1 = 3045 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal2 = 59624 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal3 = 63131 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal4 = 45026 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal5 = 25826 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:28:35    745s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:28:35    745s] #Total number of vias = 84929
[01/19 00:28:35    745s] #Total number of multi-cut vias = 57620 ( 67.8%)
[01/19 00:28:35    745s] #Total number of single cut vias = 27309 ( 32.2%)
[01/19 00:28:35    745s] #Up-Via Summary (total 84929):
[01/19 00:28:35    745s] #                   single-cut          multi-cut      Total
[01/19 00:28:35    745s] #-----------------------------------------------------------
[01/19 00:28:35    745s] # Metal1         13220 ( 32.1%)     27921 ( 67.9%)      41141
[01/19 00:28:35    745s] # Metal2          9384 ( 30.6%)     21315 ( 69.4%)      30699
[01/19 00:28:35    745s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:28:35    745s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:28:35    745s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:28:35    745s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:28:35    745s] #-----------------------------------------------------------
[01/19 00:28:35    745s] #                27309 ( 32.2%)     57620 ( 67.8%)      84929 
[01/19 00:28:35    745s] #
[01/19 00:28:35    745s] #Total number of DRC violations = 0
[01/19 00:28:35    745s] #Total number of process antenna violations = 0
[01/19 00:28:35    745s] #Total number of net violated process antenna rule = 0
[01/19 00:28:35    745s] #
[01/19 00:28:35    745s] ### Time Record (Antenna Fixing) is uninstalled.
[01/19 00:28:35    745s] ### Time Record (Post Route Wire Spreading) is installed.
[01/19 00:28:35    745s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:28:35    745s] #
[01/19 00:28:35    745s] #Start Post Route wire spreading..
[01/19 00:28:35    745s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:28:35    745s] #
[01/19 00:28:35    745s] #Start DRC checking..
[01/19 00:28:42    752s] #   number of violations = 0
[01/19 00:28:42    752s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2051.16 (MB), peak = 2187.70 (MB)
[01/19 00:28:42    752s] #CELL_VIEW picorv32,init has no DRC violation.
[01/19 00:28:42    752s] #Total number of DRC violations = 0
[01/19 00:28:42    752s] #Total number of process antenna violations = 0
[01/19 00:28:42    752s] #Total number of net violated process antenna rule = 0
[01/19 00:28:42    752s] #
[01/19 00:28:42    752s] #Start data preparation for wire spreading...
[01/19 00:28:42    752s] #
[01/19 00:28:42    752s] #Data preparation is done on Fri Jan 19 00:28:42 2024
[01/19 00:28:42    752s] #
[01/19 00:28:42    752s] ### track-assign engine-init starts on Fri Jan 19 00:28:42 2024 with memory = 2051.16 (MB), peak = 2187.70 (MB)
[01/19 00:28:42    752s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/19 00:28:42    752s] #
[01/19 00:28:42    752s] #Start Post Route Wire Spread.
[01/19 00:28:43    753s] #Done with 118 horizontal wires in 6 hboxes and 262 vertical wires in 6 hboxes.
[01/19 00:28:43    753s] #Complete Post Route Wire Spread.
[01/19 00:28:43    753s] #
[01/19 00:28:43    753s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:28:43    753s] #Total wire length = 201896 um.
[01/19 00:28:43    753s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal1 = 3046 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal2 = 59632 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal3 = 63144 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:28:43    753s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:28:43    753s] #Total number of vias = 84929
[01/19 00:28:43    753s] #Total number of multi-cut vias = 57620 ( 67.8%)
[01/19 00:28:43    753s] #Total number of single cut vias = 27309 ( 32.2%)
[01/19 00:28:43    753s] #Up-Via Summary (total 84929):
[01/19 00:28:43    753s] #                   single-cut          multi-cut      Total
[01/19 00:28:43    753s] #-----------------------------------------------------------
[01/19 00:28:43    753s] # Metal1         13220 ( 32.1%)     27921 ( 67.9%)      41141
[01/19 00:28:43    753s] # Metal2          9384 ( 30.6%)     21315 ( 69.4%)      30699
[01/19 00:28:43    753s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:28:43    753s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:28:43    753s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:28:43    753s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:28:43    753s] #-----------------------------------------------------------
[01/19 00:28:43    753s] #                27309 ( 32.2%)     57620 ( 67.8%)      84929 
[01/19 00:28:43    753s] #
[01/19 00:28:43    753s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:28:43    753s] #
[01/19 00:28:43    753s] #Start DRC checking..
[01/19 00:28:50    760s] #   number of violations = 0
[01/19 00:28:50    760s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2050.20 (MB), peak = 2187.70 (MB)
[01/19 00:28:50    760s] #CELL_VIEW picorv32,init has no DRC violation.
[01/19 00:28:50    760s] #Total number of DRC violations = 0
[01/19 00:28:50    760s] #Total number of process antenna violations = 0
[01/19 00:28:50    760s] #Total number of net violated process antenna rule = 0
[01/19 00:28:51    761s] #   number of violations = 0
[01/19 00:28:51    761s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2050.20 (MB), peak = 2187.70 (MB)
[01/19 00:28:51    761s] #CELL_VIEW picorv32,init has no DRC violation.
[01/19 00:28:51    761s] #Total number of DRC violations = 0
[01/19 00:28:51    761s] #Total number of process antenna violations = 0
[01/19 00:28:51    761s] #Total number of net violated process antenna rule = 0
[01/19 00:28:51    761s] #Post Route wire spread is done.
[01/19 00:28:51    761s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/19 00:28:51    761s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:28:51    761s] #Total wire length = 201896 um.
[01/19 00:28:51    761s] #Total half perimeter of net bounding box = 176588 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal1 = 3046 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal2 = 59632 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal3 = 63144 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:28:51    761s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:28:51    761s] #Total number of vias = 84929
[01/19 00:28:51    761s] #Total number of multi-cut vias = 57620 ( 67.8%)
[01/19 00:28:51    761s] #Total number of single cut vias = 27309 ( 32.2%)
[01/19 00:28:51    761s] #Up-Via Summary (total 84929):
[01/19 00:28:51    761s] #                   single-cut          multi-cut      Total
[01/19 00:28:51    761s] #-----------------------------------------------------------
[01/19 00:28:51    761s] # Metal1         13220 ( 32.1%)     27921 ( 67.9%)      41141
[01/19 00:28:51    761s] # Metal2          9384 ( 30.6%)     21315 ( 69.4%)      30699
[01/19 00:28:51    761s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:28:51    761s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:28:51    761s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:28:51    761s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:28:51    761s] #-----------------------------------------------------------
[01/19 00:28:51    761s] #                27309 ( 32.2%)     57620 ( 67.8%)      84929 
[01/19 00:28:51    761s] #
[01/19 00:28:51    761s] #detailRoute Statistics:
[01/19 00:28:51    761s] #Cpu time = 00:00:25
[01/19 00:28:51    761s] #Elapsed time = 00:00:24
[01/19 00:28:51    761s] #Increased memory = -0.72 (MB)
[01/19 00:28:51    761s] #Total memory = 2050.20 (MB)
[01/19 00:28:51    761s] #Peak memory = 2187.70 (MB)
[01/19 00:28:51    761s] ### global_detail_route design signature (76): route=1443425553 flt_obj=0 vio=1905142130 shield_wire=1
[01/19 00:28:51    761s] ### Time Record (DB Export) is installed.
[01/19 00:28:51    761s] ### export design design signature (77): route=1443425553 fixed_route=1340348327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1443049831 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:28:52    761s] #	no debugging net set
[01/19 00:28:52    761s] ### Time Record (DB Export) is uninstalled.
[01/19 00:28:52    761s] ### Time Record (Post Callback) is installed.
[01/19 00:28:52    761s] ### Time Record (Post Callback) is uninstalled.
[01/19 00:28:52    761s] #
[01/19 00:28:52    761s] #globalDetailRoute statistics:
[01/19 00:28:52    761s] #Cpu time = 00:00:34
[01/19 00:28:52    761s] #Elapsed time = 00:00:34
[01/19 00:28:52    761s] #Increased memory = -0.30 (MB)
[01/19 00:28:52    761s] #Total memory = 2005.14 (MB)
[01/19 00:28:52    761s] #Peak memory = 2187.70 (MB)
[01/19 00:28:52    761s] #Number of warnings = 1
[01/19 00:28:52    761s] #Total number of warnings = 30
[01/19 00:28:52    761s] #Number of fails = 0
[01/19 00:28:52    761s] #Total number of fails = 0
[01/19 00:28:52    761s] #Complete globalDetailRoute on Fri Jan 19 00:28:52 2024
[01/19 00:28:52    761s] #
[01/19 00:28:52    761s] ### Time Record (globalDetailRoute) is uninstalled.
[01/19 00:28:52    761s] #Default setup view is reset to default_emulate_view.
[01/19 00:28:52    761s] #Default setup view is reset to default_emulate_view.
[01/19 00:28:52    761s] AAE_INFO: Post Route call back at the end of routeDesign
[01/19 00:28:52    761s] #routeDesign: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 2005.08 (MB), peak = 2187.70 (MB)
[01/19 00:28:52    761s] *** Message Summary: 0 warning(s), 0 error(s)
[01/19 00:28:52    761s] 
[01/19 00:28:52    761s] ### Time Record (routeDesign) is uninstalled.
[01/19 00:28:52    761s] ### 
[01/19 00:28:52    761s] ###   Scalability Statistics
[01/19 00:28:52    761s] ### 
[01/19 00:28:52    761s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:28:52    761s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/19 00:28:52    761s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:28:52    761s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/19 00:28:52    761s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[01/19 00:28:52    761s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/19 00:28:52    761s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/19 00:28:52    761s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[01/19 00:28:52    761s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/19 00:28:52    761s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[01/19 00:28:52    761s] ###   Entire Command                |        00:00:34|        00:00:34|             1.0|
[01/19 00:28:52    761s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:28:52    761s] ### 
[01/19 00:31:18    771s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/19 00:31:18    771s] AAE_INFO: switching -siAware from false to true ...
[01/19 00:31:18    771s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/19 00:31:25    772s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/19 00:31:30    772s] <CMD> optDesign -postRoute -setup -hold
[01/19 00:31:30    772s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2005.0M, totSessionCpu=0:12:53 **
[01/19 00:31:30    772s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/19 00:31:30    772s] *** optDesign #2 [begin] : totSession cpu/real = 0:12:52.8/0:40:53.0 (0.3), mem = 2542.2M
[01/19 00:31:30    772s] Info: 1 threads available for lower-level modules during optimization.
[01/19 00:31:30    772s] GigaOpt running with 1 threads.
[01/19 00:31:30    772s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:12:52.8/0:40:53.0 (0.3), mem = 2542.2M
[01/19 00:31:30    772s] **INFO: User settings:
[01/19 00:31:30    772s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/19 00:31:30    772s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/19 00:31:30    772s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/19 00:31:30    772s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/19 00:31:30    772s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/19 00:31:30    772s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/19 00:31:30    772s] setNanoRouteMode -grouteExpTdStdDelay                           38
[01/19 00:31:30    772s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/19 00:31:30    772s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/19 00:31:30    772s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/19 00:31:30    772s] setNanoRouteMode -routeWithSiDriven                             true
[01/19 00:31:30    772s] setNanoRouteMode -routeWithTimingDriven                         true
[01/19 00:31:30    772s] setNanoRouteMode -timingEngine                                  {}
[01/19 00:31:30    772s] setDesignMode -process                                          45
[01/19 00:31:30    772s] setExtractRCMode -coupling_c_th                                 0.1
[01/19 00:31:30    772s] setExtractRCMode -engine                                        preRoute
[01/19 00:31:30    772s] setExtractRCMode -relative_c_th                                 1
[01/19 00:31:30    772s] setExtractRCMode -total_c_th                                    0
[01/19 00:31:30    772s] setUsefulSkewMode -ecoRoute                                     false
[01/19 00:31:30    772s] setUsefulSkewMode -maxAllowedDelay                              1
[01/19 00:31:30    772s] setUsefulSkewMode -noBoundary                                   false
[01/19 00:31:30    772s] setDelayCalMode -enable_high_fanout                             true
[01/19 00:31:30    772s] setDelayCalMode -engine                                         aae
[01/19 00:31:30    772s] setDelayCalMode -ignoreNetLoad                                  false
[01/19 00:31:30    772s] setDelayCalMode -SIAware                                        true
[01/19 00:31:30    772s] setDelayCalMode -socv_accuracy_mode                             low
[01/19 00:31:30    772s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/19 00:31:30    772s] setOptMode -allEndPoints                                        true
[01/19 00:31:30    772s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/19 00:31:30    772s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/19 00:31:30    772s] setOptMode -drcMargin                                           0
[01/19 00:31:30    772s] setOptMode -effort                                              high
[01/19 00:31:30    772s] setOptMode -fixDrc                                              true
[01/19 00:31:30    772s] setOptMode -holdTargetSlack                                     0
[01/19 00:31:30    772s] setOptMode -leakageToDynamicRatio                               1
[01/19 00:31:30    772s] setOptMode -maxDensity                                          0.95
[01/19 00:31:30    772s] setOptMode -optimizeFF                                          true
[01/19 00:31:30    772s] setOptMode -powerEffort                                         high
[01/19 00:31:30    772s] setOptMode -preserveAllSequential                               false
[01/19 00:31:30    772s] setOptMode -reclaimArea                                         true
[01/19 00:31:30    772s] setOptMode -setupTargetSlack                                    0
[01/19 00:31:30    772s] setOptMode -simplifyNetlist                                     true
[01/19 00:31:30    772s] setOptMode -usefulSkew                                          true
[01/19 00:31:30    772s] setSIMode -separate_delta_delay_on_data                         true
[01/19 00:31:30    772s] setPlaceMode -place_detail_check_route                          false
[01/19 00:31:30    772s] setPlaceMode -place_detail_preserve_routing                     true
[01/19 00:31:30    772s] setPlaceMode -place_detail_remove_affected_routing              false
[01/19 00:31:30    772s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/19 00:31:30    772s] setPlaceMode -place_global_clock_gate_aware                     false
[01/19 00:31:30    772s] setPlaceMode -place_global_cong_effort                          high
[01/19 00:31:30    772s] setPlaceMode -place_global_ignore_scan                          true
[01/19 00:31:30    772s] setPlaceMode -place_global_ignore_spare                         false
[01/19 00:31:30    772s] setPlaceMode -place_global_module_aware_spare                   false
[01/19 00:31:30    772s] setPlaceMode -place_global_place_io_pins                        false
[01/19 00:31:30    772s] setPlaceMode -place_global_reorder_scan                         true
[01/19 00:31:30    772s] setPlaceMode -powerDriven                                       true
[01/19 00:31:30    772s] setPlaceMode -timingDriven                                      true
[01/19 00:31:30    772s] setAnalysisMode -analysisType                                   onChipVariation
[01/19 00:31:30    772s] setAnalysisMode -checkType                                      setup
[01/19 00:31:30    772s] setAnalysisMode -clkSrcPath                                     true
[01/19 00:31:30    772s] setAnalysisMode -clockPropagation                               sdcControl
[01/19 00:31:30    772s] setAnalysisMode -cppr                                           both
[01/19 00:31:30    772s] setAnalysisMode -usefulSkew                                     true
[01/19 00:31:30    772s] 
[01/19 00:31:30    772s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/19 00:31:31    773s] Need call spDPlaceInit before registerPrioInstLoc.
[01/19 00:31:31    773s] OPERPROF: Starting DPlace-Init at level 1, MEM:2541.5M, EPOCH TIME: 1705617091.096627
[01/19 00:31:31    773s] Processing tracks to init pin-track alignment.
[01/19 00:31:31    773s] z: 2, totalTracks: 1
[01/19 00:31:31    773s] z: 4, totalTracks: 1
[01/19 00:31:31    773s] z: 6, totalTracks: 1
[01/19 00:31:31    773s] z: 8, totalTracks: 1
[01/19 00:31:31    773s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:31:31    773s] All LLGs are deleted
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2541.5M, EPOCH TIME: 1705617091.104516
[01/19 00:31:31    773s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2541.5M, EPOCH TIME: 1705617091.104835
[01/19 00:31:31    773s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2541.5M, EPOCH TIME: 1705617091.107772
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2541.5M, EPOCH TIME: 1705617091.109601
[01/19 00:31:31    773s] Max number of tech site patterns supported in site array is 256.
[01/19 00:31:31    773s] Core basic site is CoreSite
[01/19 00:31:31    773s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2541.5M, EPOCH TIME: 1705617091.138282
[01/19 00:31:31    773s] After signature check, allow fast init is false, keep pre-filter is true.
[01/19 00:31:31    773s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/19 00:31:31    773s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2541.5M, EPOCH TIME: 1705617091.141837
[01/19 00:31:31    773s] SiteArray: non-trimmed site array dimensions = 128 x 1110
[01/19 00:31:31    773s] SiteArray: use 819,200 bytes
[01/19 00:31:31    773s] SiteArray: current memory after site array memory allocation 2541.5M
[01/19 00:31:31    773s] SiteArray: FP blocked sites are writable
[01/19 00:31:31    773s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/19 00:31:31    773s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2541.5M, EPOCH TIME: 1705617091.145814
[01/19 00:31:31    773s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2541.5M, EPOCH TIME: 1705617091.146051
[01/19 00:31:31    773s] SiteArray: number of non floorplan blocked sites for llg default is 142080
[01/19 00:31:31    773s] Atter site array init, number of instance map data is 0.
[01/19 00:31:31    773s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2541.5M, EPOCH TIME: 1705617091.148348
[01/19 00:31:31    773s] 
[01/19 00:31:31    773s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:31    773s] OPERPROF:     Starting CMU at level 3, MEM:2541.5M, EPOCH TIME: 1705617091.150834
[01/19 00:31:31    773s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2541.5M, EPOCH TIME: 1705617091.152307
[01/19 00:31:31    773s] 
[01/19 00:31:31    773s] Bad Lib Cell Checking (CMU) is done! (0)
[01/19 00:31:31    773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:2541.5M, EPOCH TIME: 1705617091.153839
[01/19 00:31:31    773s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2541.5M, EPOCH TIME: 1705617091.153928
[01/19 00:31:31    773s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2541.5M, EPOCH TIME: 1705617091.153995
[01/19 00:31:31    773s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2541.5MB).
[01/19 00:31:31    773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:2541.5M, EPOCH TIME: 1705617091.158778
[01/19 00:31:31    773s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2541.5M, EPOCH TIME: 1705617091.158871
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.048, MEM:2506.5M, EPOCH TIME: 1705617091.207263
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/19 00:31:31    773s] Type 'man IMPOPT-665' for more detail.
[01/19 00:31:31    773s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/19 00:31:31    773s] To increase the message display limit, refer to the product command reference manual.
[01/19 00:31:31    773s] Effort level <high> specified for reg2reg path_group
[01/19 00:31:31    773s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/19 00:31:31    773s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2033.6M, totSessionCpu=0:12:54 **
[01/19 00:31:31    773s] Existing Dirty Nets : 0
[01/19 00:31:31    773s] New Signature Flow (optDesignCheckOptions) ....
[01/19 00:31:31    773s] #Taking db snapshot
[01/19 00:31:31    773s] #Taking db snapshot ... done
[01/19 00:31:31    773s] OPERPROF: Starting checkPlace at level 1, MEM:2545.9M, EPOCH TIME: 1705617091.635400
[01/19 00:31:31    773s] Processing tracks to init pin-track alignment.
[01/19 00:31:31    773s] z: 2, totalTracks: 1
[01/19 00:31:31    773s] z: 4, totalTracks: 1
[01/19 00:31:31    773s] z: 6, totalTracks: 1
[01/19 00:31:31    773s] z: 8, totalTracks: 1
[01/19 00:31:31    773s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:31:31    773s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2545.9M, EPOCH TIME: 1705617091.645726
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] 
[01/19 00:31:31    773s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:31    773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2545.9M, EPOCH TIME: 1705617091.678757
[01/19 00:31:31    773s] Begin checking placement ... (start mem=2545.9M, init mem=2545.9M)
[01/19 00:31:31    773s] Begin checking exclusive groups violation ...
[01/19 00:31:31    773s] There are 0 groups to check, max #box is 0, total #box is 0
[01/19 00:31:31    773s] Finished checking exclusive groups violations. Found 0 Vio.
[01/19 00:31:31    773s] 
[01/19 00:31:31    773s] Running CheckPlace using 1 thread in normal mode...
[01/19 00:31:31    773s] 
[01/19 00:31:31    773s] ...checkPlace normal is done!
[01/19 00:31:31    773s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2545.9M, EPOCH TIME: 1705617091.834637
[01/19 00:31:31    773s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.008, MEM:2545.9M, EPOCH TIME: 1705617091.842160
[01/19 00:31:31    773s] *info: Placed = 10595          (Fixed = 44)
[01/19 00:31:31    773s] *info: Unplaced = 0           
[01/19 00:31:31    773s] Placement Density:72.07%(35019/48591)
[01/19 00:31:31    773s] Placement Density (including fixed std cells):72.07%(35019/48591)
[01/19 00:31:31    773s] All LLGs are deleted
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2545.9M, EPOCH TIME: 1705617091.846303
[01/19 00:31:31    773s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2545.9M, EPOCH TIME: 1705617091.846601
[01/19 00:31:31    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    773s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2545.9M)
[01/19 00:31:31    773s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.213, MEM:2545.9M, EPOCH TIME: 1705617091.848017
[01/19 00:31:31    773s]  Initial DC engine is -> aae
[01/19 00:31:31    773s]  
[01/19 00:31:31    773s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/19 00:31:31    773s]  
[01/19 00:31:31    773s]  
[01/19 00:31:31    773s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/19 00:31:31    773s]  
[01/19 00:31:31    773s] Reset EOS DB
[01/19 00:31:31    773s] Ignoring AAE DB Resetting ...
[01/19 00:31:31    773s]  Set Options for AAE Based Opt flow 
[01/19 00:31:31    773s] *** optDesign -postRoute ***
[01/19 00:31:31    773s] DRC Margin: user margin 0.0; extra margin 0
[01/19 00:31:31    773s] Setup Target Slack: user slack 0
[01/19 00:31:31    773s] Hold Target Slack: user slack 0
[01/19 00:31:31    774s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[01/19 00:31:31    774s] All LLGs are deleted
[01/19 00:31:31    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    774s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2545.9M, EPOCH TIME: 1705617091.870776
[01/19 00:31:31    774s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2545.9M, EPOCH TIME: 1705617091.871059
[01/19 00:31:31    774s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2545.9M, EPOCH TIME: 1705617091.873959
[01/19 00:31:31    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    774s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2545.9M, EPOCH TIME: 1705617091.875737
[01/19 00:31:31    774s] Max number of tech site patterns supported in site array is 256.
[01/19 00:31:31    774s] Core basic site is CoreSite
[01/19 00:31:31    774s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2545.9M, EPOCH TIME: 1705617091.906418
[01/19 00:31:31    774s] After signature check, allow fast init is true, keep pre-filter is true.
[01/19 00:31:31    774s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/19 00:31:31    774s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2545.9M, EPOCH TIME: 1705617091.908469
[01/19 00:31:31    774s] Fast DP-INIT is on for default
[01/19 00:31:31    774s] Atter site array init, number of instance map data is 0.
[01/19 00:31:31    774s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2545.9M, EPOCH TIME: 1705617091.912662
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:31    774s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:2545.9M, EPOCH TIME: 1705617091.916146
[01/19 00:31:31    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:31:31    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:31    774s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:12:54.1/0:40:54.2 (0.3), mem = 2545.9M
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s] =============================================================================================
[01/19 00:31:31    774s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/19 00:31:31    774s] =============================================================================================
[01/19 00:31:31    774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:31:31    774s] ---------------------------------------------------------------------------------------------
[01/19 00:31:31    774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:31:31    774s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:31:31    774s] [ CheckPlace             ]      1   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:31:31    774s] [ MISC                   ]          0:00:01.0  (  82.4 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:31:31    774s] ---------------------------------------------------------------------------------------------
[01/19 00:31:31    774s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/19 00:31:31    774s] ---------------------------------------------------------------------------------------------
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s] ** INFO : this run is activating 'postRoute' automaton
[01/19 00:31:31    774s] **INFO: flowCheckPoint #1 InitialSummary
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s] Power view               = default_emulate_view
[01/19 00:31:31    774s] Number of VT partitions  = 1
[01/19 00:31:31    774s] Standard cells in design = 489
[01/19 00:31:31    774s] Instances in design      = 10595
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s] Instance distribution across the VT partitions:
[01/19 00:31:31    774s] 
[01/19 00:31:31    774s] Reporting took 0 sec
[01/19 00:31:31    774s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/19 00:31:32    774s] ### Net info: total nets: 12601
[01/19 00:31:32    774s] ### Net info: dirty nets: 0
[01/19 00:31:32    774s] ### Net info: marked as disconnected nets: 0
[01/19 00:31:32    774s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/19 00:31:32    774s] #num needed restored net=0
[01/19 00:31:32    774s] #need_extraction net=0 (total=12601)
[01/19 00:31:32    774s] ### Net info: fully routed nets: 11331
[01/19 00:31:32    774s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:31:32    774s] ### Net info: unrouted nets: 0
[01/19 00:31:32    774s] ### Net info: re-extraction nets: 0
[01/19 00:31:32    774s] ### Net info: ignored nets: 0
[01/19 00:31:32    774s] ### Net info: skip routing nets: 0
[01/19 00:31:33    774s] ### import design signature (78): route=1176896259 fixed_route=1176896259 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1204995334 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:31:33    774s] #Extract in post route mode
[01/19 00:31:33    774s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/19 00:31:33    774s] #Fast data preparation for tQuantus.
[01/19 00:31:33    774s] #Start routing data preparation on Fri Jan 19 00:31:33 2024
[01/19 00:31:33    774s] #
[01/19 00:31:33    775s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:31:33    775s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:31:33    775s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:31:33    775s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:31:33    775s] #Regenerating Ggrids automatically.
[01/19 00:31:33    775s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:31:33    775s] #Using automatically generated G-grids.
[01/19 00:31:33    775s] #Done routing data preparation.
[01/19 00:31:33    775s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.98 (MB), peak = 2187.70 (MB)
[01/19 00:31:33    775s] #Start routing data preparation on Fri Jan 19 00:31:33 2024
[01/19 00:31:33    775s] #
[01/19 00:31:33    775s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:31:33    775s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:31:33    775s] #Voltage range [0.000 - 0.900] has 12526 nets.
[01/19 00:31:33    775s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:31:33    775s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:31:33    775s] #Build and mark too close pins for the same net.
[01/19 00:31:33    775s] #Regenerating Ggrids automatically.
[01/19 00:31:33    775s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:31:33    775s] #Using automatically generated G-grids.
[01/19 00:31:33    775s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:31:35    777s] #Done routing data preparation.
[01/19 00:31:35    777s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2080.82 (MB), peak = 2187.70 (MB)
[01/19 00:31:35    777s] #
[01/19 00:31:35    777s] #Start tQuantus RC extraction...
[01/19 00:31:35    777s] #Start building rc corner(s)...
[01/19 00:31:35    777s] #Number of RC Corner = 1
[01/19 00:31:35    777s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/19 00:31:35    777s] #METAL_1 -> Metal1 (1)
[01/19 00:31:35    777s] #METAL_2 -> Metal2 (2)
[01/19 00:31:35    777s] #METAL_3 -> Metal3 (3)
[01/19 00:31:35    777s] #METAL_4 -> Metal4 (4)
[01/19 00:31:35    777s] #METAL_5 -> Metal5 (5)
[01/19 00:31:35    777s] #METAL_6 -> Metal6 (6)
[01/19 00:31:35    777s] #METAL_7 -> Metal7 (7)
[01/19 00:31:35    777s] #METAL_8 -> Metal8 (8)
[01/19 00:31:35    777s] #METAL_9 -> Metal9 (9)
[01/19 00:31:35    777s] #METAL_10 -> Metal10 (10)
[01/19 00:31:35    777s] #METAL_11 -> Metal11 (11)
[01/19 00:31:35    777s] #SADV-On
[01/19 00:31:35    777s] # Corner(s) : 
[01/19 00:31:35    777s] #default_emulate_rc_corner [125.00]
[01/19 00:31:36    778s] # Corner id: 0
[01/19 00:31:36    778s] # Layout Scale: 1.000000
[01/19 00:31:36    778s] # Has Metal Fill model: yes
[01/19 00:31:36    778s] # Temperature was set
[01/19 00:31:36    778s] # Temperature : 125.000000
[01/19 00:31:36    778s] # Ref. Temp   : 25.000000
[01/19 00:31:36    778s] #SADV-Off
[01/19 00:31:36    778s] #total pattern=286 [11, 792]
[01/19 00:31:36    778s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/19 00:31:36    778s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/19 00:31:36    778s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/19 00:31:36    778s] #number model r/c [1,1] [11,792] read
[01/19 00:31:36    778s] #0 rcmodel(s) requires rebuild
[01/19 00:31:36    778s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2075.32 (MB), peak = 2187.70 (MB)
[01/19 00:31:36    778s] #Finish check_net_pin_list step Enter extract
[01/19 00:31:36    778s] #Start init net ripin tree building
[01/19 00:31:36    778s] #Finish init net ripin tree building
[01/19 00:31:36    778s] #Cpu time = 00:00:00
[01/19 00:31:36    778s] #Elapsed time = 00:00:00
[01/19 00:31:36    778s] #Increased memory = 0.00 (MB)
[01/19 00:31:36    778s] #Total memory = 2075.32 (MB)
[01/19 00:31:36    778s] #Peak memory = 2187.70 (MB)
[01/19 00:31:36    778s] #begin processing metal fill model file
[01/19 00:31:36    778s] #end processing metal fill model file
[01/19 00:31:36    778s] #Length limit = 200 pitches
[01/19 00:31:36    778s] #opt mode = 2
[01/19 00:31:36    778s] #Finish check_net_pin_list step Fix net pin list
[01/19 00:31:36    778s] #Start generate extraction boxes.
[01/19 00:31:36    778s] #
[01/19 00:31:36    778s] #Extract using 30 x 30 Hboxes
[01/19 00:31:36    778s] #4x4 initial hboxes
[01/19 00:31:36    778s] #Use area based hbox pruning.
[01/19 00:31:36    778s] #0/0 hboxes pruned.
[01/19 00:31:36    778s] #Complete generating extraction boxes.
[01/19 00:31:37    778s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/19 00:31:37    778s] #Process 0 special clock nets for rc extraction
[01/19 00:31:37    778s] #WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[8] of net 273(pcpi_rs1[8]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[20] of net 287(pcpi_rs1[20]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[26] of net 288(pcpi_rs1[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[12] of net 289(pcpi_rs1[12]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[17] of net 290(pcpi_rs1[17]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[7] of net 306(pcpi_rs1[7]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[5] of net 307(pcpi_rs1[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[1] of net 308(pcpi_rs1[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[25] of net 313(pcpi_rs1[25]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[16] of net 314(pcpi_rs1[16]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[23] of net 315(pcpi_rs1[23]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[27] of net 316(pcpi_rs1[27]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[24] of net 317(pcpi_rs1[24]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[14] of net 318(pcpi_rs1[14]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[22] of net 319(pcpi_rs1[22]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[19] of net 320(pcpi_rs1[19]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[21] of net 321(pcpi_rs1[21]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[18] of net 322(pcpi_rs1[18]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[6] of net 324(pcpi_rs1[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[9] of net 325(pcpi_rs1[9]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[10] of net 327(pcpi_rs1[10]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[31] of net 338(pcpi_rs1[31]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[13] of net 339(pcpi_rs1[13]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[31] of net 340(pcpi_rs2[31]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[11] of net 341(pcpi_rs1[11]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[4] of net 344(pcpi_rs1[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[3] of net 346(pcpi_rs1[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[30] of net 362(pcpi_rs1[30]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[2] of net 364(pcpi_rs1[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[28] of net 375(pcpi_rs1[28]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[29] of net 377(pcpi_rs1[29]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[0] of net 378(pcpi_rs1[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[11] of net 379(pcpi_rs2[11]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[10] of net 380(pcpi_rs2[10]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[13] of net 381(pcpi_rs2[13]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs1[15] of net 382(pcpi_rs1[15]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[9] of net 383(pcpi_rs2[9]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[14] of net 384(pcpi_rs2[14]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[23] of net 405(pcpi_rs2[23]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[22] of net 406(pcpi_rs2[22]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[21] of net 407(pcpi_rs2[21]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[20] of net 408(pcpi_rs2[20]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[18] of net 409(pcpi_rs2[18]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[17] of net 410(pcpi_rs2[17]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[19] of net 411(pcpi_rs2[19]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[8] of net 412(pcpi_rs2[8]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[12] of net 414(pcpi_rs2[12]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[16] of net 415(pcpi_rs2[16]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[24] of net 431(pcpi_rs2[24]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[27] of net 432(pcpi_rs2[27]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[30] of net 433(pcpi_rs2[30]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[15] of net 434(pcpi_rs2[15]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[29] of net 435(pcpi_rs2[29]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[28] of net 436(pcpi_rs2[28]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[26] of net 462(pcpi_rs2[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_rs2[25] of net 464(pcpi_rs2[25]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[25] of net 632(mem_rdata[25]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[24] of net 636(mem_rdata[24]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[30] of net 637(mem_rdata[30]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[29] of net 642(mem_rdata[29]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[26] of net 654(mem_rdata[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[12] of net 665(pcpi_insn[12]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[13] of net 716(pcpi_insn[13]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[20] of net 744(mem_rdata[20]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[23] of net 746(mem_rdata[23]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[18] of net 747(mem_rdata[18]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[22] of net 749(mem_rdata[22]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[21] of net 753(mem_rdata[21]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[28] of net 755(mem_rdata[28]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[31] of net 763(mem_rdata[31]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[27] of net 765(mem_rdata[27]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[19] of net 771(mem_rdata[19]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 833(mem_la_wstrb[0]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[16] of net 889(mem_rdata[16]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[14] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[14] of net 894(mem_rdata[14]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[17] of net 897(mem_rdata[17]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[12] of net 898(mem_rdata[12]) into rc tree
[01/19 00:31:37    778s] #WARNING (NREX-80) Net mem_rdata[13] does not have a driver pin. It may have incomplete route.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[13] of net 902(mem_rdata[13]) into rc tree
[01/19 00:31:37    778s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[01/19 00:31:37    778s] #To increase the message display limit, refer to the product command reference manual.
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[9] of net 912(mem_rdata[9]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[8] of net 920(mem_rdata[8]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[10] of net 921(mem_rdata[10]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[11] of net 922(mem_rdata[11]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[15] of net 949(mem_rdata[15]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[1] of net 965(mem_rdata[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[0] of net 975(mem_rdata[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_valid of net 1063(pcpi_valid) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_valid of net 1177(mem_valid) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:clk of net 1201(clk) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[7] of net 1275(mem_rdata[7]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[5] of net 1304(mem_rdata[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[4] of net 1312(mem_rdata[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[2] of net 1315(mem_rdata[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[30] of net 1362(pcpi_insn[30]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[6] of net 1368(mem_rdata[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_rdata[3] of net 1374(mem_rdata[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[0] of net 1419(pcpi_insn[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[3] of net 1511(pcpi_insn[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[26] of net 1546(pcpi_insn[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[5] of net 1577(pcpi_insn[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[6] of net 1592(pcpi_insn[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[29] of net 1637(pcpi_insn[29]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[28] of net 1646(pcpi_insn[28]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[1] of net 1655(pcpi_insn[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[31] of net 1666(pcpi_insn[31]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[27] of net 1668(pcpi_insn[27]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_ready of net 1806(mem_ready) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[2] of net 1824(pcpi_insn[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_ready of net 1840(pcpi_ready) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[4] of net 1843(pcpi_insn[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[4] of net 2525(mem_la_addr[4]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[21] of net 2628(mem_la_addr[21]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[3] of net 2730(mem_la_addr[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[5] of net 2732(mem_la_addr[5]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[19] of net 2893(mem_la_addr[19]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[22] of net 2894(mem_la_addr[22]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[20] of net 2954(mem_la_addr[20]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[26] of net 2999(mem_la_wdata[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[21] of net 3146(mem_wdata[21]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3196(mem_la_wdata[27]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[25] of net 3271(pcpi_insn[25]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[2] of net 3297(mem_la_addr[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3323(mem_la_wstrb[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[19] of net 3358(mem_wdata[19]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[25] of net 3422(mem_la_addr[25]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[22] of net 3515(mem_wdata[22]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[17] of net 3566(mem_la_addr[17]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3579(mem_la_wdata[28]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[27] of net 3624(mem_la_addr[27]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wstrb[0] of net 3627(mem_wstrb[0]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wstrb[2] of net 3628(mem_wstrb[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[16] of net 3629(mem_la_addr[16]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[23] of net 3701(mem_la_addr[23]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[30] of net 3728(mem_la_wdata[30]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3744(mem_la_wdata[24]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[18] of net 3762(mem_la_addr[18]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3772(mem_la_wdata[25]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[12] of net 3797(mem_wdata[12]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[6] of net 3817(mem_la_addr[6]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[14] of net 3873(mem_la_addr[14]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[24] of net 3874(mem_la_addr[24]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[10] of net 3875(mem_la_addr[10]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[8] of net 3876(mem_la_addr[8]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[11] of net 3916(mem_la_addr[11]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[7] of net 3939(mem_la_addr[7]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_instr of net 3970(mem_instr) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wstrb[1] of net 3973(mem_wstrb[1]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[26] of net 4012(mem_la_addr[26]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_read of net 4013(mem_la_read) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[11] of net 4071(mem_wdata[11]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[31] of net 4076(mem_la_addr[31]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:trap of net 4091(trap) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wstrb[3] of net 4100(mem_wstrb[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 4104(mem_la_wstrb[3]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[20] of net 4141(mem_wdata[20]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[29] of net 4201(mem_la_wdata[29]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[28] of net 4202(mem_la_addr[28]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[9] of net 4226(mem_la_addr[9]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[15] of net 4254(mem_wdata[15]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[17] of net 4267(mem_wdata[17]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[29] of net 4271(mem_la_addr[29]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[9] of net 4322(mem_wdata[9]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[13] of net 4323(mem_wdata[13]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:pcpi_insn[14] of net 4345(pcpi_insn[14]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[13] of net 4358(mem_la_addr[13]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[18] of net 4359(mem_wdata[18]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[14] of net 4360(mem_wdata[14]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 4373(mem_la_wstrb[2]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[30] of net 4378(mem_la_addr[30]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_wdata[31] of net 4429(mem_la_wdata[31]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[15] of net 4440(mem_la_addr[15]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[16] of net 4443(mem_wdata[16]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_la_addr[12] of net 4447(mem_la_addr[12]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[23] of net 4453(mem_wdata[23]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[10] of net 4463(mem_wdata[10]) into rc tree
[01/19 00:31:37    778s] #Need to add unplaced ipin PIN:mem_wdata[8] of net 4464(mem_wdata[8]) into rc tree
[01/19 00:31:37    778s] #Total 11331 nets were built. 138 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/19 00:31:43    785s] #Run Statistics for Extraction:
[01/19 00:31:43    785s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[01/19 00:31:43    785s] #   Increased memory =    71.34 (MB), total memory =  2146.84 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:43    785s] #Register nets and terms for rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d
[01/19 00:31:44    785s] #Finish registering nets and terms for rcdb.
[01/19 00:31:44    785s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2111.33 (MB), peak = 2187.70 (MB)
[01/19 00:31:44    785s] #RC Statistics: 65171 Res, 36046 Ground Cap, 10550 XCap (Edge to Edge)
[01/19 00:31:44    785s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3157.54 (33356), Avg L-Edge Length: 8361.76 (19968)
[01/19 00:31:44    785s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d.
[01/19 00:31:44    785s] #Start writing RC data.
[01/19 00:31:44    786s] #Finish writing RC data
[01/19 00:31:44    786s] #Finish writing rcdb with 76940 nodes, 65609 edges, and 21484 xcaps
[01/19 00:31:44    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2104.48 (MB), peak = 2187.70 (MB)
[01/19 00:31:44    786s] Restoring parasitic data from file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d' ...
[01/19 00:31:44    786s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d' for reading (mem: 2602.391M)
[01/19 00:31:44    786s] Reading RCDB with compressed RC data.
[01/19 00:31:44    786s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d' for content verification (mem: 2602.391M)
[01/19 00:31:44    786s] Reading RCDB with compressed RC data.
[01/19 00:31:44    786s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d': 0 access done (mem: 2602.391M)
[01/19 00:31:44    786s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d': 0 access done (mem: 2602.391M)
[01/19 00:31:44    786s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2602.391M)
[01/19 00:31:44    786s] Following multi-corner parasitics specified:
[01/19 00:31:44    786s] 	/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d (rcdb)
[01/19 00:31:44    786s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d' for reading (mem: 2602.391M)
[01/19 00:31:44    786s] Reading RCDB with compressed RC data.
[01/19 00:31:44    786s] 		Cell picorv32 has rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d specified
[01/19 00:31:44    786s] Cell picorv32, hinst 
[01/19 00:31:44    786s] processing rcdb (/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d) for hinst (top) of cell (picorv32);
[01/19 00:31:44    786s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_MwpXXV.rcdb.d': 0 access done (mem: 2602.391M)
[01/19 00:31:44    786s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2602.391M)
[01/19 00:31:44    786s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_W8AUor.rcdb.d/picorv32.rcdb.d' for reading (mem: 2602.391M)
[01/19 00:31:44    786s] Reading RCDB with compressed RC data.
[01/19 00:31:45    786s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_W8AUor.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2610.395M)
[01/19 00:31:45    786s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2610.395M)
[01/19 00:31:45    786s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 2610.395M)
[01/19 00:31:45    786s] #
[01/19 00:31:45    786s] #Restore RCDB.
[01/19 00:31:45    786s] #
[01/19 00:31:45    786s] #Complete tQuantus RC extraction.
[01/19 00:31:45    786s] #Cpu time = 00:00:10
[01/19 00:31:45    786s] #Elapsed time = 00:00:10
[01/19 00:31:45    786s] #Increased memory = 24.51 (MB)
[01/19 00:31:45    786s] #Total memory = 2105.33 (MB)
[01/19 00:31:45    786s] #Peak memory = 2187.70 (MB)
[01/19 00:31:45    786s] #
[01/19 00:31:45    786s] #138 inserted nodes are removed
[01/19 00:31:45    786s] ### export design design signature (80): route=1543804971 fixed_route=1543804971 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1219319324 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:31:45    787s] #	no debugging net set
[01/19 00:31:45    787s] #Start Inst Signature in MT(0)
[01/19 00:31:45    787s] #Start Net Signature in MT(58269985)
[01/19 00:31:45    787s] #Calculate SNet Signature in MT (59820632)
[01/19 00:31:45    787s] #Run time and memory report for RC extraction:
[01/19 00:31:45    787s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/19 00:31:45    787s] #Run Statistics for snet signature:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =     0.01 (MB), total memory =  2053.79 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] #Run Statistics for Net Final Signature:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =     0.00 (MB), total memory =  2053.79 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] #Run Statistics for Net launch:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =     0.00 (MB), total memory =  2053.79 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] #Run Statistics for Net init_dbsNet_slist:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =     0.00 (MB), total memory =  2053.73 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] #Run Statistics for net signature:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =     0.06 (MB), total memory =  2053.79 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] #Run Statistics for inst signature:
[01/19 00:31:45    787s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:31:45    787s] #   Increased memory =    -0.05 (MB), total memory =  2053.72 (MB), peak memory =  2187.70 (MB)
[01/19 00:31:45    787s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_W8AUor.rcdb.d/picorv32.rcdb.d' for reading (mem: 2561.391M)
[01/19 00:31:45    787s] Reading RCDB with compressed RC data.
[01/19 00:31:45    787s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2556.1M)
[01/19 00:31:45    787s] AAE DB initialization (MEM=2594.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/19 00:31:45    787s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:07.2/0:41:08.1 (0.3), mem = 2594.3M
[01/19 00:31:45    787s] AAE_INFO: switching -siAware from true to false ...
[01/19 00:31:45    787s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/19 00:31:45    787s] 
[01/19 00:31:45    787s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:31:45    787s] Deleting Lib Analyzer.
[01/19 00:31:45    787s] 
[01/19 00:31:45    787s] TimeStamp Deleting Cell Server End ...
[01/19 00:31:46    787s] Starting delay calculation for Hold views
[01/19 00:31:46    787s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/19 00:31:46    787s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/19 00:31:46    788s] AAE DB initialization (MEM=2594.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/19 00:31:46    788s] #################################################################################
[01/19 00:31:46    788s] # Design Stage: PostRoute
[01/19 00:31:46    788s] # Design Name: picorv32
[01/19 00:31:46    788s] # Design Mode: 45nm
[01/19 00:31:46    788s] # Analysis Mode: MMMC OCV 
[01/19 00:31:46    788s] # Parasitics Mode: SPEF/RCDB 
[01/19 00:31:46    788s] # Signoff Settings: SI Off 
[01/19 00:31:46    788s] #################################################################################
[01/19 00:31:46    788s] Calculate late delays in OCV mode...
[01/19 00:31:46    788s] Calculate early delays in OCV mode...
[01/19 00:31:46    788s] Topological Sorting (REAL = 0:00:00.0, MEM = 2594.3M, InitMEM = 2594.3M)
[01/19 00:31:46    788s] Start delay calculation (fullDC) (1 T). (MEM=2594.29)
[01/19 00:31:46    788s] Start AAE Lib Loading. (MEM=2614.01)
[01/19 00:31:46    788s] End AAE Lib Loading. (MEM=2633.09 CPU=0:00:00.0 Real=0:00:00.0)
[01/19 00:31:46    788s] End AAE Lib Interpolated Model. (MEM=2633.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:48    790s] Total number of fetched objects 12437
[01/19 00:31:48    790s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:31:48    790s] End delay calculation. (MEM=2672.84 CPU=0:00:01.9 REAL=0:00:02.0)
[01/19 00:31:48    790s] End delay calculation (fullDC). (MEM=2636.22 CPU=0:00:02.2 REAL=0:00:02.0)
[01/19 00:31:48    790s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 2636.2M) ***
[01/19 00:31:49    790s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:13:11 mem=2660.2M)
[01/19 00:31:49    790s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:13:11 mem=2660.2M ***
[01/19 00:31:49    791s] **ERROR: (internal error) global holdTimer exist, cannot set another one
[01/19 00:31:49    791s] **DIAG[/icd/cm_t1nb_002/INNOVUS211/Rel/21.15/Customer/invs_2115_ctrl/lnx86_64_opt/21.35-s114_1/fe/src/coe/coeHoldTimer.cpp:280:setDefaultHoldTimer]: Assert "self == nullptr"
[01/19 00:31:50    791s] INFO (/icd/cm_t1nb_002/INNOVUS211/Rel/21.15/Customer/invs_2115_ctrl/lnx86_64_opt/21.35-s114_1/fe/src/coe/coeHoldTimer.cpp:280): setDefaultHoldTimer
[01/19 00:31:50    791s]     _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0xad]
| #01   coeHoldTimer::setDefaultHoldTimer(coeHoldTimer*) [+0x70]
| #02   coeHoldDataManager::buildHoldTimerForMarkDontTouch(long, std::vector<tosAnalysisView*, std::allocator<tosAnalysisView*> > const*) [+0x282]
| #03   coeHoldDataManager::initHoldTimer(coeHoldDataInitJobInterface*, bool, oiStd::Enum<coeHoldTimerEnum>, bool, long, long, coePerfLog&, bool, bool, int, coeTargetBasedOptInterface::All*, coeHoldIgnorePathGroups const*, bool, bool, bool) [+0xbc8]
| #04   coeHoldTimerDataInitMainJob::startInitJob(coePerfLog&) [+0x7d]
| #05   coeHoldDataManager::buildData(oiStd::Enum<coeHoldTimerEnum>, bool, oiStd::Enum<coeSIAccuracyEnum>, oiStd::Enum<coeViewPruningAnalysisEnum>, char const*, bool) [+0x44d]
| #06   coeMgr::HoldDataCmd::BuildData::executeCmd(Tcl_Interp*, coeHoldDataManager&) [+0x93]
| #07   goManagerDesignInterfaceTclCmd<coeHoldDataManager>::execute(Tcl_Interp*) [+0x29]
| #08   oiTcl::CmdExec<coeMgr::HoldDataCmd::BuildData>::executeCmdMain(oiTcl::MasterCmd*) [+0x14c]
| #09   oiTcl::CmdExecInterface::execMain(oiTcl::MasterCmd*, int, Tcl_Obj* const*) [+0x3f]
| #10   int oiTcl::CmdManager::invokeCmd<coeMgr::HoldDataCmd::BuildData>(void*, Tcl_Interp*, int, Tcl_Obj* const*, tcmObjCmd*) [+0x54]
| #11   tcmBaseCmd::execute(Tcl_Interp*, int, Tcl_Obj**) [+0x1b3]
| #12   tcmMgr::objCmdParser(void*, Tcl_Interp*, int, Tcl_Obj**) [+0xad6]
| #13   oiTcl::MasterCmd::proc(void*, Tcl_Interp*, int, Tcl_Obj* const*) [+0x1da]
| #14   TclNRRunCallbacks() [+0x71]
| #15   /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/innovus/bin/64bit/innovus() [0x29270323]
| #16   Tcl_EvalEx() [+0x12]
| #17   Tcl_Eval() [+0x15]
| #18   goOptFlowManagerInterface::_runCurrentState(oiTcl::CmdInterp&) [+0x40]
| #19   goMgr::OptFlowCmd::RunCurrentState::executeCmd(Tcl_Interp*, goOptFlowManagerInterface*) [+0x3a]
| #20   goManagerInterfaceTclCmd<goOptFlowManager>::execute(Tcl_Interp*) [+0x41]
| #21   oiTcl::CmdExec<goMgr::OptFlowCmd::RunCurrentState>::executeCmdMain(oiTcl::MasterCmd*) [+0x19c]
| #22   oiTcl::CmdExecInterface::execMain(oiTcl::MasterCmd*, int, Tcl_Obj* const*) [+0x3f]
| #23   int oiTcl::CmdManager::invokeCmd<goMgr::OptFlowCmd::RunCurrentState>(void*, Tcl_Interp*, int, Tcl_Obj* const*, tcmObjCmd*) [+0x54]
| #24   tcmBaseCmd::execute(Tcl_Interp*, int, Tcl_Obj**) [+0x1b3]
| #25   tcmMgr::objCmdParser(void*, Tcl_Interp*, int, Tcl_Obj**) [+0xad6]
| #26   oiTcl::MasterCmd::proc(void*, Tcl_Interp*, int, Tcl_Obj* const*) [+0x1da]
| #27   TclNRRunCallbacks() [+0x71]
| #28   /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/innovus/bin/64bit/innovus() [0x29270323]
| #29   Tcl_EvalEx() [+0x12]
| #30   Tcl_Eval() [+0x15]
| #31   oiTcl::CmdInterp::evalOK(char const*) [+0x43]
| #32   goTclManager::catchScript(oiTcl::CmdInterp&, oiString) [+0x42]
| #33   rdaOptDesignCL::run() const [+0xce8]
| #34   /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/innovus/bin/64bit/innovus() [0x6dfddf8]
| #35   oiTcl::LegacyTcmCmdAdapter<rdaOptDesignCmd>::proc(void*, Tcl_Interp*, int, char**, tcmCmd*) [+0x3c]
| #36   tcmBaseCmd::execute(Tcl_Interp*, int, char**) [+0x234]
| #37   tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) [+0x6c1]
| #38   TclInvokeStringCommand() [+0x7a]
| #39   TclNRRunCallbacks() [+0x71]
| #40   Tcl_RecordAndEvalObj() [+0xd3]
| #41   Tcl_RecordAndEval() [+0x38]
| #42   rdaEditCmdLineEnd(char*) [+0x1c6]
| #43   seConsole::sesMode::DoExecute(std::string const&, void*) [+0xee]
| #44   Redline::EmacsMode::AcceptLine() [+0x3f]
| #45   Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) [+0x60]
| #46   boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) [+0x1a]
| #47   Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const [+0x1b]
| #48   Redline::Editor::Internals::Run(bool) [+0xc6]
| #49   /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/innovus/bin/64bit/innovus() [0x293722dd]
| #50   Tcl_ServiceEvent() [+0x88]
| #51   Tcl_DoOneEvent() [+0x148]
| #52   TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) [+0x69]
| #53   QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) [+0xe9]
| #54   QCoreApplication::exec() [+0x83]
| #55   TqApplication::exec() [+0x176]
| #56   edi_app_init(Tcl_Interp*) [+0x2cb]
| #57   Tcl_MainEx() [+0x17b]
| #58   main() [+0x800]
| #59   __libc_start_main() [+0xf4]
| #60   /mnt/apps/prebuilt/EDA/cadence/2022-23/RHELx86/INNOVUSEXPORT/tools.lnx86/innovus/bin/64bit/innovus() [0x6a01ab6]
|----- ( tcl call stack ) ---------------------------------------------------------
|_____________________________________________________________________________________________
AAE_INFO: switching -siAware from false to true ...
[01/19 00:31:50    791s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/19 00:31:50    792s] Starting delay calculation for Setup views
[01/19 00:31:50    792s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/19 00:31:50    792s] AAE_INFO: resetNetProps viewIdx 0 
[01/19 00:31:50    792s] Starting SI iteration 1 using Infinite Timing Windows
[01/19 00:31:51    792s] #################################################################################
[01/19 00:31:51    792s] # Design Stage: PostRoute
[01/19 00:31:51    792s] # Design Name: picorv32
[01/19 00:31:51    792s] # Design Mode: 45nm
[01/19 00:31:51    792s] # Analysis Mode: MMMC OCV 
[01/19 00:31:51    792s] # Parasitics Mode: SPEF/RCDB 
[01/19 00:31:51    792s] # Signoff Settings: SI On 
[01/19 00:31:51    792s] #################################################################################
[01/19 00:31:51    792s] AAE_INFO: 1 threads acquired from CTE.
[01/19 00:31:51    792s] Setting infinite Tws ...
[01/19 00:31:51    792s] First Iteration Infinite Tw... 
[01/19 00:31:51    792s] Calculate early delays in OCV mode...
[01/19 00:31:51    792s] Calculate late delays in OCV mode...
[01/19 00:31:51    792s] Topological Sorting (REAL = 0:00:00.0, MEM = 2632.0M, InitMEM = 2632.0M)
[01/19 00:31:51    792s] Start delay calculation (fullDC) (1 T). (MEM=2632.02)
[01/19 00:31:51    792s] End AAE Lib Interpolated Model. (MEM=2643.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:54    796s] Total number of fetched objects 12437
[01/19 00:31:54    796s] AAE_INFO-618: Total number of nets in the design is 12601,  99.4 percent of the nets selected for SI analysis
[01/19 00:31:54    796s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:31:54    796s] End delay calculation. (MEM=2647.45 CPU=0:00:03.4 REAL=0:00:03.0)
[01/19 00:31:54    796s] End delay calculation (fullDC). (MEM=2647.45 CPU=0:00:03.6 REAL=0:00:03.0)
[01/19 00:31:54    796s] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 2647.4M) ***
[01/19 00:31:55    796s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2671.4M)
[01/19 00:31:55    796s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/19 00:31:55    796s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2671.4M)
[01/19 00:31:55    796s] 
[01/19 00:31:55    796s] Executing IPO callback for view pruning ..
[01/19 00:31:55    796s] Starting SI iteration 2
[01/19 00:31:55    797s] Calculate early delays in OCV mode...
[01/19 00:31:55    797s] Calculate late delays in OCV mode...
[01/19 00:31:55    797s] Start delay calculation (fullDC) (1 T). (MEM=2600.56)
[01/19 00:31:55    797s] End AAE Lib Interpolated Model. (MEM=2600.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:55    797s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 33. 
[01/19 00:31:55    797s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 12437. 
[01/19 00:31:55    797s] Total number of fetched objects 12437
[01/19 00:31:55    797s] AAE_INFO-618: Total number of nets in the design is 12601,  0.3 percent of the nets selected for SI analysis
[01/19 00:31:55    797s] End delay calculation. (MEM=2647.27 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:31:55    797s] End delay calculation (fullDC). (MEM=2647.27 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:31:55    797s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2647.3M) ***
[01/19 00:31:56    798s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:13:18 mem=2671.3M)
[01/19 00:31:56    798s] End AAE Lib Interpolated Model. (MEM=2671.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:56    798s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2671.3M, EPOCH TIME: 1705617116.847861
[01/19 00:31:56    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:56    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:56    798s] 
[01/19 00:31:56    798s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:56    798s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2671.3M, EPOCH TIME: 1705617116.883466
[01/19 00:31:56    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:31:56    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:57    798s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.496  |  1.977  |  1.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      4 (84)      |   -0.296   |      4 (84)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:31:57    798s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2686.5M, EPOCH TIME: 1705617117.290991
[01/19 00:31:57    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:57    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:57    798s] 
[01/19 00:31:57    798s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:57    798s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2686.5M, EPOCH TIME: 1705617117.326102
[01/19 00:31:57    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:31:57    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:57    798s] Density: 72.069%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:11.4/0:00:11.6 (1.0), totSession cpu/real = 0:13:18.6/0:41:19.6 (0.3), mem = 2686.5M
[01/19 00:31:57    798s] 
[01/19 00:31:57    798s] =============================================================================================
[01/19 00:31:57    798s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/19 00:31:57    798s] =============================================================================================
[01/19 00:31:57    798s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:31:57    798s] ---------------------------------------------------------------------------------------------
[01/19 00:31:57    798s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/19 00:31:57    798s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:31:57    798s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:31:57    798s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:31:57    798s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:31:57    798s] [ TimingUpdate           ]      3   0:00:02.7  (  23.7 % )     0:00:09.0 /  0:00:09.0    1.0
[01/19 00:31:57    798s] [ FullDelayCalc          ]      3   0:00:06.3  (  54.2 % )     0:00:06.3 /  0:00:06.3    1.0
[01/19 00:31:57    798s] [ TimingReport           ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:31:57    798s] [ MISC                   ]          0:00:01.7  (  15.0 % )     0:00:01.7 /  0:00:01.6    0.9
[01/19 00:31:57    798s] ---------------------------------------------------------------------------------------------
[01/19 00:31:57    798s]  BuildHoldData #1 TOTAL             0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.4    1.0
[01/19 00:31:57    798s] ---------------------------------------------------------------------------------------------
[01/19 00:31:57    798s] 
[01/19 00:31:57    798s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 2127.9M, totSessionCpu=0:13:19 **
[01/19 00:31:57    798s] OPTC: m1 20.0 20.0
[01/19 00:31:57    798s] Setting latch borrow mode to budget during optimization.
[01/19 00:31:58    799s] Info: Done creating the CCOpt slew target map.
[01/19 00:31:58    799s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/19 00:31:58    799s] Glitch fixing enabled
[01/19 00:31:58    799s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:31:58    799s] optDesignOneStep: Power Flow
[01/19 00:31:58    799s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:31:58    799s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:19.6/0:41:20.6 (0.3), mem = 2643.5M
[01/19 00:31:58    799s] Running CCOpt-PRO on entire clock network
[01/19 00:31:58    799s] Net route status summary:
[01/19 00:31:58    799s]   Clock:        45 (unrouted=0, trialRouted=0, noStatus=0, routed=45, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:31:58    799s]   Non-clock: 12556 (unrouted=1270, trialRouted=0, noStatus=0, routed=11286, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:31:58    799s] Clock tree cells fixed by user: 0 out of 44 (0%)
[01/19 00:31:58    799s] PRO...
[01/19 00:31:58    799s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/19 00:31:58    799s] Initializing clock structures...
[01/19 00:31:58    799s]   Creating own balancer
[01/19 00:31:58    799s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/19 00:31:58    799s]   Removing CTS place status from clock tree and sinks.
[01/19 00:31:58    799s]   Removed CTS place status from 44 clock cells (out of 46 ) and 0 clock sinks (out of 0 ).
[01/19 00:31:58    799s]   Initializing legalizer
[01/19 00:31:58    799s]   Using cell based legalization.
[01/19 00:31:58    799s]   Leaving CCOpt scope - Initializing placement interface...
[01/19 00:31:58    799s] OPERPROF: Starting DPlace-Init at level 1, MEM:2643.5M, EPOCH TIME: 1705617118.329908
[01/19 00:31:58    799s] Processing tracks to init pin-track alignment.
[01/19 00:31:58    799s] z: 2, totalTracks: 1
[01/19 00:31:58    799s] z: 4, totalTracks: 1
[01/19 00:31:58    799s] z: 6, totalTracks: 1
[01/19 00:31:58    799s] z: 8, totalTracks: 1
[01/19 00:31:58    799s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:31:58    799s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2643.5M, EPOCH TIME: 1705617118.341078
[01/19 00:31:58    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:58    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:31:58    799s] 
[01/19 00:31:58    799s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:31:58    799s] 
[01/19 00:31:58    799s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:31:58    799s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2643.5M, EPOCH TIME: 1705617118.378901
[01/19 00:31:58    799s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2643.5M, EPOCH TIME: 1705617118.379037
[01/19 00:31:58    799s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2643.5M, EPOCH TIME: 1705617118.379107
[01/19 00:31:58    799s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2643.5MB).
[01/19 00:31:58    799s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2643.5M, EPOCH TIME: 1705617118.381245
[01/19 00:31:58    799s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:31:58    799s] (I)      Default pattern map key = picorv32_default.
[01/19 00:31:58    799s] (I)      Load db... (mem=2643.5M)
[01/19 00:31:58    799s] (I)      Read data from FE... (mem=2643.5M)
[01/19 00:31:58    799s] (I)      Number of ignored instance 0
[01/19 00:31:58    799s] (I)      Number of inbound cells 0
[01/19 00:31:58    799s] (I)      Number of opened ILM blockages 0
[01/19 00:31:58    799s] (I)      Number of instances temporarily fixed by detailed placement 1961
[01/19 00:31:58    799s] (I)      numMoveCells=8634, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/19 00:31:58    799s] (I)      cell height: 3420, count: 10595
[01/19 00:31:58    799s] (I)      Read rows... (mem=2645.7M)
[01/19 00:31:58    799s] (I)      Reading non-standard rows with height 6840
[01/19 00:31:58    799s] (I)      Done Read rows (cpu=0.000s, mem=2645.7M)
[01/19 00:31:58    799s] (I)      Done Read data from FE (cpu=0.010s, mem=2645.7M)
[01/19 00:31:58    799s] (I)      Done Load db (cpu=0.010s, mem=2645.7M)
[01/19 00:31:58    799s] (I)      Constructing placeable region... (mem=2645.7M)
[01/19 00:31:58    799s] (I)      Constructing bin map
[01/19 00:31:58    799s] (I)      Initialize bin information with width=34200 height=34200
[01/19 00:31:58    799s] (I)      Done constructing bin map
[01/19 00:31:58    799s] (I)      Compute region effective width... (mem=2645.7M)
[01/19 00:31:58    799s] (I)      Done Compute region effective width (cpu=0.000s, mem=2645.7M)
[01/19 00:31:58    799s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2645.7M)
[01/19 00:31:58    799s]   Legalizer reserving space for clock trees
[01/19 00:31:58    799s]   Accumulated time to calculate placeable region: 0.01
[01/19 00:31:58    799s]   Accumulated time to calculate placeable region: 0.01
[01/19 00:31:58    799s]   Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    799s]   Reconstructing clock tree datastructures, skew aware...
[01/19 00:31:58    799s]     Validating CTS configuration...
[01/19 00:31:58    799s]     Checking module port directions...
[01/19 00:31:58    799s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:31:58    799s]     Non-default CCOpt properties:
[01/19 00:31:58    799s]       Public non-default CCOpt properties:
[01/19 00:31:58    799s]         adjacent_rows_legal: true (default: false)
[01/19 00:31:58    799s]         cell_density is set for at least one object
[01/19 00:31:58    799s]         cell_halo_rows: 0 (default: 1)
[01/19 00:31:58    799s]         cell_halo_sites: 0 (default: 4)
[01/19 00:31:58    799s]         original_names is set for at least one object
[01/19 00:31:58    799s]         route_type is set for at least one object
[01/19 00:31:58    799s]         source_driver is set for at least one object
[01/19 00:31:58    799s]         target_insertion_delay is set for at least one object
[01/19 00:31:58    799s]         target_max_trans is set for at least one object
[01/19 00:31:58    799s]         target_max_trans_sdc is set for at least one object
[01/19 00:31:58    799s]         target_skew is set for at least one object
[01/19 00:31:58    799s]         target_skew_wire is set for at least one object
[01/19 00:31:58    799s]       Private non-default CCOpt properties:
[01/19 00:31:58    799s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/19 00:31:58    799s]         clock_nets_detailed_routed: 1 (default: false)
[01/19 00:31:58    799s]         cloning_copy_activity: 1 (default: false)
[01/19 00:31:58    799s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/19 00:31:58    799s]         force_design_routing_status: 1 (default: auto)
[01/19 00:31:58    799s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/19 00:31:58    799s]     Route type trimming info:
[01/19 00:31:58    799s]       No route type modifications were made.
[01/19 00:31:58    799s] End AAE Lib Interpolated Model. (MEM=2648.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:58    799s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    799s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    799s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    799s] (I)      Initializing Steiner engine. 
[01/19 00:31:58    799s] (I)      ==================== Layers =====================
[01/19 00:31:58    799s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:31:58    799s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/19 00:31:58    799s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:31:58    799s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/19 00:31:58    799s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/19 00:31:58    799s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:31:58    799s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/19 00:31:58    799s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/19 00:31:58    799s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/19 00:31:58    799s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/19 00:31:58    799s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/19 00:31:58    799s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/19 00:31:58    799s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/19 00:31:58    799s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/19 00:31:58    799s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/19 00:31:58    799s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/19 00:31:58    799s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/19 00:31:58    799s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/19 00:31:58    799s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/19 00:31:58    799s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/19 00:31:58    799s] (I)      +-----+----+---------+---------+--------+-------+
[01/19 00:31:58    800s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/19 00:31:58    800s]     Original list had 6 cells:
[01/19 00:31:58    800s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/19 00:31:58    800s]     New trimmed list has 4 cells:
[01/19 00:31:58    800s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/19 00:31:58    800s]     Original list had 7 cells:
[01/19 00:31:58    800s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/19 00:31:58    800s]     New trimmed list has 4 cells:
[01/19 00:31:58    800s]     INVX3 INVX2 INVX1 INVXL 
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:58    800s]     Accumulated time to calculate placeable region: 0.02
[01/19 00:31:59    800s]     Clock tree balancer configuration for clock_tree clk:
[01/19 00:31:59    800s]     Non-default CCOpt properties:
[01/19 00:31:59    800s]       Public non-default CCOpt properties:
[01/19 00:31:59    800s]         cell_density: 1 (default: 0.75)
[01/19 00:31:59    800s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/19 00:31:59    800s]         route_type (top): default_route_type_nonleaf (default: default)
[01/19 00:31:59    800s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/19 00:31:59    800s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/19 00:31:59    800s]       No private non-default CCOpt properties
[01/19 00:31:59    800s]     For power domain auto-default:
[01/19 00:31:59    800s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/19 00:31:59    800s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/19 00:31:59    800s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/19 00:31:59    800s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/19 00:31:59    800s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 48591.360um^2
[01/19 00:31:59    800s]     Top Routing info:
[01/19 00:31:59    800s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/19 00:31:59    800s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     Trunk Routing info:
[01/19 00:31:59    800s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:31:59    800s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     Leaf Routing info:
[01/19 00:31:59    800s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:31:59    800s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/19 00:31:59    800s]       Slew time target (leaf):    0.200ns
[01/19 00:31:59    800s]       Slew time target (trunk):   0.200ns
[01/19 00:31:59    800s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/19 00:31:59    800s]       Buffer unit delay: 0.142ns
[01/19 00:31:59    800s]       Buffer max distance: 145.732um
[01/19 00:31:59    800s]     Fastest wire driving cells and distances:
[01/19 00:31:59    800s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/19 00:31:59    800s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/19 00:31:59    800s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/19 00:31:59    800s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Logic Sizing Table:
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ----------------------------------------------------------
[01/19 00:31:59    800s]     Cell    Instance count    Source    Eligible library cells
[01/19 00:31:59    800s]     ----------------------------------------------------------
[01/19 00:31:59    800s]       (empty table)
[01/19 00:31:59    800s]     ----------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/19 00:31:59    800s]       Sources:                     pin clk
[01/19 00:31:59    800s]       Total number of sinks:       1961
[01/19 00:31:59    800s]       Delay constrained sinks:     1961
[01/19 00:31:59    800s]       Constrains:                  default
[01/19 00:31:59    800s]       Non-leaf sinks:              0
[01/19 00:31:59    800s]       Ignore pins:                 0
[01/19 00:31:59    800s]      Timing corner default_emulate_delay_corner:both.late:
[01/19 00:31:59    800s]       Skew target:                 0.200ns
[01/19 00:31:59    800s]     Primary reporting skew groups are:
[01/19 00:31:59    800s]     skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Clock DAG stats initial state:
[01/19 00:31:59    800s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:31:59    800s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:31:59    800s]       misc counts      : r=1, pp=0
[01/19 00:31:59    800s]       cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:31:59    800s]       hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:31:59    800s]     Clock DAG library cell distribution initial state {count}:
[01/19 00:31:59    800s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:31:59    800s]     Clock DAG hash initial state: 5671549447255430761 5694537526499991623
[01/19 00:31:59    800s]     CTS services accumulated run-time stats initial state:
[01/19 00:31:59    800s]       delay calculator: calls=19384, total_wall_time=0.890s, mean_wall_time=0.046ms
[01/19 00:31:59    800s]       legalizer: calls=3739, total_wall_time=0.090s, mean_wall_time=0.024ms
[01/19 00:31:59    800s]       steiner router: calls=15273, total_wall_time=2.275s, mean_wall_time=0.149ms
[01/19 00:31:59    800s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/19 00:31:59    800s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Layer information for route type default_route_type_nonleaf:
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/19 00:31:59    800s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     Metal1     N            H          1.227         0.160         0.196
[01/19 00:31:59    800s]     Metal2     N            V          0.755         0.143         0.108
[01/19 00:31:59    800s]     Metal3     Y            H          0.755         0.151         0.114
[01/19 00:31:59    800s]     Metal4     Y            V          0.755         0.146         0.110
[01/19 00:31:59    800s]     Metal5     N            H          0.755         0.146         0.110
[01/19 00:31:59    800s]     Metal6     N            V          0.755         0.150         0.113
[01/19 00:31:59    800s]     Metal7     N            H          0.755         0.153         0.116
[01/19 00:31:59    800s]     Metal8     N            V          0.268         0.153         0.041
[01/19 00:31:59    800s]     Metal9     N            H          0.268         0.967         0.259
[01/19 00:31:59    800s]     Metal10    N            V          0.097         0.459         0.045
[01/19 00:31:59    800s]     Metal11    N            H          0.095         0.587         0.056
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:31:59    800s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/19 00:31:59    800s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     Metal1     N            H          1.227         0.160         0.196
[01/19 00:31:59    800s]     Metal2     N            V          0.755         0.143         0.108
[01/19 00:31:59    800s]     Metal3     N            H          0.755         0.151         0.114
[01/19 00:31:59    800s]     Metal4     N            V          0.755         0.146         0.110
[01/19 00:31:59    800s]     Metal5     Y            H          0.755         0.146         0.110
[01/19 00:31:59    800s]     Metal6     Y            V          0.755         0.150         0.113
[01/19 00:31:59    800s]     Metal7     Y            H          0.755         0.153         0.116
[01/19 00:31:59    800s]     Metal8     N            V          0.268         0.153         0.041
[01/19 00:31:59    800s]     Metal9     N            H          0.268         0.967         0.259
[01/19 00:31:59    800s]     Metal10    N            V          0.097         0.459         0.045
[01/19 00:31:59    800s]     Metal11    N            H          0.095         0.587         0.056
[01/19 00:31:59    800s]     ----------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/19 00:31:59    800s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ----------------------------------------------------------------------------------
[01/19 00:31:59    800s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/19 00:31:59    800s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/19 00:31:59    800s]                                                                               to Layer
[01/19 00:31:59    800s]     ----------------------------------------------------------------------------------
[01/19 00:31:59    800s]     Metal1     N            H          0.818         0.190         0.156         3
[01/19 00:31:59    800s]     Metal2     N            V          0.503         0.182         0.092         3
[01/19 00:31:59    800s]     Metal3     N            H          0.503         0.189         0.095         3
[01/19 00:31:59    800s]     Metal4     N            V          0.503         0.184         0.093         3
[01/19 00:31:59    800s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/19 00:31:59    800s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/19 00:31:59    800s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/19 00:31:59    800s]     Metal8     N            V          0.178         0.192         0.034         3
[01/19 00:31:59    800s]     Metal9     N            H          0.178         1.175         0.210         3
[01/19 00:31:59    800s]     Metal10    N            V          0.065         0.402         0.026         7
[01/19 00:31:59    800s]     Metal11    N            H          0.064         0.477         0.030         7
[01/19 00:31:59    800s]     ----------------------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Via selection for estimated routes (rule default):
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/19 00:31:59    800s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/19 00:31:59    800s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/19 00:31:59    800s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/19 00:31:59    800s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/19 00:31:59    800s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/19 00:31:59    800s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/19 00:31:59    800s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Via selection for estimated routes (rule NDR_13):
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/19 00:31:59    800s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/19 00:31:59    800s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/19 00:31:59    800s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/19 00:31:59    800s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/19 00:31:59    800s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/19 00:31:59    800s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/19 00:31:59    800s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/19 00:31:59    800s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/19 00:31:59    800s]     ------------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     No ideal or dont_touch nets found in the clock tree
[01/19 00:31:59    800s]     No dont_touch hnets found in the clock tree
[01/19 00:31:59    800s]     No dont_touch hpins found in the clock network.
[01/19 00:31:59    800s]     Checking for illegal sizes of clock logic instances...
[01/19 00:31:59    800s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Filtering reasons for cell type: buffer
[01/19 00:31:59    800s]     =======================================
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     Clock trees    Power domain    Reason                         Library cells
[01/19 00:31:59    800s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/19 00:31:59    800s]                                                                     CLKBUFX8 }
[01/19 00:31:59    800s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/19 00:31:59    800s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Filtering reasons for cell type: inverter
[01/19 00:31:59    800s]     =========================================
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     Clock trees    Power domain    Reason                         Library cells
[01/19 00:31:59    800s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/19 00:31:59    800s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/19 00:31:59    800s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/19 00:31:59    800s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     
[01/19 00:31:59    800s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/19 00:31:59    800s]     CCOpt configuration status: all checks passed.
[01/19 00:31:59    800s]   Reconstructing clock tree datastructures, skew aware done.
[01/19 00:31:59    800s] Initializing clock structures done.
[01/19 00:31:59    800s] PRO...
[01/19 00:31:59    800s]   PRO active optimizations:
[01/19 00:31:59    800s]    - DRV fixing with sizing
[01/19 00:31:59    800s]   
[01/19 00:31:59    800s]   Detected clock skew data from CTS
[01/19 00:31:59    800s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:31:59    800s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:31:59    800s]   Clock DAG stats PRO initial state:
[01/19 00:31:59    800s]     cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:31:59    800s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:31:59    800s]     misc counts      : r=1, pp=0
[01/19 00:31:59    800s]     cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:31:59    800s]     cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:31:59    800s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:31:59    800s]     wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.540pF, total=0.595pF
[01/19 00:31:59    800s]     wire lengths     : top=0.000um, trunk=721.055um, leaf=7637.320um, total=8358.375um
[01/19 00:31:59    800s]     hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:31:59    800s]   Clock DAG net violations PRO initial state: none
[01/19 00:31:59    800s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/19 00:31:59    800s]     Trunk : target=0.200ns count=4 avg=0.166ns sd=0.016ns min=0.152ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:31:59    800s]     Leaf  : target=0.200ns count=41 avg=0.165ns sd=0.029ns min=0.105ns max=0.197ns {7 <= 0.120ns, 4 <= 0.160ns, 12 <= 0.180ns, 14 <= 0.190ns, 4 <= 0.200ns}
[01/19 00:31:59    800s]   Clock DAG library cell distribution PRO initial state {count}:
[01/19 00:31:59    800s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:31:59    800s]   Clock DAG hash PRO initial state: 5671549447255430761 5694537526499991623
[01/19 00:31:59    800s]   CTS services accumulated run-time stats PRO initial state:
[01/19 00:31:59    800s]     delay calculator: calls=19429, total_wall_time=0.892s, mean_wall_time=0.046ms
[01/19 00:31:59    800s]     legalizer: calls=3739, total_wall_time=0.090s, mean_wall_time=0.024ms
[01/19 00:31:59    800s]     steiner router: calls=15273, total_wall_time=2.275s, mean_wall_time=0.149ms
[01/19 00:31:59    800s]   Primary reporting skew groups PRO initial state:
[01/19 00:31:59    800s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/19 00:31:59    800s]         min path sink: cpuregs_reg[31][27]/CK
[01/19 00:31:59    800s]         max path sink: genblk1.pcpi_mul_rs1_reg[13]/CK
[01/19 00:31:59    800s]   Skew group summary PRO initial state:
[01/19 00:31:59    800s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.430, avg=0.405, sd=0.013], skew [0.055 vs 0.200], 100% {0.374, 0.430} (wid=0.004 ws=0.003) (gid=0.426 gs=0.054)
[01/19 00:31:59    800s]   Recomputing CTS skew targets...
[01/19 00:31:59    800s]   Resolving skew group constraints...
[01/19 00:31:59    801s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/19 00:31:59    801s]   Resolving skew group constraints done.
[01/19 00:31:59    801s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:31:59    801s]   PRO Fixing DRVs...
[01/19 00:31:59    801s]     Clock DAG hash before 'PRO Fixing DRVs': 5671549447255430761 5694537526499991623
[01/19 00:31:59    801s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       delay calculator: calls=19441, total_wall_time=0.893s, mean_wall_time=0.046ms
[01/19 00:31:59    801s]       legalizer: calls=3739, total_wall_time=0.090s, mean_wall_time=0.024ms
[01/19 00:31:59    801s]       steiner router: calls=15285, total_wall_time=2.275s, mean_wall_time=0.149ms
[01/19 00:31:59    801s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/19 00:31:59    801s]     CCOpt-PRO: considered: 45, tested: 45, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/19 00:31:59    801s]     
[01/19 00:31:59    801s]     Statistics: Fix DRVs (cell sizing):
[01/19 00:31:59    801s]     ===================================
[01/19 00:31:59    801s]     
[01/19 00:31:59    801s]     Cell changes by Net Type:
[01/19 00:31:59    801s]     
[01/19 00:31:59    801s]     -------------------------------------------------------------------------------------------------
[01/19 00:31:59    801s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/19 00:31:59    801s]     -------------------------------------------------------------------------------------------------
[01/19 00:31:59    801s]     top                0            0           0            0                    0                0
[01/19 00:31:59    801s]     trunk              0            0           0            0                    0                0
[01/19 00:31:59    801s]     leaf               0            0           0            0                    0                0
[01/19 00:31:59    801s]     -------------------------------------------------------------------------------------------------
[01/19 00:31:59    801s]     Total              0            0           0            0                    0                0
[01/19 00:31:59    801s]     -------------------------------------------------------------------------------------------------
[01/19 00:31:59    801s]     
[01/19 00:31:59    801s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/19 00:31:59    801s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/19 00:31:59    801s]     
[01/19 00:31:59    801s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:31:59    801s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:31:59    801s]       misc counts      : r=1, pp=0
[01/19 00:31:59    801s]       cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:31:59    801s]       cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:31:59    801s]       sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:31:59    801s]       wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.540pF, total=0.595pF
[01/19 00:31:59    801s]       wire lengths     : top=0.000um, trunk=721.055um, leaf=7637.320um, total=8358.375um
[01/19 00:31:59    801s]       hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:31:59    801s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[01/19 00:31:59    801s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       Trunk : target=0.200ns count=4 avg=0.166ns sd=0.016ns min=0.152ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:31:59    801s]       Leaf  : target=0.200ns count=41 avg=0.165ns sd=0.029ns min=0.105ns max=0.197ns {7 <= 0.120ns, 4 <= 0.160ns, 12 <= 0.180ns, 14 <= 0.190ns, 4 <= 0.200ns}
[01/19 00:31:59    801s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/19 00:31:59    801s]        Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:31:59    801s]     Clock DAG hash after 'PRO Fixing DRVs': 5671549447255430761 5694537526499991623
[01/19 00:31:59    801s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       delay calculator: calls=19441, total_wall_time=0.893s, mean_wall_time=0.046ms
[01/19 00:31:59    801s]       legalizer: calls=3739, total_wall_time=0.090s, mean_wall_time=0.024ms
[01/19 00:31:59    801s]       steiner router: calls=15285, total_wall_time=2.275s, mean_wall_time=0.149ms
[01/19 00:31:59    801s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/19 00:31:59    801s]           min path sink: cpuregs_reg[31][27]/CK
[01/19 00:31:59    801s]           max path sink: genblk1.pcpi_mul_rs1_reg[13]/CK
[01/19 00:31:59    801s]     Skew group summary after 'PRO Fixing DRVs':
[01/19 00:31:59    801s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.430], skew [0.055 vs 0.200]
[01/19 00:31:59    801s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/19 00:31:59    801s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Slew Diagnostics: After DRV fixing
[01/19 00:31:59    801s]   ==================================
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Global Causes:
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   -------------------------------------
[01/19 00:31:59    801s]   Cause
[01/19 00:31:59    801s]   -------------------------------------
[01/19 00:31:59    801s]   DRV fixing with buffering is disabled
[01/19 00:31:59    801s]   -------------------------------------
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Top 5 overslews:
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   ---------------------------------
[01/19 00:31:59    801s]   Overslew    Causes    Driving Pin
[01/19 00:31:59    801s]   ---------------------------------
[01/19 00:31:59    801s]     (empty table)
[01/19 00:31:59    801s]   ---------------------------------
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]   Cause    Occurences
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]     (empty table)
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Violation diagnostics counts from the 0 nodes that have violations:
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]   Cause    Occurences
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]     (empty table)
[01/19 00:31:59    801s]   -------------------
[01/19 00:31:59    801s]   
[01/19 00:31:59    801s]   Reconnecting optimized routes...
[01/19 00:31:59    801s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:31:59    801s]   Set dirty flag on 0 instances, 0 nets
[01/19 00:31:59    801s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/19 00:31:59    801s] End AAE Lib Interpolated Model. (MEM=2708.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:31:59    801s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:31:59    801s]   Clock DAG stats PRO final:
[01/19 00:31:59    801s]     cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[01/19 00:31:59    801s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/19 00:31:59    801s]     misc counts      : r=1, pp=0
[01/19 00:31:59    801s]     cell areas       : b=102.942um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.942um^2
[01/19 00:31:59    801s]     cell capacitance : b=0.017pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/19 00:31:59    801s]     sink capacitance : total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/19 00:31:59    801s]     wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.540pF, total=0.595pF
[01/19 00:31:59    801s]     wire lengths     : top=0.000um, trunk=721.055um, leaf=7637.320um, total=8358.375um
[01/19 00:31:59    801s]     hp wire lengths  : top=0.000um, trunk=535.730um, leaf=2743.000um, total=3278.730um
[01/19 00:31:59    801s]   Clock DAG net violations PRO final: none
[01/19 00:31:59    801s]   Clock DAG primary half-corner transition distribution PRO final:
[01/19 00:31:59    801s]     Trunk : target=0.200ns count=4 avg=0.166ns sd=0.016ns min=0.152ns max=0.188ns {0 <= 0.120ns, 1 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/19 00:31:59    801s]     Leaf  : target=0.200ns count=41 avg=0.165ns sd=0.029ns min=0.105ns max=0.197ns {7 <= 0.120ns, 4 <= 0.160ns, 12 <= 0.180ns, 14 <= 0.190ns, 4 <= 0.200ns}
[01/19 00:31:59    801s]   Clock DAG library cell distribution PRO final {count}:
[01/19 00:31:59    801s]      Bufs: CLKBUFX4: 38 CLKBUFX3: 5 BUFX2: 1 
[01/19 00:31:59    801s]   Clock DAG hash PRO final: 5671549447255430761 5694537526499991623
[01/19 00:31:59    801s]   CTS services accumulated run-time stats PRO final:
[01/19 00:31:59    801s]     delay calculator: calls=19486, total_wall_time=0.895s, mean_wall_time=0.046ms
[01/19 00:31:59    801s]     legalizer: calls=3739, total_wall_time=0.090s, mean_wall_time=0.024ms
[01/19 00:31:59    801s]     steiner router: calls=15285, total_wall_time=2.275s, mean_wall_time=0.149ms
[01/19 00:31:59    801s]   Primary reporting skew groups PRO final:
[01/19 00:31:59    801s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/19 00:31:59    801s]         min path sink: cpuregs_reg[31][27]/CK
[01/19 00:31:59    801s]         max path sink: genblk1.pcpi_mul_rs1_reg[13]/CK
[01/19 00:31:59    801s]   Skew group summary PRO final:
[01/19 00:31:59    801s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.430, avg=0.405, sd=0.013], skew [0.055 vs 0.200], 100% {0.374, 0.430} (wid=0.004 ws=0.003) (gid=0.426 gs=0.054)
[01/19 00:31:59    801s] PRO done.
[01/19 00:31:59    801s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/19 00:31:59    801s] numClockCells = 46, numClockCellsFixed = 0, numClockCellsRestored = 44, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/19 00:31:59    801s] Net route status summary:
[01/19 00:31:59    801s]   Clock:        45 (unrouted=0, trialRouted=0, noStatus=0, routed=45, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:31:59    801s]   Non-clock: 12556 (unrouted=1270, trialRouted=0, noStatus=0, routed=11286, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1158, (crossesIlmBoundary AND tooFewTerms=0)])
[01/19 00:31:59    801s] Updating delays...
[01/19 00:32:00    802s] Updating delays done.
[01/19 00:32:00    802s] PRO done. (took cpu=0:00:02.6 real=0:00:02.6)
[01/19 00:32:00    802s] Leaving CCOpt scope - Cleaning up placement interface...
[01/19 00:32:00    802s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2766.0M, EPOCH TIME: 1705617120.849074
[01/19 00:32:00    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/19 00:32:00    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:00    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:00    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:00    802s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:2651.0M, EPOCH TIME: 1705617120.910681
[01/19 00:32:00    802s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/19 00:32:00    802s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:13:22.2/0:41:23.2 (0.3), mem = 2651.0M
[01/19 00:32:00    802s] 
[01/19 00:32:00    802s] =============================================================================================
[01/19 00:32:00    802s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/19 00:32:00    802s] =============================================================================================
[01/19 00:32:00    802s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:00    802s] ---------------------------------------------------------------------------------------------
[01/19 00:32:00    802s] [ OptimizationStep       ]      1   0:00:01.7  (  65.5 % )     0:00:02.7 /  0:00:02.7    1.0
[01/19 00:32:00    802s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:32:00    802s] [ IncrDelayCalc          ]     41   0:00:00.9  (  32.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:32:00    802s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:00    802s] ---------------------------------------------------------------------------------------------
[01/19 00:32:00    802s]  ClockDrv #1 TOTAL                  0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[01/19 00:32:00    802s] ---------------------------------------------------------------------------------------------
[01/19 00:32:00    802s] 
[01/19 00:32:01    802s] skipped the cell partition in DRV
[01/19 00:32:01    802s] Leakage Power Opt: re-selecting buf/inv list 
[01/19 00:32:01    802s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:32:01    802s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:32:01    802s] optDesignOneStep: Power Flow
[01/19 00:32:01    802s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:32:01    802s] **INFO: Start fixing DRV (Mem = 2649.04M) ...
[01/19 00:32:01    802s] Begin: GigaOpt DRV Optimization
[01/19 00:32:01    802s] Glitch fixing enabled
[01/19 00:32:01    802s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/19 00:32:01    802s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:22.6/0:41:23.5 (0.3), mem = 2649.0M
[01/19 00:32:01    802s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:32:01    802s] End AAE Lib Interpolated Model. (MEM=2649.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:01    802s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.45
[01/19 00:32:02    803s] Processing average sequential pin duty cycle 
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:32:02    803s] Summary for sequential cells identification: 
[01/19 00:32:02    803s]   Identified SBFF number: 104
[01/19 00:32:02    803s]   Identified MBFF number: 0
[01/19 00:32:02    803s]   Identified SB Latch number: 0
[01/19 00:32:02    803s]   Identified MB Latch number: 0
[01/19 00:32:02    803s]   Not identified SBFF number: 16
[01/19 00:32:02    803s]   Not identified MBFF number: 0
[01/19 00:32:02    803s]   Not identified SB Latch number: 0
[01/19 00:32:02    803s]   Not identified MB Latch number: 0
[01/19 00:32:02    803s]   Number of sequential cells which are not FFs: 32
[01/19 00:32:02    803s]  Visiting view : default_emulate_view
[01/19 00:32:02    803s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:32:02    803s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:32:02    803s]  Visiting view : default_emulate_view
[01/19 00:32:02    803s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:32:02    803s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:32:02    803s] TLC MultiMap info (StdDelay):
[01/19 00:32:02    803s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:32:02    803s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:32:02    803s]  Setting StdDelay to: 38ps
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:32:02    803s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503647, 0.000503647
[01/19 00:32:02    803s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:02    803s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:32:02    803s] ### Creating PhyDesignMc. totSessionCpu=0:13:24 mem=2705.7M
[01/19 00:32:02    803s] OPERPROF: Starting DPlace-Init at level 1, MEM:2705.7M, EPOCH TIME: 1705617122.250961
[01/19 00:32:02    803s] Processing tracks to init pin-track alignment.
[01/19 00:32:02    803s] z: 2, totalTracks: 1
[01/19 00:32:02    803s] z: 4, totalTracks: 1
[01/19 00:32:02    803s] z: 6, totalTracks: 1
[01/19 00:32:02    803s] z: 8, totalTracks: 1
[01/19 00:32:02    803s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:32:02    803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2705.7M, EPOCH TIME: 1705617122.262065
[01/19 00:32:02    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:02    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:32:02    803s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2705.7M, EPOCH TIME: 1705617122.295985
[01/19 00:32:02    803s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2705.7M, EPOCH TIME: 1705617122.296101
[01/19 00:32:02    803s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2705.7M, EPOCH TIME: 1705617122.296168
[01/19 00:32:02    803s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2705.7MB).
[01/19 00:32:02    803s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2705.7M, EPOCH TIME: 1705617122.298105
[01/19 00:32:02    803s] TotalInstCnt at PhyDesignMc Initialization: 10595
[01/19 00:32:02    803s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:24 mem=2705.7M
[01/19 00:32:02    803s] #optDebug: Start CG creation (mem=2705.7M)
[01/19 00:32:02    803s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/19 00:32:02    803s] (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgPrt (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgEgp (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgPbk (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgNrb(cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgObs (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgCon (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s]  ...processing cgPdm (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2899.4M)
[01/19 00:32:02    803s] ### Creating RouteCongInterface, started
[01/19 00:32:02    803s] {MMLU 0 45 12437}
[01/19 00:32:02    803s] ### Creating LA Mngr. totSessionCpu=0:13:24 mem=2899.4M
[01/19 00:32:02    803s] ### Creating LA Mngr, finished. totSessionCpu=0:13:24 mem=2899.4M
[01/19 00:32:02    803s] ### Creating RouteCongInterface, finished
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s] Creating Lib Analyzer ...
[01/19 00:32:02    803s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:32:02    803s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:32:02    803s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:32:02    803s] 
[01/19 00:32:02    803s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:32:03    804s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:25 mem=2899.4M
[01/19 00:32:03    804s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:25 mem=2899.4M
[01/19 00:32:03    804s] Creating Lib Analyzer, finished. 
[01/19 00:32:03    804s]  unitDynamic=0.010643105908 unitLeakage=0.0106431, designSmallDynamic=0.010643105908 designSmallLeakge=0.010643105908 largestInvLkgPwrAreaRatio=0.000000004954 smallCellArea_=2736000.0 
[01/19 00:32:03    805s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/19 00:32:03    805s] [GPS-DRV] Optimizer parameters ============================= 
[01/19 00:32:03    805s] [GPS-DRV] maxDensity (design): 0.95
[01/19 00:32:03    805s] [GPS-DRV] maxLocalDensity: 0.96
[01/19 00:32:03    805s] [GPS-DRV] MaintainWNS: 1
[01/19 00:32:03    805s] [GPS-DRV] All active and enabled setup views
[01/19 00:32:03    805s] [GPS-DRV]     default_emulate_view
[01/19 00:32:03    805s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:32:03    805s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/19 00:32:03    805s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/19 00:32:03    805s] [GPS-DRV] timing-driven DRV settings
[01/19 00:32:03    805s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/19 00:32:03    805s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2918.5M, EPOCH TIME: 1705617123.691800
[01/19 00:32:03    805s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2918.5M, EPOCH TIME: 1705617123.692029
[01/19 00:32:03    805s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:32:03    805s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/19 00:32:03    805s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:32:03    805s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/19 00:32:03    805s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:32:04    805s] Info: violation cost 147.510574 (cap = 0.000000, tran = 147.510574, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:32:04    805s] |     7|    90|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.55|     0.00|       0|       0|       0| 72.07%|          |         |
[01/19 00:32:04    805s] Info: violation cost 147.137405 (cap = 0.000000, tran = 147.137405, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:32:04    805s] |     2|    80|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.55|     0.00|       0|       0|       5| 72.07%| 0:00:00.0|  2926.5M|
[01/19 00:32:04    805s] Info: violation cost 141.034637 (cap = 0.000000, tran = 141.034637, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:32:04    805s] |     2|    80|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.55|     0.00|       0|       0|       0| 72.07%| 0:00:00.0|  2926.5M|
[01/19 00:32:04    805s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] ###############################################################################
[01/19 00:32:04    805s] #
[01/19 00:32:04    805s] #  Large fanout net report:  
[01/19 00:32:04    805s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/19 00:32:04    805s] #     - current density: 72.07
[01/19 00:32:04    805s] #
[01/19 00:32:04    805s] #  List of high fanout nets:
[01/19 00:32:04    805s] #        Net(1):  resetn: (fanouts = 77)
[01/19 00:32:04    805s] #
[01/19 00:32:04    805s] ###############################################################################
[01/19 00:32:04    805s] Bottom Preferred Layer:
[01/19 00:32:04    805s] +---------------+------------+----------+
[01/19 00:32:04    805s] |     Layer     |    CLK     |   Rule   |
[01/19 00:32:04    805s] +---------------+------------+----------+
[01/19 00:32:04    805s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:32:04    805s] +---------------+------------+----------+
[01/19 00:32:04    805s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:32:04    805s] +---------------+------------+----------+
[01/19 00:32:04    805s] Via Pillar Rule:
[01/19 00:32:04    805s]     None
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] =======================================================================
[01/19 00:32:04    805s]                 Reasons for remaining drv violations
[01/19 00:32:04    805s] =======================================================================
[01/19 00:32:04    805s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] MultiBuffering failure reasons
[01/19 00:32:04    805s] ------------------------------------------------
[01/19 00:32:04    805s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2926.5M) ***
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] Total-nets :: 11443, Stn-nets :: 112, ratio :: 0.978764 %, Total-len 201899, Stn-len 0
[01/19 00:32:04    805s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2907.4M, EPOCH TIME: 1705617124.516425
[01/19 00:32:04    805s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:32:04    805s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:04    805s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:04    805s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:04    805s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:2825.4M, EPOCH TIME: 1705617124.565400
[01/19 00:32:04    805s] TotalInstCnt at PhyDesignMc Destruction: 10595
[01/19 00:32:04    805s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503718, 0.000503718
[01/19 00:32:04    805s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:04    805s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.45
[01/19 00:32:04    805s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:13:26.0/0:41:27.0 (0.3), mem = 2825.4M
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] =============================================================================================
[01/19 00:32:04    805s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/19 00:32:04    805s] =============================================================================================
[01/19 00:32:04    805s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:04    805s] ---------------------------------------------------------------------------------------------
[01/19 00:32:04    805s] [ SlackTraversorInit     ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:04    805s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  21.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:32:04    805s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:04    805s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:32:04    805s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:32:04    805s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:32:04    805s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:32:04    805s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:32:04    805s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[01/19 00:32:04    805s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:04    805s] [ OptEval                ]      2   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:32:04    805s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:04    805s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/19 00:32:04    805s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/19 00:32:04    805s] [ AAESlewUpdate          ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/19 00:32:04    805s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:32:04    805s] [ DrvComputeSummary      ]      3   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/19 00:32:04    805s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:04    805s] [ PowerUnitCalc          ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:32:04    805s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:04    805s] [ PropagateActivity      ]      1   0:00:00.8  (  24.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/19 00:32:04    805s] [ MISC                   ]          0:00:00.7  (  19.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:32:04    805s] ---------------------------------------------------------------------------------------------
[01/19 00:32:04    805s]  DrvOpt #1 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[01/19 00:32:04    805s] ---------------------------------------------------------------------------------------------
[01/19 00:32:04    805s] 
[01/19 00:32:04    805s] **INFO: Skipping refine place as no non-legal commits were detected
[01/19 00:32:04    805s] End: GigaOpt DRV Optimization
[01/19 00:32:04    805s] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 2298.8M, totSessionCpu=0:13:26 **
[01/19 00:32:04    805s] *info:
[01/19 00:32:04    805s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 2825.42M).
[01/19 00:32:04    805s] Leakage Power Opt: resetting the buf/inv selection
[01/19 00:32:04    805s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2825.4M, EPOCH TIME: 1705617124.661401
[01/19 00:32:04    805s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:04    805s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:04    806s] 
[01/19 00:32:04    806s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:04    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2825.4M, EPOCH TIME: 1705617124.695522
[01/19 00:32:04    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:04    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.05min mem=2825.4M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.546  |  1.977  |  1.546  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (80)      |   -0.296   |      2 (80)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2873.6M, EPOCH TIME: 1705617125.060253
[01/19 00:32:05    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] 
[01/19 00:32:05    806s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:05    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.034, MEM:2873.6M, EPOCH TIME: 1705617125.094282
[01/19 00:32:05    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:05    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] Density: 72.066%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2300.5M, totSessionCpu=0:13:26 **
[01/19 00:32:05    806s]   DRV Snapshot: (REF)
[01/19 00:32:05    806s]          Tran DRV: 2 (2)
[01/19 00:32:05    806s]           Cap DRV: 0 (0)
[01/19 00:32:05    806s]        Fanout DRV: 0 (0)
[01/19 00:32:05    806s]            Glitch: 0 (0)
[01/19 00:32:05    806s] *** Timing Is met
[01/19 00:32:05    806s] *** Check timing (0:00:00.0)
[01/19 00:32:05    806s] *** Setup timing is met (target slack 0ns)
[01/19 00:32:05    806s]   Timing Snapshot: (REF)
[01/19 00:32:05    806s]      Weighted WNS: 0.000
[01/19 00:32:05    806s]       All  PG WNS: 0.000
[01/19 00:32:05    806s]       High PG WNS: 0.000
[01/19 00:32:05    806s]       All  PG TNS: 0.000
[01/19 00:32:05    806s]       High PG TNS: 0.000
[01/19 00:32:05    806s]       Low  PG TNS: 0.000
[01/19 00:32:05    806s]    Category Slack: { [L, 1.546] [H, 1.977] }
[01/19 00:32:05    806s] 
[01/19 00:32:05    806s] **INFO: flowCheckPoint #3 OptimizationPower
[01/19 00:32:05    806s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2300.5M, totSessionCpu=0:13:27 **
[01/19 00:32:05    806s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2824.7M, EPOCH TIME: 1705617125.376041
[01/19 00:32:05    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    806s] 
[01/19 00:32:05    806s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:05    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2824.7M, EPOCH TIME: 1705617125.410558
[01/19 00:32:05    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:05    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.546  |  1.977  |  1.546  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (80)      |   -0.296   |      2 (80)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:32:05    807s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2872.9M, EPOCH TIME: 1705617125.761558
[01/19 00:32:05    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:05    807s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2872.9M, EPOCH TIME: 1705617125.795317
[01/19 00:32:05    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:05    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] Density: 72.066%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -aggressivePowerReclaim -forceNonLefsafeRecovery -combineAggressive -noDownsize -skipAntennaRules -skipLegalCheckForLefsafeSwaps -postRoute -leakage -nativePathGroupFlow
[01/19 00:32:05    807s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:32:05    807s] ### Creating LA Mngr. totSessionCpu=0:13:27 mem=2872.9M
[01/19 00:32:05    807s] ### Creating LA Mngr, finished. totSessionCpu=0:13:27 mem=2872.9M
[01/19 00:32:05    807s] Deleting Lib Analyzer.
[01/19 00:32:05    807s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/19 00:32:05    807s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2872.9M, EPOCH TIME: 1705617125.866034
[01/19 00:32:05    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:05    807s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2872.9M, EPOCH TIME: 1705617125.900174
[01/19 00:32:05    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:05    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:05    807s] End AAE Lib Interpolated Model. (MEM=2872.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] Begin: Leakage Power Optimization
[01/19 00:32:05    807s] Processing average sequential pin duty cycle 
[01/19 00:32:05    807s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] Begin Power Analysis
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s]              0V	    VSS
[01/19 00:32:05    807s]            0.9V	    VDD
[01/19 00:32:05    807s] Begin Processing Timing Library for Power Calculation
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] Begin Processing Timing Library for Power Calculation
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] 
[01/19 00:32:05    807s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:32:05    807s] 
[01/19 00:32:06    807s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.79MB/4369.12MB/2300.79MB)
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.79MB/4369.12MB/2300.79MB)
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Begin Processing User Attributes
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.79MB/4369.12MB/2300.79MB)
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Begin Processing Signal Activity
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.79MB/4369.12MB/2300.79MB)
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] Begin Power Computation
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s]       ----------------------------------------------------------
[01/19 00:32:06    807s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:32:06    807s]       # of cell(s) missing power table: 0
[01/19 00:32:06    807s]       # of cell(s) missing leakage table: 0
[01/19 00:32:06    807s]       ----------------------------------------------------------
[01/19 00:32:06    807s] 
[01/19 00:32:06    807s] 
[01/19 00:32:07    808s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:32:07    808s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.82MB/4369.12MB/2300.82MB)
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] Begin Processing User Attributes
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2300.82MB/4369.12MB/2300.82MB)
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2300.82MB/4369.12MB/2300.82MB)
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] *



[01/19 00:32:07    808s] Total Power
[01/19 00:32:07    808s] -----------------------------------------------------------------------------------------
[01/19 00:32:07    808s] Total Leakage Power:         0.00052255
[01/19 00:32:07    808s] -----------------------------------------------------------------------------------------
[01/19 00:32:07    808s] Processing average sequential pin duty cycle 
[01/19 00:32:07    808s]   Timing Snapshot: (REF)
[01/19 00:32:07    808s]      Weighted WNS: 0.000
[01/19 00:32:07    808s]       All  PG WNS: 0.000
[01/19 00:32:07    808s]       High PG WNS: 0.000
[01/19 00:32:07    808s]       All  PG TNS: 0.000
[01/19 00:32:07    808s]       High PG TNS: 0.000
[01/19 00:32:07    808s]       Low  PG TNS: 0.000
[01/19 00:32:07    808s]    Category Slack: { [L, 1.546] [H, 1.977] }
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] Creating Lib Analyzer ...
[01/19 00:32:07    808s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:32:07    808s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:32:07    808s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:32:07    808s] 
[01/19 00:32:07    808s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:32:08    809s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:29 mem=2892.0M
[01/19 00:32:08    809s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:29 mem=2892.0M
[01/19 00:32:08    809s] Creating Lib Analyzer, finished. 
[01/19 00:32:08    809s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.546|0.000|
|reg2reg   |1.977|0.000|
|HEPG      |1.977|0.000|
|All Paths |1.546|0.000|
+----------+-----+-----+

[01/19 00:32:08    809s] Begin: Core Leakage Power Optimization
[01/19 00:32:08    809s] *** PowerOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:29.6/0:41:30.5 (0.3), mem = 2892.0M
[01/19 00:32:08    809s] Processing average sequential pin duty cycle 
[01/19 00:32:08    809s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.46
[01/19 00:32:08    809s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503718, 0.000503718
[01/19 00:32:08    809s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:08    809s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/19 00:32:08    809s] ### Creating PhyDesignMc. totSessionCpu=0:13:30 mem=2892.0M
[01/19 00:32:08    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.0M, EPOCH TIME: 1705617128.317955
[01/19 00:32:08    809s] Processing tracks to init pin-track alignment.
[01/19 00:32:08    809s] z: 2, totalTracks: 1
[01/19 00:32:08    809s] z: 4, totalTracks: 1
[01/19 00:32:08    809s] z: 6, totalTracks: 1
[01/19 00:32:08    809s] z: 8, totalTracks: 1
[01/19 00:32:08    809s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:32:08    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2892.0M, EPOCH TIME: 1705617128.329103
[01/19 00:32:08    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:08    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:08    809s] 
[01/19 00:32:08    809s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:08    809s] 
[01/19 00:32:08    809s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:32:08    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2892.0M, EPOCH TIME: 1705617128.363058
[01/19 00:32:08    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2892.0M, EPOCH TIME: 1705617128.363182
[01/19 00:32:08    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2892.0M, EPOCH TIME: 1705617128.363250
[01/19 00:32:08    809s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2892.0MB).
[01/19 00:32:08    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2892.0M, EPOCH TIME: 1705617128.365302
[01/19 00:32:08    809s] TotalInstCnt at PhyDesignMc Initialization: 10595
[01/19 00:32:08    809s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:30 mem=2892.0M
[01/19 00:32:08    809s] ### Creating RouteCongInterface, started
[01/19 00:32:08    809s] ### Creating RouteCongInterface, finished
[01/19 00:32:08    810s] Usable buffer cells for single buffer setup transform:
[01/19 00:32:08    810s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/19 00:32:08    810s] Number of usable buffer cells above: 16
[01/19 00:32:08    810s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2892.0M, EPOCH TIME: 1705617128.777628
[01/19 00:32:08    810s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2892.0M, EPOCH TIME: 1705617128.777880
[01/19 00:32:08    810s] Info: violation cost 141.034637 (cap = 0.000000, tran = 141.034637, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:32:09    810s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.07
[01/19 00:32:09    810s] +---------+---------+--------+--------+------------+--------+
[01/19 00:32:09    810s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/19 00:32:09    810s] +---------+---------+--------+--------+------------+--------+
[01/19 00:32:09    810s] |   72.07%|        -|   0.000|   0.000|   0:00:00.0| 2892.0M|
[01/19 00:32:09    810s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:32:09    810s] Running power reclaim iteration with 0.00010 cutoff 
[01/19 00:32:09    811s] |   72.07%|        0|   0.000|   0.000|   0:00:00.0| 2892.0M|
[01/19 00:32:09    811s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/19 00:32:10    811s] +---------+---------+--------+--------+------------+--------+
[01/19 00:32:10    811s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.07
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/19 00:32:10    811s] --------------------------------------------------------------
[01/19 00:32:10    811s] |                                   | Total     | Sequential |
[01/19 00:32:10    811s] --------------------------------------------------------------
[01/19 00:32:10    811s] | Num insts resized                 |       0  |       0    |
[01/19 00:32:10    811s] | Num insts undone                  |       0  |       0    |
[01/19 00:32:10    811s] | Num insts Downsized               |       0  |       0    |
[01/19 00:32:10    811s] | Num insts Samesized               |       0  |       0    |
[01/19 00:32:10    811s] | Num insts Upsized                 |       0  |       0    |
[01/19 00:32:10    811s] | Num multiple commits+uncommits    |       0  |       -    |
[01/19 00:32:10    811s] --------------------------------------------------------------
[01/19 00:32:10    811s] Bottom Preferred Layer:
[01/19 00:32:10    811s] +---------------+------------+----------+
[01/19 00:32:10    811s] |     Layer     |    CLK     |   Rule   |
[01/19 00:32:10    811s] +---------------+------------+----------+
[01/19 00:32:10    811s] | Metal5 (z=5)  |         41 | default  |
[01/19 00:32:10    811s] +---------------+------------+----------+
[01/19 00:32:10    811s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/19 00:32:10    811s] +---------------+------------+----------+
[01/19 00:32:10    811s] Via Pillar Rule:
[01/19 00:32:10    811s]     None
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Number of insts committed for which the initial cell was dont use = 0
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/19 00:32:10    811s] End: Core Leakage Power Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[01/19 00:32:10    811s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2892.0M, EPOCH TIME: 1705617130.021868
[01/19 00:32:10    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:32:10    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:10    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:10    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:10    811s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2882.0M, EPOCH TIME: 1705617130.084580
[01/19 00:32:10    811s] TotalInstCnt at PhyDesignMc Destruction: 10595
[01/19 00:32:10    811s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503718, 0.000503718
[01/19 00:32:10    811s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:10    811s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.46
[01/19 00:32:10    811s] *** PowerOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:13:31.5/0:41:32.5 (0.3), mem = 2882.0M
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] =============================================================================================
[01/19 00:32:10    811s]  Step TAT Report : PowerOpt #1 / optDesign #2                                   21.35-s114_1
[01/19 00:32:10    811s] =============================================================================================
[01/19 00:32:10    811s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:10    811s] ---------------------------------------------------------------------------------------------
[01/19 00:32:10    811s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/19 00:32:10    811s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:10    811s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:32:10    811s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/19 00:32:10    811s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:32:10    811s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:10    811s] [ BottleneckAnalyzerInit ]      1   0:00:00.5  (  23.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:32:10    811s] [ OptimizationStep       ]      1   0:00:00.2  (  12.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:32:10    811s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:10    811s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:10    811s] [ OptEval                ]      1   0:00:00.3  (  16.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:10    811s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:10    811s] [ DrvFindVioNets         ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/19 00:32:10    811s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:10    811s] [ MISC                   ]          0:00:00.5  (  27.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:32:10    811s] ---------------------------------------------------------------------------------------------
[01/19 00:32:10    811s]  PowerOpt #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:32:10    811s] ---------------------------------------------------------------------------------------------
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Info: violation cost 141.034637 (cap = 0.000000, tran = 141.034637, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/19 00:32:10    811s]   Timing Snapshot: (TGT)
[01/19 00:32:10    811s]      Weighted WNS: 0.000
[01/19 00:32:10    811s]       All  PG WNS: 0.000
[01/19 00:32:10    811s]       High PG WNS: 0.000
[01/19 00:32:10    811s]       All  PG TNS: 0.000
[01/19 00:32:10    811s]       High PG TNS: 0.000
[01/19 00:32:10    811s]       Low  PG TNS: 0.000
[01/19 00:32:10    811s]    Category Slack: { [L, 1.546] [H, 1.977] }
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Checking setup slack degradation ...
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Recovery Manager:
[01/19 00:32:10    811s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/19 00:32:10    811s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/19 00:32:10    811s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[01/19 00:32:10    811s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Power Analysis
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s]              0V	    VSS
[01/19 00:32:10    811s]            0.9V	    VDD
[01/19 00:32:10    811s] Begin Processing Timing Library for Power Calculation
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Processing Timing Library for Power Calculation
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Processing User Attributes
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:10    811s] 
[01/19 00:32:10    811s] Begin Processing Signal Activity
[01/19 00:32:10    811s] 
[01/19 00:32:11    812s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s] Begin Power Computation
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s]       ----------------------------------------------------------
[01/19 00:32:11    812s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:32:11    812s]       # of cell(s) missing power table: 0
[01/19 00:32:11    812s]       # of cell(s) missing leakage table: 0
[01/19 00:32:11    812s]       ----------------------------------------------------------
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:32:11    812s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s] Begin Processing User Attributes
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:11    812s] 
[01/19 00:32:11    812s] Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2299.29MB/4378.20MB/2303.19MB)
[01/19 00:32:11    812s] 
[01/19 00:32:11    813s] *



[01/19 00:32:11    813s] Total Power
[01/19 00:32:11    813s] -----------------------------------------------------------------------------------------
[01/19 00:32:11    813s] Total Leakage Power:         0.00052255
[01/19 00:32:11    813s] -----------------------------------------------------------------------------------------
[01/19 00:32:11    813s] Processing average sequential pin duty cycle 
[01/19 00:32:11    813s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.546|0.000|
|reg2reg   |1.977|0.000|
|HEPG      |1.977|0.000|
|All Paths |1.546|0.000|
+----------+-----+-----+

[01/19 00:32:11    813s] End: Leakage Power Optimization (cpu=0:00:04, real=0:00:03, mem=2826.65M, totSessionCpu=0:13:33).
[01/19 00:32:11    813s] Deleting Lib Analyzer.
[01/19 00:32:11    813s] **optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 2289.4M, totSessionCpu=0:13:33 **
[01/19 00:32:12    813s] **INFO: Skipping refine place as no non-legal commits were detected
[01/19 00:32:12    813s] **INFO: flowCheckPoint #4 OptimizationHold
[01/19 00:32:12    813s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:32:12    813s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2820.7M, EPOCH TIME: 1705617132.015353
[01/19 00:32:12    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:12    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:12    813s] 
[01/19 00:32:12    813s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:12    813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2820.7M, EPOCH TIME: 1705617132.051746
[01/19 00:32:12    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:12    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:12    813s] GigaOpt Hold Optimizer is used
[01/19 00:32:12    813s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[01/19 00:32:12    813s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:32:12    813s] optDesignOneStep: Power Flow
[01/19 00:32:12    813s] #InfoCS: Num dontuse cells 1, Num usable cells 583
[01/19 00:32:12    813s] End AAE Lib Interpolated Model. (MEM=2820.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:12    813s] 
[01/19 00:32:12    813s] Creating Lib Analyzer ...
[01/19 00:32:12    813s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:32:12    813s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:32:12    813s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:32:12    813s] 
[01/19 00:32:12    813s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:32:12    814s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:34 mem=2826.7M
[01/19 00:32:12    814s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:34 mem=2826.7M
[01/19 00:32:12    814s] Creating Lib Analyzer, finished. 
[01/19 00:32:12    814s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:34 mem=2826.7M ***
[01/19 00:32:12    814s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:13:34.1/0:41:35.1 (0.3), mem = 2826.7M
[01/19 00:32:12    814s] Processing average sequential pin duty cycle 
[01/19 00:32:12    814s] Saving timing graph ...
[01/19 00:32:13    814s] Done save timing graph
[01/19 00:32:13    814s] Latch borrow mode reset to max_borrow
[01/19 00:32:13    814s] 
[01/19 00:32:13    814s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:32:13    814s] Deleting Lib Analyzer.
[01/19 00:32:13    814s] 
[01/19 00:32:13    814s] TimeStamp Deleting Cell Server End ...
[01/19 00:32:13    815s] Starting delay calculation for Hold views
[01/19 00:32:14    815s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/19 00:32:14    815s] AAE_INFO: resetNetProps viewIdx 0 
[01/19 00:32:14    815s] Starting SI iteration 1 using Infinite Timing Windows
[01/19 00:32:14    815s] #################################################################################
[01/19 00:32:14    815s] # Design Stage: PostRoute
[01/19 00:32:14    815s] # Design Name: picorv32
[01/19 00:32:14    815s] # Design Mode: 45nm
[01/19 00:32:14    815s] # Analysis Mode: MMMC OCV 
[01/19 00:32:14    815s] # Parasitics Mode: SPEF/RCDB 
[01/19 00:32:14    815s] # Signoff Settings: SI On 
[01/19 00:32:14    815s] #################################################################################
[01/19 00:32:14    815s] AAE_INFO: 1 threads acquired from CTE.
[01/19 00:32:14    815s] Setting infinite Tws ...
[01/19 00:32:14    815s] First Iteration Infinite Tw... 
[01/19 00:32:14    815s] Calculate late delays in OCV mode...
[01/19 00:32:14    815s] Calculate early delays in OCV mode...
[01/19 00:32:14    815s] Topological Sorting (REAL = 0:00:00.0, MEM = 2805.5M, InitMEM = 2805.5M)
[01/19 00:32:14    815s] Start delay calculation (fullDC) (1 T). (MEM=2805.47)
[01/19 00:32:14    815s] End AAE Lib Interpolated Model. (MEM=2817.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:17    819s] Total number of fetched objects 12437
[01/19 00:32:17    819s] AAE_INFO-618: Total number of nets in the design is 12601,  99.4 percent of the nets selected for SI analysis
[01/19 00:32:17    819s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:32:17    819s] End delay calculation. (MEM=2804.89 CPU=0:00:03.4 REAL=0:00:03.0)
[01/19 00:32:17    819s] End delay calculation (fullDC). (MEM=2804.89 CPU=0:00:03.7 REAL=0:00:03.0)
[01/19 00:32:17    819s] *** CDM Built up (cpu=0:00:03.9  real=0:00:03.0  mem= 2804.9M) ***
[01/19 00:32:18    820s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2828.9M)
[01/19 00:32:18    820s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/19 00:32:18    820s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2828.9M)
[01/19 00:32:18    820s] 
[01/19 00:32:18    820s] Executing IPO callback for view pruning ..
[01/19 00:32:18    820s] 
[01/19 00:32:18    820s] Active hold views:
[01/19 00:32:18    820s]  default_emulate_view
[01/19 00:32:18    820s]   Dominating endpoints: 0
[01/19 00:32:18    820s]   Dominating TNS: -0.000
[01/19 00:32:18    820s] 
[01/19 00:32:19    820s] Starting SI iteration 2
[01/19 00:32:19    820s] Calculate late delays in OCV mode...
[01/19 00:32:19    820s] Calculate early delays in OCV mode...
[01/19 00:32:19    820s] Start delay calculation (fullDC) (1 T). (MEM=2784.28)
[01/19 00:32:19    820s] End AAE Lib Interpolated Model. (MEM=2784.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:19    820s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 33. 
[01/19 00:32:19    820s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 12437. 
[01/19 00:32:19    820s] Total number of fetched objects 12437
[01/19 00:32:19    820s] AAE_INFO-618: Total number of nets in the design is 12601,  0.0 percent of the nets selected for SI analysis
[01/19 00:32:19    820s] End delay calculation. (MEM=2795.69 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:32:19    820s] End delay calculation (fullDC). (MEM=2795.69 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:32:19    820s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2795.7M) ***
[01/19 00:32:20    821s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:13:41 mem=2819.7M)
[01/19 00:32:20    821s] Done building cte hold timing graph (fixHold) cpu=0:00:07.3 real=0:00:08.0 totSessionCpu=0:13:41 mem=2819.7M ***
[01/19 00:32:20    821s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:13:42 mem=2835.0M ***
[01/19 00:32:20    822s] Restoring timing graph ...
[01/19 00:32:21    822s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/19 00:32:21    822s] Done restore timing graph
[01/19 00:32:21    822s] Done building cte setup timing graph (fixHold) cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:13:43 mem=2846.5M ***
[01/19 00:32:21    823s] *info: category slack lower bound [L 0.0] default
[01/19 00:32:21    823s] *info: category slack lower bound [H 0.0] reg2reg 
[01/19 00:32:21    823s] --------------------------------------------------- 
[01/19 00:32:21    823s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/19 00:32:21    823s] --------------------------------------------------- 
[01/19 00:32:21    823s]          WNS    reg2regWNS
[01/19 00:32:21    823s]     1.546 ns      1.977 ns
[01/19 00:32:21    823s] --------------------------------------------------- 
[01/19 00:32:21    823s] OPTC: m1 20.0 20.0
[01/19 00:32:21    823s] Setting latch borrow mode to budget during optimization.
[01/19 00:32:21    823s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/19 00:32:21    823s] 
[01/19 00:32:21    823s] Creating Lib Analyzer ...
[01/19 00:32:21    823s] 
[01/19 00:32:21    823s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:32:21    823s] Summary for sequential cells identification: 
[01/19 00:32:21    823s]   Identified SBFF number: 104
[01/19 00:32:21    823s]   Identified MBFF number: 0
[01/19 00:32:21    823s]   Identified SB Latch number: 0
[01/19 00:32:21    823s]   Identified MB Latch number: 0
[01/19 00:32:21    823s]   Not identified SBFF number: 16
[01/19 00:32:21    823s]   Not identified MBFF number: 0
[01/19 00:32:21    823s]   Not identified SB Latch number: 0
[01/19 00:32:21    823s]   Not identified MB Latch number: 0
[01/19 00:32:21    823s]   Number of sequential cells which are not FFs: 32
[01/19 00:32:21    823s]  Visiting view : default_emulate_view
[01/19 00:32:21    823s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:32:21    823s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:32:21    823s]  Visiting view : default_emulate_view
[01/19 00:32:21    823s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:32:21    823s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:32:21    823s] TLC MultiMap info (StdDelay):
[01/19 00:32:21    823s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:32:21    823s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:32:21    823s]  Setting StdDelay to: 38ps
[01/19 00:32:21    823s] 
[01/19 00:32:21    823s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:32:21    823s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/19 00:32:21    823s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/19 00:32:21    823s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/19 00:32:21    823s] 
[01/19 00:32:21    823s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/19 00:32:22    823s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:44 mem=2870.5M
[01/19 00:32:22    823s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:44 mem=2870.5M
[01/19 00:32:22    823s] Creating Lib Analyzer, finished. 
[01/19 00:32:22    823s] 
[01/19 00:32:22    823s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/19 00:32:22    823s] *Info: worst delay setup view: default_emulate_view
[01/19 00:32:22    823s] Footprint list for hold buffering (delay unit: ps)
[01/19 00:32:22    823s] =================================================================
[01/19 00:32:22    823s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/19 00:32:22    823s] ------------------------------------------------------------------
[01/19 00:32:22    823s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/19 00:32:22    823s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/19 00:32:22    823s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/19 00:32:22    823s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/19 00:32:22    823s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/19 00:32:22    823s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/19 00:32:22    823s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/19 00:32:22    823s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/19 00:32:22    823s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/19 00:32:22    823s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/19 00:32:22    823s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/19 00:32:22    823s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/19 00:32:22    823s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/19 00:32:22    823s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/19 00:32:22    823s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/19 00:32:22    823s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/19 00:32:22    823s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/19 00:32:22    823s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/19 00:32:22    823s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/19 00:32:22    823s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/19 00:32:22    823s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/19 00:32:22    823s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/19 00:32:22    823s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/19 00:32:22    823s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/19 00:32:22    823s] =================================================================
[01/19 00:32:22    823s] Hold Timer stdDelay = 38.0ps
[01/19 00:32:22    823s]  Visiting view : default_emulate_view
[01/19 00:32:22    823s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:32:22    823s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:32:22    823s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/19 00:32:22    823s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2870.5M, EPOCH TIME: 1705617142.676120
[01/19 00:32:22    823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    823s] 
[01/19 00:32:22    823s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:22    823s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:2870.5M, EPOCH TIME: 1705617142.715055
[01/19 00:32:22    823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:22    823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    824s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.546  |  1.977  |  1.546  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.455  |  0.621  |  0.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (80)      |   -0.296   |      2 (80)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2889.6M, EPOCH TIME: 1705617142.916426
[01/19 00:32:22    824s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    824s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    824s] 
[01/19 00:32:22    824s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:22    824s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2889.6M, EPOCH TIME: 1705617142.950949
[01/19 00:32:22    824s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:22    824s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:22    824s] Density: 72.066%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 2330.3M, totSessionCpu=0:13:44 **
[01/19 00:32:22    824s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:10.0/0:00:10.1 (1.0), totSession cpu/real = 0:13:44.2/0:41:45.3 (0.3), mem = 2848.6M
[01/19 00:32:22    824s] 
[01/19 00:32:22    824s] =============================================================================================
[01/19 00:32:22    824s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/19 00:32:22    824s] =============================================================================================
[01/19 00:32:22    824s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:22    824s] ---------------------------------------------------------------------------------------------
[01/19 00:32:22    824s] [ ViewPruning            ]     10   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:32:22    824s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:22    824s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:32:22    824s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:32:22    824s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[01/19 00:32:22    824s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:32:22    824s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:22    824s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:22    824s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:22    824s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:32:22    824s] [ TimingUpdate           ]      6   0:00:02.1  (  20.6 % )     0:00:06.2 /  0:00:06.2    1.0
[01/19 00:32:22    824s] [ FullDelayCalc          ]      3   0:00:04.0  (  39.2 % )     0:00:04.0 /  0:00:04.0    1.0
[01/19 00:32:22    824s] [ TimingReport           ]      2   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:32:22    824s] [ SaveTimingGraph        ]      1   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/19 00:32:22    824s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:22    824s] [ MISC                   ]          0:00:01.1  (  11.1 % )     0:00:01.1 /  0:00:01.1    0.9
[01/19 00:32:22    824s] ---------------------------------------------------------------------------------------------
[01/19 00:32:22    824s]  BuildHoldData #2 TOTAL             0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.0    1.0
[01/19 00:32:22    824s] ---------------------------------------------------------------------------------------------
[01/19 00:32:22    824s] 
[01/19 00:32:22    824s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:44.2/0:41:45.3 (0.3), mem = 2848.6M
[01/19 00:32:22    824s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26088.47
[01/19 00:32:23    824s] Processing average sequential pin duty cycle 
[01/19 00:32:23    824s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503718, 0.000503718
[01/19 00:32:23    824s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:23    824s] HoldSingleBuffer minRootGain=0.000
[01/19 00:32:23    824s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/19 00:32:23    824s] HoldSingleBuffer minRootGain=0.000
[01/19 00:32:23    824s] HoldSingleBuffer minRootGain=0.000
[01/19 00:32:23    824s] HoldSingleBuffer minRootGain=0.000
[01/19 00:32:23    824s] *info: Run optDesign holdfix with 1 thread.
[01/19 00:32:23    825s] Info: 45 clock nets excluded from IPO operation.
[01/19 00:32:23    825s] --------------------------------------------------- 
[01/19 00:32:23    825s]    Hold Timing Summary  - Initial 
[01/19 00:32:23    825s] --------------------------------------------------- 
[01/19 00:32:23    825s]  Target slack:       0.0000 ns
[01/19 00:32:23    825s]  View: default_emulate_view 
[01/19 00:32:23    825s]    WNS:       0.4550
[01/19 00:32:23    825s]    TNS:       0.0000
[01/19 00:32:23    825s]    VP :            0
[01/19 00:32:23    825s]    Worst hold path end point: mem_16bit_buffer_reg[10]/D 
[01/19 00:32:23    825s] --------------------------------------------------- 
[01/19 00:32:23    825s] *** Hold timing is met. Hold fixing is not needed 
[01/19 00:32:23    825s] **INFO: total 0 insts, 0 nets marked don't touch
[01/19 00:32:23    825s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/19 00:32:23    825s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/19 00:32:23    825s] 
[01/19 00:32:23    825s] Capturing REF for hold ...
[01/19 00:32:23    825s]    Hold Timing Snapshot: (REF)
[01/19 00:32:23    825s]              All PG WNS: 0.000
[01/19 00:32:23    825s]              All PG TNS: 0.000
[01/19 00:32:23    825s] (I,S,L,T): default_emulate_view: NA, NA, 0.000503718, 0.000503718
[01/19 00:32:23    825s] (I,S,L) ClockInsts: default_emulate_view: NA, NA, 4.85745e-06
[01/19 00:32:23    825s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26088.47
[01/19 00:32:23    825s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:13:45.2/0:41:46.3 (0.3), mem = 2886.7M
[01/19 00:32:23    825s] 
[01/19 00:32:23    825s] =============================================================================================
[01/19 00:32:23    825s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/19 00:32:23    825s] =============================================================================================
[01/19 00:32:23    825s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:23    825s] ---------------------------------------------------------------------------------------------
[01/19 00:32:23    825s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:23    825s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:32:23    825s] [ PropagateActivity      ]      1   0:00:00.7  (  73.2 % )     0:00:00.7 /  0:00:00.8    1.0
[01/19 00:32:23    825s] [ MISC                   ]          0:00:00.3  (  26.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/19 00:32:23    825s] ---------------------------------------------------------------------------------------------
[01/19 00:32:23    825s]  HoldOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:32:23    825s] ---------------------------------------------------------------------------------------------
[01/19 00:32:23    825s] 
[01/19 00:32:23    825s] **INFO: flowCheckPoint #5 OptimizationPreEco
[01/19 00:32:23    825s] Running postRoute recovery in preEcoRoute mode
[01/19 00:32:23    825s] **optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 2342.7M, totSessionCpu=0:13:45 **
[01/19 00:32:24    825s]   DRV Snapshot: (TGT)
[01/19 00:32:24    825s]          Tran DRV: 2 (2)
[01/19 00:32:24    825s]           Cap DRV: 0 (0)
[01/19 00:32:24    825s]        Fanout DRV: 0 (0)
[01/19 00:32:24    825s]            Glitch: 0 (0)
[01/19 00:32:24    825s] Checking DRV degradation...
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s] Recovery Manager:
[01/19 00:32:24    825s]     Tran DRV degradation : 0 (2 -> 2, Margin 10) - Skip
[01/19 00:32:24    825s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/19 00:32:24    825s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/19 00:32:24    825s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/19 00:32:24    825s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2848.89M, totSessionCpu=0:13:45).
[01/19 00:32:24    825s] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 2342.8M, totSessionCpu=0:13:45 **
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s]   DRV Snapshot: (REF)
[01/19 00:32:24    825s]          Tran DRV: 2 (2)
[01/19 00:32:24    825s]           Cap DRV: 0 (0)
[01/19 00:32:24    825s]        Fanout DRV: 0 (0)
[01/19 00:32:24    825s]            Glitch: 0 (0)
[01/19 00:32:24    825s] Skipping pre eco harden opt
[01/19 00:32:24    825s] Running refinePlace -preserveRouting true -hardFence false
[01/19 00:32:24    825s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2887.1M, EPOCH TIME: 1705617144.311998
[01/19 00:32:24    825s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2887.1M, EPOCH TIME: 1705617144.312097
[01/19 00:32:24    825s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2887.1M, EPOCH TIME: 1705617144.312204
[01/19 00:32:24    825s] Processing tracks to init pin-track alignment.
[01/19 00:32:24    825s] z: 2, totalTracks: 1
[01/19 00:32:24    825s] z: 4, totalTracks: 1
[01/19 00:32:24    825s] z: 6, totalTracks: 1
[01/19 00:32:24    825s] z: 8, totalTracks: 1
[01/19 00:32:24    825s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/19 00:32:24    825s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2887.1M, EPOCH TIME: 1705617144.323865
[01/19 00:32:24    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:24    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s]  Skipping Bad Lib Cell Checking (CMU) !
[01/19 00:32:24    825s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2887.1M, EPOCH TIME: 1705617144.358792
[01/19 00:32:24    825s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2887.1M, EPOCH TIME: 1705617144.358930
[01/19 00:32:24    825s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2887.1M, EPOCH TIME: 1705617144.359001
[01/19 00:32:24    825s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2887.1MB).
[01/19 00:32:24    825s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.049, MEM:2887.1M, EPOCH TIME: 1705617144.361490
[01/19 00:32:24    825s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.049, MEM:2887.1M, EPOCH TIME: 1705617144.361559
[01/19 00:32:24    825s] TDRefine: refinePlace mode is spiral
[01/19 00:32:24    825s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26088.22
[01/19 00:32:24    825s] OPERPROF:   Starting RefinePlace at level 2, MEM:2887.1M, EPOCH TIME: 1705617144.361639
[01/19 00:32:24    825s] *** Starting refinePlace (0:13:46 mem=2887.1M) ***
[01/19 00:32:24    825s] Total net bbox length = 2.166e+05 (1.042e+05 1.124e+05) (ext = 5.075e+04)
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:24    825s] (I)      Default pattern map key = picorv32_default.
[01/19 00:32:24    825s] (I)      Default pattern map key = picorv32_default.
[01/19 00:32:24    825s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2887.1M, EPOCH TIME: 1705617144.381206
[01/19 00:32:24    825s] Starting refinePlace ...
[01/19 00:32:24    825s] (I)      Default pattern map key = picorv32_default.
[01/19 00:32:24    825s] One DDP V2 for no tweak run.
[01/19 00:32:24    825s] (I)      Default pattern map key = picorv32_default.
[01/19 00:32:24    825s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2887.1M, EPOCH TIME: 1705617144.408162
[01/19 00:32:24    825s] DDP initSite1 nrRow 128 nrJob 128
[01/19 00:32:24    825s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2887.1M, EPOCH TIME: 1705617144.408318
[01/19 00:32:24    825s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2887.1M, EPOCH TIME: 1705617144.408665
[01/19 00:32:24    825s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2887.1M, EPOCH TIME: 1705617144.408732
[01/19 00:32:24    825s] DDP markSite nrRow 128 nrJob 128
[01/19 00:32:24    825s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2887.1M, EPOCH TIME: 1705617144.409233
[01/19 00:32:24    825s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2887.1M, EPOCH TIME: 1705617144.409307
[01/19 00:32:24    825s]   Spread Effort: high, post-route mode, useDDP on.
[01/19 00:32:24    825s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2887.1MB) @(0:13:46 - 0:13:46).
[01/19 00:32:24    825s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:32:24    825s] wireLenOptFixPriorityInst 1961 inst fixed
[01/19 00:32:24    825s] 
[01/19 00:32:24    825s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/19 00:32:24    825s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/19 00:32:24    825s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/19 00:32:24    825s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/19 00:32:24    825s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2887.1MB) @(0:13:46 - 0:13:46).
[01/19 00:32:24    825s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/19 00:32:24    825s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2887.1MB
[01/19 00:32:24    825s] Statistics of distance of Instance movement in refine placement:
[01/19 00:32:24    825s]   maximum (X+Y) =         0.00 um
[01/19 00:32:24    825s]   mean    (X+Y) =         0.00 um
[01/19 00:32:24    825s] Summary Report:
[01/19 00:32:24    825s] Instances move: 0 (out of 10551 movable)
[01/19 00:32:24    825s] Instances flipped: 0
[01/19 00:32:24    825s] Mean displacement: 0.00 um
[01/19 00:32:24    825s] Max displacement: 0.00 um 
[01/19 00:32:24    825s] Total instances moved : 0
[01/19 00:32:24    825s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.300, REAL:0.289, MEM:2887.1M, EPOCH TIME: 1705617144.670277
[01/19 00:32:24    825s] Total net bbox length = 2.166e+05 (1.042e+05 1.124e+05) (ext = 5.075e+04)
[01/19 00:32:24    825s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2887.1MB
[01/19 00:32:24    825s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2887.1MB) @(0:13:46 - 0:13:46).
[01/19 00:32:24    825s] *** Finished refinePlace (0:13:46 mem=2887.1M) ***
[01/19 00:32:24    825s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26088.22
[01/19 00:32:24    825s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.320, REAL:0.314, MEM:2887.1M, EPOCH TIME: 1705617144.676055
[01/19 00:32:24    825s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2887.1M, EPOCH TIME: 1705617144.676121
[01/19 00:32:24    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10595).
[01/19 00:32:24    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:24    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:24    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:24    825s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.058, MEM:2849.1M, EPOCH TIME: 1705617144.734267
[01/19 00:32:24    825s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.420, REAL:0.422, MEM:2849.1M, EPOCH TIME: 1705617144.734423
[01/19 00:32:24    825s] {MMLU 0 45 12437}
[01/19 00:32:24    825s] ### Creating LA Mngr. totSessionCpu=0:13:46 mem=2849.1M
[01/19 00:32:24    825s] ### Creating LA Mngr, finished. totSessionCpu=0:13:46 mem=2849.1M
[01/19 00:32:24    825s] Default Rule : ""
[01/19 00:32:24    825s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/19 00:32:24    826s] Worst Slack : 1.977 ns
[01/19 00:32:24    826s] 
[01/19 00:32:24    826s] Start Layer Assignment ...
[01/19 00:32:24    826s] WNS(1.977ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/19 00:32:24    826s] 
[01/19 00:32:24    826s] Select 0 cadidates out of 12601.
[01/19 00:32:24    826s] No critical nets selected. Skipped !
[01/19 00:32:24    826s] GigaOpt: setting up router preferences
[01/19 00:32:24    826s] GigaOpt: 0 nets assigned router directives
[01/19 00:32:24    826s] 
[01/19 00:32:24    826s] Start Assign Priority Nets ...
[01/19 00:32:24    826s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/19 00:32:24    826s] Existing Priority Nets 0 (0.0%)
[01/19 00:32:24    826s] Assigned Priority Nets 0 (0.0%)
[01/19 00:32:24    826s] 
[01/19 00:32:24    826s] Set Prefer Layer Routing Effort ...
[01/19 00:32:24    826s] Total Net(12599) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/19 00:32:24    826s] 
[01/19 00:32:24    826s] {MMLU 0 45 12437}
[01/19 00:32:24    826s] ### Creating LA Mngr. totSessionCpu=0:13:46 mem=2868.1M
[01/19 00:32:24    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:46 mem=2868.1M
[01/19 00:32:24    826s] #optDebug: Start CG creation (mem=2868.1M)
[01/19 00:32:24    826s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/19 00:32:25    826s] (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgPrt (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgEgp (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgPbk (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgNrb(cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgObs (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgCon (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s]  ...processing cgPdm (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2943.1M)
[01/19 00:32:25    826s] Default Rule : ""
[01/19 00:32:25    826s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/19 00:32:25    826s] Worst Slack : 1.546 ns
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s] Start Layer Assignment ...
[01/19 00:32:25    826s] WNS(1.546ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s] Select 0 cadidates out of 12601.
[01/19 00:32:25    826s] No critical nets selected. Skipped !
[01/19 00:32:25    826s] GigaOpt: setting up router preferences
[01/19 00:32:25    826s] GigaOpt: 0 nets assigned router directives
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s] Start Assign Priority Nets ...
[01/19 00:32:25    826s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/19 00:32:25    826s] Existing Priority Nets 0 (0.0%)
[01/19 00:32:25    826s] Assigned Priority Nets 0 (0.0%)
[01/19 00:32:25    826s] {MMLU 0 45 12437}
[01/19 00:32:25    826s] ### Creating LA Mngr. totSessionCpu=0:13:46 mem=2943.1M
[01/19 00:32:25    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:46 mem=2943.1M
[01/19 00:32:25    826s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2943.1M, EPOCH TIME: 1705617145.175950
[01/19 00:32:25    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:25    826s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2943.1M, EPOCH TIME: 1705617145.210848
[01/19 00:32:25    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:25    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.546  |  1.977  |  1.546  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (80)      |   -0.296   |      2 (80)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2943.1M, EPOCH TIME: 1705617145.572121
[01/19 00:32:25    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:32:25    826s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2943.1M, EPOCH TIME: 1705617145.607158
[01/19 00:32:25    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:32:25    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:32:25    826s] Density: 72.066%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 2241.4M, totSessionCpu=0:13:47 **
[01/19 00:32:25    826s] **INFO: flowCheckPoint #6 GlobalDetailRoute
[01/19 00:32:25    826s] -routeWithEco false                       # bool, default=false
[01/19 00:32:25    826s] -routeSelectedNetOnly false               # bool, default=false
[01/19 00:32:25    826s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/19 00:32:25    826s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/19 00:32:25    826s] Existing Dirty Nets : 0
[01/19 00:32:25    826s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/19 00:32:25    826s] Reset Dirty Nets : 0
[01/19 00:32:25    826s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:46.9/0:41:48.0 (0.3), mem = 2742.6M
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s] globalDetailRoute
[01/19 00:32:25    826s] 
[01/19 00:32:25    826s] #Start globalDetailRoute on Fri Jan 19 00:32:25 2024
[01/19 00:32:25    826s] #
[01/19 00:32:25    826s] ### Time Record (globalDetailRoute) is installed.
[01/19 00:32:25    826s] ### Time Record (Pre Callback) is installed.
[01/19 00:32:25    826s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_W8AUor.rcdb.d/picorv32.rcdb.d': 11337 access done (mem: 2742.590M)
[01/19 00:32:25    826s] ### Time Record (Pre Callback) is uninstalled.
[01/19 00:32:25    826s] ### Time Record (DB Import) is installed.
[01/19 00:32:25    826s] ### Time Record (Timing Data Generation) is installed.
[01/19 00:32:25    826s] ### Time Record (Timing Data Generation) is uninstalled.
[01/19 00:32:25    827s] ### Net info: total nets: 12601
[01/19 00:32:25    827s] ### Net info: dirty nets: 0
[01/19 00:32:25    827s] ### Net info: marked as disconnected nets: 0
[01/19 00:32:25    827s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/19 00:32:26    827s] #num needed restored net=0
[01/19 00:32:26    827s] #need_extraction net=0 (total=12601)
[01/19 00:32:26    827s] ### Net info: fully routed nets: 11331
[01/19 00:32:26    827s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:32:26    827s] ### Net info: unrouted nets: 0
[01/19 00:32:26    827s] ### Net info: re-extraction nets: 0
[01/19 00:32:26    827s] ### Net info: ignored nets: 0
[01/19 00:32:26    827s] ### Net info: skip routing nets: 0
[01/19 00:32:26    827s] ### import design signature (81): route=1026480217 fixed_route=1340348327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2119391540 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:32:26    827s] ### Time Record (DB Import) is uninstalled.
[01/19 00:32:26    827s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/19 00:32:26    827s] #RTESIG:78da9592cb4ec330104559f31523b78b20b5c533891fd922951502541edbca6ddc3652e2
[01/19 00:32:26    827s] #       a0c459f0f7b8202155a431f5cab2ce8cefdc3b93e9fb72058c70918a798798ad111e5744
[01/19 00:32:26    827s] #       3c479a13e7d92de11ac5fced8e5d4fa64fcfaf946bd899aab3906c9aa69a41f1e94c5d6e
[01/19 00:32:26    827s] #       a1b03bd3571e3aeb7de9f6373fb8e2040c19249d6fc3eb0cfaceb67f180dec6179fff261
[01/19 00:32:26    827s] #       b7a5a9564defedf11ea94a05f8b6ffd53188e4c06a5b947d3dde4b6b04e48a328d424152
[01/19 00:32:26    827s] #       3a6ff7b61d447315c4b6db75dd14b65a6c4a37de197930e0c4af2108499fcc32ee694829
[01/19 00:32:26    827s] #       bd0817fc125cc81c52bde0df07925dd5183f2c5be43216014afcc7fc528938a4b4041c0f
[01/19 00:32:26    827s] #       07b50eebd679e30ad3162119ebfafa1c9902738db3112a3e612e758c218e18659082a243
[01/19 00:32:26    827s] #       b93f8c6f14a10c3e448c20542afea18e0ba7a3a8b382aebe00cf434dff
[01/19 00:32:26    827s] #
[01/19 00:32:26    827s] #Skip comparing routing design signature in db-snapshot flow
[01/19 00:32:26    827s] ### Time Record (Data Preparation) is installed.
[01/19 00:32:26    827s] #RTESIG:78da9592314fc330108599f91527b74390dae2bbd4b1bd229509012a85b54a1bb7b59438
[01/19 00:32:26    827s] #       287106fe3d6e91902ad2987ab2accf77efdebbd1f863b10446384bc5b4459caf119e9744
[01/19 00:32:26    827s] #       5c234d89f3f93de11ac5f4fd81dd8ec62faf2bd20a7679d91a4836755d4ea0f8727965b7
[01/19 00:32:26    827s] #       50985dde951e5ae3bd75fbbb1f5c7202860c92d637e175025d6b9a3f8c02f6b4787cfb34
[01/19 00:32:26    827s] #       5b9b97cbbaf3e6788ffc4a05f8a6fbd5d18b686095296c570dd7520a01b9a4b9422121b1
[01/19 00:32:26    827s] #       ce9bbd697a512d83d866bbaeeac294b38d75c395910703cefcea8390d4d92cc39e8694d2
[01/19 00:32:26    827s] #       ab70c1afc145a62155337e3a90ecca3af7fdb285ce62116086ff983f93220e4995010e87
[01/19 00:32:26    827s] #       834a85756b7dee8abc294232c675d5253205e66a6722547c424d02d8497d641574a662c5
[01/19 00:32:26    827s] #       88234619a420fd60f787e17e8459302ce218a194f1862a2e9c8ea22e0abaf90670a25ab4
[01/19 00:32:26    827s] #
[01/19 00:32:26    827s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:32:26    827s] ### Time Record (Global Routing) is installed.
[01/19 00:32:26    827s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:32:26    827s] #Total number of trivial nets (e.g. < 2 pins) = 1270 (skipped).
[01/19 00:32:26    827s] #Total number of routable nets = 11331.
[01/19 00:32:26    827s] #Total number of nets in the design = 12601.
[01/19 00:32:26    827s] #22 routable nets do not have any wires.
[01/19 00:32:26    827s] #11309 routable nets have routed wires.
[01/19 00:32:26    827s] #22 nets will be global routed.
[01/19 00:32:26    827s] #45 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:32:26    827s] ### Time Record (Data Preparation) is installed.
[01/19 00:32:26    827s] #Start routing data preparation on Fri Jan 19 00:32:26 2024
[01/19 00:32:26    827s] #
[01/19 00:32:26    827s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:32:26    827s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:32:26    827s] #Voltage range [0.000 - 0.900] has 12526 nets.
[01/19 00:32:26    827s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:32:26    827s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:32:26    827s] #Build and mark too close pins for the same net.
[01/19 00:32:26    827s] ### Time Record (Cell Pin Access) is installed.
[01/19 00:32:26    827s] #Initial pin access analysis.
[01/19 00:32:26    827s] #Detail pin access analysis.
[01/19 00:32:26    827s] ### Time Record (Cell Pin Access) is uninstalled.
[01/19 00:32:26    827s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:32:26    827s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:26    827s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:32:26    827s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:32:26    828s] #Processed 5/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(5 insts marked dirty, reset pre-exisiting dirty flag on 5 insts, 0 nets marked need extraction)
[01/19 00:32:26    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2240.25 (MB), peak = 2381.84 (MB)
[01/19 00:32:27    828s] #Regenerating Ggrids automatically.
[01/19 00:32:27    828s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:32:27    828s] #Using automatically generated G-grids.
[01/19 00:32:27    828s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:32:28    829s] #Done routing data preparation.
[01/19 00:32:28    829s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2281.30 (MB), peak = 2381.84 (MB)
[01/19 00:32:28    830s] #Found 0 nets for post-route si or timing fixing.
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Finished routing data preparation on Fri Jan 19 00:32:28 2024
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Cpu time = 00:00:02
[01/19 00:32:28    830s] #Elapsed time = 00:00:02
[01/19 00:32:28    830s] #Increased memory = 45.03 (MB)
[01/19 00:32:28    830s] #Total memory = 2281.30 (MB)
[01/19 00:32:28    830s] #Peak memory = 2381.84 (MB)
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:32:28    830s] ### Time Record (Global Routing) is installed.
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Start global routing on Fri Jan 19 00:32:28 2024
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Start global routing initialization on Fri Jan 19 00:32:28 2024
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Number of eco nets is 22
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] #Start global routing data preparation on Fri Jan 19 00:32:28 2024
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 19 00:32:28 2024 with memory = 2281.37 (MB), peak = 2381.84 (MB)
[01/19 00:32:28    830s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:28    830s] #Start routing resource analysis on Fri Jan 19 00:32:28 2024
[01/19 00:32:28    830s] #
[01/19 00:32:28    830s] ### init_is_bin_blocked starts on Fri Jan 19 00:32:28 2024 with memory = 2281.37 (MB), peak = 2381.84 (MB)
[01/19 00:32:28    830s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:28    830s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 19 00:32:28 2024 with memory = 2282.64 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### adjust_flow_cap starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### set_via_blocked starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### copy_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] #Routing resource analysis is done on Fri Jan 19 00:32:29 2024
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### report_flow_cap starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #  Resource Analysis:
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/19 00:32:29    830s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/19 00:32:29    830s] #  --------------------------------------------------------------
[01/19 00:32:29    830s] #  Metal1         H         360         950        7656    62.76%
[01/19 00:32:29    830s] #  Metal2         V         557         703        7656     0.84%
[01/19 00:32:29    830s] #  Metal3         H         712         598        7656     0.00%
[01/19 00:32:29    830s] #  Metal4         V         922         338        7656     0.84%
[01/19 00:32:29    830s] #  Metal5         H        1138         172        7656     0.00%
[01/19 00:32:29    830s] #  Metal6         V        1181          79        7656     0.84%
[01/19 00:32:29    830s] #  Metal7         H        1297          13        7656     0.00%
[01/19 00:32:29    830s] #  Metal8         V        1209          51        7656     0.84%
[01/19 00:32:29    830s] #  Metal9         H        1286          24        7656     0.00%
[01/19 00:32:29    830s] #  Metal10        V         467          36        7656     4.44%
[01/19 00:32:29    830s] #  Metal11        H         427          97        7656    11.10%
[01/19 00:32:29    830s] #  --------------------------------------------------------------
[01/19 00:32:29    830s] #  Total                   9559      22.94%       84216     7.42%
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### analyze_m2_tracks starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### report_initial_resource starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### mark_pg_pins_accessibility starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### set_net_region starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #Global routing data preparation is done on Fri Jan 19 00:32:29 2024
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### prepare_level starts on Fri Jan 19 00:32:29 2024 with memory = 2282.99 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init level 1 starts on Fri Jan 19 00:32:29 2024 with memory = 2283.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### Level 1 hgrid = 88 X 87
[01/19 00:32:29    830s] ### prepare_level_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2283.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #Global routing initialization is done on Fri Jan 19 00:32:29 2024
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2283.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #start global routing iteration 1...
[01/19 00:32:29    830s] ### init_flow_edge starts on Fri Jan 19 00:32:29 2024 with memory = 2283.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### routing at level 1 (topmost level) iter 0
[01/19 00:32:29    830s] ### measure_qor starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### measure_congestion starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #start global routing iteration 2...
[01/19 00:32:29    830s] ### routing at level 1 (topmost level) iter 1
[01/19 00:32:29    830s] ### measure_qor starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### measure_congestion starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### route_end starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #Total number of trivial nets (e.g. < 2 pins) = 1270 (skipped).
[01/19 00:32:29    830s] #Total number of routable nets = 11331.
[01/19 00:32:29    830s] #Total number of nets in the design = 12601.
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #11331 routable nets have routed wires.
[01/19 00:32:29    830s] #45 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #Routed nets constraints summary:
[01/19 00:32:29    830s] #-----------------------------
[01/19 00:32:29    830s] #        Rules   Unconstrained  
[01/19 00:32:29    830s] #-----------------------------
[01/19 00:32:29    830s] #      Default              22  
[01/19 00:32:29    830s] #       NDR_13               0  
[01/19 00:32:29    830s] #-----------------------------
[01/19 00:32:29    830s] #        Total              22  
[01/19 00:32:29    830s] #-----------------------------
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #Routing constraints summary of the whole design:
[01/19 00:32:29    830s] #---------------------------------------------------------
[01/19 00:32:29    830s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/19 00:32:29    830s] #---------------------------------------------------------
[01/19 00:32:29    830s] #      Default           41             41           11286  
[01/19 00:32:29    830s] #       NDR_13            4              4               0  
[01/19 00:32:29    830s] #---------------------------------------------------------
[01/19 00:32:29    830s] #        Total           45             45           11286  
[01/19 00:32:29    830s] #---------------------------------------------------------
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### adjust_flow_per_partial_route_obs starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_base_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init_flow_edge starts on Fri Jan 19 00:32:29 2024 with memory = 2285.73 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### report_overcon starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #                 OverCon          
[01/19 00:32:29    830s] #                  #Gcell    %Gcell
[01/19 00:32:29    830s] #     Layer           (1)   OverCon  Flow/Cap
[01/19 00:32:29    830s] #  ----------------------------------------------
[01/19 00:32:29    830s] #  Metal1        0(0.00%)   (0.00%)     0.53  
[01/19 00:32:29    830s] #  Metal2        0(0.00%)   (0.00%)     0.56  
[01/19 00:32:29    830s] #  Metal3        0(0.00%)   (0.00%)     0.46  
[01/19 00:32:29    830s] #  Metal4        0(0.00%)   (0.00%)     0.27  
[01/19 00:32:29    830s] #  Metal5        0(0.00%)   (0.00%)     0.13  
[01/19 00:32:29    830s] #  Metal6        0(0.00%)   (0.00%)     0.06  
[01/19 00:32:29    830s] #  Metal7        0(0.00%)   (0.00%)     0.01  
[01/19 00:32:29    830s] #  Metal8        0(0.00%)   (0.00%)     0.04  
[01/19 00:32:29    830s] #  Metal9        0(0.00%)   (0.00%)     0.02  
[01/19 00:32:29    830s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[01/19 00:32:29    830s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[01/19 00:32:29    830s] #  ----------------------------------------------
[01/19 00:32:29    830s] #     Total      0(0.00%)   (0.00%)
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/19 00:32:29    830s] #  Overflow after GR: 0.00% H + 0.00% V
[01/19 00:32:29    830s] #
[01/19 00:32:29    830s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_base_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init_flow_edge starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_flow starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### generate_cong_map_content starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    830s] ### update starts on Fri Jan 19 00:32:29 2024 with memory = 2286.00 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    830s] #Complete Global Routing.
[01/19 00:32:29    831s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:29    831s] #Total wire length = 201901 um.
[01/19 00:32:29    831s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal1 = 3046 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal3 = 63144 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal4 = 45034 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:29    831s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:29    831s] #Total number of vias = 84928
[01/19 00:32:29    831s] #Total number of multi-cut vias = 57616 ( 67.8%)
[01/19 00:32:29    831s] #Total number of single cut vias = 27312 ( 32.2%)
[01/19 00:32:29    831s] #Up-Via Summary (total 84928):
[01/19 00:32:29    831s] #                   single-cut          multi-cut      Total
[01/19 00:32:29    831s] #-----------------------------------------------------------
[01/19 00:32:29    831s] # Metal1         13220 ( 32.1%)     27918 ( 67.9%)      41138
[01/19 00:32:29    831s] # Metal2          9385 ( 30.6%)     21314 ( 69.4%)      30699
[01/19 00:32:29    831s] # Metal3          3000 ( 33.4%)      5969 ( 66.6%)       8969
[01/19 00:32:29    831s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:29    831s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:29    831s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:29    831s] #-----------------------------------------------------------
[01/19 00:32:29    831s] #                27312 ( 32.2%)     57616 ( 67.8%)      84928 
[01/19 00:32:29    831s] #
[01/19 00:32:29    831s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    831s] ### report_overcon starts on Fri Jan 19 00:32:29 2024 with memory = 2286.43 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    831s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    831s] ### report_overcon starts on Fri Jan 19 00:32:29 2024 with memory = 2286.43 (MB), peak = 2381.84 (MB)
[01/19 00:32:29    831s] #Max overcon = 0 track.
[01/19 00:32:29    831s] #Total overcon = 0.00%.
[01/19 00:32:29    831s] #Worst layer Gcell overcon rate = 0.00%.
[01/19 00:32:29    831s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:29    831s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:30    831s] ### global_route design signature (84): route=1065043739 net_attr=1500722083
[01/19 00:32:30    831s] #
[01/19 00:32:30    831s] #Global routing statistics:
[01/19 00:32:30    831s] #Cpu time = 00:00:01
[01/19 00:32:30    831s] #Elapsed time = 00:00:01
[01/19 00:32:30    831s] #Increased memory = 4.43 (MB)
[01/19 00:32:30    831s] #Total memory = 2285.74 (MB)
[01/19 00:32:30    831s] #Peak memory = 2381.84 (MB)
[01/19 00:32:30    831s] #
[01/19 00:32:30    831s] #Finished global routing on Fri Jan 19 00:32:30 2024
[01/19 00:32:30    831s] #
[01/19 00:32:30    831s] #
[01/19 00:32:30    831s] ### Time Record (Global Routing) is uninstalled.
[01/19 00:32:30    831s] ### Time Record (Data Preparation) is installed.
[01/19 00:32:30    831s] ### Time Record (Data Preparation) is uninstalled.
[01/19 00:32:30    831s] ### track-assign external-init starts on Fri Jan 19 00:32:30 2024 with memory = 2284.48 (MB), peak = 2381.84 (MB)
[01/19 00:32:30    831s] ### Time Record (Track Assignment) is installed.
[01/19 00:32:30    831s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:32:30    831s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:30    831s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2284.48 (MB), peak = 2381.84 (MB)
[01/19 00:32:30    831s] ### track-assign engine-init starts on Fri Jan 19 00:32:30 2024 with memory = 2284.48 (MB), peak = 2381.84 (MB)
[01/19 00:32:30    831s] ### Time Record (Track Assignment) is installed.
[01/19 00:32:30    831s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:30    831s] ### track-assign core-engine starts on Fri Jan 19 00:32:30 2024 with memory = 2284.48 (MB), peak = 2381.84 (MB)
[01/19 00:32:30    831s] #Start Track Assignment.
[01/19 00:32:30    831s] #Done with 1 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
[01/19 00:32:30    831s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/19 00:32:30    831s] #Complete Track Assignment.
[01/19 00:32:30    831s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:30    831s] #Total wire length = 201901 um.
[01/19 00:32:30    831s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal1 = 3046 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal3 = 63144 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal4 = 45034 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:30    831s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:30    831s] #Total number of vias = 84928
[01/19 00:32:30    831s] #Total number of multi-cut vias = 57616 ( 67.8%)
[01/19 00:32:30    831s] #Total number of single cut vias = 27312 ( 32.2%)
[01/19 00:32:30    831s] #Up-Via Summary (total 84928):
[01/19 00:32:30    831s] #                   single-cut          multi-cut      Total
[01/19 00:32:30    831s] #-----------------------------------------------------------
[01/19 00:32:30    831s] # Metal1         13220 ( 32.1%)     27918 ( 67.9%)      41138
[01/19 00:32:30    831s] # Metal2          9385 ( 30.6%)     21314 ( 69.4%)      30699
[01/19 00:32:30    831s] # Metal3          3000 ( 33.4%)      5969 ( 66.6%)       8969
[01/19 00:32:30    831s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:30    831s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:30    831s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:30    831s] #-----------------------------------------------------------
[01/19 00:32:30    831s] #                27312 ( 32.2%)     57616 ( 67.8%)      84928 
[01/19 00:32:30    831s] #
[01/19 00:32:30    832s] ### track_assign design signature (87): route=897664385
[01/19 00:32:30    832s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:30    832s] ### Time Record (Track Assignment) is uninstalled.
[01/19 00:32:30    832s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2296.29 (MB), peak = 2381.84 (MB)
[01/19 00:32:30    832s] #
[01/19 00:32:30    832s] #number of short segments in preferred routing layers
[01/19 00:32:30    832s] #	
[01/19 00:32:30    832s] #	
[01/19 00:32:30    832s] #
[01/19 00:32:31    832s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/19 00:32:31    832s] #Cpu time = 00:00:05
[01/19 00:32:31    832s] #Elapsed time = 00:00:05
[01/19 00:32:31    832s] #Increased memory = 60.30 (MB)
[01/19 00:32:31    832s] #Total memory = 2296.57 (MB)
[01/19 00:32:31    832s] #Peak memory = 2381.84 (MB)
[01/19 00:32:31    832s] ### Time Record (Detail Routing) is installed.
[01/19 00:32:31    832s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:32:31    832s] #
[01/19 00:32:31    832s] #Start Detail Routing..
[01/19 00:32:31    832s] #start initial detail routing ...
[01/19 00:32:31    832s] ### Design has 0 dirty nets, 25 dirty-areas)
[01/19 00:32:32    833s] # ECO: 1.0% of the total area was rechecked for DRC, and 2.4% required routing.
[01/19 00:32:32    833s] #   number of violations = 0
[01/19 00:32:32    833s] #5 out of 10595 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[01/19 00:32:32    833s] #0.0% of the total area is being checked for drcs
[01/19 00:32:32    833s] #0.0% of the total area was checked
[01/19 00:32:32    833s] ### Routing stats: routing = 3.10% drc-check-only = 1.01% dirty-area = 0.18%
[01/19 00:32:32    833s] #   number of violations = 0
[01/19 00:32:32    833s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2301.21 (MB), peak = 2381.84 (MB)
[01/19 00:32:32    833s] #Complete Detail Routing.
[01/19 00:32:32    833s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:32    833s] #Total wire length = 201901 um.
[01/19 00:32:32    833s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal1 = 3047 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal3 = 63146 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:32    833s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:32    833s] #Total number of vias = 84932
[01/19 00:32:32    833s] #Total number of multi-cut vias = 57627 ( 67.9%)
[01/19 00:32:32    833s] #Total number of single cut vias = 27305 ( 32.1%)
[01/19 00:32:32    833s] #Up-Via Summary (total 84932):
[01/19 00:32:32    833s] #                   single-cut          multi-cut      Total
[01/19 00:32:32    833s] #-----------------------------------------------------------
[01/19 00:32:32    833s] # Metal1         13217 ( 32.1%)     27924 ( 67.9%)      41141
[01/19 00:32:32    833s] # Metal2          9383 ( 30.6%)     21319 ( 69.4%)      30702
[01/19 00:32:32    833s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:32:32    833s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:32    833s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:32    833s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:32    833s] #-----------------------------------------------------------
[01/19 00:32:32    833s] #                27305 ( 32.1%)     57627 ( 67.9%)      84932 
[01/19 00:32:32    833s] #
[01/19 00:32:32    833s] #Total number of DRC violations = 0
[01/19 00:32:32    833s] ### Time Record (Detail Routing) is uninstalled.
[01/19 00:32:32    833s] #Cpu time = 00:00:02
[01/19 00:32:32    833s] #Elapsed time = 00:00:02
[01/19 00:32:32    833s] #Increased memory = 4.64 (MB)
[01/19 00:32:32    833s] #Total memory = 2301.21 (MB)
[01/19 00:32:32    833s] #Peak memory = 2381.84 (MB)
[01/19 00:32:32    833s] ### Time Record (Antenna Fixing) is installed.
[01/19 00:32:32    833s] #
[01/19 00:32:32    833s] #start routing for process antenna violation fix ...
[01/19 00:32:32    834s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:32:35    836s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2301.47 (MB), peak = 2381.84 (MB)
[01/19 00:32:35    836s] #
[01/19 00:32:35    836s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:35    836s] #Total wire length = 201901 um.
[01/19 00:32:35    836s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal1 = 3047 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal3 = 63146 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:35    836s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:35    836s] #Total number of vias = 84932
[01/19 00:32:35    836s] #Total number of multi-cut vias = 57627 ( 67.9%)
[01/19 00:32:35    836s] #Total number of single cut vias = 27305 ( 32.1%)
[01/19 00:32:35    836s] #Up-Via Summary (total 84932):
[01/19 00:32:35    836s] #                   single-cut          multi-cut      Total
[01/19 00:32:35    836s] #-----------------------------------------------------------
[01/19 00:32:35    836s] # Metal1         13217 ( 32.1%)     27924 ( 67.9%)      41141
[01/19 00:32:35    836s] # Metal2          9383 ( 30.6%)     21319 ( 69.4%)      30702
[01/19 00:32:35    836s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:32:35    836s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:35    836s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:35    836s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:35    836s] #-----------------------------------------------------------
[01/19 00:32:35    836s] #                27305 ( 32.1%)     57627 ( 67.9%)      84932 
[01/19 00:32:35    836s] #
[01/19 00:32:35    836s] #Total number of DRC violations = 0
[01/19 00:32:35    836s] #Total number of process antenna violations = 0
[01/19 00:32:35    836s] #Total number of net violated process antenna rule = 0
[01/19 00:32:35    836s] #
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:36    837s] #Total wire length = 201901 um.
[01/19 00:32:36    837s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal1 = 3047 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal3 = 63146 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:36    837s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:36    837s] #Total number of vias = 84932
[01/19 00:32:36    837s] #Total number of multi-cut vias = 57627 ( 67.9%)
[01/19 00:32:36    837s] #Total number of single cut vias = 27305 ( 32.1%)
[01/19 00:32:36    837s] #Up-Via Summary (total 84932):
[01/19 00:32:36    837s] #                   single-cut          multi-cut      Total
[01/19 00:32:36    837s] #-----------------------------------------------------------
[01/19 00:32:36    837s] # Metal1         13217 ( 32.1%)     27924 ( 67.9%)      41141
[01/19 00:32:36    837s] # Metal2          9383 ( 30.6%)     21319 ( 69.4%)      30702
[01/19 00:32:36    837s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:32:36    837s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:36    837s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:36    837s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:36    837s] #-----------------------------------------------------------
[01/19 00:32:36    837s] #                27305 ( 32.1%)     57627 ( 67.9%)      84932 
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] #Total number of DRC violations = 0
[01/19 00:32:36    837s] #Total number of process antenna violations = 0
[01/19 00:32:36    837s] #Total number of net violated process antenna rule = 0
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] ### Time Record (Antenna Fixing) is uninstalled.
[01/19 00:32:36    837s] ### Time Record (Post Route Wire Spreading) is installed.
[01/19 00:32:36    837s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] #Start Post Route wire spreading..
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] #Start data preparation for wire spreading...
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] #Data preparation is done on Fri Jan 19 00:32:36 2024
[01/19 00:32:36    837s] #
[01/19 00:32:36    837s] ### track-assign engine-init starts on Fri Jan 19 00:32:36 2024 with memory = 2301.89 (MB), peak = 2381.84 (MB)
[01/19 00:32:36    838s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[01/19 00:32:36    838s] #
[01/19 00:32:36    838s] #Start Post Route Wire Spread.
[01/19 00:32:38    839s] #Done with 71 horizontal wires in 6 hboxes and 227 vertical wires in 6 hboxes.
[01/19 00:32:38    839s] #Complete Post Route Wire Spread.
[01/19 00:32:38    839s] #
[01/19 00:32:38    839s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:38    839s] #Total wire length = 201902 um.
[01/19 00:32:38    839s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal1 = 3047 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal3 = 63146 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:38    839s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:38    839s] #Total number of vias = 84932
[01/19 00:32:38    839s] #Total number of multi-cut vias = 57627 ( 67.9%)
[01/19 00:32:38    839s] #Total number of single cut vias = 27305 ( 32.1%)
[01/19 00:32:38    839s] #Up-Via Summary (total 84932):
[01/19 00:32:38    839s] #                   single-cut          multi-cut      Total
[01/19 00:32:38    839s] #-----------------------------------------------------------
[01/19 00:32:38    839s] # Metal1         13217 ( 32.1%)     27924 ( 67.9%)      41141
[01/19 00:32:38    839s] # Metal2          9383 ( 30.6%)     21319 ( 69.4%)      30702
[01/19 00:32:38    839s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:32:38    839s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:38    839s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:38    839s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:38    839s] #-----------------------------------------------------------
[01/19 00:32:38    839s] #                27305 ( 32.1%)     57627 ( 67.9%)      84932 
[01/19 00:32:38    839s] #
[01/19 00:32:39    840s] #   number of violations = 0
[01/19 00:32:39    840s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2302.98 (MB), peak = 2381.84 (MB)
[01/19 00:32:39    840s] #CELL_VIEW picorv32,init has no DRC violation.
[01/19 00:32:39    840s] #Total number of DRC violations = 0
[01/19 00:32:39    840s] #Total number of process antenna violations = 0
[01/19 00:32:39    840s] #Total number of net violated process antenna rule = 0
[01/19 00:32:39    840s] #Post Route wire spread is done.
[01/19 00:32:39    840s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/19 00:32:39    840s] #Total number of nets with non-default rule or having extra spacing = 4
[01/19 00:32:39    840s] #Total wire length = 201902 um.
[01/19 00:32:39    840s] #Total half perimeter of net bounding box = 176589 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal1 = 3047 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal2 = 59634 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal3 = 63146 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal4 = 45031 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal5 = 25828 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal6 = 5154 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal7 = 61 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal8 = 0 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal9 = 0 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal10 = 0 um.
[01/19 00:32:39    840s] #Total wire length on LAYER Metal11 = 0 um.
[01/19 00:32:39    840s] #Total number of vias = 84932
[01/19 00:32:39    840s] #Total number of multi-cut vias = 57627 ( 67.9%)
[01/19 00:32:39    840s] #Total number of single cut vias = 27305 ( 32.1%)
[01/19 00:32:39    840s] #Up-Via Summary (total 84932):
[01/19 00:32:39    840s] #                   single-cut          multi-cut      Total
[01/19 00:32:39    840s] #-----------------------------------------------------------
[01/19 00:32:39    840s] # Metal1         13217 ( 32.1%)     27924 ( 67.9%)      41141
[01/19 00:32:39    840s] # Metal2          9383 ( 30.6%)     21319 ( 69.4%)      30702
[01/19 00:32:39    840s] # Metal3          2998 ( 33.4%)      5969 ( 66.6%)       8967
[01/19 00:32:39    840s] # Metal4          1155 ( 35.6%)      2090 ( 64.4%)       3245
[01/19 00:32:39    840s] # Metal5           552 ( 63.4%)       319 ( 36.6%)        871
[01/19 00:32:39    840s] # Metal6             0 (  0.0%)         6 (100.0%)          6
[01/19 00:32:39    840s] #-----------------------------------------------------------
[01/19 00:32:39    840s] #                27305 ( 32.1%)     57627 ( 67.9%)      84932 
[01/19 00:32:39    840s] #
[01/19 00:32:39    840s] #detailRoute Statistics:
[01/19 00:32:39    840s] #Cpu time = 00:00:09
[01/19 00:32:39    840s] #Elapsed time = 00:00:09
[01/19 00:32:39    840s] #Increased memory = 6.40 (MB)
[01/19 00:32:39    840s] #Total memory = 2302.98 (MB)
[01/19 00:32:39    840s] #Peak memory = 2381.84 (MB)
[01/19 00:32:39    840s] #Skip updating routing design signature in db-snapshot flow
[01/19 00:32:39    840s] ### global_detail_route design signature (100): route=1722989304 flt_obj=0 vio=1905142130 shield_wire=1
[01/19 00:32:39    840s] ### Time Record (DB Export) is installed.
[01/19 00:32:39    840s] ### export design design signature (101): route=1722989304 fixed_route=1340348327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1251655910 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:32:39    841s] #	no debugging net set
[01/19 00:32:40    841s] ### Time Record (DB Export) is uninstalled.
[01/19 00:32:40    841s] ### Time Record (Post Callback) is installed.
[01/19 00:32:40    841s] ### Time Record (Post Callback) is uninstalled.
[01/19 00:32:40    841s] #
[01/19 00:32:40    841s] #globalDetailRoute statistics:
[01/19 00:32:40    841s] #Cpu time = 00:00:14
[01/19 00:32:40    841s] #Elapsed time = 00:00:14
[01/19 00:32:40    841s] #Increased memory = -25.16 (MB)
[01/19 00:32:40    841s] #Total memory = 2216.20 (MB)
[01/19 00:32:40    841s] #Peak memory = 2381.84 (MB)
[01/19 00:32:40    841s] #Number of warnings = 0
[01/19 00:32:40    841s] #Total number of warnings = 51
[01/19 00:32:40    841s] #Number of fails = 0
[01/19 00:32:40    841s] #Total number of fails = 0
[01/19 00:32:40    841s] #Complete globalDetailRoute on Fri Jan 19 00:32:40 2024
[01/19 00:32:40    841s] #
[01/19 00:32:40    841s] ### Time Record (globalDetailRoute) is uninstalled.
[01/19 00:32:40    841s] ### 
[01/19 00:32:40    841s] ###   Scalability Statistics
[01/19 00:32:40    841s] ### 
[01/19 00:32:40    841s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:32:40    841s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/19 00:32:40    841s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:32:40    841s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/19 00:32:40    841s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/19 00:32:40    841s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/19 00:32:40    841s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/19 00:32:40    841s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/19 00:32:40    841s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/19 00:32:40    841s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/19 00:32:40    841s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[01/19 00:32:40    841s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[01/19 00:32:40    841s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/19 00:32:40    841s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[01/19 00:32:40    841s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[01/19 00:32:40    841s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[01/19 00:32:40    841s] ### --------------------------------+----------------+----------------+----------------+
[01/19 00:32:40    841s] ### 
[01/19 00:32:40    841s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:14.5/0:00:14.5 (1.0), totSession cpu/real = 0:14:01.4/0:42:02.5 (0.3), mem = 2699.0M
[01/19 00:32:40    841s] 
[01/19 00:32:40    841s] =============================================================================================
[01/19 00:32:40    841s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/19 00:32:40    841s] =============================================================================================
[01/19 00:32:40    841s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:32:40    841s] ---------------------------------------------------------------------------------------------
[01/19 00:32:40    841s] [ GlobalRoute            ]      1   0:00:01.2  (   8.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/19 00:32:40    841s] [ DetailRoute            ]      1   0:00:01.6  (  11.3 % )     0:00:01.6 /  0:00:01.7    1.0
[01/19 00:32:40    841s] [ MISC                   ]          0:00:11.7  (  80.6 % )     0:00:11.7 /  0:00:11.7    1.0
[01/19 00:32:40    841s] ---------------------------------------------------------------------------------------------
[01/19 00:32:40    841s]  EcoRoute #1 TOTAL                  0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:14.5    1.0
[01/19 00:32:40    841s] ---------------------------------------------------------------------------------------------
[01/19 00:32:40    841s] 
[01/19 00:32:40    841s] **optDesign ... cpu = 0:01:09, real = 0:01:10, mem = 2212.7M, totSessionCpu=0:14:01 **
[01/19 00:32:40    841s] New Signature Flow (restoreNanoRouteOptions) ....
[01/19 00:32:40    841s] **INFO: flowCheckPoint #7 PostEcoSummary
[01/19 00:32:40    841s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/19 00:32:40    841s] 
[01/19 00:32:40    841s] Trim Metal Layers:
[01/19 00:32:40    841s] LayerId::1 widthSet size::2
[01/19 00:32:40    841s] LayerId::2 widthSet size::2
[01/19 00:32:40    841s] LayerId::3 widthSet size::2
[01/19 00:32:40    841s] LayerId::4 widthSet size::2
[01/19 00:32:40    841s] LayerId::5 widthSet size::2
[01/19 00:32:40    841s] LayerId::6 widthSet size::2
[01/19 00:32:40    841s] LayerId::7 widthSet size::2
[01/19 00:32:40    841s] LayerId::8 widthSet size::2
[01/19 00:32:40    841s] LayerId::9 widthSet size::2
[01/19 00:32:40    841s] LayerId::10 widthSet size::2
[01/19 00:32:40    841s] LayerId::11 widthSet size::2
[01/19 00:32:40    841s] eee: pegSigSF::1.070000
[01/19 00:32:40    841s] Initializing multi-corner resistance tables ...
[01/19 00:32:40    841s] eee: l::1 avDens::0.106130 usedTrk::2005.856524 availTrk::18900.000000 sigTrk::2005.856524
[01/19 00:32:40    841s] eee: l::2 avDens::0.231758 usedTrk::3487.489473 availTrk::15048.000000 sigTrk::3487.489473
[01/19 00:32:40    841s] eee: l::3 avDens::0.233128 usedTrk::3692.746796 availTrk::15840.000000 sigTrk::3692.746796
[01/19 00:32:40    841s] eee: l::4 avDens::0.181177 usedTrk::2633.412875 availTrk::14535.000000 sigTrk::2633.412875
[01/19 00:32:40    841s] eee: l::5 avDens::0.106218 usedTrk::1510.422807 availTrk::14220.000000 sigTrk::1510.422807
[01/19 00:32:40    841s] eee: l::6 avDens::0.025003 usedTrk::301.425730 availTrk::12055.500000 sigTrk::301.425730
[01/19 00:32:40    841s] eee: l::7 avDens::0.005625 usedTrk::3.543860 availTrk::630.000000 sigTrk::3.543860
[01/19 00:32:40    841s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:32:40    841s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/19 00:32:40    841s] eee: l::10 avDens::0.063059 usedTrk::64.698743 availTrk::1026.000000 sigTrk::64.698743
[01/19 00:32:40    841s] eee: l::11 avDens::0.070156 usedTrk::189.421578 availTrk::2700.000000 sigTrk::189.421578
[01/19 00:32:40    841s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.269901 uaWl=1.000000 uaWlH=0.366263 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/19 00:32:40    841s] ### Net info: total nets: 12601
[01/19 00:32:40    841s] ### Net info: dirty nets: 0
[01/19 00:32:40    841s] ### Net info: marked as disconnected nets: 0
[01/19 00:32:40    841s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/19 00:32:40    841s] #num needed restored net=0
[01/19 00:32:40    841s] #need_extraction net=0 (total=12601)
[01/19 00:32:40    841s] ### Net info: fully routed nets: 11331
[01/19 00:32:40    841s] ### Net info: trivial (< 2 pins) nets: 1270
[01/19 00:32:40    841s] ### Net info: unrouted nets: 0
[01/19 00:32:40    841s] ### Net info: re-extraction nets: 0
[01/19 00:32:40    841s] ### Net info: ignored nets: 0
[01/19 00:32:40    841s] ### Net info: skip routing nets: 0
[01/19 00:32:40    842s] ### import design signature (102): route=1052466950 fixed_route=1052466950 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=701157304 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:32:40    842s] #Extract in post route mode
[01/19 00:32:40    842s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/19 00:32:40    842s] #Fast data preparation for tQuantus.
[01/19 00:32:40    842s] #Start routing data preparation on Fri Jan 19 00:32:40 2024
[01/19 00:32:40    842s] #
[01/19 00:32:41    842s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/19 00:32:41    842s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/19 00:32:41    842s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/19 00:32:41    842s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/19 00:32:41    842s] #Regenerating Ggrids automatically.
[01/19 00:32:41    842s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:32:41    842s] #Using automatically generated G-grids.
[01/19 00:32:41    842s] #Done routing data preparation.
[01/19 00:32:41    842s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2213.78 (MB), peak = 2381.84 (MB)
[01/19 00:32:41    842s] #Start routing data preparation on Fri Jan 19 00:32:41 2024
[01/19 00:32:41    842s] #
[01/19 00:32:41    842s] #Minimum voltage of a net in the design = 0.000.
[01/19 00:32:41    842s] #Maximum voltage of a net in the design = 0.900.
[01/19 00:32:41    842s] #Voltage range [0.000 - 0.900] has 12526 nets.
[01/19 00:32:41    842s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/19 00:32:41    842s] #Voltage range [0.900 - 0.900] has 1 net.
[01/19 00:32:41    842s] #Build and mark too close pins for the same net.
[01/19 00:32:41    842s] #Regenerating Ggrids automatically.
[01/19 00:32:41    842s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/19 00:32:41    842s] #Using automatically generated G-grids.
[01/19 00:32:41    842s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/19 00:32:43    844s] #Done routing data preparation.
[01/19 00:32:43    844s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2258.77 (MB), peak = 2381.84 (MB)
[01/19 00:32:43    844s] #
[01/19 00:32:43    844s] #Start tQuantus RC extraction...
[01/19 00:32:43    844s] #Start building rc corner(s)...
[01/19 00:32:43    844s] #Number of RC Corner = 1
[01/19 00:32:43    844s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/19 00:32:43    844s] #METAL_1 -> Metal1 (1)
[01/19 00:32:43    844s] #METAL_2 -> Metal2 (2)
[01/19 00:32:43    844s] #METAL_3 -> Metal3 (3)
[01/19 00:32:43    844s] #METAL_4 -> Metal4 (4)
[01/19 00:32:43    844s] #METAL_5 -> Metal5 (5)
[01/19 00:32:43    844s] #METAL_6 -> Metal6 (6)
[01/19 00:32:43    844s] #METAL_7 -> Metal7 (7)
[01/19 00:32:43    844s] #METAL_8 -> Metal8 (8)
[01/19 00:32:43    844s] #METAL_9 -> Metal9 (9)
[01/19 00:32:43    844s] #METAL_10 -> Metal10 (10)
[01/19 00:32:43    844s] #METAL_11 -> Metal11 (11)
[01/19 00:32:43    844s] #SADV-On
[01/19 00:32:43    844s] # Corner(s) : 
[01/19 00:32:43    844s] #default_emulate_rc_corner [125.00]
[01/19 00:32:44    845s] # Corner id: 0
[01/19 00:32:44    845s] # Layout Scale: 1.000000
[01/19 00:32:44    845s] # Has Metal Fill model: yes
[01/19 00:32:44    845s] # Temperature was set
[01/19 00:32:44    845s] # Temperature : 125.000000
[01/19 00:32:44    845s] # Ref. Temp   : 25.000000
[01/19 00:32:44    845s] #SADV-Off
[01/19 00:32:44    845s] #total pattern=286 [11, 792]
[01/19 00:32:44    845s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/19 00:32:44    845s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/19 00:32:44    845s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/19 00:32:44    845s] #number model r/c [1,1] [11,792] read
[01/19 00:32:44    845s] #0 rcmodel(s) requires rebuild
[01/19 00:32:44    845s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2265.21 (MB), peak = 2381.84 (MB)
[01/19 00:32:44    845s] #Finish check_net_pin_list step Enter extract
[01/19 00:32:44    845s] #Start init net ripin tree building
[01/19 00:32:44    845s] #Finish init net ripin tree building
[01/19 00:32:44    845s] #Cpu time = 00:00:00
[01/19 00:32:44    845s] #Elapsed time = 00:00:00
[01/19 00:32:44    845s] #Increased memory = 0.00 (MB)
[01/19 00:32:44    845s] #Total memory = 2265.21 (MB)
[01/19 00:32:44    845s] #Peak memory = 2381.84 (MB)
[01/19 00:32:44    845s] #begin processing metal fill model file
[01/19 00:32:44    845s] #end processing metal fill model file
[01/19 00:32:44    845s] #Length limit = 200 pitches
[01/19 00:32:44    845s] #opt mode = 2
[01/19 00:32:44    845s] #Finish check_net_pin_list step Fix net pin list
[01/19 00:32:44    845s] #Start generate extraction boxes.
[01/19 00:32:44    845s] #
[01/19 00:32:44    845s] #Extract using 30 x 30 Hboxes
[01/19 00:32:44    845s] #4x4 initial hboxes
[01/19 00:32:44    845s] #Use area based hbox pruning.
[01/19 00:32:44    845s] #0/0 hboxes pruned.
[01/19 00:32:44    845s] #Complete generating extraction boxes.
[01/19 00:32:44    845s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/19 00:32:44    845s] #Process 0 special clock nets for rc extraction
[01/19 00:32:44    845s] #WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
[01/19 00:32:44    845s] #Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[8] of net 273(pcpi_rs1[8]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[20] of net 287(pcpi_rs1[20]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[26] of net 288(pcpi_rs1[26]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[12] of net 289(pcpi_rs1[12]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[17] of net 290(pcpi_rs1[17]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[7] of net 306(pcpi_rs1[7]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[5] of net 307(pcpi_rs1[5]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[1] of net 308(pcpi_rs1[1]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[25] of net 313(pcpi_rs1[25]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[16] of net 314(pcpi_rs1[16]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[23] of net 315(pcpi_rs1[23]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[27] of net 316(pcpi_rs1[27]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[24] of net 317(pcpi_rs1[24]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[14] of net 318(pcpi_rs1[14]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[22] of net 319(pcpi_rs1[22]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[19] of net 320(pcpi_rs1[19]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[21] of net 321(pcpi_rs1[21]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[18] of net 322(pcpi_rs1[18]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[6] of net 324(pcpi_rs1[6]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[9] of net 325(pcpi_rs1[9]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[10] of net 327(pcpi_rs1[10]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[6] of net 328(mem_la_wdata[6]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[31] of net 338(pcpi_rs1[31]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[13] of net 339(pcpi_rs1[13]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[31] of net 340(pcpi_rs2[31]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[11] of net 341(pcpi_rs1[11]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[7] of net 342(mem_la_wdata[7]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[4] of net 344(pcpi_rs1[4]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[3] of net 346(pcpi_rs1[3]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[30] of net 362(pcpi_rs1[30]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[5] of net 363(mem_la_wdata[5]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[2] of net 364(pcpi_rs1[2]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[1] of net 365(mem_la_wdata[1]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[28] of net 375(pcpi_rs1[28]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[29] of net 377(pcpi_rs1[29]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[0] of net 378(pcpi_rs1[0]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[11] of net 379(pcpi_rs2[11]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[10] of net 380(pcpi_rs2[10]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[13] of net 381(pcpi_rs2[13]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs1[15] of net 382(pcpi_rs1[15]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[9] of net 383(pcpi_rs2[9]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[14] of net 384(pcpi_rs2[14]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[2] of net 385(mem_la_wdata[2]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[4] of net 388(mem_la_wdata[4]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[23] of net 405(pcpi_rs2[23]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[22] of net 406(pcpi_rs2[22]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[21] of net 407(pcpi_rs2[21]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[20] of net 408(pcpi_rs2[20]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[18] of net 409(pcpi_rs2[18]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[17] of net 410(pcpi_rs2[17]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[19] of net 411(pcpi_rs2[19]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[8] of net 412(pcpi_rs2[8]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[0] of net 413(mem_la_wdata[0]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[12] of net 414(pcpi_rs2[12]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[16] of net 415(pcpi_rs2[16]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[24] of net 431(pcpi_rs2[24]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[27] of net 432(pcpi_rs2[27]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[30] of net 433(pcpi_rs2[30]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[15] of net 434(pcpi_rs2[15]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[29] of net 435(pcpi_rs2[29]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[28] of net 436(pcpi_rs2[28]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_la_wdata[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[3] of net 438(mem_la_wdata[3]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[26] of net 462(pcpi_rs2[26]) into rc tree
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:pcpi_rs2[25] of net 464(pcpi_rs2[25]) into rc tree
[01/19 00:32:45    845s] #WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_rdata[25] of net 632(mem_rdata[25]) into rc tree
[01/19 00:32:45    845s] #WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_rdata[24] of net 636(mem_rdata[24]) into rc tree
[01/19 00:32:45    845s] #WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_rdata[30] of net 637(mem_rdata[30]) into rc tree
[01/19 00:32:45    845s] #WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_rdata[29] of net 642(mem_rdata[29]) into rc tree
[01/19 00:32:45    845s] #WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    845s] #Need to add unplaced ipin PIN:mem_rdata[26] of net 654(mem_rdata[26]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[12] of net 665(pcpi_insn[12]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[13] of net 716(pcpi_insn[13]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[20] of net 744(mem_rdata[20]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[23] of net 746(mem_rdata[23]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[18] of net 747(mem_rdata[18]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[22] of net 749(mem_rdata[22]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[21] of net 753(mem_rdata[21]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[28] of net 755(mem_rdata[28]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[31] of net 763(mem_rdata[31]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[27] of net 765(mem_rdata[27]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[19] of net 771(mem_rdata[19]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 833(mem_la_wstrb[0]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[16] of net 889(mem_rdata[16]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[14] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[14] of net 894(mem_rdata[14]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[17] of net 897(mem_rdata[17]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[12] of net 898(mem_rdata[12]) into rc tree
[01/19 00:32:45    846s] #WARNING (NREX-80) Net mem_rdata[13] does not have a driver pin. It may have incomplete route.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[13] of net 902(mem_rdata[13]) into rc tree
[01/19 00:32:45    846s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[01/19 00:32:45    846s] #To increase the message display limit, refer to the product command reference manual.
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[9] of net 912(mem_rdata[9]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[8] of net 920(mem_rdata[8]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[10] of net 921(mem_rdata[10]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[11] of net 922(mem_rdata[11]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[15] of net 949(mem_rdata[15]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[1] of net 965(mem_rdata[1]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[0] of net 975(mem_rdata[0]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_valid of net 1063(pcpi_valid) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_valid of net 1177(mem_valid) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:clk of net 1201(clk) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[7] of net 1275(mem_rdata[7]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[5] of net 1304(mem_rdata[5]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[4] of net 1312(mem_rdata[4]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[2] of net 1315(mem_rdata[2]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[30] of net 1362(pcpi_insn[30]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[6] of net 1368(mem_rdata[6]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_rdata[3] of net 1374(mem_rdata[3]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[0] of net 1419(pcpi_insn[0]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[3] of net 1511(pcpi_insn[3]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[26] of net 1546(pcpi_insn[26]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[5] of net 1577(pcpi_insn[5]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[6] of net 1592(pcpi_insn[6]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[29] of net 1637(pcpi_insn[29]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[28] of net 1646(pcpi_insn[28]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[1] of net 1655(pcpi_insn[1]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[31] of net 1666(pcpi_insn[31]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[27] of net 1668(pcpi_insn[27]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_ready of net 1806(mem_ready) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[2] of net 1824(pcpi_insn[2]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_ready of net 1840(pcpi_ready) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[4] of net 1843(pcpi_insn[4]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[4] of net 2525(mem_la_addr[4]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[21] of net 2628(mem_la_addr[21]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[3] of net 2730(mem_la_addr[3]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[5] of net 2732(mem_la_addr[5]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[19] of net 2893(mem_la_addr[19]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[22] of net 2894(mem_la_addr[22]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[20] of net 2954(mem_la_addr[20]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[26] of net 2999(mem_la_wdata[26]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[21] of net 3146(mem_wdata[21]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3196(mem_la_wdata[27]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[25] of net 3270(pcpi_insn[25]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[2] of net 3297(mem_la_addr[2]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3323(mem_la_wstrb[1]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[19] of net 3358(mem_wdata[19]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[25] of net 3422(mem_la_addr[25]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[22] of net 3515(mem_wdata[22]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[17] of net 3566(mem_la_addr[17]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3579(mem_la_wdata[28]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[27] of net 3624(mem_la_addr[27]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wstrb[0] of net 3627(mem_wstrb[0]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wstrb[2] of net 3628(mem_wstrb[2]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[16] of net 3629(mem_la_addr[16]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[23] of net 3701(mem_la_addr[23]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[30] of net 3728(mem_la_wdata[30]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3744(mem_la_wdata[24]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[18] of net 3762(mem_la_addr[18]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3772(mem_la_wdata[25]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[12] of net 3797(mem_wdata[12]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[6] of net 3817(mem_la_addr[6]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[14] of net 3873(mem_la_addr[14]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[24] of net 3874(mem_la_addr[24]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[10] of net 3875(mem_la_addr[10]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[8] of net 3876(mem_la_addr[8]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[11] of net 3916(mem_la_addr[11]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[7] of net 3939(mem_la_addr[7]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_instr of net 3970(mem_instr) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wstrb[1] of net 3973(mem_wstrb[1]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[26] of net 4012(mem_la_addr[26]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_read of net 4013(mem_la_read) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[11] of net 4071(mem_wdata[11]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[31] of net 4076(mem_la_addr[31]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:trap of net 4091(trap) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wstrb[3] of net 4100(mem_wstrb[3]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 4104(mem_la_wstrb[3]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[20] of net 4141(mem_wdata[20]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[29] of net 4201(mem_la_wdata[29]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[28] of net 4202(mem_la_addr[28]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[9] of net 4226(mem_la_addr[9]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[15] of net 4254(mem_wdata[15]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[17] of net 4267(mem_wdata[17]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[29] of net 4271(mem_la_addr[29]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[9] of net 4322(mem_wdata[9]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[13] of net 4323(mem_wdata[13]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:pcpi_insn[14] of net 4345(pcpi_insn[14]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[13] of net 4358(mem_la_addr[13]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[18] of net 4359(mem_wdata[18]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[14] of net 4360(mem_wdata[14]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 4373(mem_la_wstrb[2]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[30] of net 4378(mem_la_addr[30]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_wdata[31] of net 4429(mem_la_wdata[31]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[15] of net 4440(mem_la_addr[15]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[16] of net 4443(mem_wdata[16]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_la_addr[12] of net 4447(mem_la_addr[12]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[23] of net 4453(mem_wdata[23]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[10] of net 4463(mem_wdata[10]) into rc tree
[01/19 00:32:45    846s] #Need to add unplaced ipin PIN:mem_wdata[8] of net 4464(mem_wdata[8]) into rc tree
[01/19 00:32:45    846s] #Total 11331 nets were built. 136 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/19 00:32:51    852s] #Run Statistics for Extraction:
[01/19 00:32:51    852s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[01/19 00:32:51    852s] #   Increased memory =    77.21 (MB), total memory =  2342.53 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:51    852s] #Register nets and terms for rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d
[01/19 00:32:52    853s] #Finish registering nets and terms for rcdb.
[01/19 00:32:52    853s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2320.86 (MB), peak = 2381.84 (MB)
[01/19 00:32:52    853s] #RC Statistics: 65167 Res, 36042 Ground Cap, 10549 XCap (Edge to Edge)
[01/19 00:32:52    853s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 3152.66 (33347), Avg L-Edge Length: 8372.94 (20004)
[01/19 00:32:52    853s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d.
[01/19 00:32:52    853s] #Start writing RC data.
[01/19 00:32:52    853s] #Finish writing RC data
[01/19 00:32:52    853s] #Finish writing rcdb with 76936 nodes, 65605 edges, and 21482 xcaps
[01/19 00:32:52    853s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2313.41 (MB), peak = 2381.84 (MB)
[01/19 00:32:52    853s] Restoring parasitic data from file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d' ...
[01/19 00:32:52    853s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d' for reading (mem: 2784.691M)
[01/19 00:32:52    853s] Reading RCDB with compressed RC data.
[01/19 00:32:52    853s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d' for content verification (mem: 2784.691M)
[01/19 00:32:52    853s] Reading RCDB with compressed RC data.
[01/19 00:32:52    853s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d': 0 access done (mem: 2784.691M)
[01/19 00:32:52    853s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d': 0 access done (mem: 2784.691M)
[01/19 00:32:52    853s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2784.691M)
[01/19 00:32:52    853s] Following multi-corner parasitics specified:
[01/19 00:32:52    853s] 	/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d (rcdb)
[01/19 00:32:52    853s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d' for reading (mem: 2784.691M)
[01/19 00:32:52    853s] Reading RCDB with compressed RC data.
[01/19 00:32:52    853s] 		Cell picorv32 has rcdb /tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d specified
[01/19 00:32:52    853s] Cell picorv32, hinst 
[01/19 00:32:52    853s] processing rcdb (/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d) for hinst (top) of cell (picorv32);
[01/19 00:32:52    853s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/nr26088_iVxIA1.rcdb.d': 0 access done (mem: 2784.691M)
[01/19 00:32:52    853s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2784.691M)
[01/19 00:32:52    853s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_AA3hf2.rcdb.d/picorv32.rcdb.d' for reading (mem: 2784.691M)
[01/19 00:32:52    853s] Reading RCDB with compressed RC data.
[01/19 00:32:52    853s] Closing parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_AA3hf2.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2792.695M)
[01/19 00:32:52    853s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2792.695M)
[01/19 00:32:52    853s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2792.695M)
[01/19 00:32:52    853s] #
[01/19 00:32:52    853s] #Restore RCDB.
[01/19 00:32:52    853s] #
[01/19 00:32:52    853s] #Complete tQuantus RC extraction.
[01/19 00:32:52    853s] #Cpu time = 00:00:09
[01/19 00:32:52    853s] #Elapsed time = 00:00:10
[01/19 00:32:52    853s] #Increased memory = 55.31 (MB)
[01/19 00:32:52    853s] #Total memory = 2314.08 (MB)
[01/19 00:32:52    853s] #Peak memory = 2381.84 (MB)
[01/19 00:32:52    853s] #
[01/19 00:32:53    854s] #136 inserted nodes are removed
[01/19 00:32:53    854s] ### export design design signature (104): route=668470397 fixed_route=668470397 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=806773950 dirty_area=0 del_dirty_area=0 cell=506533574 placement=1703210149 pin_access=1943863232 inst_pattern=1
[01/19 00:32:53    854s] #	no debugging net set
[01/19 00:32:53    854s] #Start Inst Signature in MT(0)
[01/19 00:32:53    854s] #Start Net Signature in MT(9606477)
[01/19 00:32:53    854s] #Calculate SNet Signature in MT (49347946)
[01/19 00:32:53    854s] #Run time and memory report for RC extraction:
[01/19 00:32:53    854s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/19 00:32:53    854s] #Run Statistics for snet signature:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =     0.00 (MB), total memory =  2255.98 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] #Run Statistics for Net Final Signature:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =     0.00 (MB), total memory =  2255.98 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] #Run Statistics for Net launch:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =     0.00 (MB), total memory =  2255.98 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] #Run Statistics for Net init_dbsNet_slist:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =     0.00 (MB), total memory =  2255.93 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] #Run Statistics for net signature:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =     0.05 (MB), total memory =  2255.98 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] #Run Statistics for inst signature:
[01/19 00:32:53    854s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/19 00:32:53    854s] #   Increased memory =    -0.55 (MB), total memory =  2255.93 (MB), peak memory =  2381.84 (MB)
[01/19 00:32:53    854s] **optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 2256.0M, totSessionCpu=0:14:15 **
[01/19 00:32:53    854s] Starting delay calculation for Setup views
[01/19 00:32:53    854s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/19 00:32:53    854s] AAE_INFO: resetNetProps viewIdx 0 
[01/19 00:32:53    854s] Starting SI iteration 1 using Infinite Timing Windows
[01/19 00:32:53    854s] #################################################################################
[01/19 00:32:53    854s] # Design Stage: PostRoute
[01/19 00:32:53    854s] # Design Name: picorv32
[01/19 00:32:53    854s] # Design Mode: 45nm
[01/19 00:32:53    854s] # Analysis Mode: MMMC OCV 
[01/19 00:32:53    854s] # Parasitics Mode: SPEF/RCDB 
[01/19 00:32:53    854s] # Signoff Settings: SI On 
[01/19 00:32:53    854s] #################################################################################
[01/19 00:32:54    855s] AAE_INFO: 1 threads acquired from CTE.
[01/19 00:32:54    855s] Setting infinite Tws ...
[01/19 00:32:54    855s] First Iteration Infinite Tw... 
[01/19 00:32:54    855s] Calculate early delays in OCV mode...
[01/19 00:32:54    855s] Calculate late delays in OCV mode...
[01/19 00:32:54    855s] Topological Sorting (REAL = 0:00:00.0, MEM = 2749.2M, InitMEM = 2749.2M)
[01/19 00:32:54    855s] Start delay calculation (fullDC) (1 T). (MEM=2749.22)
[01/19 00:32:54    855s] End AAE Lib Interpolated Model. (MEM=2760.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:54    855s] Opening parasitic data file '/tmp/innovus_temp_26088_cn91.it.auth.gr_paschalk_w4bzhW/picorv32_26088_AA3hf2.rcdb.d/picorv32.rcdb.d' for reading (mem: 2760.832M)
[01/19 00:32:54    855s] Reading RCDB with compressed RC data.
[01/19 00:32:54    855s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2753.6M)
[01/19 00:32:57    858s] Total number of fetched objects 12437
[01/19 00:32:57    858s] AAE_INFO-618: Total number of nets in the design is 12601,  99.4 percent of the nets selected for SI analysis
[01/19 00:32:57    858s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:32:57    858s] End delay calculation. (MEM=2759.71 CPU=0:00:03.5 REAL=0:00:03.0)
[01/19 00:32:57    858s] End delay calculation (fullDC). (MEM=2759.71 CPU=0:00:03.8 REAL=0:00:03.0)
[01/19 00:32:57    858s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 2759.7M) ***
[01/19 00:32:58    859s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2783.7M)
[01/19 00:32:58    859s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/19 00:32:58    859s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2783.7M)
[01/19 00:32:58    859s] Starting SI iteration 2
[01/19 00:32:58    859s] Calculate early delays in OCV mode...
[01/19 00:32:58    859s] Calculate late delays in OCV mode...
[01/19 00:32:58    859s] Start delay calculation (fullDC) (1 T). (MEM=2697.83)
[01/19 00:32:58    859s] End AAE Lib Interpolated Model. (MEM=2697.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:32:58    860s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 33. 
[01/19 00:32:58    860s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 12437. 
[01/19 00:32:58    860s] Total number of fetched objects 12437
[01/19 00:32:58    860s] AAE_INFO-618: Total number of nets in the design is 12601,  0.3 percent of the nets selected for SI analysis
[01/19 00:32:58    860s] End delay calculation. (MEM=2741.52 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:32:58    860s] End delay calculation (fullDC). (MEM=2741.52 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:32:58    860s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2741.5M) ***
[01/19 00:32:59    861s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:14:21 mem=2765.5M)
[01/19 00:33:00    861s] End AAE Lib Interpolated Model. (MEM=2765.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:33:00    861s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2765.5M, EPOCH TIME: 1705617180.087609
[01/19 00:33:00    861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:00    861s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2765.5M, EPOCH TIME: 1705617180.122463
[01/19 00:33:00    861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:00    861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.496  |  1.976  |  1.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (78)      |   -0.296   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2799.9M, EPOCH TIME: 1705617180.512445
[01/19 00:33:00    861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:00    861s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2799.9M, EPOCH TIME: 1705617180.547016
[01/19 00:33:00    861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:00    861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:00    861s] Density: 72.066%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 2256.5M, totSessionCpu=0:14:22 **
[01/19 00:33:00    861s] Executing marking Critical Nets1
[01/19 00:33:00    861s] **INFO: flowCheckPoint #8 OptimizationRecovery
[01/19 00:33:00    861s] *** Timing Is met
[01/19 00:33:00    861s] *** Check timing (0:00:00.0)
[01/19 00:33:00    861s] Running postRoute recovery in postEcoRoute mode
[01/19 00:33:00    861s] **optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 2256.6M, totSessionCpu=0:14:22 **
[01/19 00:33:00    861s]   Timing/DRV Snapshot: (TGT)
[01/19 00:33:00    861s]      Weighted WNS: 0.000
[01/19 00:33:00    861s]       All  PG WNS: 0.000
[01/19 00:33:00    861s]       High PG WNS: 0.000
[01/19 00:33:00    861s]       All  PG TNS: 0.000
[01/19 00:33:00    861s]       High PG TNS: 0.000
[01/19 00:33:00    861s]       Low  PG TNS: 0.000
[01/19 00:33:00    861s]          Tran DRV: 1 (1)
[01/19 00:33:00    861s]           Cap DRV: 0 (0)
[01/19 00:33:00    861s]        Fanout DRV: 0 (0)
[01/19 00:33:00    861s]            Glitch: 0 (0)
[01/19 00:33:00    861s]    Category Slack: { [L, 1.496] [H, 1.976] }
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] Checking setup slack degradation ...
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] Recovery Manager:
[01/19 00:33:00    861s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/19 00:33:00    861s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/19 00:33:00    861s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/19 00:33:00    861s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] Checking DRV degradation...
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] Recovery Manager:
[01/19 00:33:00    861s]     Tran DRV degradation : 0 (2 -> 1, Margin 20) - Skip
[01/19 00:33:00    861s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/19 00:33:00    861s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/19 00:33:00    861s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/19 00:33:00    861s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2739.09M, totSessionCpu=0:14:22).
[01/19 00:33:00    861s] **optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 2256.3M, totSessionCpu=0:14:22 **
[01/19 00:33:00    861s] 
[01/19 00:33:00    861s] Latch borrow mode reset to max_borrow
[01/19 00:33:01    862s] **INFO: flowCheckPoint #9 FinalSummary
[01/19 00:33:01    862s] <optDesign CMD> Restore Using all VT Cells
[01/19 00:33:01    862s] Reported timing to dir ./timingReports
[01/19 00:33:01    862s] **optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 2252.1M, totSessionCpu=0:14:22 **
[01/19 00:33:01    862s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2715.1M, EPOCH TIME: 1705617181.514286
[01/19 00:33:01    862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:01    862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:01    862s] 
[01/19 00:33:01    862s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:01    862s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2715.1M, EPOCH TIME: 1705617181.551017
[01/19 00:33:01    862s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:01    862s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:01    862s] Saving timing graph ...
[01/19 00:33:02    863s] Done save timing graph
[01/19 00:33:02    863s] 
[01/19 00:33:02    863s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:33:02    863s] 
[01/19 00:33:02    863s] TimeStamp Deleting Cell Server End ...
[01/19 00:33:03    864s] Starting delay calculation for Hold views
[01/19 00:33:03    864s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/19 00:33:03    864s] AAE_INFO: resetNetProps viewIdx 0 
[01/19 00:33:03    864s] Starting SI iteration 1 using Infinite Timing Windows
[01/19 00:33:03    864s] #################################################################################
[01/19 00:33:03    864s] # Design Stage: PostRoute
[01/19 00:33:03    864s] # Design Name: picorv32
[01/19 00:33:03    864s] # Design Mode: 45nm
[01/19 00:33:03    864s] # Analysis Mode: MMMC OCV 
[01/19 00:33:03    864s] # Parasitics Mode: SPEF/RCDB 
[01/19 00:33:03    864s] # Signoff Settings: SI On 
[01/19 00:33:03    864s] #################################################################################
[01/19 00:33:03    864s] AAE_INFO: 1 threads acquired from CTE.
[01/19 00:33:03    864s] Setting infinite Tws ...
[01/19 00:33:03    864s] First Iteration Infinite Tw... 
[01/19 00:33:03    864s] Calculate late delays in OCV mode...
[01/19 00:33:03    864s] Calculate early delays in OCV mode...
[01/19 00:33:03    864s] Topological Sorting (REAL = 0:00:00.0, MEM = 2725.9M, InitMEM = 2725.9M)
[01/19 00:33:03    864s] Start delay calculation (fullDC) (1 T). (MEM=2725.91)
[01/19 00:33:03    864s] End AAE Lib Interpolated Model. (MEM=2737.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:33:07    867s] Total number of fetched objects 12437
[01/19 00:33:07    867s] AAE_INFO-618: Total number of nets in the design is 12601,  99.4 percent of the nets selected for SI analysis
[01/19 00:33:07    868s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/19 00:33:07    868s] End delay calculation. (MEM=2741.33 CPU=0:00:03.3 REAL=0:00:04.0)
[01/19 00:33:07    868s] End delay calculation (fullDC). (MEM=2741.33 CPU=0:00:03.6 REAL=0:00:04.0)
[01/19 00:33:07    868s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2741.3M) ***
[01/19 00:33:07    868s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2765.3M)
[01/19 00:33:07    868s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/19 00:33:07    868s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2765.3M)
[01/19 00:33:07    868s] Starting SI iteration 2
[01/19 00:33:08    869s] Calculate late delays in OCV mode...
[01/19 00:33:08    869s] Calculate early delays in OCV mode...
[01/19 00:33:08    869s] Start delay calculation (fullDC) (1 T). (MEM=2690.45)
[01/19 00:33:08    869s] End AAE Lib Interpolated Model. (MEM=2690.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/19 00:33:08    869s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 33. 
[01/19 00:33:08    869s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 12437. 
[01/19 00:33:08    869s] Total number of fetched objects 12437
[01/19 00:33:08    869s] AAE_INFO-618: Total number of nets in the design is 12601,  0.0 percent of the nets selected for SI analysis
[01/19 00:33:08    869s] End delay calculation. (MEM=2736.15 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:33:08    869s] End delay calculation (fullDC). (MEM=2736.15 CPU=0:00:00.1 REAL=0:00:00.0)
[01/19 00:33:08    869s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2736.1M) ***
[01/19 00:33:08    869s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:05.0 totSessionCpu=0:14:30 mem=2760.1M)
[01/19 00:33:09    870s] Restoring timing graph ...
[01/19 00:33:10    871s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/19 00:33:10    871s] Done restore timing graph
[01/19 00:33:11    871s] Using report_power -leakage to report leakage power.
[01/19 00:33:11    871s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:33:11    871s] 
[01/19 00:33:11    871s] Begin Power Analysis
[01/19 00:33:11    871s] 
[01/19 00:33:11    872s]              0V	    VSS
[01/19 00:33:11    872s]            0.9V	    VDD
[01/19 00:33:11    872s] Begin Processing Timing Library for Power Calculation
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Processing Timing Library for Power Calculation
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2280.88MB/4273.31MB/2381.36MB)
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2280.88MB/4273.31MB/2381.36MB)
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Processing User Attributes
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2280.88MB/4273.31MB/2381.36MB)
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Processing Signal Activity
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2281.38MB/4273.31MB/2381.36MB)
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] Begin Power Computation
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s]       ----------------------------------------------------------
[01/19 00:33:11    872s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:33:11    872s]       # of cell(s) missing power table: 0
[01/19 00:33:11    872s]       # of cell(s) missing leakage table: 0
[01/19 00:33:11    872s]       ----------------------------------------------------------
[01/19 00:33:11    872s] 
[01/19 00:33:11    872s] 
[01/19 00:33:12    873s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:33:12    873s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2282.04MB/4281.31MB/2381.36MB)
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] Begin Processing User Attributes
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2282.04MB/4281.31MB/2381.36MB)
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2282.04MB/4281.31MB/2381.36MB)
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] *



[01/19 00:33:12    873s] Total Power
[01/19 00:33:12    873s] -----------------------------------------------------------------------------------------
[01/19 00:33:12    873s] Total Leakage Power:         0.00052255
[01/19 00:33:12    873s] -----------------------------------------------------------------------------------------
[01/19 00:33:12    873s] Processing average sequential pin duty cycle 
[01/19 00:33:12    873s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:33:12    873s] Summary for sequential cells identification: 
[01/19 00:33:12    873s]   Identified SBFF number: 104
[01/19 00:33:12    873s]   Identified MBFF number: 0
[01/19 00:33:12    873s]   Identified SB Latch number: 0
[01/19 00:33:12    873s]   Identified MB Latch number: 0
[01/19 00:33:12    873s]   Not identified SBFF number: 16
[01/19 00:33:12    873s]   Not identified MBFF number: 0
[01/19 00:33:12    873s]   Not identified SB Latch number: 0
[01/19 00:33:12    873s]   Not identified MB Latch number: 0
[01/19 00:33:12    873s]   Number of sequential cells which are not FFs: 32
[01/19 00:33:12    873s]  Visiting view : default_emulate_view
[01/19 00:33:12    873s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:33:12    873s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:33:12    873s]  Visiting view : default_emulate_view
[01/19 00:33:12    873s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:33:12    873s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:33:12    873s] TLC MultiMap info (StdDelay):
[01/19 00:33:12    873s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:33:12    873s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:33:12    873s]  Setting StdDelay to: 38ps
[01/19 00:33:12    873s] 
[01/19 00:33:12    873s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:33:14    873s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.496  |  1.976  |  1.496  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.455  |  0.621  |  0.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3250   |  2999   |  2032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (78)      |   -0.296   |      1 (78)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2790.8M, EPOCH TIME: 1705617194.266082
[01/19 00:33:14    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] 
[01/19 00:33:14    873s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:14    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2790.8M, EPOCH TIME: 1705617194.301036
[01/19 00:33:14    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:14    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] Density: 72.066%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2790.8M, EPOCH TIME: 1705617194.317836
[01/19 00:33:14    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] 
[01/19 00:33:14    873s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:14    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2790.8M, EPOCH TIME: 1705617194.351482
[01/19 00:33:14    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:14    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2790.8M, EPOCH TIME: 1705617194.367707
[01/19 00:33:14    873s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    873s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/19 00:33:14    874s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2790.8M, EPOCH TIME: 1705617194.400509
[01/19 00:33:14    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44).
[01/19 00:33:14    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    874s] *** Final Summary (holdfix) CPU=0:00:11.5, REAL=0:00:13.0, MEM=2790.8M
[01/19 00:33:14    874s] **optDesign ... cpu = 0:01:41, real = 0:01:44, mem = 2284.1M, totSessionCpu=0:14:34 **
[01/19 00:33:14    874s]  ReSet Options after AAE Based Opt flow 
[01/19 00:33:14    874s] *** Finished optDesign ***
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:41 real=  0:01:44)
[01/19 00:33:14    874s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:26.3 real=0:00:27.1)
[01/19 00:33:14    874s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.4 real=0:00:12.5)
[01/19 00:33:14    874s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:06.7 real=0:00:06.8)
[01/19 00:33:14    874s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:12.7 real=0:00:12.7)
[01/19 00:33:14    874s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[01/19 00:33:14    874s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.6 real=0:00:14.6)
[01/19 00:33:14    874s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:07.1 real=0:00:07.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:33:14    874s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[01/19 00:33:14    874s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/19 00:33:14    874s] Info: Destroy the CCOpt slew target map.
[01/19 00:33:14    874s] clean pInstBBox. size 0
[01/19 00:33:14    874s] All LLGs are deleted
[01/19 00:33:14    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/19 00:33:14    874s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2766.8M, EPOCH TIME: 1705617194.515389
[01/19 00:33:14    874s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2766.8M, EPOCH TIME: 1705617194.515586
[01/19 00:33:14    874s] Info: pop threads available for lower-level modules during optimization.
[01/19 00:33:14    874s] *** optDesign #2 [finish] : cpu/real = 0:01:41.3/0:01:43.8 (1.0), totSession cpu/real = 0:14:34.1/0:42:36.8 (0.3), mem = 2766.8M
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s] =============================================================================================
[01/19 00:33:14    874s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/19 00:33:14    874s] =============================================================================================
[01/19 00:33:14    874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/19 00:33:14    874s] ---------------------------------------------------------------------------------------------
[01/19 00:33:14    874s] [ InitOpt                ]      1   0:00:01.0  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/19 00:33:14    874s] [ DrvOpt                 ]      1   0:00:02.6  (   2.5 % )     0:00:03.4 /  0:00:03.4    1.0
[01/19 00:33:14    874s] [ HoldOpt                ]      1   0:00:00.3  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/19 00:33:14    874s] [ PowerOpt               ]      1   0:00:01.9  (   1.9 % )     0:00:01.9 /  0:00:01.9    1.0
[01/19 00:33:14    874s] [ ViewPruning            ]     22   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:33:14    874s] [ LayerAssignment        ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:33:14    874s] [ BuildHoldData          ]      2   0:00:05.2  (   5.0 % )     0:00:21.7 /  0:00:21.5    1.0
[01/19 00:33:14    874s] [ OptSummaryReport       ]      7   0:00:03.0  (   2.9 % )     0:00:15.5 /  0:00:14.1    0.9
[01/19 00:33:14    874s] [ DrvReport              ]     11   0:00:03.3  (   3.2 % )     0:00:03.3 /  0:00:02.1    0.6
[01/19 00:33:14    874s] [ SlackTraversorInit     ]      9   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/19 00:33:14    874s] [ LibAnalyzerInit        ]      2   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:01.5    1.0
[01/19 00:33:14    874s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:33:14    874s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/19 00:33:14    874s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/19 00:33:14    874s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/19 00:33:14    874s] [ RefinePlace            ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/19 00:33:14    874s] [ ClockDrv               ]      1   0:00:02.7  (   2.6 % )     0:00:02.7 /  0:00:02.7    1.0
[01/19 00:33:14    874s] [ EcoRoute               ]      1   0:00:14.5  (  14.0 % )     0:00:14.5 /  0:00:14.5    1.0
[01/19 00:33:14    874s] [ ExtractRC              ]      2   0:00:27.1  (  26.1 % )     0:00:27.1 /  0:00:26.2    1.0
[01/19 00:33:14    874s] [ TimingUpdate           ]     29   0:00:11.3  (  10.9 % )     0:00:29.9 /  0:00:29.9    1.0
[01/19 00:33:14    874s] [ FullDelayCalc          ]     11   0:00:18.4  (  17.7 % )     0:00:18.4 /  0:00:18.5    1.0
[01/19 00:33:14    874s] [ TimingReport           ]      9   0:00:01.7  (   1.7 % )     0:00:01.7 /  0:00:01.7    1.0
[01/19 00:33:14    874s] [ GenerateReports        ]      2   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    0.9
[01/19 00:33:14    874s] [ PowerReport            ]      3   0:00:04.2  (   4.0 % )     0:00:04.2 /  0:00:04.1    1.0
[01/19 00:33:14    874s] [ PropagateActivity      ]      2   0:00:01.6  (   1.5 % )     0:00:01.6 /  0:00:01.6    1.0
[01/19 00:33:14    874s] [ MISC                   ]          0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/19 00:33:14    874s] ---------------------------------------------------------------------------------------------
[01/19 00:33:14    874s]  optDesign #2 TOTAL                 0:01:43.8  ( 100.0 % )     0:01:43.8 /  0:01:41.3    1.0
[01/19 00:33:14    874s] ---------------------------------------------------------------------------------------------
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s] TimeStamp Deleting Cell Server Begin ...
[01/19 00:33:14    874s] 
[01/19 00:33:14    874s] TimeStamp Deleting Cell Server End ...
[01/19 00:34:55    881s] <CMD> report_power > report_power_step15.txt
[01/19 00:34:55    881s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Power Analysis
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s]              0V	    VSS
[01/19 00:34:56    881s]            0.9V	    VDD
[01/19 00:34:56    881s] Begin Processing Timing Library for Power Calculation
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Processing Timing Library for Power Calculation
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Processing Power Net/Grid for Power Calculation
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Processing Timing Window Data for Power Calculation
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Processing User Attributes
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:56    881s] 
[01/19 00:34:56    881s] Begin Processing Signal Activity
[01/19 00:34:56    881s] 
[01/19 00:34:57    882s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:57    882s] 
[01/19 00:34:57    882s] Begin Power Computation
[01/19 00:34:57    882s] 
[01/19 00:34:57    882s]       ----------------------------------------------------------
[01/19 00:34:57    882s]       # of cell(s) missing both power/leakage table: 0
[01/19 00:34:57    882s]       # of cell(s) missing power table: 0
[01/19 00:34:57    882s]       # of cell(s) missing leakage table: 0
[01/19 00:34:57    882s]       ----------------------------------------------------------
[01/19 00:34:57    882s] 
[01/19 00:34:57    882s] 
[01/19 00:34:58    883s]       # of MSMV cell(s) missing power_level: 0
[01/19 00:34:58    883s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] Begin Processing User Attributes
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2290.25MB/4298.46MB/2381.36MB)
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] *



[01/19 00:34:58    883s] Total Power
[01/19 00:34:58    883s] -----------------------------------------------------------------------------------------
[01/19 00:34:58    883s] Total Internal Power:        0.56138010 	   66.3927%
[01/19 00:34:58    883s] Total Switching Power:       0.28364200 	   33.5455%
[01/19 00:34:58    883s] Total Leakage Power:         0.00052255 	    0.0618%
[01/19 00:34:58    883s] Total Power:                 0.84554465
[01/19 00:34:58    883s] -----------------------------------------------------------------------------------------
[01/19 00:34:58    883s] Processing average sequential pin duty cycle 
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/19 00:34:58    883s] Summary for sequential cells identification: 
[01/19 00:34:58    883s]   Identified SBFF number: 104
[01/19 00:34:58    883s]   Identified MBFF number: 0
[01/19 00:34:58    883s]   Identified SB Latch number: 0
[01/19 00:34:58    883s]   Identified MB Latch number: 0
[01/19 00:34:58    883s]   Not identified SBFF number: 16
[01/19 00:34:58    883s]   Not identified MBFF number: 0
[01/19 00:34:58    883s]   Not identified SB Latch number: 0
[01/19 00:34:58    883s]   Not identified MB Latch number: 0
[01/19 00:34:58    883s]   Number of sequential cells which are not FFs: 32
[01/19 00:34:58    883s]  Visiting view : default_emulate_view
[01/19 00:34:58    883s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:34:58    883s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:34:58    883s]  Visiting view : default_emulate_view
[01/19 00:34:58    883s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/19 00:34:58    883s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/19 00:34:58    883s] TLC MultiMap info (StdDelay):
[01/19 00:34:58    883s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/19 00:34:58    883s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/19 00:34:58    883s]  Setting StdDelay to: 38ps
[01/19 00:34:58    883s] 
[01/19 00:34:58    883s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/19 00:35:01    883s] <CMD> report_area > report_area_step15.txt
[01/19 00:35:13    884s] <CMD> report_timing > report_timing_step15.txt
[01/19 00:35:20    885s] <CMD> report_power > report_power_step15.txt
[01/19 00:35:20    885s] env CDS_WORKAREA is set to /home/p/paschalk
[01/19 00:35:20    885s] *



[01/19 00:35:20    885s] Total Power
[01/19 00:35:20    885s] -----------------------------------------------------------------------------------------
[01/19 00:35:20    885s] Total Internal Power:        0.56138010 	   66.3927%
[01/19 00:35:20    885s] Total Switching Power:       0.28364200 	   33.5455%
[01/19 00:35:20    885s] Total Leakage Power:         0.00052255 	    0.0618%
[01/19 00:35:20    885s] Total Power:                 0.84554465
[01/19 00:35:20    885s] -----------------------------------------------------------------------------------------
[01/19 00:35:20    885s] Processing average sequential pin duty cycle 
[01/19 00:35:45    887s] <CMD> zoomBox 9.99500 17.50450 485.37600 197.30900
[01/19 00:35:46    887s] <CMD> zoomBox -43.22550 -1.26150 516.04700 210.27350
[01/19 00:35:46    888s] <CMD> zoomBox -106.49050 -23.27950 551.47750 225.58500
[01/19 00:35:47    888s] <CMD> zoomBox -181.12900 -48.90400 592.95100 243.87800
[01/19 00:35:48    888s] <CMD> zoomBox -240.18950 -55.80400 670.49350 288.64550
[01/19 00:35:50    888s] <CMD> zoomBox -185.89350 -34.36500 588.18700 258.41700
[01/19 00:36:22    891s] <CMD> setDrawView place
[01/19 00:36:22    891s] <CMD> setDrawView place
[01/19 00:37:05    894s] <CMD> zoomBox -159.64150 -30.52500 498.32750 218.34000
[01/19 00:37:05    894s] <CMD> zoomBox -102.54400 -21.42450 301.53350 131.41050
[01/19 00:37:06    894s] <CMD> zoomBox -55.79450 -11.64550 155.13700 68.13550
[01/19 00:37:06    895s] <CMD> zoomBox -24.15050 -5.12000 69.44300 30.28000
[01/19 00:39:30    905s] <CMD> zoomBox -31.19200 -5.83500 78.91800 35.81200
[01/19 00:39:31    905s] <CMD> zoomBox -39.46450 -6.67650 90.07650 42.32000
[01/19 00:39:31    905s] <CMD> zoomBox -49.19700 -7.66650 103.20400 49.97650
[01/19 00:39:32    905s] <CMD> zoomBox -57.50950 -9.41350 121.78600 58.40200
[01/19 00:39:32    905s] <CMD> zoomBox -66.20500 -11.60150 144.73150 68.18150
[01/19 00:39:33    905s] <CMD> zoomBox -76.43500 -14.17550 171.72600 79.68700
[01/19 00:39:33    905s] <CMD> zoomBox -88.47000 -17.20400 203.48450 93.22250
[01/19 00:39:33    905s] <CMD> zoomBox -104.30150 -19.03200 239.17450 110.88150
[01/19 00:39:33    905s] <CMD> zoomBox -122.92650 -21.18250 281.16300 131.65700
[01/19 00:39:34    905s] <CMD> zoomBox -145.35300 -23.67000 330.04650 156.14150
[01/19 00:39:34    905s] <CMD> zoomBox -174.66350 -26.79800 384.63050 184.74500
[01/19 00:39:35    906s] <CMD> zoomBox -222.32150 -29.58750 435.67150 219.28650
[01/19 00:39:35    906s] <CMD> zoomBox -281.53200 -33.84700 492.57750 258.94600
[01/19 00:39:37    906s] <CMD> zoomBox -221.55350 -5.77800 436.43950 243.09600
[01/19 01:37:57   1146s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Jan 19 01:37:57 2024
  Total CPU time:     0:19:16
  Total real time:    1:47:24
  Peak memory (main): 2381.36MB

[01/19 01:37:57   1146s] 
[01/19 01:37:57   1146s] *** Memory Usage v#1 (Current mem = 2802.363M, initial mem = 476.039M) ***
[01/19 01:37:57   1146s] 
[01/19 01:37:57   1146s] *** Summary of all messages that are not suppressed in this session:
[01/19 01:37:57   1146s] Severity  ID               Count  Summary                                  
[01/19 01:37:57   1146s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/19 01:37:57   1146s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/19 01:37:57   1146s] WARNING   IMPESI-3014         64  The RC network is incomplete for net %s....
[01/19 01:37:57   1146s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/19 01:37:57   1146s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/19 01:37:57   1146s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[01/19 01:37:57   1146s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[01/19 01:37:57   1146s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/19 01:37:57   1146s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[01/19 01:37:57   1146s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/19 01:37:57   1146s] WARNING   IMPOPT-665        1184  %s : Net has unplaced terms or is connec...
[01/19 01:37:57   1146s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/19 01:37:57   1146s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[01/19 01:37:57   1146s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[01/19 01:37:57   1146s] WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
[01/19 01:37:57   1146s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/19 01:37:57   1146s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[01/19 01:37:57   1146s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/19 01:37:57   1146s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/19 01:37:57   1146s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/19 01:37:57   1146s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/19 01:37:57   1146s] *** Message Summary: 1307 warning(s), 1 error(s)
[01/19 01:37:57   1146s] 
[01/19 01:37:57   1146s] --- Ending "Innovus" (totcpu=0:19:06, real=1:47:22, mem=2802.4M) ---
