0.6
2018.2
Oct  1 2018
20:13:33
D:/FPGA_Projects/Simple_Counter/Simple_Counter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/Simple_Counter/Simple_Counter.srcs/sources_1/new/Simple_Counter_module.v,1540026638,verilog,,D:/FPGA_Projects/Simple_Counter/Simple_Counter.srcs/sources_1/new/Simple_Counter_module_tb.v,,Simple_Counter_module,,,,,,,,
D:/FPGA_Projects/Simple_Counter/Simple_Counter.srcs/sources_1/new/Simple_Counter_module_tb.v,1540026491,verilog,,,,Simple_Counter_module_tb,,,,,,,,
