INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/tb_w_icons_top_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_clkdiv_by_n
INFO: [VRFC 10-311] analyzing module common_reset_sync
INFO: [VRFC 10-311] analyzing module common_reset_sync_0
INFO: [VRFC 10-311] analyzing module spi_custom_logic
INFO: [VRFC 10-311] analyzing module spi_slave_common
INFO: [VRFC 10-311] analyzing module spi_wrap
INFO: [VRFC 10-311] analyzing module w_icons_core
INFO: [VRFC 10-311] analyzing module w_icons_mgmt
INFO: [VRFC 10-311] analyzing module w_icons_rf
INFO: [VRFC 10-311] analyzing module w_icons_sync_rst
INFO: [VRFC 10-311] analyzing module w_icons_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_reset_sync
WARNING: [VRFC 10-3609] overwriting previous definition of module 'common_reset_sync' [/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_emulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_w_icons_top
