#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562b0498e030 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x562b049a0830 .param/l "A" 0 2 5, C4<0000000000100110>;
P_0x562b049a0870 .param/l "B" 0 2 6, C4<0000000101001101>;
P_0x562b049a08b0 .param/l "C" 0 2 7, C4<0001001100100110>;
P_0x562b049a08f0 .param/l "X" 0 2 4, C4<0000000000010111>;
v0x562b049c61b0_0 .net "Resultado", 15 0, L_0x562b0497a340;  1 drivers
v0x562b049c62e0_0 .var "ck", 0 0;
v0x562b049c63a0_0 .var "inicio", 0 0;
v0x562b049c6490_0 .net "overflow", 0 0, v0x562b049c3740_0;  1 drivers
v0x562b049c6530_0 .net "pronto", 0 0, v0x562b049bf8f0_0;  1 drivers
v0x562b049c6620_0 .var "rst", 0 0;
S_0x562b04987b40 .scope module, "p" "projeto" 2 13, 3 1 0, S_0x562b0498e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "A"
    .port_info 5 /INPUT 16 "B"
    .port_info 6 /INPUT 16 "C"
    .port_info 7 /OUTPUT 16 "Resultado"
    .port_info 8 /OUTPUT 1 "pronto"
    .port_info 9 /OUTPUT 1 "overflow"
L_0x7f2eacae30a8 .functor BUFT 1, C4<0000000000100110>, C4<0>, C4<0>, C4<0>;
v0x562b049c5270_0 .net "A", 15 0, L_0x7f2eacae30a8;  1 drivers
L_0x7f2eacae30f0 .functor BUFT 1, C4<0000000101001101>, C4<0>, C4<0>, C4<0>;
v0x562b049c5350_0 .net "B", 15 0, L_0x7f2eacae30f0;  1 drivers
L_0x7f2eacae3138 .functor BUFT 1, C4<0001001100100110>, C4<0>, C4<0>, C4<0>;
v0x562b049c5460_0 .net "C", 15 0, L_0x7f2eacae3138;  1 drivers
v0x562b049c5550_0 .net "Resultado", 15 0, L_0x562b0497a340;  alias, 1 drivers
L_0x7f2eacae3060 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x562b049c5610_0 .net "X", 15 0, L_0x7f2eacae3060;  1 drivers
v0x562b049c5750_0 .net "ck", 0 0, v0x562b049c62e0_0;  1 drivers
v0x562b049c57f0_0 .net "h", 0 0, v0x562b0499e500_0;  1 drivers
v0x562b049c5890_0 .net "inicio", 0 0, v0x562b049c63a0_0;  1 drivers
v0x562b049c5930_0 .net "lh", 0 0, v0x562b049bf3c0_0;  1 drivers
v0x562b049c59d0_0 .net "ls", 0 0, v0x562b049bf480_0;  1 drivers
v0x562b049c5a70_0 .net "lx", 0 0, v0x562b049bf590_0;  1 drivers
v0x562b049c5b10_0 .net "m0", 1 0, v0x562b049bf650_0;  1 drivers
v0x562b049c5bb0_0 .net "m1", 1 0, v0x562b049bf730_0;  1 drivers
v0x562b049c5c70_0 .net "m2", 1 0, v0x562b049bf810_0;  1 drivers
v0x562b049c5d30_0 .net "overflow", 0 0, v0x562b049c3740_0;  alias, 1 drivers
v0x562b049c5dd0_0 .net "pronto", 0 0, v0x562b049bf8f0_0;  alias, 1 drivers
v0x562b049c5ec0_0 .net "rst", 0 0, v0x562b049c6620_0;  1 drivers
S_0x562b04987dc0 .scope module, "c" "controle" 3 17, 4 1 0, S_0x562b04987b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "lx"
    .port_info 4 /OUTPUT 2 "m0"
    .port_info 5 /OUTPUT 2 "m1"
    .port_info 6 /OUTPUT 2 "m2"
    .port_info 7 /OUTPUT 1 "h"
    .port_info 8 /OUTPUT 1 "ls"
    .port_info 9 /OUTPUT 1 "lh"
    .port_info 10 /OUTPUT 1 "pronto"
P_0x562b049736a0 .param/l "A" 0 4 16, C4<0000>;
P_0x562b049736e0 .param/l "B" 0 4 16, C4<0001>;
P_0x562b04973720 .param/l "C" 0 4 16, C4<0010>;
P_0x562b04973760 .param/l "D" 0 4 16, C4<0011>;
P_0x562b049737a0 .param/l "E" 0 4 16, C4<0100>;
P_0x562b049737e0 .param/l "F" 0 4 16, C4<0101>;
P_0x562b04973820 .param/l "G" 0 4 16, C4<0110>;
P_0x562b04973860 .param/l "H" 0 4 16, C4<0111>;
P_0x562b049738a0 .param/l "I" 0 4 16, C4<1000>;
P_0x562b049738e0 .param/l "J" 0 4 16, C4<1001>;
v0x562b0499ef70_0 .net "ck", 0 0, v0x562b049c62e0_0;  alias, 1 drivers
v0x562b0499e500_0 .var "h", 0 0;
v0x562b049bf320_0 .net "inicio", 0 0, v0x562b049c63a0_0;  alias, 1 drivers
v0x562b049bf3c0_0 .var "lh", 0 0;
v0x562b049bf480_0 .var "ls", 0 0;
v0x562b049bf590_0 .var "lx", 0 0;
v0x562b049bf650_0 .var "m0", 1 0;
v0x562b049bf730_0 .var "m1", 1 0;
v0x562b049bf810_0 .var "m2", 1 0;
v0x562b049bf8f0_0 .var "pronto", 0 0;
v0x562b049bf9b0_0 .net "rst", 0 0, v0x562b049c6620_0;  alias, 1 drivers
v0x562b049bfa70_0 .var "state", 3 0;
E_0x562b04978e80/0 .event edge, v0x562b049bf9b0_0;
E_0x562b04978e80/1 .event posedge, v0x562b0499ef70_0;
E_0x562b04978e80 .event/or E_0x562b04978e80/0, E_0x562b04978e80/1;
S_0x562b049bfcb0 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x562b04987b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 1 "pronto"
    .port_info 10 /INPUT 16 "NX"
    .port_info 11 /INPUT 16 "A"
    .port_info 12 /INPUT 16 "B"
    .port_info 13 /INPUT 16 "C"
    .port_info 14 /OUTPUT 1 "overflow"
    .port_info 15 /OUTPUT 16 "Resultado"
P_0x562b049bfe50 .param/l "Zero" 0 5 23, C4<0000000000000000>;
L_0x562b0497a340 .functor BUFZ 16, v0x562b049c28a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562b049c3b60_0 .net "A", 15 0, L_0x7f2eacae30a8;  alias, 1 drivers
v0x562b049c3c40_0 .net "B", 15 0, L_0x7f2eacae30f0;  alias, 1 drivers
v0x562b049c3d10_0 .net "C", 15 0, L_0x7f2eacae3138;  alias, 1 drivers
v0x562b049c3e10_0 .net "NX", 15 0, L_0x7f2eacae3060;  alias, 1 drivers
v0x562b049c3ee0_0 .net "RegH", 15 0, v0x562b049c30f0_0;  1 drivers
v0x562b049c3fd0_0 .net "RegS", 15 0, v0x562b049c28a0_0;  1 drivers
v0x562b049c4070_0 .net "RegX", 15 0, v0x562b049c2090_0;  1 drivers
v0x562b049c4130_0 .net "Resultado", 15 0, L_0x562b0497a340;  alias, 1 drivers
v0x562b049c4210_0 .net "ck", 0 0, v0x562b049c62e0_0;  alias, 1 drivers
v0x562b049c4340_0 .net "h", 0 0, v0x562b0499e500_0;  alias, 1 drivers
v0x562b049c43e0_0 .net "lh", 0 0, v0x562b049bf3c0_0;  alias, 1 drivers
v0x562b049c4480_0 .net "ls", 0 0, v0x562b049bf480_0;  alias, 1 drivers
v0x562b049c4570_0 .net "lx", 0 0, v0x562b049bf590_0;  alias, 1 drivers
v0x562b049c4660_0 .net "m0", 1 0, v0x562b049bf650_0;  alias, 1 drivers
v0x562b049c4770_0 .net "m1", 1 0, v0x562b049bf730_0;  alias, 1 drivers
v0x562b049c4880_0 .net "m2", 1 0, v0x562b049bf810_0;  alias, 1 drivers
v0x562b049c4990_0 .net "outm0", 15 0, v0x562b049c06e0_0;  1 drivers
v0x562b049c4b60_0 .net "outm1", 15 0, v0x562b049c0f70_0;  1 drivers
v0x562b049c4c70_0 .net "outm2", 15 0, v0x562b049c1850_0;  1 drivers
v0x562b049c4d80_0 .net "overflow", 0 0, v0x562b049c3740_0;  alias, 1 drivers
v0x562b049c4e20_0 .net "pronto", 0 0, v0x562b049bf8f0_0;  alias, 1 drivers
v0x562b049c4ec0_0 .net "res", 15 0, v0x562b049c37e0_0;  1 drivers
v0x562b049c4f60_0 .net "rst", 0 0, v0x562b049c6620_0;  alias, 1 drivers
S_0x562b049c00d0 .scope module, "M0" "mux" 5 27, 6 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7f2eacae3018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562b049c0360_0 .net "a", 15 0, L_0x7f2eacae3018;  1 drivers
v0x562b049c0460_0 .net "b", 15 0, L_0x7f2eacae30a8;  alias, 1 drivers
v0x562b049c0540_0 .net "c", 15 0, L_0x7f2eacae30f0;  alias, 1 drivers
v0x562b049c0600_0 .net "d", 15 0, L_0x7f2eacae3138;  alias, 1 drivers
v0x562b049c06e0_0 .var "out", 15 0;
v0x562b049c0810_0 .net "sel", 1 0, v0x562b049bf650_0;  alias, 1 drivers
E_0x562b04978170/0 .event edge, v0x562b049bf650_0, v0x562b049c0600_0, v0x562b049c0540_0, v0x562b049c0460_0;
E_0x562b04978170/1 .event edge, v0x562b049c0360_0;
E_0x562b04978170 .event/or E_0x562b04978170/0, E_0x562b04978170/1;
S_0x562b049c0970 .scope module, "M1" "mux" 5 28, 6 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x562b049c0c30_0 .net "a", 15 0, v0x562b049c06e0_0;  alias, 1 drivers
v0x562b049c0d10_0 .net "b", 15 0, v0x562b049c2090_0;  alias, 1 drivers
v0x562b049c0dd0_0 .net "c", 15 0, v0x562b049c28a0_0;  alias, 1 drivers
v0x562b049c0e90_0 .net "d", 15 0, v0x562b049c30f0_0;  alias, 1 drivers
v0x562b049c0f70_0 .var "out", 15 0;
v0x562b049c10a0_0 .net "sel", 1 0, v0x562b049bf730_0;  alias, 1 drivers
E_0x562b049a1020/0 .event edge, v0x562b049bf730_0, v0x562b049c0e90_0, v0x562b049c0dd0_0, v0x562b049c0d10_0;
E_0x562b049a1020/1 .event edge, v0x562b049c06e0_0;
E_0x562b049a1020 .event/or E_0x562b049a1020/0, E_0x562b049a1020/1;
S_0x562b049c1200 .scope module, "M2" "mux" 5 29, 6 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x562b049c14e0_0 .net "a", 15 0, v0x562b049c2090_0;  alias, 1 drivers
v0x562b049c15c0_0 .net "b", 15 0, v0x562b049c06e0_0;  alias, 1 drivers
v0x562b049c16b0_0 .net "c", 15 0, v0x562b049c28a0_0;  alias, 1 drivers
v0x562b049c1780_0 .net "d", 15 0, v0x562b049c30f0_0;  alias, 1 drivers
v0x562b049c1850_0 .var "out", 15 0;
v0x562b049c1960_0 .net "sel", 1 0, v0x562b049bf810_0;  alias, 1 drivers
E_0x562b049c1470/0 .event edge, v0x562b049bf810_0, v0x562b049c0e90_0, v0x562b049c0dd0_0, v0x562b049c06e0_0;
E_0x562b049c1470/1 .event edge, v0x562b049c0d10_0;
E_0x562b049c1470 .event/or E_0x562b049c1470/0, E_0x562b049c1470/1;
S_0x562b049c1b00 .scope module, "R1" "regg" 5 25, 7 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x562b049c1cd0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x562b049c1ed0_0 .net "ck", 0 0, v0x562b049c62e0_0;  alias, 1 drivers
v0x562b049c1fc0_0 .net "l", 0 0, v0x562b049bf590_0;  alias, 1 drivers
v0x562b049c2090_0 .var "r", 15 0;
v0x562b049c2160_0 .net "rst", 0 0, v0x562b049c6620_0;  alias, 1 drivers
v0x562b049c2200_0 .net "v", 15 0, L_0x7f2eacae3060;  alias, 1 drivers
E_0x562b04979890 .event posedge, v0x562b0499ef70_0;
S_0x562b049c2370 .scope module, "R2" "regg" 5 33, 7 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x562b049c2590 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x562b049c2720_0 .net "ck", 0 0, v0x562b049c62e0_0;  alias, 1 drivers
v0x562b049c27e0_0 .net "l", 0 0, v0x562b049bf480_0;  alias, 1 drivers
v0x562b049c28a0_0 .var "r", 15 0;
v0x562b049c2990_0 .net "rst", 0 0, v0x562b049c6620_0;  alias, 1 drivers
v0x562b049c2a80_0 .net "v", 15 0, v0x562b049c37e0_0;  alias, 1 drivers
S_0x562b049c2c10 .scope module, "R3" "regg" 5 34, 7 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x562b049c2de0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x562b049c2f70_0 .net "ck", 0 0, v0x562b049c62e0_0;  alias, 1 drivers
v0x562b049c3030_0 .net "l", 0 0, v0x562b049bf3c0_0;  alias, 1 drivers
v0x562b049c30f0_0 .var "r", 15 0;
v0x562b049c3190_0 .net "rst", 0 0, v0x562b049c6620_0;  alias, 1 drivers
v0x562b049c3230_0 .net "v", 15 0, v0x562b049c37e0_0;  alias, 1 drivers
S_0x562b049c3380 .scope module, "U" "ula" 5 31, 8 1 0, S_0x562b049bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 16 "r"
v0x562b049c3650_0 .net "h", 0 0, v0x562b0499e500_0;  alias, 1 drivers
v0x562b049c3740_0 .var "overflow", 0 0;
v0x562b049c37e0_0 .var "r", 15 0;
v0x562b049c3900_0 .net "v1", 15 0, v0x562b049c0f70_0;  alias, 1 drivers
v0x562b049c39c0_0 .net "v2", 15 0, v0x562b049c1850_0;  alias, 1 drivers
E_0x562b049c35d0 .event edge, v0x562b049c1850_0, v0x562b049c0f70_0, v0x562b0499e500_0;
    .scope S_0x562b04987dc0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562b049bfa70_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x562b04987dc0;
T_1 ;
    %wait E_0x562b04978e80;
    %load/vec4 v0x562b049bf9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562b049bfa70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %load/vec4 v0x562b049bf320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562b049bf810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b0499e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049bf3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049bf8f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562b049bfa70_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562b049c1b00;
T_2 ;
    %wait E_0x562b04979890;
    %load/vec4 v0x562b049c2160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562b049c2090_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x562b049c1fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x562b049c2200_0;
    %store/vec4 v0x562b049c2090_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562b049c00d0;
T_3 ;
    %wait E_0x562b04978170;
    %load/vec4 v0x562b049c0810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x562b049c0360_0;
    %store/vec4 v0x562b049c06e0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x562b049c0460_0;
    %store/vec4 v0x562b049c06e0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x562b049c0540_0;
    %store/vec4 v0x562b049c06e0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x562b049c0600_0;
    %store/vec4 v0x562b049c06e0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562b049c0970;
T_4 ;
    %wait E_0x562b049a1020;
    %load/vec4 v0x562b049c10a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x562b049c0c30_0;
    %store/vec4 v0x562b049c0f70_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x562b049c0d10_0;
    %store/vec4 v0x562b049c0f70_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x562b049c0dd0_0;
    %store/vec4 v0x562b049c0f70_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x562b049c0e90_0;
    %store/vec4 v0x562b049c0f70_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562b049c1200;
T_5 ;
    %wait E_0x562b049c1470;
    %load/vec4 v0x562b049c1960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x562b049c14e0_0;
    %store/vec4 v0x562b049c1850_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x562b049c15c0_0;
    %store/vec4 v0x562b049c1850_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x562b049c16b0_0;
    %store/vec4 v0x562b049c1850_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x562b049c1780_0;
    %store/vec4 v0x562b049c1850_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562b049c3380;
T_6 ;
    %wait E_0x562b049c35d0;
    %load/vec4 v0x562b049c3650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x562b049c3900_0;
    %pad/u 17;
    %load/vec4 v0x562b049c39c0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x562b049c37e0_0, 0, 16;
    %store/vec4 v0x562b049c3740_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x562b049c3900_0;
    %pad/u 17;
    %load/vec4 v0x562b049c39c0_0;
    %pad/u 17;
    %mul;
    %split/vec4 16;
    %store/vec4 v0x562b049c37e0_0, 0, 16;
    %store/vec4 v0x562b049c3740_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562b049c2370;
T_7 ;
    %wait E_0x562b04979890;
    %load/vec4 v0x562b049c2990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562b049c28a0_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x562b049c27e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x562b049c2a80_0;
    %store/vec4 v0x562b049c28a0_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562b049c2c10;
T_8 ;
    %wait E_0x562b04979890;
    %load/vec4 v0x562b049c3190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562b049c30f0_0, 0, 16;
T_8.0 ;
    %load/vec4 v0x562b049c3030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x562b049c3230_0;
    %store/vec4 v0x562b049c30f0_0, 0, 16;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562b0498e030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562b049c62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562b049c63a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562b049c6620_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x562b0498e030;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x562b049c62e0_0;
    %inv;
    %assign/vec4 v0x562b049c62e0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562b0498e030;
T_11 ;
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049c63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049c6620_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049c63a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049c63a0_0, 0;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562b049c6620_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562b049c6620_0, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
