module tb_fsm_switch_cases;
reg clk,reset,a;
wire [1:0] state;
fsm_switch_cases uut(clk,reset,a,state);
initial begin
clk=0;
#5 forever clk=~clk;
end
initial begin
$monitor("A=%b state=%b", a, state);
reset=1;a=0;
#10 reset =0;
a=0;#10;
a=1;#10;
a=0;#10;
a=1;#10;
a=0;#10;
$finish();
end
endmodule
