(declare-fun temp11706_1 () (_ BitVec 64))
(declare-fun var985537 () (_ BitVec 64))
(declare-fun var985545 () (_ BitVec 64))
(declare-fun temp11706_2 () (_ BitVec 64))
(declare-fun var66507 () (_ BitVec 64))
(declare-fun temp11706_3 () (_ BitVec 64))
(declare-fun var1247681 () (_ BitVec 64))
(declare-fun var1247689 () (_ BitVec 64))
(declare-fun temp11706_4 () (_ BitVec 64))
(declare-fun var1640897 () (_ BitVec 64))
(declare-fun var1640905 () (_ BitVec 64))
(declare-fun temp11706_5 () (_ BitVec 64))
(declare-fun var2230721 () (_ BitVec 64))
(declare-fun var2230729 () (_ BitVec 64))
(declare-fun temp11706_6 () (_ BitVec 64))
(declare-fun var2820545 () (_ BitVec 64))
(declare-fun var2820553 () (_ BitVec 64))
(declare-fun temp11706_7 () (_ BitVec 64))
(declare-fun var3410369 () (_ BitVec 64))
(declare-fun var3410377 () (_ BitVec 64))
(declare-fun temp11706_8 () (_ BitVec 64))
(declare-fun ARGNAME_training_NAMEEND () (_ BitVec 64))
(declare-fun temp11706_9 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun var68982 () (_ BitVec 64))
(declare-fun temp11706_10 () (_ BitVec 64))
(declare-fun temp11706_11 () (_ BitVec 64))
(declare-fun temp11706_12 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp11706_13 () (_ BitVec 64))
(declare-fun temp11706_14 () (_ BitVec 64))
(declare-fun temp11706_15 () (_ BitVec 64))
(declare-fun temp11706_16 () (_ BitVec 64))
(declare-fun temp11706_17 () (_ BitVec 64))
(declare-fun temp11706_18 () (_ BitVec 64))
(declare-fun temp11706_19 () (_ BitVec 64))
(declare-fun temp11706_20 () (_ BitVec 64))
(declare-fun temp11706_21 () (_ BitVec 64))
(declare-fun temp11706_22 () (_ BitVec 64))
(declare-fun temp11706_23 () (_ BitVec 64))
(declare-fun temp11706_24 () (_ BitVec 64))
(declare-fun temp11706_25 () (_ BitVec 64))
(declare-fun temp11706_26 () (_ BitVec 64))
(declare-fun temp11706_27 () (_ BitVec 64))
(declare-fun temp11706_28 () (_ BitVec 64))
(declare-fun temp11706_29 () (_ BitVec 64))
(declare-fun temp11706_30 () (_ BitVec 64))
(declare-fun temp11706_31 () (_ BitVec 64))
(declare-fun temp11706_32 () (_ BitVec 64))
(declare-fun temp11706_33 () (_ BitVec 64))
(declare-fun temp11706_34 () (_ BitVec 64))
(declare-fun temp11706_35 () (_ BitVec 64))
(declare-fun temp11706_36 () (_ BitVec 64))
(declare-fun var69034 () (_ BitVec 64))
(declare-fun temp11706_37 () (_ BitVec 64))
(declare-fun temp11706_39 () (_ BitVec 64))
(declare-fun temp11706_38 () (_ BitVec 64))
(declare-fun temp11706_40 () (_ BitVec 64))
(declare-fun var69376 () (_ BitVec 64))
(declare-fun temp11706_41 () (_ BitVec 64))
(declare-fun temp11706_43 () (_ BitVec 64))
(declare-fun temp11706_42 () (_ BitVec 64))
(assert (= temp11706_1 #x0000000000000002))
(assert (= var985537 temp11706_1))
(assert (= var985545 var985537))
(assert (= temp11706_2 #x0000000000000001))
(assert (= var66507 temp11706_2))
(assert (= temp11706_3 #x0000000000000002))
(assert (= var1247681 temp11706_3))
(assert (= var1247689 var1247681))
(assert (= temp11706_4 #x0000000000000002))
(assert (= var1640897 temp11706_4))
(assert (= var1640905 var1640897))
(assert (= temp11706_5 #x0000000000000002))
(assert (= var2230721 temp11706_5))
(assert (= var2230729 var2230721))
(assert (= temp11706_6 #x0000000000000002))
(assert (= var2820545 temp11706_6))
(assert (= var2820553 var2820545))
(assert (= temp11706_7 #x0000000000000002))
(assert (= var3410369 temp11706_7))
(assert (= var3410377 var3410369))
(assert (= temp11706_8 #x0000000000000001))
(assert (= ARGNAME_training_NAMEEND temp11706_8))
(assert (= temp11706_9 #x0000000000000002))
(assert (= var68982
   (ite (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_9)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp11706_10 #x0000000000000001))
(assert (= var68982 temp11706_10))
(assert (= temp11706_11 #x0000000000000000))
(assert (= temp11706_12 temp11706_11))
(assert (= temp11706_13 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_12)))
(assert (= temp11706_14 #x0000000000000001))
(assert (= temp11706_15 temp11706_14))
(assert (= temp11706_16 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_15)))
(assert (= temp11706_17 #x0000000000000002))
(assert (= temp11706_18 temp11706_17))
(assert (= temp11706_19 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_18)))
(assert (= temp11706_20 #x0000000000000003))
(assert (= temp11706_21 temp11706_20))
(assert (= temp11706_22 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_21)))
(assert (= temp11706_23 #x0000000000000004))
(assert (= temp11706_24 temp11706_23))
(assert (= temp11706_25 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_24)))
(assert (= temp11706_26 #x0000000000000005))
(assert (= temp11706_27 temp11706_26))
(assert (= temp11706_28 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_27)))
(assert (= temp11706_29 #x0000000000000000))
(assert (= temp11706_30 temp11706_29))
(assert (= temp11706_31 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_30)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_29))
(assert (bvsge temp11706_29 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp11706_32 #x0000000000000000))
(assert (= temp11706_33 temp11706_32))
(assert (= temp11706_34 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_33)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_32))
(assert (bvsge temp11706_32 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp11706_35 #x0000000000000001))
(assert (= ARGNAME_training_NAMEEND temp11706_35))
(assert (= temp11706_36 #x0000000000000001))
(assert (= var69034 temp11706_36))
(assert (= temp11706_37 #x0000000000000001))
(assert (= var69034 temp11706_37))
(assert (= temp11706_39 #x0000000000000000))
(assert (= temp11706_38 temp11706_39))
(assert (= temp11706_40 #x0000000000000006))
(assert (= var69376
   (ite (bvslt ARGNAME_input_NAMEEND_DIM temp11706_40)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp11706_41 #x0000000000000001))
(assert (= var69376 temp11706_41))
(assert (= temp11706_43 #x0000000000000000))
(assert (= temp11706_42 temp11706_43))
(model-add temp11706_1 () (_ BitVec 64) #x0000000000000002)
(model-add var985537 () (_ BitVec 64) #x0000000000000002)
(model-add var985545 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_2 () (_ BitVec 64) #x0000000000000001)
(model-add var66507 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_3 () (_ BitVec 64) #x0000000000000002)
(model-add var1247681 () (_ BitVec 64) #x0000000000000002)
(model-add var1247689 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_4 () (_ BitVec 64) #x0000000000000002)
(model-add var1640897 () (_ BitVec 64) #x0000000000000002)
(model-add var1640905 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_5 () (_ BitVec 64) #x0000000000000002)
(model-add var2230721 () (_ BitVec 64) #x0000000000000002)
(model-add var2230729 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_6 () (_ BitVec 64) #x0000000000000002)
(model-add var2820545 () (_ BitVec 64) #x0000000000000002)
(model-add var2820553 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_7 () (_ BitVec 64) #x0000000000000002)
(model-add var3410369 () (_ BitVec 64) #x0000000000000002)
(model-add var3410377 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_8 () (_ BitVec 64) #x0000000000000001)
(model-add ARGNAME_training_NAMEEND () (_ BitVec 64) #x0000000000000001)

















