{"vcs1":{"timestamp_begin":1730547206.248786631, "rt":1.70, "ut":0.44, "st":0.29}}
{"vcselab":{"timestamp_begin":1730547208.047936138, "rt":1.21, "ut":0.30, "st":0.22}}
{"link":{"timestamp_begin":1730547209.347349352, "rt":0.44, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730547205.413262873}
{"VCS_COMP_START_TIME": 1730547205.413262873}
{"VCS_COMP_END_TIME": 1730547211.388717645}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330396}}
{"stitch_vcselab": {"peak_mem": 215156}}
