

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_VITIS_LOOP_529_15'
================================================================
* Date:           Mon Dec  8 20:06:24 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       19|       19|  0.190 us|  0.190 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_529_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_8_1_1_U316  |sparsemux_17_3_8_1_1  |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln529_fu_230_p2     |         +|   0|  0|  13|           5|           1|
    |weight_sum_5_fu_322_p2  |         +|   0|  0|  20|          15|          15|
    |icmp_ln529_fu_224_p2    |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  49|          26|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|    5|         10|
    |j_fu_90                  |   9|          2|    5|         10|
    |weight_sum_fu_86         |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln529_reg_352                |   1|   0|    1|          0|
    |j_fu_90                           |   5|   0|    5|          0|
    |tmp_s_reg_401                     |   8|   0|    8|          0|
    |trunc_ln529_reg_356               |   3|   0|    3|          0|
    |weight_sum_fu_86                  |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  37|   0|   37|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|weight_sum_8_reload             |   in|   15|     ap_none|                     weight_sum_8_reload|        scalar|
|weight_sum_10_out               |  out|   15|      ap_vld|                       weight_sum_10_out|       pointer|
|weight_sum_10_out_ap_vld        |  out|    1|      ap_vld|                       weight_sum_10_out|       pointer|
|p_ZL13weight_memory_0_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_1_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_2_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_3_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_4_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_5_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_6_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_7_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_7|         array|
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+

