// Seed: 3625764130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  type_6(
      1, 1, 1, id_4
  );
  always @(posedge id_2);
  logic id_5;
  assign id_4 = id_5;
endmodule
