#-----------------------------------------------------------
# PlanAhead v14.1
# Build 179419 by xbuild on Thu Apr 26 11:41:35 MDT 2012
# Start of session at: Mon Sep 03 19:01:09 2012
# Process ID: 5040
# Log file: C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest/planAhead_run_1/planAhead.log
# Journal file: C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest/pa.fromNetlist.tcl}
# create_project -name ns3slcdtest -dir "C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest/planAhead_run_2" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest/ns3slcdtest.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/s6EDPGA-v14/Chapter 3/lcdtest/ns3slcdtest} }
# set_property target_constrs_file "ns3slcdtest.ucf" [current_fileset -constrset]
Adding file 'C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf' to fileset 'constrs_1'
# add_files [list {ns3slcdtest.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.1 - ngc2edif P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.1 - ngc2edif P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ns3slcdtest.ngc ...
WARNING:NetListWriters:298 - No output is written to ns3slcdtest.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ns3slcdtest.edif ...
ngc2edif: Total memory usage is 72784 kilobytes

Parsing EDIF File [.\planAhead_run_2\ns3slcdtest.data\cache\ns3slcdtest_ngc_1e4ad58.edif]
Finished Parsing EDIF File [.\planAhead_run_2\ns3slcdtest.data\cache\ns3slcdtest_ngc_1e4ad58.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist-43] Netlist 'ns3slcdtest' is not ideal for floorplanning, since the cellview 'ns3slcdtest' defined in file 'ns3slcdtest.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB1' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:154]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB1' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:154]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB2' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:155]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB2' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:155]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB3' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:156]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB3' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:156]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB4' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:157]
CRITICAL WARNING: [Constraints-11] Could not find net or pin 'JB4' [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf:157]
Finished Parsing UCF File [C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3slcdtest\ns3slcdtest.ucf]
INFO: [Designutils-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

INFO: [Project-176] Phase 0 Netlist Checksum: c01c7805 
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 448.465 ; gain = 120.664
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
