Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 10 00:52:00 2024
| Host         : LAPTOP-7C3ITM62 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BASYS3_RV_Top_control_sets_placed.rpt
| Design       : BASYS3_RV_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             681 |          199 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |             155 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+---------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |          Enable Signal          |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             |                                 | Display/dp                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | MUX/CPU/CU/reg_sel_d1__0        |                                             |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG             |                                 | MUX/CPU/PC/pc_reg[2]_0                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | Display/CLK_STABLE              |                                             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             | SB/FSM_onehot_state_reg_n_0_[2] |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG             | SB/counter                      | SB/counter[16]_i_1_n_0                      |                4 |             16 |         4.00 |
|  Display/seg_clock_reg[15] |                                 |                                             |                4 |             17 |         4.25 |
| ~clk_IBUF_BUFG             | MUX/CPU/DELAY/E[0]              |                                             |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG             | MUX/CPU/RB/Q[0]                 | MUX/CPU/ID_EX_QUEUE/FSM_onehot_state_reg[0] |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG             | MUX/CPU/RB/Q[0]                 | MUX/CPU/ID_EX_QUEUE/rb_out_reg[14]_0        |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG             | MUX/CPU/RB/E[0]                 |                                             |               29 |             87 |         3.00 |
|  clk_IBUF_BUFG             | MUX/CPU/RB/p_0_in               |                                             |               11 |             88 |         8.00 |
| ~clk_IBUF_BUFG             |                                 |                                             |               90 |            311 |         3.46 |
|  clk_IBUF_BUFG             |                                 |                                             |              105 |            353 |         3.36 |
+----------------------------+---------------------------------+---------------------------------------------+------------------+----------------+--------------+


