v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 1240 -530 2040 -130 {flags=graph


ypos1=0
ypos2=2


unity=f




xlabmag=1.0
ylabmag=1.0



unitx=m
logx=0
logy=0

color=4
node=idiff




hilight_wave=-1




divx=10




rainbow=1
linewidth_mult=4.0
divy=10
subdivx=5
subdivy=1





x1=-0.2
x2=0.2
y1=-1.1e-12
y2=1.1e-12
dataset=-1}
B 2 1240 -130 2040 270 {flags=graph


ypos1=0
ypos2=2

subdivy=1
unity=1



subdivx=1
xlabmag=1.0
ylabmag=1.0



unitx=m
logx=0
logy=0
color=5




node=rdiff
divx=10

linewidth_mult=4.0
divy=7












rainbow=1







dataset=-1



x1=-50m
x2=50m
y1=0.9T
y2=1.5T}
B 2 1240 280 2040 680 {flags=graph


ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1


divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0



unitx=1
logx=0
logy=0




y2=1.9
x1=-0.2
x2=0.2
y1=1.4
color="4 5"
node="vxb
vxa"
rainbow=1
dataset=0}
T {DC operation a single 
Pseudo-Resistor ~185Gohm
Work Range -20m to 20m with VCM =1.65V} 1440 -620 0 0 0.4 0.4 { layer=3}
N 580 -720 600 -720 {
lab=VA}
N -880 -210 -880 -190 {
lab=VDD}
N -880 -210 -850 -210 {
lab=VDD}
N -880 -130 -880 -110 {
lab=GND}
N 580 -720 580 -700 {
lab=VA}
N 580 -640 580 -620 {
lab=VA__i}
N 580 -470 580 -440 {
lab=#net1}
N -500 -300 -500 -280 {
lab=Vxb}
N -710 -210 -710 -200 {
lab=Vxa}
N -740 -200 -690 -200 {
lab=Vxa}
N -630 -200 -590 -200 {
lab=#net2}
N -610 -200 -610 -130 {
lab=#net2}
N -610 -130 -610 -100 {
lab=#net2}
N -610 -100 -580 -100 {
lab=#net2}
N -520 -100 -500 -100 {
lab=#net3}
N -500 -280 -500 -220 {
lab=Vxb}
N -500 -220 -500 -190 {
lab=Vxb}
N -500 -130 -500 -100 {
lab=#net3}
N -740 -80 -740 -60 {
lab=GND}
N -640 70 -610 70 {
lab=VA}
N -640 70 -640 130 {
lab=VA}
N -640 130 -520 130 {
lab=VA}
N -520 50 -520 130 {
lab=VA}
N -690 30 -610 30 {
lab=Vxa}
N -690 20 -690 30 {
lab=Vxa}
N -900 70 -870 70 {
lab=VB}
N -900 70 -900 130 {
lab=VB}
N -900 130 -780 130 {
lab=VB}
N -780 50 -780 130 {
lab=VB}
N -950 30 -870 30 {
lab=Vxb}
N -950 20 -950 30 {
lab=Vxb}
N -780 50 -730 50 {
lab=VB}
N -520 50 -470 50 {
lab=VA}
N -590 -260 -590 -240 {
lab=GND}
N 350 -530 530 -530 {
lab=#net4}
N 380 -520 530 -520 {
lab=#net5}
N 210 -580 530 -580 {
lab=#net6}
N 250 -570 530 -570 {
lab=#net7}
N 350 -470 350 -460 {
lab=GND}
N 210 -520 210 -510 {
lab=GND}
N 250 -510 250 -490 {
lab=VDD}
N 380 -460 380 -450 {
lab=VDD}
N 510 -610 530 -610 {
lab=VDD}
N 630 -480 650 -480 {
lab=GND}
N 580 -290 580 -260 {
lab=#net8}
N 350 -350 530 -350 {
lab=#net9}
N 380 -340 530 -340 {
lab=#net10}
N 210 -400 530 -400 {
lab=#net11}
N 250 -390 530 -390 {
lab=#net12}
N 350 -290 350 -280 {
lab=GND}
N 210 -340 210 -330 {
lab=GND}
N 250 -330 250 -310 {
lab=VDD}
N 380 -280 380 -270 {
lab=VDD}
N 510 -430 530 -430 {
lab=VDD}
N 630 -300 650 -300 {
lab=GND}
N 580 -110 580 -80 {
lab=#net13}
N 350 -170 530 -170 {
lab=#net14}
N 380 -160 530 -160 {
lab=#net15}
N 210 -220 530 -220 {
lab=#net16}
N 250 -210 530 -210 {
lab=#net17}
N 350 -110 350 -100 {
lab=GND}
N 210 -160 210 -150 {
lab=GND}
N 250 -150 250 -130 {
lab=VDD}
N 380 -100 380 -90 {
lab=VDD}
N 510 -250 530 -250 {
lab=VDD}
N 630 -120 650 -120 {
lab=GND}
N 350 10 530 10 {
lab=#net18}
N 380 20 530 20 {
lab=#net19}
N 210 -40 530 -40 {
lab=#net20}
N 250 -30 530 -30 {
lab=#net21}
N 350 70 350 80 {
lab=GND}
N 210 20 210 30 {
lab=GND}
N 250 30 250 50 {
lab=VDD}
N 380 80 380 90 {
lab=VDD}
N 510 -70 530 -70 {
lab=VDD}
N 630 60 650 60 {
lab=GND}
N 350 180 530 180 {
lab=#net22}
N 380 190 530 190 {
lab=#net23}
N 210 130 530 130 {
lab=#net24}
N 250 140 530 140 {
lab=#net25}
N 350 240 350 250 {
lab=GND}
N 210 190 210 200 {
lab=GND}
N 250 200 250 220 {
lab=VDD}
N 380 250 380 260 {
lab=VDD}
N 510 100 530 100 {
lab=VDD}
N 630 230 650 230 {
lab=GND}
N 560 360 580 360 {
lab=VB}
N 580 240 580 270 {
lab=VB__i}
N 580 330 580 360 {
lab=VB}
N 580 70 580 90 {
lab=#net26}
C {devices/code_shown.sym} -660 -530 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/lab_wire.sym} 580 -720 0 1 {name=p12 sig_type=std_logic lab=VA
}
C {devices/code_shown.sym} -410 -290 0 0 {name=NGSPICE only_toplevel=true
value="
*.OPTION ABSTOL=1e2
.option gmin=1e-32
.option RSHUNT=1e35

*.nodeset v(Vin_neg)=1.65
*.nodeset v(vout)=1.65

*.nodeset all=1.65

.param ibias = 1p
.param it_amp = 2p

.control
save all

op
remzerovec 
write TB_PR_series_dc.raw
set appendwrite

dc VX -200m 200m 6m

let idiff = i(vai)-i(vbi)
let Rdiff = 4/deriv(idiff)

save idiff Rdiff
remzerovec
write TB_PR_series_dc.raw

.endc
"
}
C {devices/vsource.sym} -880 -160 0 0 {name=VDD1 value=3.3}
C {devices/gnd.sym} -880 -110 0 0 {name=l9 lab=GND}
C {devices/lab_wire.sym} -850 -210 0 1 {name=p18 sig_type=std_logic lab=VDD}
C {devices/launcher.sym} 875 -435 0 0 {name=h1
descr="Load/unload waveforms in graph."
tclcommand="
xschem raw_read $netlist_dir/[file tail [file rootname [xschem get current_name]]].raw dc
"
}
C {devices/launcher.sym} 880 -390 0 0 {name=h2
descr="Annotate OP" 
tclcommand="set show_hidden_texts 1; xschem annotate_op"
}
C {devices/vsource.sym} -740 -170 0 0 {name=VX value=0}
C {devices/gnd.sym} -550 -180 0 0 {name=l12 lab=GND}
C {devices/lab_wire.sym} -710 -210 0 0 {name=p21 sig_type=std_logic lab=Vxa

}
C {devices/lab_wire.sym} -500 -300 0 0 {name=p22 sig_type=std_logic lab=Vxb}
C {devices/vsource.sym} -500 -160 0 0 {name=VB value=3.3}
C {devices/gnd.sym} -740 -60 0 0 {name=l11 lab=GND}
C {devices/gnd.sym} -590 -260 2 0 {name=l14 lab=GND}
C {devices/res.sym} -660 -200 1 0 {name=R1
value=100k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} -550 -100 1 0 {name=R2
value=100k
footprint=1206
device=resistor
m=1}
C {devices/vsource.sym} -740 -110 0 0 {name=VB1 value=1.65}
C {devices/lab_wire.sym} -690 20 0 0 {name=p19 sig_type=std_logic lab=Vxa

}
C {devices/gnd.sym} -570 90 0 0 {name=l10 lab=GND}
C {devices/lab_wire.sym} -950 20 0 0 {name=p20 sig_type=std_logic lab=Vxb

}
C {devices/gnd.sym} -830 90 0 0 {name=l13 lab=GND}
C {devices/lab_wire.sym} -730 50 0 1 {name=p23 sig_type=std_logic lab=VB

}
C {devices/lab_wire.sym} -470 50 0 1 {name=p24 sig_type=std_logic lab=VA

}
C {/home/gmaranhao/Desktop/gf180_work/auxLib/ampOp_ideal.sym} -910 80 0 0 {name=x2}
C {/home/gmaranhao/Desktop/gf180_work/auxLib/ampOp_ideal.sym} -650 80 0 0 {name=x3}
C {/home/gmaranhao/Desktop/gf180_work/auxLib/ampOp_ideal.sym} -630 -190 0 0 {name=x9}
C {devices/lab_wire.sym} 580 -620 0 1 {name=p14 sig_type=std_logic lab=VA__i
}
C {devices/ammeter.sym} 580 -670 0 0 {name=Vai
}
C {devices/code_shown.sym} -390 350 0 0 {name=NGSPICE1 only_toplevel=true
value="
*.option savecurrents
.option gmin=1e-32
.option RSHUNT=1e35
*.option RELTOL=1e-9
*.OPTION ABSTOL=1e-14
*.option vntol = 1e-9

.param ibias = 1p
.param it_amp = 2p

.control

let sample_index = -54


while sample_index < 136
 reset
 set temp = $&sample_index
 dc VX -200m 200m 6m

 let idiff = i(vai)-i(vbi)
 let Rdiff = 4/deriv(idiff)

 save idiff Rdiff
 remzerovec
 write TB_PR_single_dc.raw
 set appendwrite

 let sample_index = sample_index + 27
end

.endc
.save all
.save idiff Rdiff
"
spice_ignore=true}
C {/home/gmaranhao/Desktop/gf180_work/TIA/PseudoResistor/PRbiased_net.sym} 500 -550 0 0 {name=x6}
C {devices/isource.sym} 350 -500 0 1 {name=I4 value=\{it_amp\}}
C {devices/isource.sym} 380 -490 2 1 {name=I5 value=\{it_amp\}}
C {devices/isource.sym} 210 -550 0 1 {name=I6 value=\{ibias\}}
C {devices/isource.sym} 250 -540 2 1 {name=I7 value=\{ibias\}}
C {devices/gnd.sym} 210 -510 0 1 {name=l4 lab=GND}
C {devices/gnd.sym} 350 -460 0 1 {name=l5 lab=GND}
C {devices/lab_wire.sym} 250 -490 2 1 {name=p28 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 380 -450 2 0 {name=p29 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 510 -610 0 0 {name=p30 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 650 -480 0 0 {name=l8 lab=GND}
C {/home/gmaranhao/Desktop/gf180_work/TIA/PseudoResistor/PRbiased_net.sym} 500 -370 0 0 {name=x1}
C {devices/isource.sym} 350 -320 0 1 {name=I1 value=\{it_amp\}}
C {devices/isource.sym} 380 -310 2 1 {name=I2 value=\{it_amp\}}
C {devices/isource.sym} 210 -370 0 1 {name=I3 value=\{ibias\}}
C {devices/isource.sym} 250 -360 2 1 {name=I8 value=\{ibias\}}
C {devices/gnd.sym} 210 -330 0 1 {name=l1 lab=GND}
C {devices/gnd.sym} 350 -280 0 1 {name=l2 lab=GND}
C {devices/lab_wire.sym} 250 -310 2 1 {name=p5 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 380 -270 2 0 {name=p6 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 510 -430 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 650 -300 0 0 {name=l3 lab=GND}
C {/home/gmaranhao/Desktop/gf180_work/TIA/PseudoResistor/PRbiased_net.sym} 500 -190 0 0 {name=x4}
C {devices/isource.sym} 350 -140 0 1 {name=I9 value=\{it_amp\}}
C {devices/isource.sym} 380 -130 2 1 {name=I10 value=\{it_amp\}}
C {devices/isource.sym} 210 -190 0 1 {name=I11 value=\{ibias\}}
C {devices/isource.sym} 250 -180 2 1 {name=I12 value=\{ibias\}}
C {devices/gnd.sym} 210 -150 0 1 {name=l6 lab=GND}
C {devices/gnd.sym} 350 -100 0 1 {name=l7 lab=GND}
C {devices/lab_wire.sym} 250 -130 2 1 {name=p16 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 380 -90 2 0 {name=p17 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 510 -250 0 0 {name=p25 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 650 -120 0 0 {name=l15 lab=GND}
C {/home/gmaranhao/Desktop/gf180_work/TIA/PseudoResistor/PRbiased_net.sym} 500 -10 0 0 {name=x5}
C {devices/isource.sym} 350 40 0 1 {name=I13 value=\{it_amp\}}
C {devices/isource.sym} 380 50 2 1 {name=I14 value=\{it_amp\}}
C {devices/isource.sym} 210 -10 0 1 {name=I15 value=\{ibias\}}
C {devices/isource.sym} 250 0 2 1 {name=I16 value=\{ibias\}}
C {devices/gnd.sym} 210 30 0 1 {name=l16 lab=GND}
C {devices/gnd.sym} 350 80 0 1 {name=l17 lab=GND}
C {devices/lab_wire.sym} 250 50 2 1 {name=p33 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 380 90 2 0 {name=p34 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 510 -70 0 0 {name=p35 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 650 60 0 0 {name=l18 lab=GND}
C {/home/gmaranhao/Desktop/gf180_work/TIA/PseudoResistor/PRbiased_net.sym} 500 160 0 0 {name=x7}
C {devices/isource.sym} 350 210 0 1 {name=I17 value=\{it_amp\}}
C {devices/isource.sym} 380 220 2 1 {name=I18 value=\{it_amp\}}
C {devices/isource.sym} 210 160 0 1 {name=I19 value=\{ibias\}}
C {devices/isource.sym} 250 170 2 1 {name=I20 value=\{ibias\}}
C {devices/gnd.sym} 210 200 0 1 {name=l19 lab=GND}
C {devices/gnd.sym} 350 250 0 1 {name=l20 lab=GND}
C {devices/lab_wire.sym} 250 220 2 1 {name=p40 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 380 260 2 0 {name=p41 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 510 100 0 0 {name=p42 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 650 230 0 0 {name=l21 lab=GND}
C {devices/lab_wire.sym} 580 360 0 0 {name=p58 sig_type=std_logic lab=VB
}
C {devices/lab_wire.sym} 580 260 0 0 {name=p59 sig_type=std_logic lab=VB__i
}
C {devices/ammeter.sym} 580 300 2 0 {name=Vbi
}
