<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<title>Journals</title>
<meta name="GENERATOR" content="Microsoft FrontPage 5.0">
<meta name="ProgId" content="FrontPage.Editor.Document">
<meta name="Microsoft Theme" content="none, default">
<meta name="Microsoft Border" content="none, default">
</head>

<body>

<div align="left" style="width: 685; height: 117">

<div align="left">
<table border="1" cellspacing="1" style="border-collapse: collapse; border: 1px solid #000080" bordercolor="#111111" width="701" id="AutoNumber6">
  <tr>
    <td width="699">
    <img border="0" src="images/Architectures.jpg" width="695" height="67"></td>
  </tr>
</table>
</div>

<div align="left" style="width: 717; height: 44">
  <!--webbot CLIENTSIDE 
bot="Ws4FpEx" MODULEID="'navbars (Project)\bar1_off.xws'" PREVIEW="&lt;img src='images/navbar/bar1.gif?0F40C860' editor='Webstyle4' border='0'&gt;" startspan  --><script src="xaramenu.js"></script><script Webstyle4 src="images/navbar/bar1.js"></script><noscript><img src="images/navbar/bar1.gif?0F40C860" editor="Webstyle4"></noscript><!--webbot 
bot="Ws4FpEx" endspan  --></div>

</div>

<table border="2" cellpadding="4" cellspacing="4" style="border:1px solid #000080; border-collapse: collapse" width="701" id="AutoNumber3">
  <tr>
    <td width="100%" bgcolor="#000080">
    <p align="center">
    <b><font size="2" face="Arial" color="#FFCC00">Journals</font></b></tr>
  <tr>
    <td width="100%">
    <table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="100%" id="AutoNumber7">
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J1</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">D.D. 
    Gajski, N.D. Dutt and B.M. Pangrle, �Silicon Compilation,� <i>Journal of 
    Semicustom ICs</i>, Vol. 4, No. 2, December 1986, pp. 5-21. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J2</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">N.D. 
    Dutt and D.D. Gajski, �Design Synthesis and Silicon Compilation,� <i>IEEE 
    Design and Test of Computers</i>, December 1990, pp. 8-23. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J3</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        N.D. Dutt, �A Language for Designer Controlled Behavioral Synthesis,� <i>
        INTEGRATION: The VLSI Journal</i>, No. 16, 1993, pp. 1-31.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J4</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.K. Jha and N.D. Dutt, �Rapid Estimation for Parameterized Components 
        in High-Level Synthesis<i>,� IEEE Transactions on VLSI Systems</i>, 
        September 1993, pp. 296-303. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J5</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        D.D. Gajski and N.D. Dutt, �Benchmarking and the Art of Synthesis Tool 
        Comparison,� <i>IFIP Transactions A: Computer Science and Technology</i>, 
        Vol. A-22, 1993. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J6</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        R. Ang and N.D. Dutt, �A Representation for the Binding of RT-Component 
        Functionality to HDL Behavior,� <i>IFIP Transactions A: Computer Science 
        and Technology</i>, Vol. A-32, 1993, pp. 263-280. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J7</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        N.D. Dutt and P.K. Jha, �Generic RT Component Sets for High-Level Design 
        Applications,� <i>VLSI Design</i>, Vol. 5, No.&nbsp;2, 1997, pp. 155-165. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J8</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        N.D. Dutt, R. Camposano, D. Agnew, H. Yasuura, A. Domic and M. Wiesel, 
        �Design Reuse: Fact or Fiction?� IEEE Design and Test of Computers, 
        Winter 1994 (ACM-SIGDA/D&amp;T Roundtable Summary), pp. 70-77. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J9</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        A. Capitanio, N.D. Dutt and A. Nicolau, �Partitioning of Variables for 
        Multiple-Register-File Architectures via Hypergraph Coloring,� <i>IFIP 
        Transactions: Parallel Architectures and Compilation Techniques</i>, 
        Vol. A-50, 1994, pp.&nbsp;319-322.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J10</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.K. Jha and N.D. Dutt, �High-Level Library Mapping for Arithmetic 
        Components<i>,� IEEE Transactions on VLSI Systems</i>, Vol. 4, No. 2, 
        June 1996, pp. 1-13<b>.</b>&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J11</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        A. Capitanio, A. Nicolau and N.D. Dutt, �A Hypergraph-Based Model for 
        Port Allocation on Multiple-Register-File VLIW Architectures,� <i>
        International Journal of Parallel Programming</i>, Vol. 23, No. 6, 1995, 
        pp. 499-513.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J12</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.K. Jha, S. Parameswaran and N.D. Dutt, �Reclocking Controllers for 
        Minimum Execution Time,� <i>IEICE Transactions Special Issue on VLSI 
        Design and CAD Algorithms</i>, Vol. E78-A, No. 12, December 1995, 
        pp.&nbsp;1715-1722. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J13</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        D.J. Kolson, A. Nicolau, N.D. Dutt and K. Kennedy, �Optimal Register 
        Assignment to Loops for Embedded Code Generation,� <i>ACM Transactions 
        on Design Automation of Electronic Systems</i>, Vol. 1, No. 2, April 
        1996.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J14</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        D.J. Kolson, A. Nicolau and N.D.Dutt, �Elimination of Redundant Memory 
        Traffic in High-Level Synthesis,� <i>IEEE Transactions on Computer-Aided 
        Design of Integrated Circuits and Systems</i>, Vol. 15, No. 11, November 
        1996. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J15</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        S.Y. Ohm, F.J. Kurdahi and N. Dutt, �A Unified Lower Bound Estimation 
        Technique for High-Level Synthesis,� <i>IEEE Transactions on 
        Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 16, 
        No.&nbsp;5, May 1997.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J16</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda, N.D. Dutt and A. Nicolau, �Memory Data Organization for 
        Improved Performance in Embedded Processor Applications,� <i>ACM 
        Transactions on Design Automation of Electronic Systems</i>, Vol. 2, No. 
        4, October 1997. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J17</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda, N.D. Dutt and A. Nicolau, �Incorporating DRAM Access Modes 
        into High-Level Synthesis,� <i>IEEE Transactions on Computer-Aided 
        Design of Integrated Circuits and Systems</i>, Vol. 17, No. 2, pp. 
        96-109, February 1998. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J18</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda and N.D. Dutt, �Low Power Memory Mapping through Reducing 
        Address Bus Activity<i>,� IEEE Transactions on VLSI Systems</i>,&nbsp;&nbsp; 
        Vol. 7, No. 3, pp. 309-320, September, 1999. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J19</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.K. Jha and N.D. Dutt, �High-Level Library Mapping for Memories�<i> ACM 
        Transactions on Design Automation of Electronic Systems</i>. Vol. 5, No. 
        3, pp. 566-603, July 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J20</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda, N.D. Dutt and A. Nicolau, �On-Chip vs. Off-Chip Memory: The 
        Data Partitioning Problem in Embedded Processor-based Systems,�&nbsp; <i>
        ACM Transactions on Design Automation of Electronic Systems</i>. Vol. 5, 
        No. 3, pp. 682-704, July 2000.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J21</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda, N.D. Dutt and A. Nicolau, �Local Memory Exploration and 
        Optimization in Embedded Systems<i>,� IEEE Transactions on 
        Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 18, 
        No. 1,&nbsp; pp. 3-12,&nbsp; January 1999. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J22</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        P.R. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, �Augmenting Loop 
        Tiling with Data Alignment for Improved Cache Performance,� <i>IEEE 
        Transactions on Computers</i>, Vol. 48, No. 2, pp. 142-149, February 
        1999. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J23</span></font></td>
        <td width="600" align="justify"><span style="font-size: 9pt; font-family: Arial">
        A. Khare, P.R. Panda, N.D. Dutt, and A. Nicolau, &quot;High-Level Synthesis 
        with SDRAMs and RAMBUS DRAMs,&quot; IEICE Transactions Fundamentals Special 
        Section on VLSI Design and CAD Algorithms, Vol. E82-A, No. 11, November 
        1999, pp. 2347-2355.&nbsp; </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J24</span></font></td>
        <td width="600" align="justify">
        <p align="justify"><span style="font-size: 9pt; font-family: Arial">H. 
        Wang, N.D. Dutt and A. Nicolau, �Exploring Scalable Schedules for IIR 
        Filters with Resource Constraints,� <i>IEEE Transactions on&nbsp; 
        Circuits and Systems, Part II</i>, Vol. 46, No. 11, pp. 1367-1379, 
        November 1999.</span><p align="justify">&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J25</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">A. Halambi, A. Khare, 
        N. Savoiu, P. Grun, N. Dutt and A. Nicolau, &quot;VSAT: A Visual 
        Specification and Analysis Tool for System-On-Chip Exploration,&quot; <i>
        Journal of Systems Architecture</i>, <i>Special Issue on Modern Methods 
        and Tools in Digital System Design,</i> 2000. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J26</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family:Arial">P.R. Panda, N.D. Dutt, A. Nicolau, F. 
        Catthoor, A. Vandecappelle, E. Brockmeyer, C. Kulkarni and E. DeGreef, 
        &quot;Data Memory Organization and Optimizations in Application-Specific 
        Systems,&quot; <i>IEEE Design and Test of Computers</i>, Vol. 18, No. 3, 
        May-June 2001. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J27</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">F. Catthoor, K. 
        Danckaert, S. Wuytack, and N.D. Dutt, &quot;Code Tranformations for Data 
        Transfer and Storage Exploration Preprocessing in Multimedia 
        Processors,&quot; <i>IEEE Design and Test of Computers</i>, Vol. 18, No. 3, 
        May-June 2001. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J28</span></font></td>
        <td width="600" align="justify">
    <span style="font-size: 9pt; font-family:Arial">P.R. Panda, F. 
        Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. 
        Vandecappelle, and P.G. Kjeldsberg, &quot;Data and Memory Optimization 
        Techniques for Embedded Systems,&quot; <i>ACM Transactions on Design 
        Automation of Electronic Systems</i>, Vol. 6, No. 2, pp. 149-206, April 
        2001.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J29</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">N.D. Dutt, and K. Choi, 
        �Configurable Processors for Embedded Computer,� <i>IEEE Computer</i>, 
        Vol. 36, No. 1, pp. 120-123, January&nbsp; 2003. </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J30</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">J. Lee, K. Choi, and 
        N.D. Dutt, �Compilation Approach for Coarse-grain Reconfigurable 
        Architectures,� <i>IEEE Design and Test of Computers, Special Issue on 
        Application Specific Processors</i>, pp. 26-33, January/February 2003. </span>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J31</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Gr�n, N. Dutt and A. 
        Nicolau, �Access Pattern-Based Memory and Connectivity Architecture 
        Exploration,� <i>ACM Transactions on Embedded Computing Systems (TECS),</i> 
        Vol. 2, No. 1,&nbsp; pp. 33-73, February 2003</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J32</span></font></td>
        <td width="600" align="justify">
        <span style="font-size: 9pt; font-family: Arial">P. Gr�n, A. Halambi, 
        N.D. Dutt, and A. Nicolau, �RTGEN:&nbsp; An Algorithm for Automatic 
        Generation of Reservation Tables from Architectural Descriptions,�
    <i>IEEE Transactions on VLSI Systems</i>, pp. 731-737, August 2003.</span><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J33</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">M. Mamidipaka, D. Hirschberg 
        and N.D. Dutt, &quot;Adaptive Low Power Encoding Techniques using Self 
        Organizing Lists,&quot; in IEEE Transactions on VLSI Systems, Special Issue 
        on Low Power Systems, pp. 827-834,&nbsp; October 2003.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J34</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Bold">
        P. Mishra, N.D. Dutt and H. Tomiyama, &quot;Towards Automatic Validation of 
        Dynamic Behavior in Pipelined Processor Specifications,&quot; </span><i>
    <span style="font-family: Times-BoldItalic">in Kluwer Design Automation for 
        Embedded Systems ( DAES ).</span></i><span style="font-family: Times-BoldItalic">,
    </span>June - September 2003, Volume 8, Issue 2-3, pp. 249-265.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J35</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-BoldItalic">
        S. Gupta<b><i>,
    </i></b></span><span style="font-family: Times-Roman">N.D. Dutt, R.K. Gupta, 
        A. Nicolau , </span><i><span style="font-family: Times-Italic">
        Dynamically Increasing the Scope of Code Motions during&nbsp;&nbsp; the 
        High-Level Synthesis of Digital Circuits</span></i><span style="font-family: Times-Roman">, </span>
    <i><span style="font-family: Times-Italic">IEE Proceedings: Computers and 
        Digital Techniques, </span></i><span style="font-family: Times-Roman">
        &nbsp;(Vol. 150, No.5, Sep 2003 (invited paper).</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J36</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="color:black">S</span>.<span style="color:black"> 
        Pasricha, S</span>.<span style="color:black"> Mohapatra, M</span>.<span style="color:black"> 
        Luthra, N</span>.D.<span style="color:black"> Dutt and N</span>.
    <span style="color:black">Venkatasubramanian, �Reducing Backlight Power 
        Consumption for Streaming Video Applications on Mobile Handheld&nbsp; 
        Devices,&quot; Special Issue of the Journal of the Korean Multimedia Society 
        (KSSM), Vol. ISSN 12, Dec. 2003, pp. 1-13.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J37</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-BoldItalic">
        S. Gupta<b><i>
    </i></b></span>,N. Savoiu ,N.D. Dutt ,R.K. Gupta ,A. Nicolau, <i>
    <span style="font-family: Times-Italic">Using Global Code Motions to Improve 
        the Quality of Results for High-Level Synthesis, </span></i>IEEE 
        Transactions on Computer-Aided Design, pp. 302-311, Vol 23, No. 2, Feb 
        2004.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J38</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Bold">
        P. Mishra and N.D. Dutt, &quot;Automatic Modeling and Validation of Pipeline 
        Specifications,�
    </span><i><span style="font-family: Times-BoldItalic">ACM Transactions on 
        Embedded Computing Systems ( TECS), </span></i>
    <span style="font-family: Times-BoldItalic">Vol 3, No. 1, pp. 114-139, 
        February 2004.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J39</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Bold">
        P. Mishra, M. Mamidipaka and N.D. Dutt, &quot;Processor-Memory Co-Exploration 
        using an Architecture&nbsp; Description Language�, </span><i>
    <span style="font-family: Times-BoldItalic">&nbsp;ACM Transactions on Embedded 
        Computing Systems ( TECS ), </span></i>
    <span style="font-family: Times-BoldItalic">Vol 3, No. 1, pp. 140-162, 
        February 2004.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J40</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Roman">
        P. Mishra, N.D. Dutt, N. Krishnamurthy, and M. Abadir, &quot;</span>A 
        Top-Down Methodology for Validation of Microprocessors,� IEEE Design &amp; 
        Test of Computers, Mar/Apr 04.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J41</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">H. Tomiyama, H. Takada and 
        N.D. Dutt, &quot;Memory Data Organization for Low-Energy Address Buses,&quot; 
        IEICE Transactions Fundamentals Special Section on Low-Power System LSI, 
        IP and Related Technology, Vol. E87-C, No.4, April 2004, pp. 606-612</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J42</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt">H. Tomiyama and N.D. Dutt, &quot;ILP-Based 
        Program Path Analysis for Bounding Worst-Case Inter-Task Cache 
        Conflicts,&quot; IEICE Transactions on Information and Systems, Vol. E87-D, 
        No. 6, June 2004, pp. 1582-1587.&nbsp; </font>
        <p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J43</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="color:black">S</span>.<span style="color:black"> 
        Pasricha, M</span>.<span style="color:black"> Luthra, S</span>.<span style="color:black"> 
        Mohapatra, N</span>.D.<span style="color:black"> Dutt and N</span>.
    <span style="color:black">Venkatasubramanian, �Dynamic Backlight Adaptation 
        for Low Power Handheld&nbsp; Devices,&quot; IEEE Design and Test of 
        Computers,&nbsp; Sep/Oct 2004.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J44</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Roman">
        M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir,&quot; IDAP: A Tool for 
        High Level Power Estimation of Custom Array Structures,&quot; </span>IEEE 
        Transactions on Computer-Aided Design, pp. 1361-1369, Vol 23, No. 9, 
        Sep. 2004.</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J45</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-BoldItalic">
        S. Gupta</span>, N.D. Dutt ,R.K. Gupta ,A. Nicolau, �<span style="font-family: Times-Italic">Coordinated 
        Parallelizing Compiler Optimizations and High-Level Synthesis<i>,</i>&quot; 
        to appear in<i> </i></span>ACM Transactions on Design Automation of 
        Electronic Systems (ACM-TODAES).</font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J46</span></font></td>
        <td width="600" align="justify">
        <font face="Arial" style="font-size: 9pt"><span style="font-family: Times-Roman">
        P. Mishra, N.D. Dutt, N. Krishnamurthy, M. Abadir, �A Methodology for 
        Validation of Microprocessors using Symbolic Simulation,� to appear in 
        International Journal of Embedded Systems.</span></font><p>&nbsp;</td>
      </tr>
      <tr>
        <td width="70" align="left" valign="top"><font face="Arial">
        <span style="font-size: 9pt; font-weight: 700">J47</span></font></td>
        <td width="600" align="justify">
    <font face="Arial" style="font-size: 9pt">
    <span style="font-family: Times-Roman">Jong-eun Lee, Kiyoung Choi, and Nikil 
    D. Dutt, �Evaluating Memory Architectures for Media Applications on 
    Coarse-Grained Reconfigurable Architectures,� to appear in International 
    Journal of Embedded Systems.<i> </i>January/February 2005<i>.</i></span></font><p>&nbsp;</td>
      </tr>
    </table>
  </tr>
</table>

<br>
<table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="698" id="AutoNumber7">
  <tr>
    <td width="100%">
    <p align="center">
<font size="1" face="Arial"><a href="http://www.ics.uci.edu/~aces/index.htm">Home</a> | 
<a href="http://www.ics.uci.edu/~aces/projects.htm">Projects</a> | 
<a href="http://www.ics.uci.edu/~aces/publications.htm">Publications</a> | 
<a href="http://www.ics.uci.edu/~aces/news.htm">News &amp; Events</a> | 
<a href="http://www.ics.uci.edu/~aces/people.htm">People</a> | 
<a href="http://www.ics.uci.edu/~aces/sponsors.htm">Sponsors</a> | 
<a href="http://www.ics.uci.edu/~aces/downloads.htm">Downloads</a> | 
<a href="http://www.ics.uci.edu/~aces/links.htm">Links</a> | 
<a href="http://www.ics.uci.edu/~aces/joinaces.htm">Join ACES</a> | 
<a href="http://www.ics.uci.edu/~aces/aboutus.htm">About Us</a></font></p>
    </td>
  </tr>
</table>
<br><table border="0" cellspacing="1" width="696" id="AutoNumber2" align="left">
    <tr>
      <td width="692" align="center">
<address align="center">
<span style="font-style: normal">
<!--webbot CLIENTSIDE 
bot="Ws4FpEx" MODULEID="'navbars (Project)\ACES.xws'" PREVIEW="&lt;img src='images/ACES.gif?1935C307' editor='Webstyle4' border='0'&gt;" startspan  --><img src="images/ACES.gif?1935C307" editor="Webstyle4" border="0"><!--webbot 
bot="Ws4FpEx" endspan  --></span></address>
<address align="center">
  <font size="1">Please e-mail your comments and suggestions to Sudeep Pasricha 
  (<a href="mailto:sudeep@ics.uci.edu">sudeep@ics.uci.edu</a>)<br>
  � Copyright 1997-2004 ACES-UCI. All rights reserved</font></address>
      </td>
    </tr>
  </table>

</body>

</html>