//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Mon Feb  3 22:28:30 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1_0\fccc_c1_fccc_c1_0_fccc.vhd "
// file 10 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\led_inverter_dimmer.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 13 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\pixelbar_creator.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\averaging_filter.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\osc_c1\osc_c1_0\osc_c1_osc_c1_0_osc.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\osc_c1\osc_c1.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\sigma_delta_system\sigma_delta_system.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\sigma_delta_test_sd\sigma_delta_test_sd.vhd "
// file 23 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\designer\sigma_delta_test_sd\synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C1_FCCC_C1_0_FCCC (
  OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C1_0_LOCK,
  FCCC_C1_0_GL1,
  FCCC_C1_0_GL0
)
;
input OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C1_0_LOCK ;
output FCCC_C1_0_GL1 ;
output FCCC_C1_0_GL0 ;
wire OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C1_0_LOCK ;
wire FCCC_C1_0_GL1 ;
wire FCCC_C1_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @9:107
  CLKINT GL0_INST (
	.Y(FCCC_C1_0_GL0),
	.A(GL0_net)
);
// @9:98
  CLKINT GL1_INST (
	.Y(FCCC_C1_0_GL1),
	.A(GL1_net)
);
//@17:83
// @9:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C1_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044974000F18C6308C271839DEC040407E800701;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C1_FCCC_C1_0_FCCC */

module FCCC_C1 (
  FCCC_C1_0_GL0,
  FCCC_C1_0_GL1,
  FCCC_C1_0_LOCK,
  OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C1_0_GL0 ;
output FCCC_C1_0_GL1 ;
output FCCC_C1_0_LOCK ;
input OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C1_0_GL0 ;
wire FCCC_C1_0_GL1 ;
wire FCCC_C1_0_LOCK ;
wire OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @17:83
  FCCC_C1_FCCC_C1_0_FCCC FCCC_C1_0 (
	.OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C1_0_LOCK(FCCC_C1_0_LOCK),
	.FCCC_C1_0_GL1(FCCC_C1_0_GL1),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C1 */

module LED_inverter_dimmer (
  Board_LEDs_c,
  Pixelbar_Creator_0_Pixel_bar_out,
  FCCC_C1_0_GL1
)
;
output [7:0] Board_LEDs_c ;
input [7:0] Pixelbar_Creator_0_Pixel_bar_out ;
input FCCC_C1_0_GL1 ;
wire FCCC_C1_0_GL1 ;
wire GND ;
wire VCC ;
// @11:37
  CFG2 \g_led_toggles.7.Board_LEDs_15[7]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[7]),
	.Y(Board_LEDs_c[7])
);
defparam \g_led_toggles.7.Board_LEDs_15[7] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.6.Board_LEDs_13[6]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[6]),
	.Y(Board_LEDs_c[6])
);
defparam \g_led_toggles.6.Board_LEDs_13[6] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.5.Board_LEDs_11[5]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[5]),
	.Y(Board_LEDs_c[5])
);
defparam \g_led_toggles.5.Board_LEDs_11[5] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.4.Board_LEDs_9[4]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[4]),
	.Y(Board_LEDs_c[4])
);
defparam \g_led_toggles.4.Board_LEDs_9[4] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.3.Board_LEDs_7[3]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[3]),
	.Y(Board_LEDs_c[3])
);
defparam \g_led_toggles.3.Board_LEDs_7[3] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.2.Board_LEDs_5[2]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[2]),
	.Y(Board_LEDs_c[2])
);
defparam \g_led_toggles.2.Board_LEDs_5[2] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.1.Board_LEDs_3[1]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[1]),
	.Y(Board_LEDs_c[1])
);
defparam \g_led_toggles.1.Board_LEDs_3[1] .INIT=4'hB;
// @11:37
  CFG2 \g_led_toggles.0.Board_LEDs_1[0]  (
	.A(FCCC_C1_0_GL1),
	.B(Pixelbar_Creator_0_Pixel_bar_out[0]),
	.Y(Board_LEDs_c[0])
);
defparam \g_led_toggles.0.Board_LEDs_1[0] .INIT=4'hB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LED_inverter_dimmer */

module OSC_C1_OSC_C1_0_OSC (
  OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @18:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C1_OSC_C1_0_OSC */

module OSC_C1 (
  OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @19:70
  OSC_C1_OSC_C1_0_OSC OSC_C1_0 (
	.OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C1 */

module Pixelbar_Creator (
  Sigma_Delta_system_0_Data_out,
  Pixelbar_Creator_0_Pixel_bar_out,
  Sigma_Delta_system_0_Data_out_ready,
  FCCC_C1_0_GL0,
  Board_LEDs_net_0_i_i
)
;
input [7:0] Sigma_Delta_system_0_Data_out ;
output [7:0] Pixelbar_Creator_0_Pixel_bar_out ;
input Sigma_Delta_system_0_Data_out_ready ;
input FCCC_C1_0_GL0 ;
input Board_LEDs_net_0_i_i ;
wire Sigma_Delta_system_0_Data_out_ready ;
wire FCCC_C1_0_GL0 ;
wire Board_LEDs_net_0_i_i ;
wire VCC ;
wire un49_data_in_ready_last ;
wire un2_data_in_ready_last ;
wire GND ;
wire un55_data_in_ready_last ;
wire N_8_0_i ;
wire N_10_0_i ;
wire N_16_i ;
wire N_15_i ;
wire un35_data_in_ready_last ;
wire un42_data_in_ready_last ;
wire data_in_ready_last_Z ;
wire m1_1_Z ;
wire N_17_mux ;
wire N_20 ;
// @13:134
  SLE \pixel_array_sig[6]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(un49_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[7]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(un55_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[0]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(N_8_0_i),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[1]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(N_10_0_i),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[2]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(N_16_i),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[3]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(N_15_i),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[4]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(un35_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE \pixel_array_sig[5]  (
	.Q(Pixelbar_Creator_0_Pixel_bar_out[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(un42_data_in_ready_last),
	.EN(un2_data_in_ready_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:134
  SLE data_in_ready_last (
	.Q(data_in_ready_last_Z),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_system_0_Data_out_ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG2 m1_1 (
	.A(Sigma_Delta_system_0_Data_out[0]),
	.B(Sigma_Delta_system_0_Data_out[1]),
	.Y(m1_1_Z)
);
defparam m1_1.INIT=4'h1;
// @13:140
  CFG2 \p_pixel_bar_from_value.un2_data_in_ready_last  (
	.A(Sigma_Delta_system_0_Data_out_ready),
	.B(data_in_ready_last_Z),
	.Y(un2_data_in_ready_last)
);
defparam \p_pixel_bar_from_value.un2_data_in_ready_last .INIT=4'h2;
  CFG4 m1 (
	.A(Sigma_Delta_system_0_Data_out[4]),
	.B(Sigma_Delta_system_0_Data_out[3]),
	.C(Sigma_Delta_system_0_Data_out[2]),
	.D(m1_1_Z),
	.Y(N_17_mux)
);
defparam m1.INIT=16'h0100;
  CFG4 \pixel_array_sig_RNO[7]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(un55_data_in_ready_last)
);
defparam \pixel_array_sig_RNO[7] .INIT=16'h0080;
  CFG4 \pixel_array_sig_RNO[6]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(un49_data_in_ready_last)
);
defparam \pixel_array_sig_RNO[6] .INIT=16'h8088;
  CFG4 \pixel_array_sig_RNO[5]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(un42_data_in_ready_last)
);
defparam \pixel_array_sig_RNO[5] .INIT=16'h88A8;
  CFG4 \pixel_array_sig_RNO[4]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(un35_data_in_ready_last)
);
defparam \pixel_array_sig_RNO[4] .INIT=16'hA8AA;
// @13:134
  CFG4 \pixel_array_sig_RNO[3]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(N_15_i)
);
defparam \pixel_array_sig_RNO[3] .INIT=16'hAAEA;
// @13:134
  CFG4 \pixel_array_sig_RNO[2]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(N_16_i)
);
defparam \pixel_array_sig_RNO[2] .INIT=16'hEAEE;
// @13:134
  CFG4 \pixel_array_sig_RNO[1]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(N_10_0_i)
);
defparam \pixel_array_sig_RNO[1] .INIT=16'hEEFE;
// @13:134
  CFG4 \pixel_array_sig_RNO[0]  (
	.A(Sigma_Delta_system_0_Data_out[7]),
	.B(Sigma_Delta_system_0_Data_out[6]),
	.C(Sigma_Delta_system_0_Data_out[5]),
	.D(N_17_mux),
	.Y(N_8_0_i)
);
defparam \pixel_array_sig_RNO[0] .INIT=16'hFEFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Pixelbar_Creator */

module Power_On_Reset_Delay (
  Board_LEDs_net_0,
  FCCC_C1_0_LOCK,
  FCCC_C1_0_GL0,
  SYSRESET_0_POWER_ON_RESET_N,
  Board_LEDs_net_0_i_i
)
;
output Board_LEDs_net_0 ;
input FCCC_C1_0_LOCK ;
input FCCC_C1_0_GL0 ;
input SYSRESET_0_POWER_ON_RESET_N ;
output Board_LEDs_net_0_i_i ;
wire Board_LEDs_net_0 ;
wire FCCC_C1_0_LOCK ;
wire FCCC_C1_0_GL0 ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire Board_LEDs_net_0_i_i ;
wire [13:0] delay_counter;
wire [13:0] delay_counter_s;
wire [12:0] delay_counter_cry;
wire [0:0] delay_counter_RNI6V4I_Y;
wire [1:1] delay_counter_RNIJDEN_Y;
wire [2:2] delay_counter_RNI1TNS_Y;
wire [3:3] delay_counter_RNIGD121_Y;
wire [4:4] delay_counter_RNI0VA71_Y;
wire [5:5] delay_counter_RNIHHKC1_Y;
wire [6:6] delay_counter_RNI35UH1_Y;
wire [7:7] delay_counter_RNIMP7N1_Y;
wire [8:8] delay_counter_RNIAFHS1_Y;
wire [9:9] delay_counter_RNIV5R12_Y;
wire [10:10] delay_counter_RNISLHG2_Y;
wire [11:11] delay_counter_RNIQ68V2_Y;
wire [13:13] delay_counter_RNO_FCO;
wire [13:13] delay_counter_RNO_Y;
wire [12:12] delay_counter_RNIPOUD3_Y;
wire USER_FAB_RESET_OUT_N_i_Z ;
wire POR_Z ;
wire VCC ;
wire un2_delay_counter_Z ;
wire GND ;
wire delay_counter_cry_cy ;
wire un2_delay_counter_6_RNIQHRC_S ;
wire un2_delay_counter_6_RNIQHRC_Y ;
wire un2_delay_counter_6_Z ;
wire un2_delay_counter_7_Z ;
wire un2_delay_counter_8_Z ;
wire un2_delay_counter_9_Z ;
  CLKINT USER_FAB_RESET_OUT_N_i_RNIBP39 (
	.Y(Board_LEDs_net_0_i_i),
	.A(USER_FAB_RESET_OUT_N_i_Z)
);
// @14:46
  SLE POR (
	.Q(POR_Z),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(VCC),
	.EN(un2_delay_counter_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[0]  (
	.Q(delay_counter[0]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[1]  (
	.Q(delay_counter[1]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[2]  (
	.Q(delay_counter[2]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[3]  (
	.Q(delay_counter[3]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[4]  (
	.Q(delay_counter[4]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[5]  (
	.Q(delay_counter[5]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[6]  (
	.Q(delay_counter[6]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[7]  (
	.Q(delay_counter[7]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[8]  (
	.Q(delay_counter[8]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[9]  (
	.Q(delay_counter[9]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[10]  (
	.Q(delay_counter[10]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[11]  (
	.Q(delay_counter[11]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[12]  (
	.Q(delay_counter[12]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:46
  SLE \delay_counter[13]  (
	.Q(delay_counter[13]),
	.ADn(VCC),
	.ALn(SYSRESET_0_POWER_ON_RESET_N),
	.CLK(FCCC_C1_0_GL0),
	.D(delay_counter_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:50
  ARI1 un2_delay_counter_6_RNIQHRC (
	.FCO(delay_counter_cry_cy),
	.S(un2_delay_counter_6_RNIQHRC_S),
	.Y(un2_delay_counter_6_RNIQHRC_Y),
	.B(un2_delay_counter_6_Z),
	.C(un2_delay_counter_7_Z),
	.D(un2_delay_counter_8_Z),
	.A(un2_delay_counter_9_Z),
	.FCI(VCC)
);
defparam un2_delay_counter_6_RNIQHRC.INIT=20'h47FFF;
// @14:50
  ARI1 \delay_counter_RNI6V4I[0]  (
	.FCO(delay_counter_cry[0]),
	.S(delay_counter_s[0]),
	.Y(delay_counter_RNI6V4I_Y[0]),
	.B(delay_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_cy)
);
defparam \delay_counter_RNI6V4I[0] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIJDEN[1]  (
	.FCO(delay_counter_cry[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_RNIJDEN_Y[1]),
	.B(delay_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[0])
);
defparam \delay_counter_RNIJDEN[1] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNI1TNS[2]  (
	.FCO(delay_counter_cry[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_RNI1TNS_Y[2]),
	.B(delay_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[1])
);
defparam \delay_counter_RNI1TNS[2] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIGD121[3]  (
	.FCO(delay_counter_cry[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_RNIGD121_Y[3]),
	.B(delay_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[2])
);
defparam \delay_counter_RNIGD121[3] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNI0VA71[4]  (
	.FCO(delay_counter_cry[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_RNI0VA71_Y[4]),
	.B(delay_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[3])
);
defparam \delay_counter_RNI0VA71[4] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIHHKC1[5]  (
	.FCO(delay_counter_cry[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_RNIHHKC1_Y[5]),
	.B(delay_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[4])
);
defparam \delay_counter_RNIHHKC1[5] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNI35UH1[6]  (
	.FCO(delay_counter_cry[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_RNI35UH1_Y[6]),
	.B(delay_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[5])
);
defparam \delay_counter_RNI35UH1[6] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIMP7N1[7]  (
	.FCO(delay_counter_cry[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_RNIMP7N1_Y[7]),
	.B(delay_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[6])
);
defparam \delay_counter_RNIMP7N1[7] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIAFHS1[8]  (
	.FCO(delay_counter_cry[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_RNIAFHS1_Y[8]),
	.B(delay_counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[7])
);
defparam \delay_counter_RNIAFHS1[8] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIV5R12[9]  (
	.FCO(delay_counter_cry[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_RNIV5R12_Y[9]),
	.B(delay_counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[8])
);
defparam \delay_counter_RNIV5R12[9] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNISLHG2[10]  (
	.FCO(delay_counter_cry[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_RNISLHG2_Y[10]),
	.B(delay_counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[9])
);
defparam \delay_counter_RNISLHG2[10] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIQ68V2[11]  (
	.FCO(delay_counter_cry[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_RNIQ68V2_Y[11]),
	.B(delay_counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[10])
);
defparam \delay_counter_RNIQ68V2[11] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNO[13]  (
	.FCO(delay_counter_RNO_FCO[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_RNO_Y[13]),
	.B(delay_counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[12])
);
defparam \delay_counter_RNO[13] .INIT=20'h4AA00;
// @14:50
  ARI1 \delay_counter_RNIPOUD3[12]  (
	.FCO(delay_counter_cry[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_RNIPOUD3_Y[12]),
	.B(delay_counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry[11])
);
defparam \delay_counter_RNIPOUD3[12] .INIT=20'h4AA00;
// @14:58
  CFG2 USER_FAB_RESET_OUT_N_i (
	.A(FCCC_C1_0_LOCK),
	.B(POR_Z),
	.Y(USER_FAB_RESET_OUT_N_i_Z)
);
defparam USER_FAB_RESET_OUT_N_i.INIT=4'h8;
// @14:50
  CFG2 un2_delay_counter_6 (
	.A(delay_counter[10]),
	.B(delay_counter[11]),
	.Y(un2_delay_counter_6_Z)
);
defparam un2_delay_counter_6.INIT=4'h8;
// @14:58
  CFG2 USER_FAB_RESET_OUT_N (
	.A(POR_Z),
	.B(FCCC_C1_0_LOCK),
	.Y(Board_LEDs_net_0)
);
defparam USER_FAB_RESET_OUT_N.INIT=4'h8;
// @14:50
  CFG4 un2_delay_counter_9 (
	.A(delay_counter[13]),
	.B(delay_counter[12]),
	.C(delay_counter[9]),
	.D(delay_counter[8]),
	.Y(un2_delay_counter_9_Z)
);
defparam un2_delay_counter_9.INIT=16'h8000;
// @14:50
  CFG4 un2_delay_counter_8 (
	.A(delay_counter[7]),
	.B(delay_counter[6]),
	.C(delay_counter[5]),
	.D(delay_counter[4]),
	.Y(un2_delay_counter_8_Z)
);
defparam un2_delay_counter_8.INIT=16'h8000;
// @14:50
  CFG4 un2_delay_counter_7 (
	.A(delay_counter[3]),
	.B(delay_counter[2]),
	.C(delay_counter[1]),
	.D(delay_counter[0]),
	.Y(un2_delay_counter_7_Z)
);
defparam un2_delay_counter_7.INIT=16'h8000;
// @14:50
  CFG4 un2_delay_counter (
	.A(un2_delay_counter_8_Z),
	.B(un2_delay_counter_7_Z),
	.C(un2_delay_counter_6_Z),
	.D(un2_delay_counter_9_Z),
	.Y(un2_delay_counter_Z)
);
defparam un2_delay_counter.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Power_On_Reset_Delay */

module Averaging_Filter (
  Sigma_Delta_LVDS_ADC_0_Data_out_0,
  Sigma_Delta_system_0_Data_out,
  Sigma_Delta_LVDS_ADC_0_Data_Ready,
  Sigma_Delta_system_0_Data_out_ready,
  FCCC_C1_0_GL0,
  Board_LEDs_net_0_i_i
)
;
input [7:0] Sigma_Delta_LVDS_ADC_0_Data_out_0 ;
output [7:0] Sigma_Delta_system_0_Data_out ;
input Sigma_Delta_LVDS_ADC_0_Data_Ready ;
output Sigma_Delta_system_0_Data_out_ready ;
input FCCC_C1_0_GL0 ;
input Board_LEDs_net_0_i_i ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire Sigma_Delta_system_0_Data_out_ready ;
wire FCCC_C1_0_GL0 ;
wire Board_LEDs_net_0_i_i ;
wire [9:0] running_sum;
wire [7:7] samples_mem_3_RNIJ41S6_S;
wire [8:8] running_sum_RNI8HLA7_S;
wire [9:9] running_sum_RNO_S;
wire [1:0] filter_state;
wire [0:0] running_sum_RNI7PI51_S;
wire [1:1] running_sum_RNIIHKV1_S;
wire [2:2] samples_mem_3_RNI0DMP2_S;
wire [3:3] samples_mem_3_RNIHBOJ3_S;
wire [4:4] samples_mem_3_RNI5DQD4_S;
wire [5:5] samples_mem_3_RNISHS75_S;
wire [6:6] samples_mem_3_RNIMPU16_S;
wire [7:0] samples_mem;
wire [7:0] samples_mem_2;
wire [7:0] samples_mem_1;
wire [7:0] samples_mem_0;
wire [0:0] filter_state_ns;
wire [0:0] filter_state_RNIV3HB_S;
wire [0:0] filter_state_RNIV3HB_Y;
wire [0:0] running_sum_RNI7PI51_Y;
wire [1:1] running_sum_RNIIHKV1_Y;
wire [2:2] samples_mem_3_RNI0DMP2_Y;
wire [3:3] samples_mem_3_RNIHBOJ3_Y;
wire [4:4] samples_mem_3_RNI5DQD4_Y;
wire [5:5] samples_mem_3_RNISHS75_Y;
wire [6:6] samples_mem_3_RNIMPU16_Y;
wire [7:7] samples_mem_3_RNIJ41S6_Y;
wire [9:9] running_sum_RNO_FCO;
wire [9:9] running_sum_RNO_Y;
wire [8:8] running_sum_RNI8HLA7_Y;
wire VCC ;
wire N_46_i ;
wire GND ;
wire N_45_i ;
wire data_in_ready_last_Z ;
wire un1_running_sum_1_cry_0_cy ;
wire un1_running_sum_1_cry_0 ;
wire un1_running_sum_1_cry_1 ;
wire un1_running_sum_1_cry_2 ;
wire un1_running_sum_1_cry_3 ;
wire un1_running_sum_1_cry_4 ;
wire un1_running_sum_1_cry_5 ;
wire un1_running_sum_1_cry_6 ;
wire un1_running_sum_1_cry_7 ;
wire un1_running_sum_1_cry_8 ;
wire un6_data_in_ready_last_i ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @15:72
  SLE \running_sum[7]  (
	.Q(running_sum[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNIJ41S6_S[7]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[8]  (
	.Q(running_sum[8]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum_RNI8HLA7_S[8]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[9]  (
	.Q(running_sum[9]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum_RNO_S[9]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[0]  (
	.Q(Sigma_Delta_system_0_Data_out[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[2]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[1]  (
	.Q(Sigma_Delta_system_0_Data_out[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[3]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[2]  (
	.Q(Sigma_Delta_system_0_Data_out[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[4]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[3]  (
	.Q(Sigma_Delta_system_0_Data_out[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[5]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[4]  (
	.Q(Sigma_Delta_system_0_Data_out[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[6]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[5]  (
	.Q(Sigma_Delta_system_0_Data_out[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[7]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[6]  (
	.Q(Sigma_Delta_system_0_Data_out[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[8]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filtered_value[7]  (
	.Q(Sigma_Delta_system_0_Data_out[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum[9]),
	.EN(filter_state[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[0]  (
	.Q(running_sum[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum_RNI7PI51_S[0]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[1]  (
	.Q(running_sum[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(running_sum_RNIIHKV1_S[1]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[2]  (
	.Q(running_sum[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNI0DMP2_S[2]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[3]  (
	.Q(running_sum[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNIHBOJ3_S[3]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[4]  (
	.Q(running_sum[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNI5DQD4_S[4]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[5]  (
	.Q(running_sum[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNISHS75_S[5]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \running_sum[6]  (
	.Q(running_sum[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_3_RNIMPU16_S[6]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[1]  (
	.Q(samples_mem[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[1]  (
	.Q(samples_mem_2[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[1]  (
	.Q(samples_mem_1[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[1]  (
	.Q(samples_mem_0[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[1]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[0]  (
	.Q(samples_mem[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[0]  (
	.Q(samples_mem_2[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[0]  (
	.Q(samples_mem_1[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[0]  (
	.Q(samples_mem_0[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[0]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE Data_out_ready_sig (
	.Q(Sigma_Delta_system_0_Data_out_ready),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(filter_state[1]),
	.EN(N_45_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[5]  (
	.Q(samples_mem_2[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[5]  (
	.Q(samples_mem_1[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[5]  (
	.Q(samples_mem_0[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[4]  (
	.Q(samples_mem[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[4]  (
	.Q(samples_mem_2[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[4]  (
	.Q(samples_mem_1[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[4]  (
	.Q(samples_mem_0[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[4]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[3]  (
	.Q(samples_mem[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[3]  (
	.Q(samples_mem_2[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[3]  (
	.Q(samples_mem_1[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[3]  (
	.Q(samples_mem_0[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[3]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[2]  (
	.Q(samples_mem[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[2]  (
	.Q(samples_mem_2[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[2]  (
	.Q(samples_mem_1[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[2]  (
	.Q(samples_mem_0[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[2]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filter_state[0]  (
	.Q(filter_state[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(filter_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \filter_state[1]  (
	.Q(filter_state[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(filter_state[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[7]  (
	.Q(samples_mem[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[7]  (
	.Q(samples_mem_2[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[7]  (
	.Q(samples_mem_1[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[7]  (
	.Q(samples_mem_0[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[7]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[6]  (
	.Q(samples_mem[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_2[6]  (
	.Q(samples_mem_2[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_1[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_1[6]  (
	.Q(samples_mem_1[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_0[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_0[6]  (
	.Q(samples_mem_0[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[6]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  SLE \samples_mem_3[5]  (
	.Q(samples_mem[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(samples_mem_2[5]),
	.EN(filter_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:62
  SLE data_in_ready_last (
	.Q(data_in_ready_last_Z),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:72
  ARI1 \filter_state_RNIV3HB[0]  (
	.FCO(un1_running_sum_1_cry_0_cy),
	.S(filter_state_RNIV3HB_S[0]),
	.Y(filter_state_RNIV3HB_Y[0]),
	.B(filter_state[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \filter_state_RNIV3HB[0] .INIT=20'h45500;
// @15:72
  ARI1 \running_sum_RNI7PI51[0]  (
	.FCO(un1_running_sum_1_cry_0),
	.S(running_sum_RNI7PI51_S[0]),
	.Y(running_sum_RNI7PI51_Y[0]),
	.B(filter_state[0]),
	.C(samples_mem[0]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[0]),
	.A(running_sum[0]),
	.FCI(un1_running_sum_1_cry_0_cy)
);
defparam \running_sum_RNI7PI51[0] .INIT=20'h54EB1;
// @15:72
  ARI1 \running_sum_RNIIHKV1[1]  (
	.FCO(un1_running_sum_1_cry_1),
	.S(running_sum_RNIIHKV1_S[1]),
	.Y(running_sum_RNIIHKV1_Y[1]),
	.B(filter_state[0]),
	.C(samples_mem[1]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[1]),
	.A(running_sum[1]),
	.FCI(un1_running_sum_1_cry_0)
);
defparam \running_sum_RNIIHKV1[1] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNI0DMP2[2]  (
	.FCO(un1_running_sum_1_cry_2),
	.S(samples_mem_3_RNI0DMP2_S[2]),
	.Y(samples_mem_3_RNI0DMP2_Y[2]),
	.B(filter_state[0]),
	.C(samples_mem[2]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[2]),
	.A(running_sum[2]),
	.FCI(un1_running_sum_1_cry_1)
);
defparam \samples_mem_3_RNI0DMP2[2] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNIHBOJ3[3]  (
	.FCO(un1_running_sum_1_cry_3),
	.S(samples_mem_3_RNIHBOJ3_S[3]),
	.Y(samples_mem_3_RNIHBOJ3_Y[3]),
	.B(filter_state[0]),
	.C(samples_mem[3]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[3]),
	.A(running_sum[3]),
	.FCI(un1_running_sum_1_cry_2)
);
defparam \samples_mem_3_RNIHBOJ3[3] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNI5DQD4[4]  (
	.FCO(un1_running_sum_1_cry_4),
	.S(samples_mem_3_RNI5DQD4_S[4]),
	.Y(samples_mem_3_RNI5DQD4_Y[4]),
	.B(filter_state[0]),
	.C(samples_mem[4]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[4]),
	.A(running_sum[4]),
	.FCI(un1_running_sum_1_cry_3)
);
defparam \samples_mem_3_RNI5DQD4[4] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNISHS75[5]  (
	.FCO(un1_running_sum_1_cry_5),
	.S(samples_mem_3_RNISHS75_S[5]),
	.Y(samples_mem_3_RNISHS75_Y[5]),
	.B(filter_state[0]),
	.C(samples_mem[5]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[5]),
	.A(running_sum[5]),
	.FCI(un1_running_sum_1_cry_4)
);
defparam \samples_mem_3_RNISHS75[5] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNIMPU16[6]  (
	.FCO(un1_running_sum_1_cry_6),
	.S(samples_mem_3_RNIMPU16_S[6]),
	.Y(samples_mem_3_RNIMPU16_Y[6]),
	.B(filter_state[0]),
	.C(samples_mem[6]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[6]),
	.A(running_sum[6]),
	.FCI(un1_running_sum_1_cry_5)
);
defparam \samples_mem_3_RNIMPU16[6] .INIT=20'h54EB1;
// @15:72
  ARI1 \samples_mem_3_RNIJ41S6[7]  (
	.FCO(un1_running_sum_1_cry_7),
	.S(samples_mem_3_RNIJ41S6_S[7]),
	.Y(samples_mem_3_RNIJ41S6_Y[7]),
	.B(filter_state[0]),
	.C(samples_mem[7]),
	.D(Sigma_Delta_LVDS_ADC_0_Data_out_0[7]),
	.A(running_sum[7]),
	.FCI(un1_running_sum_1_cry_6)
);
defparam \samples_mem_3_RNIJ41S6[7] .INIT=20'h54EB1;
// @15:72
  ARI1 \running_sum_RNO[9]  (
	.FCO(running_sum_RNO_FCO[9]),
	.S(running_sum_RNO_S[9]),
	.Y(running_sum_RNO_Y[9]),
	.B(filter_state[0]),
	.C(running_sum[9]),
	.D(GND),
	.A(VCC),
	.FCI(un1_running_sum_1_cry_8)
);
defparam \running_sum_RNO[9] .INIT=20'h49900;
// @15:72
  ARI1 \running_sum_RNI8HLA7[8]  (
	.FCO(un1_running_sum_1_cry_8),
	.S(running_sum_RNI8HLA7_S[8]),
	.Y(running_sum_RNI8HLA7_Y[8]),
	.B(filter_state[0]),
	.C(GND),
	.D(GND),
	.A(running_sum[8]),
	.FCI(un1_running_sum_1_cry_7)
);
defparam \running_sum_RNI8HLA7[8] .INIT=20'h5AA55;
// @15:80
  CFG2 un6_data_in_ready_last (
	.A(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.B(data_in_ready_last_Z),
	.Y(un6_data_in_ready_last_i)
);
defparam un6_data_in_ready_last.INIT=4'h2;
// @15:72
  CFG3 \filter_state_ns_0_a2[0]  (
	.A(filter_state[0]),
	.B(un6_data_in_ready_last_i),
	.C(filter_state[1]),
	.Y(filter_state_ns[0])
);
defparam \filter_state_ns_0_a2[0] .INIT=8'h04;
// @15:72
  CFG2 Data_out_ready_sig_RNO (
	.A(un6_data_in_ready_last_i),
	.B(filter_state[1]),
	.Y(N_45_i)
);
defparam Data_out_ready_sig_RNO.INIT=4'hE;
// @15:72
  CFG2 un6_data_in_ready_last_RNIV6JF (
	.A(un6_data_in_ready_last_i),
	.B(filter_state[0]),
	.Y(N_46_i)
);
defparam un6_data_in_ready_last_RNIV6JF.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Averaging_Filter */

module timer (
  sample_CLK,
  FCCC_C1_0_GL0,
  Board_LEDs_net_0_i_i
)
;
output sample_CLK ;
input FCCC_C1_0_GL0 ;
input Board_LEDs_net_0_i_i ;
wire sample_CLK ;
wire FCCC_C1_0_GL0 ;
wire Board_LEDs_net_0_i_i ;
wire [1:0] counter;
wire [0:0] counter_i;
wire [1:1] counter_RNO;
wire VCC ;
wire GND ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @16:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(counter_RNO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:47
  SLE timer_clock_out_sig (
	.Q(sample_CLK),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(counter[0]),
	.EN(counter[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:61
  CFG2 \counter_RNO[1]  (
	.A(counter[0]),
	.B(counter[1]),
	.Y(counter_RNO[1])
);
defparam \counter_RNO[1] .INIT=4'h6;
//@20:77
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timer */

module Sigma_Delta_LVDS_ADC (
  Board_MOD_c_0,
  Sigma_Delta_LVDS_ADC_0_Data_out_0,
  INBUF_DIFF_0_Y,
  Board_LEDs_net_0,
  Sigma_Delta_LVDS_ADC_0_Data_Ready,
  FCCC_C1_0_GL0,
  Board_LEDs_net_0_i_i
)
;
output Board_MOD_c_0 ;
output [7:0] Sigma_Delta_LVDS_ADC_0_Data_out_0 ;
input INBUF_DIFF_0_Y ;
input Board_LEDs_net_0 ;
output Sigma_Delta_LVDS_ADC_0_Data_Ready ;
input FCCC_C1_0_GL0 ;
input Board_LEDs_net_0_i_i ;
wire Board_MOD_c_0 ;
wire INBUF_DIFF_0_Y ;
wire Board_LEDs_net_0 ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire FCCC_C1_0_GL0 ;
wire Board_LEDs_net_0_i_i ;
wire [7:0] pulse_accumulator_Z;
wire [7:0] pulse_accumulator_s;
wire [7:0] sample_counter;
wire [7:0] sample_counter_s;
wire [6:0] pulse_accumulator_cry;
wire [0:0] pulse_accumulator_RNIKJI11_Y;
wire [1:1] pulse_accumulator_RNIIM012_Y;
wire [2:2] pulse_accumulator_RNIHQE03_Y;
wire [3:3] pulse_accumulator_RNIHVSV3_Y;
wire [4:4] pulse_accumulator_RNII5BV4_Y;
wire [5:5] pulse_accumulator_RNIKCPU5_Y;
wire [7:7] pulse_accumulator_RNO_FCO;
wire [7:7] pulse_accumulator_RNO_Y;
wire [6:6] pulse_accumulator_RNINK7U6_Y;
wire [0:0] sample_counter_cry_cy_S;
wire [0:0] sample_counter_cry_cy_Y;
wire [6:0] sample_counter_cry;
wire [6:0] sample_counter_cry_Y;
wire [7:7] sample_counter_s_FCO;
wire [7:7] sample_counter_s_Y;
wire VCC ;
wire pulse_accumulator_0_sqmuxa_Z ;
wire GND ;
wire data_ready_sig_2_iv_i ;
wire un3_sample_clk_last ;
wire startup_delay_fin_Z ;
wire sample_CLK_last_Z ;
wire sample_CLK ;
wire analog_FF_3 ;
wire pulse_accumulator_lcry_cy ;
wire un7_sample_clk_last_5_RNI54VE_S ;
wire un7_sample_clk_last_5_RNI54VE_Y ;
wire un7_sample_clk_last ;
wire pulse_accumulator ;
wire un7_sample_clk_last_5_RNISL3H_S ;
wire un7_sample_clk_last_5_RNISL3H_Y ;
wire sample_counter_cry_cy ;
wire un7_sample_clk_last_5_3 ;
wire un7_sample_clk_last_5_4 ;
// @20:111
  SLE \pwm_quantized_value[0]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[0]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[1]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[1]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[2]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[2]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[3]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[3]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[4]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[4]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[5]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[5]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[6]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[6]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pwm_quantized_value[7]  (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_out_0[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_Z[7]),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE data_ready_sig (
	.Q(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(data_ready_sig_2_iv_i),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE startup_delay_fin (
	.Q(startup_delay_fin_Z),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(VCC),
	.EN(pulse_accumulator_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE sample_CLK_last (
	.Q(sample_CLK_last_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_CLK),
	.EN(Board_LEDs_net_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:94
  SLE analog_FF (
	.Q(Board_MOD_c_0),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(sample_CLK),
	.D(analog_FF_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[0]  (
	.Q(pulse_accumulator_Z[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[0]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[1]  (
	.Q(pulse_accumulator_Z[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[1]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[2]  (
	.Q(pulse_accumulator_Z[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[2]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[3]  (
	.Q(pulse_accumulator_Z[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[3]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[4]  (
	.Q(pulse_accumulator_Z[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[4]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[5]  (
	.Q(pulse_accumulator_Z[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[5]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[6]  (
	.Q(pulse_accumulator_Z[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[6]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \pulse_accumulator[7]  (
	.Q(pulse_accumulator_Z[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(pulse_accumulator_s[7]),
	.EN(un3_sample_clk_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[0]  (
	.Q(sample_counter[0]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[0]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[1]  (
	.Q(sample_counter[1]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[1]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[2]  (
	.Q(sample_counter[2]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[2]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[3]  (
	.Q(sample_counter[3]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[3]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[4]  (
	.Q(sample_counter[4]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[4]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[5]  (
	.Q(sample_counter[5]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[5]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[6]  (
	.Q(sample_counter[6]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[6]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \sample_counter[7]  (
	.Q(sample_counter[7]),
	.ADn(VCC),
	.ALn(Board_LEDs_net_0_i_i),
	.CLK(FCCC_C1_0_GL0),
	.D(sample_counter_s[7]),
	.EN(sample_CLK),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:109
  ARI1 \p_the_quantization_stuff.un7_sample_clk_last_5_RNI54VE  (
	.FCO(pulse_accumulator_lcry_cy),
	.S(un7_sample_clk_last_5_RNI54VE_S),
	.Y(un7_sample_clk_last_5_RNI54VE_Y),
	.B(Board_MOD_c_0),
	.C(un7_sample_clk_last),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_RNI54VE .INIT=20'h4DD00;
// @21:109
  ARI1 \p_the_quantization_stuff.un7_sample_clk_last_5_RNISL3H  (
	.FCO(pulse_accumulator),
	.S(un7_sample_clk_last_5_RNISL3H_S),
	.Y(un7_sample_clk_last_5_RNISL3H_Y),
	.B(un7_sample_clk_last),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_lcry_cy)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_RNISL3H .INIT=20'h45500;
// @21:109
  ARI1 \pulse_accumulator_RNIKJI11[0]  (
	.FCO(pulse_accumulator_cry[0]),
	.S(pulse_accumulator_s[0]),
	.Y(pulse_accumulator_RNIKJI11_Y[0]),
	.B(pulse_accumulator_Z[0]),
	.C(un7_sample_clk_last),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator)
);
defparam \pulse_accumulator_RNIKJI11[0] .INIT=20'h42200;
// @21:109
  ARI1 \pulse_accumulator_RNIIM012[1]  (
	.FCO(pulse_accumulator_cry[1]),
	.S(pulse_accumulator_s[1]),
	.Y(pulse_accumulator_RNIIM012_Y[1]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[0])
);
defparam \pulse_accumulator_RNIIM012[1] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNIHQE03[2]  (
	.FCO(pulse_accumulator_cry[2]),
	.S(pulse_accumulator_s[2]),
	.Y(pulse_accumulator_RNIHQE03_Y[2]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[1])
);
defparam \pulse_accumulator_RNIHQE03[2] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNIHVSV3[3]  (
	.FCO(pulse_accumulator_cry[3]),
	.S(pulse_accumulator_s[3]),
	.Y(pulse_accumulator_RNIHVSV3_Y[3]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[2])
);
defparam \pulse_accumulator_RNIHVSV3[3] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNII5BV4[4]  (
	.FCO(pulse_accumulator_cry[4]),
	.S(pulse_accumulator_s[4]),
	.Y(pulse_accumulator_RNII5BV4_Y[4]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[3])
);
defparam \pulse_accumulator_RNII5BV4[4] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNIKCPU5[5]  (
	.FCO(pulse_accumulator_cry[5]),
	.S(pulse_accumulator_s[5]),
	.Y(pulse_accumulator_RNIKCPU5_Y[5]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[4])
);
defparam \pulse_accumulator_RNIKCPU5[5] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNO[7]  (
	.FCO(pulse_accumulator_RNO_FCO[7]),
	.S(pulse_accumulator_s[7]),
	.Y(pulse_accumulator_RNO_Y[7]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[6])
);
defparam \pulse_accumulator_RNO[7] .INIT=20'h48800;
// @21:109
  ARI1 \pulse_accumulator_RNINK7U6[6]  (
	.FCO(pulse_accumulator_cry[6]),
	.S(pulse_accumulator_s[6]),
	.Y(pulse_accumulator_RNINK7U6_Y[6]),
	.B(un7_sample_clk_last_5_RNISL3H_Y),
	.C(pulse_accumulator_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(pulse_accumulator_cry[5])
);
defparam \pulse_accumulator_RNINK7U6[6] .INIT=20'h48800;
// @20:111
  ARI1 \sample_counter_cry_cy[0]  (
	.FCO(sample_counter_cry_cy),
	.S(sample_counter_cry_cy_S[0]),
	.Y(sample_counter_cry_cy_Y[0]),
	.B(sample_CLK_last_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \sample_counter_cry_cy[0] .INIT=20'h45500;
// @20:111
  ARI1 \sample_counter_cry[0]  (
	.FCO(sample_counter_cry[0]),
	.S(sample_counter_s[0]),
	.Y(sample_counter_cry_Y[0]),
	.B(sample_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry_cy)
);
defparam \sample_counter_cry[0] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[1]  (
	.FCO(sample_counter_cry[1]),
	.S(sample_counter_s[1]),
	.Y(sample_counter_cry_Y[1]),
	.B(sample_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[0])
);
defparam \sample_counter_cry[1] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[2]  (
	.FCO(sample_counter_cry[2]),
	.S(sample_counter_s[2]),
	.Y(sample_counter_cry_Y[2]),
	.B(sample_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[1])
);
defparam \sample_counter_cry[2] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[3]  (
	.FCO(sample_counter_cry[3]),
	.S(sample_counter_s[3]),
	.Y(sample_counter_cry_Y[3]),
	.B(sample_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[2])
);
defparam \sample_counter_cry[3] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[4]  (
	.FCO(sample_counter_cry[4]),
	.S(sample_counter_s[4]),
	.Y(sample_counter_cry_Y[4]),
	.B(sample_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[3])
);
defparam \sample_counter_cry[4] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[5]  (
	.FCO(sample_counter_cry[5]),
	.S(sample_counter_s[5]),
	.Y(sample_counter_cry_Y[5]),
	.B(sample_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[4])
);
defparam \sample_counter_cry[5] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_s[7]  (
	.FCO(sample_counter_s_FCO[7]),
	.S(sample_counter_s[7]),
	.Y(sample_counter_s_Y[7]),
	.B(sample_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[6])
);
defparam \sample_counter_s[7] .INIT=20'h4AA00;
// @20:111
  ARI1 \sample_counter_cry[6]  (
	.FCO(sample_counter_cry[6]),
	.S(sample_counter_s[6]),
	.Y(sample_counter_cry_Y[6]),
	.B(sample_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(sample_counter_cry[5])
);
defparam \sample_counter_cry[6] .INIT=20'h4AA00;
// @20:136
  CFG3 pulse_accumulator_0_sqmuxa (
	.A(sample_CLK),
	.B(un7_sample_clk_last),
	.C(sample_CLK_last_Z),
	.Y(pulse_accumulator_0_sqmuxa_Z)
);
defparam pulse_accumulator_0_sqmuxa.INIT=8'h08;
// @20:122
  CFG2 \p_the_quantization_stuff.un7_sample_clk_last_5_3  (
	.A(sample_counter[6]),
	.B(sample_counter[7]),
	.Y(un7_sample_clk_last_5_3)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_3 .INIT=4'h8;
// @20:121
  CFG2 \p_the_quantization_stuff.un3_sample_clk_last  (
	.A(sample_CLK),
	.B(sample_CLK_last_Z),
	.Y(un3_sample_clk_last)
);
defparam \p_the_quantization_stuff.un3_sample_clk_last .INIT=4'h2;
// @20:97
  CFG2 \p_lets_make_a_FF.analog_FF_3  (
	.A(INBUF_DIFF_0_Y),
	.B(startup_delay_fin_Z),
	.Y(analog_FF_3)
);
defparam \p_lets_make_a_FF.analog_FF_3 .INIT=4'h8;
// @20:122
  CFG4 \p_the_quantization_stuff.un7_sample_clk_last_5_4  (
	.A(sample_counter[3]),
	.B(sample_counter[2]),
	.C(sample_counter[1]),
	.D(sample_counter[0]),
	.Y(un7_sample_clk_last_5_4)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5_4 .INIT=16'h8000;
// @20:122
  CFG4 \p_the_quantization_stuff.un7_sample_clk_last_5  (
	.A(sample_counter[4]),
	.B(sample_counter[5]),
	.C(un7_sample_clk_last_5_4),
	.D(un7_sample_clk_last_5_3),
	.Y(un7_sample_clk_last)
);
defparam \p_the_quantization_stuff.un7_sample_clk_last_5 .INIT=16'h8000;
// @20:111
  CFG3 \p_the_quantization_stuff.data_ready_sig_2_iv_i  (
	.A(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.B(un7_sample_clk_last),
	.C(startup_delay_fin_Z),
	.Y(data_ready_sig_2_iv_i)
);
defparam \p_the_quantization_stuff.data_ready_sig_2_iv_i .INIT=8'h32;
// @20:77
  timer Sample_CLK_timer (
	.sample_CLK(sample_CLK),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sigma_Delta_LVDS_ADC */

module Sigma_Delta_system (
  Board_MOD_c_0,
  Sigma_Delta_system_0_Data_out,
  Board_LEDs_net_0,
  Board_LEDs_net_0_i_i,
  FCCC_C1_0_GL0,
  Sigma_Delta_system_0_Data_out_ready,
  PADP,
  PADN
)
;
output Board_MOD_c_0 ;
output [7:0] Sigma_Delta_system_0_Data_out ;
input Board_LEDs_net_0 ;
input Board_LEDs_net_0_i_i ;
input FCCC_C1_0_GL0 ;
output Sigma_Delta_system_0_Data_out_ready ;
input PADP ;
input PADN ;
wire Board_MOD_c_0 ;
wire Board_LEDs_net_0 ;
wire Board_LEDs_net_0_i_i ;
wire FCCC_C1_0_GL0 ;
wire Sigma_Delta_system_0_Data_out_ready ;
wire PADP ;
wire PADN ;
wire [7:0] Sigma_Delta_LVDS_ADC_0_Data_out_0;
wire INBUF_DIFF_0_Y ;
wire Sigma_Delta_LVDS_ADC_0_Data_Ready ;
wire GND ;
wire VCC ;
// @21:100
  INBUF_DIFF INBUF_DIFF_0 (
	.Y(INBUF_DIFF_0_Y),
	.PADN(PADN),
	.PADP(PADP)
);
// @21:83
  Averaging_Filter Averaging_Filter_0 (
	.Sigma_Delta_LVDS_ADC_0_Data_out_0(Sigma_Delta_LVDS_ADC_0_Data_out_0[7:0]),
	.Sigma_Delta_system_0_Data_out(Sigma_Delta_system_0_Data_out[7:0]),
	.Sigma_Delta_LVDS_ADC_0_Data_Ready(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.Sigma_Delta_system_0_Data_out_ready(Sigma_Delta_system_0_Data_out_ready),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i)
);
// @21:109
  Sigma_Delta_LVDS_ADC Sigma_Delta_LVDS_ADC_0 (
	.Board_MOD_c_0(Board_MOD_c_0),
	.Sigma_Delta_LVDS_ADC_0_Data_out_0(Sigma_Delta_LVDS_ADC_0_Data_out_0[7:0]),
	.INBUF_DIFF_0_Y(INBUF_DIFF_0_Y),
	.Board_LEDs_net_0(Board_LEDs_net_0),
	.Sigma_Delta_LVDS_ADC_0_Data_Ready(Sigma_Delta_LVDS_ADC_0_Data_Ready),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sigma_Delta_system */

module Sigma_Delta_test_sd (
  DEVRST_N,
  PADN,
  PADP,
  Board_J9,
  Board_LEDs,
  Board_MOD
)
;
input DEVRST_N ;
input PADN ;
input PADP ;
output Board_J9 ;
output [7:0] Board_LEDs ;
output [3:0] Board_MOD ;
wire DEVRST_N ;
wire PADN ;
wire PADP ;
wire Board_J9 ;
wire [7:0] Pixelbar_Creator_0_Pixel_bar_out;
wire [7:0] Sigma_Delta_system_0_Data_out;
wire [7:0] Board_LEDs_c;
wire [3:3] Board_MOD_c;
wire OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C1_0_GL0 ;
wire FCCC_C1_0_GL1 ;
wire FCCC_C1_0_LOCK ;
wire Sigma_Delta_system_0_Data_out_ready ;
wire GND ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire VCC ;
wire Board_LEDs_net_0 ;
wire Board_LEDs_net_0_i_i ;
wire SYSRESET_0_Z ;
  CLKINT SYSRESET_0_RNIHNV1 (
	.Y(SYSRESET_0_POWER_ON_RESET_N),
	.A(SYSRESET_0_Z)
);
// @22:25
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(Board_MOD_c[3])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(Board_LEDs_c[0])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(Board_LEDs_c[1])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(Board_LEDs_c[2])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(Board_LEDs_c[3])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(Board_LEDs_c[4])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(Board_LEDs_c[5])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(Board_LEDs_c[6])
);
// @22:26
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(Board_LEDs_c[7])
);
// @22:27
  OUTBUF \Board_MOD_obuf[0]  (
	.PAD(Board_MOD[0]),
	.D(Board_MOD_c[3])
);
// @22:27
  OUTBUF \Board_MOD_obuf[1]  (
	.PAD(Board_MOD[1]),
	.D(Board_MOD_c[3])
);
// @22:27
  OUTBUF \Board_MOD_obuf[2]  (
	.PAD(Board_MOD[2]),
	.D(Board_MOD_c[3])
);
// @22:27
  OUTBUF \Board_MOD_obuf[3]  (
	.PAD(Board_MOD[3]),
	.D(Board_MOD_c[3])
);
// @22:231
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_Z),
	.DEVRST_N(DEVRST_N)
);
// @22:152
  FCCC_C1 FCCC_C1_0 (
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.FCCC_C1_0_GL1(FCCC_C1_0_GL1),
	.FCCC_C1_0_LOCK(FCCC_C1_0_LOCK),
	.OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @22:162
  LED_inverter_dimmer LED_inverter_dimmer_0 (
	.Board_LEDs_c(Board_LEDs_c[7:0]),
	.Pixelbar_Creator_0_Pixel_bar_out(Pixelbar_Creator_0_Pixel_bar_out[7:0]),
	.FCCC_C1_0_GL1(FCCC_C1_0_GL1)
);
// @22:171
  OSC_C1 OSC_C1_0 (
	.OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @22:177
  Pixelbar_Creator Pixelbar_Creator_0 (
	.Sigma_Delta_system_0_Data_out(Sigma_Delta_system_0_Data_out[7:0]),
	.Pixelbar_Creator_0_Pixel_bar_out(Pixelbar_Creator_0_Pixel_bar_out[7:0]),
	.Sigma_Delta_system_0_Data_out_ready(Sigma_Delta_system_0_Data_out_ready),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i)
);
// @22:203
  Power_On_Reset_Delay Power_On_Reset_Delay_0 (
	.Board_LEDs_net_0(Board_LEDs_net_0),
	.FCCC_C1_0_LOCK(FCCC_C1_0_LOCK),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.SYSRESET_0_POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i)
);
// @22:218
  Sigma_Delta_system Sigma_Delta_system_0 (
	.Board_MOD_c_0(Board_MOD_c[3]),
	.Sigma_Delta_system_0_Data_out(Sigma_Delta_system_0_Data_out[7:0]),
	.Board_LEDs_net_0(Board_LEDs_net_0),
	.Board_LEDs_net_0_i_i(Board_LEDs_net_0_i_i),
	.FCCC_C1_0_GL0(FCCC_C1_0_GL0),
	.Sigma_Delta_system_0_Data_out_ready(Sigma_Delta_system_0_Data_out_ready),
	.PADP(PADP),
	.PADN(PADN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Sigma_Delta_test_sd */

