Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.24-s038_1, built Mon Apr 15 2019
Options: -files trader_synth.tcl -log trader_synth.log 
Date:    Tue Jan 07 02:59:11 2025
Host:    student04 (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz 20480KB) (32654732KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (39 seconds elapsed).

#@ Processing -files option
@genus 1> source trader_synth.tcl
#@ Begin verbose source trader_synth.tcl
@file(trader_synth.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
cpu MHz		: 2621.154
cpu MHz		: 2609.619
cpu MHz		: 2378.265
cpu MHz		: 2727.282
cpu MHz		: 2540.277
cpu MHz		: 2550.274
cpu MHz		: 2897.625
cpu MHz		: 2572.961
cpu MHz		: 2988.757
cpu MHz		: 2994.396
cpu MHz		: 2801.623
cpu MHz		: 2993.756
cpu MHz		: 2864.428
cpu MHz		: 2911.083
cpu MHz		: 2789.190
cpu MHz		: 2861.865
cpu MHz		: 2700.238
cpu MHz		: 2681.524
cpu MHz		: 2804.827
cpu MHz		: 2616.156
cpu MHz		: 2828.283
cpu MHz		: 2835.205
cpu MHz		: 2799.700
cpu MHz		: 2805.981
cpu MHz		: 3002.087
cpu MHz		: 3000.805
cpu MHz		: 2959.020
cpu MHz		: 2856.866
cpu MHz		: 2799.957
cpu MHz		: 2956.201
cpu MHz		: 2859.814
cpu MHz		: 2801.751
@file(trader_synth.tcl) 8: puts "Hostname : [info hostname]"
Hostname : student04.cse.nd.edu
@file(trader_synth.tcl) 15: set DESIGN day_trading
@file(trader_synth.tcl) 16: set GEN_EFF medium
@file(trader_synth.tcl) 17: set MAP_OPT_EFF high
@file(trader_synth.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(trader_synth.tcl) 19: set _OUTPUTS_PATH trader_outputs_${DATE}
@file(trader_synth.tcl) 20: set _REPORTS_PATH trader_reports_${DATE}
@file(trader_synth.tcl) 21: set _LOG_PATH trader_logs_${DATE}
@file(trader_synth.tcl) 22: exec mkdir -p $_LOG_PATH
@file(trader_synth.tcl) 24: set_db / .init_lib_search_path {.} 
  Setting attribute of root '/': 'init_lib_search_path' = .
@file(trader_synth.tcl) 25: set_db / .script_search_path {.} 
  Setting attribute of root '/': 'script_search_path' = .
@file(trader_synth.tcl) 26: set_db / .init_hdl_search_path {.} 
  Setting attribute of root '/': 'init_hdl_search_path' = .
@file(trader_synth.tcl) 35: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(trader_synth.tcl) 42: read_libs muddlib.lib

Threads Configured:3
Warning : Invalid value specified. [LBR-531]
        : Illegal value '1v' defined for attribute 'voltage_unit'. The attribute will be ignored. (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 15)
        : Invalid value found for the attribute. Correct as per Liberty syntax.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'fudge' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 85)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'cap' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 90)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'res' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 92)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_10k' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 97)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_top' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 98)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_5k' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 102)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_2k' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 103)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_1k' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 104)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_500' encountered. Ignoring (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 105)
Info    : Missing library level attribute. [LBR-516]
        : 'voltage_unit' unit not found in the library. Assuming '1 V'  (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 8)
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/muddlib.lib, Line 8)

  Message Summary for Library muddlib.lib:
  ****************************************
  Invalid value specified. [LBR-531]: 1
  Missing library level attribute. [LBR-516]: 2
  An unsupported construct was detected in this library. [LBR-40]: 9
  ****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 5.000000, 25.000000) in library 'muddlib.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
@file(trader_synth.tcl) 43: read_physical -lef muddlib.lef
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'mux2_c_1x' has non-zero origin (-8399, 0).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'latch_c_1x' has non-zero origin (3000, 0).

  According to lef_library, there are total 3 routing layers [ V(1) / H(2) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'c' and 's' in libcell 'fulladder'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'b' and 's' in libcell 'fulladder'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'a' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'a' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'a' and 's' in libcell 'fulladder'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 's' and 'y' in libcell 'mux2_c_1x'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
@file(trader_synth.tcl) 55: read_hdl day_trading.v -language v2001
            Reading Verilog file 'day_trading.v'
@file(trader_synth.tcl) 56: elaborate $DESIGN
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'day_trading' from file 'day_trading.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'day_trading' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'next_state_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day1_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day2_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day3_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'owned_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'trend_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'action_out_combinational' in module 'day_trading' in file 'day_trading.v' on line 43.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'next_state_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day1_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day2_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'day3_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'owned_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'trend_master' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'day1' in module 'day_trading' in file 'day_trading.v' on line 64.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'day2' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'day3' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'owned' in module 'day_trading' in file 'day_trading.v' on line 64.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'trend' in module 'day_trading' in file 'day_trading.v' on line 64.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'action_out' in file 'day_trading.v' on line 43, column 1.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'next_state_master' in file 'day_trading.v' on line 43, column 32.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'day1_master' in file 'day_trading.v' on line 43, column 26.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'day2_master' in file 'day_trading.v' on line 43, column 39.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'day3_master' in file 'day_trading.v' on line 43, column 52.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'owned_master' in file 'day_trading.v' on line 43, column 21.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'trend_master' in file 'day_trading.v' on line 43, column 27.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'current_state_slave' in file 'day_trading.v' on line 64, column 34.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'day_trading'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             9             45                                      elaborate
@file(trader_synth.tcl) 57: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(trader_synth.tcl) 58: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:18 (Jan07) |  133.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:03(00:00:32) | 100.0(100.0) |    2:59:50 (Jan07) |  151.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(trader_synth.tcl) 62: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'day_trading'

No empty modules in design 'day_trading'

  Done Checking the design.
@file(trader_synth.tcl) 68: read_sdc constraints.sdc
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named 'ph1' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '12' of the SDC file 'constraints.sdc': if {  $virtual == 0 } {
   create_clock -period $myPeriod_ns $myClk
} else {
   create_clock -period $myPeriod_ns -name $myClk
}.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named 'ph1' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '31' of the SDC file 'constraints.sdc': if {  $virtual == 0 } {
    set_input_delay $myInDelay_ns -clock $myClk [all_inputs]  } else {
    set_input_delay $myInDelay_ns -clock $myClk  [remove_from_collection [all_inputs] $myClk]
}.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named 'ph1' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '37' of the SDC file 'constraints.sdc': set_output_delay $myOutDelay_ns -clock $myClk [all_outputs].
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_fix_hold'
        : The 'read_sdc' command encountered a problem while trying to evaluate a command in the SDC file.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '43' of the SDC file 'constraints.sdc': invalid command name 'set_fix_hold'.
Warning : Unsupported SDC command. [SDC-200] [set_fix_multiple_port_nets]
        : The 'set_fix_multiple_port_nets' command on line '48' of the SDC file 'constraints.sdc' is not supported.
        : The current version of Genus does not support this SDC command and ignores it. However, future versions may be enhanced to support this command. This SDC command will be added to the Tcl variable $::dc::sdc_unsupported_commands_write_sdc. The contents of this variable will be written out during write_sdc.
            Reading file '/escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      0 , failed      1 (runtime  0.00)
 "load_of"                  - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_fix_multiple_port_nets" - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 3
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(trader_synth.tcl) 69: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 0
@file(trader_synth.tcl) 72: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory trader_outputs_Jan07-02:59:50
@file(trader_synth.tcl) 77: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory trader_reports_Jan07-02:59:50
@file(trader_synth.tcl) 95: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(trader_synth.tcl) 96: syn_generic
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'day_trading' to generic gates using 'medium' effort.
  Setting attribute of design 'day_trading': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'day_trading'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'day_trading'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing cmp6_unsigned_8...
      Timing gt_leq_unsigned_64...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in day_trading':
	  (lt_132_68, gt_129_68)
	  (gt_133_39, lt_125_62)
	  (lt_125_33, gt_127_38)
	  (lt_130_68, gt_127_67)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in day_trading':
	  (lt_132_68, gt_129_68)
	  (gt_133_39, lt_125_62)
	  (lt_125_33, gt_127_38)
	  (lt_130_68, gt_127_67)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in day_trading':
	  (lt_132_68, gt_129_68)
	  (gt_133_39, lt_125_62)
	  (lt_125_33, gt_127_38)
	  (lt_130_68, gt_127_67)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in day_trading':
	  (lt_132_68, gt_129_68)
	  (gt_133_39, lt_125_62)
	  (lt_125_33, gt_127_38)
	  (lt_130_68, gt_127_67)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(4), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'day_trading'.
      Removing temporary intermediate hierarchies under day_trading
              Optimizing muxes in design 'day_trading'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
      Mapping 'day_trading'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[15]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'action_out_reg[4]'. The constant is '0'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[4]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[5]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[6]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[7]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[8]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[9]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[10]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[11]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[12]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[13]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[14]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'action_out_reg[15]'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) day_trading...
            Starting partial collapsing (xors only) day_trading
            Finished partial collapsing.
            Starting partial collapsing  day_trading
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) day_trading
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 1.9698510000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) | 100.0(100.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) | 100.0(100.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       410    159920       151
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       235     71739       215
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'day_trading' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              3                                      syn_generic
@file(trader_synth.tcl) 97: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(trader_synth.tcl) 98: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:18 (Jan07) |  133.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:03(00:00:32) |  60.4( 91.4) |    2:59:50 (Jan07) |  151.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  39.6(  8.6) |    2:59:53 (Jan07) |  215.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(trader_synth.tcl) 99: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(trader_synth.tcl) 100: write_snapshot -outdir $_REPORTS_PATH -tag generic


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     72,424
Total Cell Area:               72,424
Leaf Instances:                   235
Total Instances:                  235
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05
Real Runtime (h:m:s):        00:00:35
CPU  Elapsed (h:m:s):        00:00:12
Real Elapsed (h:m:s):        00:00:37
Memory (MB):                   623.72
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:35
Total Memory (MB):     623.72
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'day_trading'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:day_trading has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Error   : Could not perform a meaningful RTL power analysis. [PA-9] [::legacy::get_attribute]
        : The library has no usable flops.
        : Make sure that you have a library that contains the above specified cell or cells to create power models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. In this case, use 'set_attribute preserve false <libcell>' and 'set_attribute avoid false <libcell>' to make the cell usable.
Finished exporting design database to file 'trader_reports_Jan07-02:59:50/generic_day_trading.db' for 'day_trading' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(trader_synth.tcl) 101: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     72,424
Total Cell Area:               72,424
Leaf Instances:                   235
Total Instances:                  235
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05
Real Runtime (h:m:s):        00:00:35
CPU  Elapsed (h:m:s):        00:00:12
Real Elapsed (h:m:s):        00:00:37
Memory (MB):                   623.72
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:35
Total Memory (MB):     623.72
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(trader_synth.tcl) 112: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(trader_synth.tcl) 113: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'day_trading' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) | 100.0(100.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) | 100.0(100.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
      Mapping 'day_trading'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) day_trading...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) day_trading
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Restructuring (delay-based) day_trading...
          Done restructuring (delay-based) day_trading
        Optimizing component day_trading...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               113832        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              113832        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.8171990000000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/day_trading/fv_map.fv.json' for netlist 'fv/day_trading/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/day_trading/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:day_trading ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                113832        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               113832        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                 113832        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:50 (Jan07) |  151.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  70.7( 75.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:53 (Jan07) |  215.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  29.3( 25.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:54 (Jan07) |  215.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       235     71739       215
##>M:Pre Cleanup                        0         -         -       235     71739       215
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       198     61365       215
##>M:Const Prop                         0         -         0       198     61365       215
##>M:Cleanup                            0         -         0       198     61365       215
##>M:MBCI                               0         -         -       198     61365       215
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'day_trading'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_map
@file(trader_synth.tcl) 114: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(trader_synth.tcl) 115: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:18 (Jan07) |  133.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:03(00:00:32) |  51.8( 88.9) |    2:59:50 (Jan07) |  151.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  34.0(  8.3) |    2:59:53 (Jan07) |  215.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  14.1(  2.8) |    2:59:54 (Jan07) |  215.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(trader_synth.tcl) 116: write_snapshot -outdir $_REPORTS_PATH -tag map


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     72,424          61,366
Total Cell Area:               72,424          61,366
Leaf Instances:                   235             198
Total Instances:                  235             198
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01
Real Runtime (h:m:s):        00:00:35        00:00:01
CPU  Elapsed (h:m:s):        00:00:12        00:00:13
Real Elapsed (h:m:s):        00:00:37        00:00:38
Memory (MB):                   623.72          624.54
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:36
Total Memory (MB):     624.54
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'day_trading'.
        : Use 'report timing -lint' for more information.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Finished exporting design database to file 'trader_reports_Jan07-02:59:50/map_day_trading.db' for 'day_trading' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(trader_synth.tcl) 117: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     72,424          61,366
Total Cell Area:               72,424          61,366
Leaf Instances:                   235             198
Total Instances:                  235             198
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01
Real Runtime (h:m:s):        00:00:35        00:00:01
CPU  Elapsed (h:m:s):        00:00:12        00:00:13
Real Elapsed (h:m:s):        00:00:37        00:00:38
Memory (MB):                   623.72          624.54
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:36
Total Memory (MB):     624.54
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(trader_synth.tcl) 118: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(trader_synth.tcl) 122: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'trader_outputs_Jan07-02:59:50/rtl2intermediate.lec.do'.
@file(trader_synth.tcl) 134: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(trader_synth.tcl) 135: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'day_trading' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                113832        0         0         0        0
 const_prop               113832        0         0         0        0
 simp_cc_inputs           113499        0         0         0        0
 hi_fo_buf                113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        0 /       14 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 113499        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'day_trading'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_opt
@file(trader_synth.tcl) 136: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     72,424          61,366          61,625
Total Cell Area:               72,424          61,366          61,625
Leaf Instances:                   235             198             196
Total Instances:                  235             198             196
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01        00:00:01
Real Runtime (h:m:s):        00:00:35        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:12        00:00:13        00:00:14
Real Elapsed (h:m:s):        00:00:37        00:00:38        00:00:39
Memory (MB):                   623.72          624.54          621.54
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:37
Total Memory (MB):     621.54
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'day_trading'.
        : Use 'report timing -lint' for more information.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Finished exporting design database to file 'trader_reports_Jan07-02:59:50/syn_opt_day_trading.db' for 'day_trading' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(trader_synth.tcl) 137: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     72,424          61,366          61,625
Total Cell Area:               72,424          61,366          61,625
Leaf Instances:                   235             198             196
Total Instances:                  235             198             196
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01        00:00:01
Real Runtime (h:m:s):        00:00:35        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:12        00:00:13        00:00:14
Real Elapsed (h:m:s):        00:00:37        00:00:38        00:00:39
Memory (MB):                   623.72          624.54          621.54
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:37
Total Memory (MB):     621.54
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(trader_synth.tcl) 139: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(trader_synth.tcl) 140: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:18 (Jan07) |  133.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:03(00:00:32) |  44.2( 86.5) |    2:59:50 (Jan07) |  151.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  29.0(  8.1) |    2:59:53 (Jan07) |  215.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  12.0(  2.7) |    2:59:54 (Jan07) |  215.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:37) |  00:00:01(00:00:01) |  14.7(  2.7) |    2:59:55 (Jan07) |  215.3 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(trader_synth.tcl) 145: write_snapshot -outdir $_REPORTS_PATH -tag final


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       inf             inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     72,424          61,366          61,625          61,625
Total Cell Area:               72,424          61,366          61,625          61,625
Leaf Instances:                   235             198             196             196
Total Instances:                  235             198             196             196
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:35        00:00:01        00:00:01        00:00:00
CPU  Elapsed (h:m:s):        00:00:12        00:00:13        00:00:14        00:00:14
Real Elapsed (h:m:s):        00:00:37        00:00:38        00:00:39        00:00:39
Memory (MB):                   623.72          624.54          621.54          621.54
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:37
Total Memory (MB):     621.54
Executable Version:    17.24-s038_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'day_trading'.
        : Use 'report timing -lint' for more information.
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
Finished exporting design database to file 'trader_reports_Jan07-02:59:50/final_day_trading.db' for 'day_trading' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(trader_synth.tcl) 146: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa24-cse-30342.01/dropbox/mjohns79/VLSI/lab5solo
QoS Summary for day_trading
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       inf             inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     72,424          61,366          61,625          61,625
Total Cell Area:               72,424          61,366          61,625          61,625
Leaf Instances:                   235             198             196             196
Total Instances:                  235             198             196             196
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:05        00:00:01        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:35        00:00:01        00:00:01        00:00:00
CPU  Elapsed (h:m:s):        00:00:12        00:00:13        00:00:14        00:00:14
Real Elapsed (h:m:s):        00:00:37        00:00:38        00:00:39        00:00:39
Memory (MB):                   623.72          624.54          621.54          621.54
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:37
Total Memory (MB):     621.54
Executable Version:    17.24-s038_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(trader_synth.tcl) 147: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(trader_synth.tcl) 148: write_design -innovus
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'day_trading' to genus_invs_des/genus...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: genus_invs_des/genus.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: genus_invs_des/genus.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: genus_invs_des/genus.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: genus_invs_des/genus.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des//genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file genus_invs_des//genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des//genus.default_emulate_constraint_mode.sdc has been written
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: genus_invs_des/genus.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: genus_invs_des/genus.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: genus_invs_des/genus.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: genus_invs_des/genus.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: genus_invs_des/genus.genus_setup.tcl
** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'day_trading' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
@file(trader_synth.tcl) 150: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(trader_synth.tcl) 158: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/day_trading/day_trading_mv.fv.json' for netlist 'trader_outputs_Jan07-02:59:50/day_trading_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'trader_outputs_Jan07-02:59:50/intermediate2final.lec.do'.
@file(trader_synth.tcl) 162: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(trader_synth.tcl) 163: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:59:18 (Jan07) |  133.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:32) |  00:00:03(00:00:32) |  44.2( 84.2) |    2:59:50 (Jan07) |  151.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:35) |  00:00:01(00:00:03) |  29.0(  7.9) |    2:59:53 (Jan07) |  215.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:36) |  00:00:00(00:00:01) |  12.0(  2.6) |    2:59:54 (Jan07) |  215.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:37) |  00:00:01(00:00:01) |  14.7(  2.6) |    2:59:55 (Jan07) |  215.3 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:38) |  00:00:00(00:00:01) |   0.0(  2.6) |    2:59:56 (Jan07) |  215.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(trader_synth.tcl) 164: puts "============================"
============================
@file(trader_synth.tcl) 165: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(trader_synth.tcl) 166: puts "============================"
============================
@file(trader_synth.tcl) 168: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
