Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-56RQHKQ
Date:        Fri Sep  6 01:11:03 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch shiftLR00_shiftLR0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Sep  6 01:11:04 2019

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr"
Running: shiftLR0 in foreground

Running proj_1|shiftLR0

Running Flow: compile (Compile) on proj_1|shiftLR0
# Fri Sep  6 01:11:04 2019

Running Flow: compile_flow (Compile Process) on proj_1|shiftLR0
# Fri Sep  6 01:11:04 2019

Running: compiler (Compile Input) on proj_1|shiftLR0
# Fri Sep  6 01:11:04 2019
Copied C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_comp.srs to C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs

compiler completed
# Fri Sep  6 01:11:07 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftLR0
# Fri Sep  6 01:11:07 2019

multi_srs_gen completed
# Fri Sep  6 01:11:08 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_mult.srs to C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs
Copied C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Compile Process on proj_1|shiftLR0

Running: premap (Premap) on proj_1|shiftLR0
# Fri Sep  6 01:11:08 2019

premap completed with warnings
# Fri Sep  6 01:11:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|shiftLR0

Running Flow: map (Map) on proj_1|shiftLR0
# Fri Sep  6 01:11:10 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|shiftLR0
# Fri Sep  6 01:11:10 2019
Copied C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_m.srm to C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srm

fpga_mapper completed with warnings
# Fri Sep  6 01:11:13 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|shiftLR0
Copied C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr to C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srf
Complete: Logic Synthesis on proj_1|shiftLR0
TCL script complete: "shiftLR00_shiftLR0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftLR00\shiftLR0\proj_1.prj
batch mode default:no
