GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\sd_file_reader.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\sd_reader.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\sdcmd_ctrl.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\top.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\fifo_ram_write\fifo_ram_write.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\fifo_ram_read\fifo_ram_read.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\src\fifo_ram.v'
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("D:\_FPGA\WAVPlayer\src\top.v":1)
Compiling module 'fifo_ram'("D:\_FPGA\WAVPlayer\src\fifo_ram.v":1)
Compiling module 'DDR3_Memory_Interface_Top'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":31158)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module 'fifo_ram_write'("D:\_FPGA\WAVPlayer\src\fifo_ram_write\fifo_ram_write.v":414)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\fifo_ram_write\fifo_ram_write.v":0)
Compiling module 'fifo_ram_read'("D:\_FPGA\WAVPlayer\src\fifo_ram_read\fifo_ram_read.v":2035)
Compiling module '**'("D:\_FPGA\WAVPlayer\src\fifo_ram_read\fifo_ram_read.v":0)
Compiling module 'Gowin_PLL'("D:\_FPGA\WAVPlayer\src\gowin_pll\gowin_pll.v":10)
Compiling module 'gw_gao'("D:\_FPGA\WAVPlayer\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":0)
Compiling module '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("D:\ProgramFiles\Gowin\Gowin_V1.9.9\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\_FPGA\WAVPlayer\impl\gwsynthesis\WAVPlayer.vg" completed
[100%] Generate report file "D:\_FPGA\WAVPlayer\impl\gwsynthesis\WAVPlayer_syn.rpt.html" completed
GowinSynthesis finish
