---
title: "verilator"
description: "Open-source compiler/simulator for syntehsizable Verilog or SystemVerilog"
author: ["author"]
links:
  web: "https://www.veripool.org/wiki/verilator"
tags: [
  "analiser",
  "compiler",
  "simulator",
  "verilog",
  "systemverilog",
]
---

Verilator is "the fastest free Verilog HDL simulator". From a verification
perspective it supports *line coverage*, *signal toggle coverage* and limited
specification of *functional coverage* using SystemVerilog Assertions.
It also allows one to write testbenches in C++ or SystemC.

<!--more-->

- Written In: C++
- Write testbenches in: C++/SystemC
- Supports: Design simuation, *Coverage collection from simulations*.
