$date
   Sat Sep  4 13:18:44 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_mod_romKey $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 1 # wr_en $end
$var reg 4 $ addr [3:0] $end
$var reg 1 % startBit $end
$var wire 128 & data [127:0] $end
$var wire 1 ' done $end
$scope module DUT $end
$var wire 1 ( clk $end
$var wire 1 ) resetn $end
$var wire 1 * startBit $end
$var wire 1 + wr_en $end
$var wire 4 , selectKey [3:0] $end
$var reg 128 - data [127:0] $end
$var reg 1 . done $end
$var reg 1 / reg_startBit $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
x#
bx $
x%
bx &
x'
0(
x)
x*
x+
bx ,
bx -
x.
x/
$end
#50000
0"
b0 &
0'
0)
b0 -
0.
#100000
1!
1"
1#
b0 $
1%
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 &
1'
1(
1)
1*
1+
b0 ,
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 -
1.
1/
#200000
0!
0(
#300000
1!
1(
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 -
1.
#400000
0!
0(
#500000
1!
0#
0'
1(
0+
0.
#600000
0!
0(
#700000
1!
1#
b1 $
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 &
1'
1(
1+
b1 ,
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 -
1.
#800000
0!
0(
#900000
1!
1(
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 -
1.
#1000000
0!
0(
