$date
	Sun Oct 23 05:56:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#109319
b1 !
1"
#109322
b1 &
b1 %
1$
#109323
0"
#109326
1#
#109330
b0 &
b0 %
0#
0$
#1087154
b111 &
b111 %
1$
b111 !
1"
#1087155
0"
#1087158
b10110 &
b10110 %
#1087162
b1011 &
b1011 %
#1087166
b100010 &
b100010 %
#1087170
b10001 &
b10001 %
#1087174
b110100 &
b110100 %
#1087178
b11010 &
b11010 %
#1087182
b1101 &
b1101 %
#1087186
b101000 &
b101000 %
#1087190
b10100 &
b10100 %
#1087194
b1010 &
b1010 %
#1087198
b101 &
b101 %
#1087202
b10000 &
b10000 %
#1087206
b1000 &
b1000 %
#1087210
b100 &
b100 %
#1087214
b10 &
b10 %
#1087218
b1 &
b1 %
1#
#1087222
b0 &
0#
b0 %
0$
#2107914
b111 &
b111 %
1$
1"
#2107915
0"
#2107918
b10110 &
b10110 %
#2107922
b1011 &
b1011 %
#2107926
b100010 &
b100010 %
#2107930
b10001 &
b10001 %
#2107934
b110100 &
b110100 %
#2107938
b11010 &
b11010 %
#2107942
b1101 &
b1101 %
#2107946
b101000 &
b101000 %
#2107950
b10100 &
b10100 %
#2107954
b1010 &
b1010 %
#2107958
b101 &
b101 %
#2107962
b10000 &
b10000 %
#2107966
b1000 &
b1000 %
#2107970
b100 &
b100 %
#2107974
b10 &
b10 %
#2107978
b1 &
b1 %
1#
#2107982
b0 &
0#
b0 %
0$
#4500012
