// This program was cloned from: https://github.com/uwsampl/lakeroad-evaluation
// License: MIT License

/* Generated by Yosys 0.19 (git sha1 a45c131b37c, clang 13.1.6 -fPIC -Os) */

module lakeroad_sofa_not4_1(a, out0);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  input [3:0] a;
  wire [3:0] a;
  wire lut4_out_0;
  wire lut4_out_1;
  wire lut4_out_2;
  wire lut4_out_3;
  output [3:0] out0;
  wire [3:0] out0;
  frac_lut4 lut4_0 (
    .in({ 3'h0, a[0] }),
    .lut3_out({ _7_, _6_ }),
    .lut4_out(out0[0]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_1 (
    .in({ 3'h0, a[1] }),
    .lut3_out({ _5_, _4_ }),
    .lut4_out(out0[1]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_2 (
    .in({ 3'h0, a[2] }),
    .lut3_out({ _3_, _2_ }),
    .lut4_out(out0[2]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  frac_lut4 lut4_3 (
    .in({ 3'h0, a[3] }),
    .lut3_out({ _1_, _0_ }),
    .lut4_out(out0[3]),
    .mode(1'h0),
    .mode_inv(1'h0),
    .sram(16'hfeff),
    .sram_inv(16'h0000)
  );
  assign lut4_out_0 = out0[0];
  assign lut4_out_1 = out0[1];
  assign lut4_out_2 = out0[2];
  assign lut4_out_3 = out0[3];
endmodule

