<profile>

<section name = "Vitis HLS Report for 'hls_db_insert_sort_function'" level="0">
<item name = "Date">Wed Jun  2 21:25:52 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">insert_sort.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.013 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_insert_sort_top_unsigned_int_unsigned_int_4_s_fu_40">insert_sort_top_unsigned_int_unsigned_int_4_s, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 400, 1303, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_insert_sort_top_unsigned_int_unsigned_int_4_s_fu_40">insert_sort_top_unsigned_int_unsigned_int_4_s, 0, 0, 400, 1303, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="din_strm_V_read">9, 2, 1, 2</column>
<column name="dout_strm_V_write">9, 2, 1, 2</column>
<column name="kin_strm_V_read">9, 2, 1, 2</column>
<column name="kout_strm_V_write">9, 2, 1, 2</column>
<column name="strm_in_end_V_read">9, 2, 1, 2</column>
<column name="strm_out_end_V_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_insert_sort_top_unsigned_int_unsigned_int_4_s_fu_40_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_db_insert_sort_function, return value</column>
<column name="din_strm_V_dout">in, 32, ap_fifo, din_strm_V, pointer</column>
<column name="din_strm_V_empty_n">in, 1, ap_fifo, din_strm_V, pointer</column>
<column name="din_strm_V_read">out, 1, ap_fifo, din_strm_V, pointer</column>
<column name="kin_strm_V_dout">in, 32, ap_fifo, kin_strm_V, pointer</column>
<column name="kin_strm_V_empty_n">in, 1, ap_fifo, kin_strm_V, pointer</column>
<column name="kin_strm_V_read">out, 1, ap_fifo, kin_strm_V, pointer</column>
<column name="strm_in_end_V_dout">in, 1, ap_fifo, strm_in_end_V, pointer</column>
<column name="strm_in_end_V_empty_n">in, 1, ap_fifo, strm_in_end_V, pointer</column>
<column name="strm_in_end_V_read">out, 1, ap_fifo, strm_in_end_V, pointer</column>
<column name="dout_strm_V_din">out, 32, ap_fifo, dout_strm_V, pointer</column>
<column name="dout_strm_V_full_n">in, 1, ap_fifo, dout_strm_V, pointer</column>
<column name="dout_strm_V_write">out, 1, ap_fifo, dout_strm_V, pointer</column>
<column name="kout_strm_V_din">out, 32, ap_fifo, kout_strm_V, pointer</column>
<column name="kout_strm_V_full_n">in, 1, ap_fifo, kout_strm_V, pointer</column>
<column name="kout_strm_V_write">out, 1, ap_fifo, kout_strm_V, pointer</column>
<column name="strm_out_end_V_din">out, 1, ap_fifo, strm_out_end_V, pointer</column>
<column name="strm_out_end_V_full_n">in, 1, ap_fifo, strm_out_end_V, pointer</column>
<column name="strm_out_end_V_write">out, 1, ap_fifo, strm_out_end_V, pointer</column>
<column name="sign">in, 1, ap_none, sign, scalar</column>
</table>
</item>
</section>
</profile>
