[{"DBLP title": "Exploration Methodology for 3D Memory Redundancy Architectures under Redundancy Constraints.", "DBLP authors": ["Bing-Yang Lin", "Mincent Lee", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.11", "OA papers": [{"PaperId": "https://openalex.org/W2069676814", "PaperTitle": "Exploration Methodology for 3D Memory Redundancy Architectures under Redundancy Constraints", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Bing-Yang Lin", "Mincent Lee", "Cheng-Wen Wu"]}]}, {"DBLP title": "A TSV Repair Scheme Using Enhanced Test Access Architecture for 3-D ICs.", "DBLP authors": ["Chi-Chun Yang", "Che-Wei Chou", "Jin-Fu Li"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.12", "OA papers": [{"PaperId": "https://openalex.org/W2016000241", "PaperTitle": "A TSV Repair Scheme Using Enhanced Test Access Architecture for 3-D ICs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 3.0}, "Authors": ["Chi-Chun Yang", "Che-Wei Chou", "Jin-Fu Li"]}]}, {"DBLP title": "Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs.", "DBLP authors": ["Masaki Hashizume", "Tomoaki Konishi", "Hiroyuki Yotsuyanagi", "Shyue-Kung Lu"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.13", "OA papers": [{"PaperId": "https://openalex.org/W1998219253", "PaperTitle": "Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tokushima University": 3.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Masaki Hashizume", "Tomoaki Konishi", "Hiroyuki Yotsuyanag", "Shyue-Kung Lu"]}]}, {"DBLP title": "On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST.", "DBLP authors": ["Akihiro Tomita", "Xiaoqing Wen", "Yasuo Sato", "Seiji Kajihara", "Patrick Girard", "Mohammad Tehranipoor", "Laung-Terng Wang"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.14", "OA papers": [{"PaperId": "https://openalex.org/W1976948805", "PaperTitle": "On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Institute of Technology": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Connecticut": 1.0, "Syntek Technologies (United States)": 1.0}, "Authors": ["Akihiro Tomita", "XiangYang Wen", "Yu Sato", "Seiji Kajihara", "Patrick Girard", "M. Tehranipoor", "Li Wang"]}]}, {"DBLP title": "Thermal Aware Don't Care Filling to Reduce Peak Temperature and Thermal Variance during Testing.", "DBLP authors": ["Arpita Dutta", "Subhadip Kundu", "Santanu Chattopadhyay"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.15", "OA papers": [{"PaperId": "https://openalex.org/W2040314485", "PaperTitle": "Thermal Aware Don't Care Filling to Reduce Peak Temperature and Thermal Variance during Testing", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Arpita Dutta", "Subhadip Kundu", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Peak Capture Power Reduction for Compact Test Sets Using Opt-Justification-Fill.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.16", "OA papers": [{"PaperId": "https://openalex.org/W2122792690", "PaperTitle": "Peak Capture Power Reduction for Compact Test Sets Using Opt-Justification-Fill", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 1.0}, "Authors": ["Stephan Eggersgluss"]}]}, {"DBLP title": "Worst-Case Critical-Path Delay Analysis Considering Power-Supply Noise.", "DBLP authors": ["Fang Bao", "Mohammad Tehranipoor", "Harry Chen"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.17", "OA papers": [{"PaperId": "https://openalex.org/W2058590046", "PaperTitle": "Worst-Case Critical-Path Delay Analysis Considering Power-Supply Noise", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Connecticut": 2.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Fang Bao", "Mohammad Tehranippor", "Harry Chen"]}]}, {"DBLP title": "Test Generation of Path Delay Faults Induced by Defects in Power TSV.", "DBLP authors": ["Chi-Jih Shih", "Shih-An Hsieh", "Yi-Chang Lu", "James Chien-Mo Li", "Tzong-Lin Wu", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.18", "OA papers": [{"PaperId": "https://openalex.org/W1963826203", "PaperTitle": "Test Generation of Path Delay Faults Induced by Defects in Power TSV", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 5.0, "Duke University": 1.0}, "Authors": ["Chi-Jih Shih", "Shih-An Hsieh", "Yi-Chang Lu", "James T. Li", "Tzong-Lin Wu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Analog Sensor Based Testing of Phase-Locked Loop Dynamic Performance Parameters.", "DBLP authors": ["Sen-Wen Hsiao", "Xian Wang", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.19", "OA papers": [{"PaperId": "https://openalex.org/W2050413450", "PaperTitle": "Analog Sensor Based Testing of Phase-Locked Loop Dynamic Performance Parameters", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sen-Wen Hsiao", "Xian Wang", "Abhijit Chatterjee"]}]}, {"DBLP title": "Built-In Test of Switched-Mode Power Converters: Avoiding DUT Damage Using Alternative Safe Measurements.", "DBLP authors": ["Xian Wang", "Blanchard Kenfack", "Estella Silva", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.63", "OA papers": [{"PaperId": "https://openalex.org/W2062985000", "PaperTitle": "Built-In Test of Switched-Mode Power Converters: Avoiding DUT Damage Using Alternative Safe Measurements", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Xian Wang", "Blanchard Kenfack", "Estella Silva", "Abhijit Chatterjee"]}]}, {"DBLP title": "Design of a Fault-Injectable Fleischer-Laker Switched-Capacitor Biquad for Verifying the Static Linear Behavior Fault Model.", "DBLP authors": ["Long-Yi Lin", "Hao-Chiao Hong"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.20", "OA papers": [{"PaperId": "https://openalex.org/W1968715753", "PaperTitle": "Design of a Fault-Injectable Fleischer-Laker Switched-Capacitor Biquad for Verifying the Static Linear Behavior Fault Model", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Long-Yi Lin", "Hao-Chiao Hong"]}]}, {"DBLP title": "Failure Localization of Logic Circuits Using Voltage Contrast Considering State of Transistors.", "DBLP authors": ["Masafumi Nikaido", "Yukihisa Funatsu", "Tetsuya Seiyama", "Junpei Nonaka", "Kazuki Shigeta"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.21", "OA papers": [{"PaperId": "https://openalex.org/W2086019736", "PaperTitle": "Failure Localization of Logic Circuits Using Voltage Contrast Considering State of Transistors", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Renesas Electronics (Japan)": 5.0}, "Authors": ["Masafumi Nikaido", "Yukihisa Funatsu", "Tetsuya Seiyama", "Junpei Nonaka", "Kazuki Shigeta"]}]}, {"DBLP title": "Handling Missing Syndromes in Board-Level Functional-Fault Diagnosis.", "DBLP authors": ["Fangming Ye", "Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.22", "OA papers": [{"PaperId": "https://openalex.org/W1978442376", "PaperTitle": "Handling Missing Syndromes in Board-Level Functional-Fault Diagnosis", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 3.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Fangming Ye", "Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Diagnosing Resistive Open Faults Using Small Delay Fault Simulation.", "DBLP authors": ["Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroshi Takahashi", "Yoshinobu Higami", "Hironobu Yotsuyanagi", "Masaki Hashizume", "Kewal K. Saluja"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.23", "OA papers": [{"PaperId": "https://openalex.org/W2002599936", "PaperTitle": "Diagnosing Resistive Open Faults Using Small Delay Fault Simulation", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Meiji University": 2.0, "Ehime University": 2.0, "Tokushima University": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroshi Takahashi", "Yoshinobu Higami", "Hironobu Yotsuyanagi", "Masaki Hashizume", "Kewal K. Saluja"]}]}, {"DBLP title": "A Transient Fault Tolerant Test Pattern Generator for On-line Built-in Self-Test.", "DBLP authors": ["Yuki Fukazawa", "Tsuyoshi Iwagaki", "Hideyuki Ichihara", "Tomoo Inoue"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.24", "OA papers": [{"PaperId": "https://openalex.org/W2005858638", "PaperTitle": "A Transient Fault Tolerant Test Pattern Generator for On-line Built-in Self-Test", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hiroshima City University": 4.0}, "Authors": ["Yuki Fukazawa", "Tsuyoshi Iwagaki", "Hideyuki Ichihara", "Tomoo Inoue"]}]}, {"DBLP title": "Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator.", "DBLP authors": ["Yingchieh Ho", "Katherine Shu-Min Li", "Sying-Jyan Wang"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.25", "OA papers": [{"PaperId": "https://openalex.org/W1981822818", "PaperTitle": "Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Dong Hwa University": 1.0, "National Sun Yat-sen University": 1.0, "National Chung Hsing University": 1.0}, "Authors": ["Yingchieh Ho", "Katherine Shu-Min Li", "Sying-Jyan Wang"]}]}, {"DBLP title": "A New LFSR Reseeding Scheme via Internal Response Feedback.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.26", "OA papers": [{"PaperId": "https://openalex.org/W2007606007", "PaperTitle": "A New LFSR Reseeding Scheme via Internal Response Feedback", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0, "National Sun Yat-sen University": 1.0, "Duke University": 1.0}, "Authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Adaptive Source Bias for Improved Resistive-Open Defect Coverage during SRAM Testing.", "DBLP authors": ["Elena I. Vatajelu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.30", "OA papers": [{"PaperId": "https://openalex.org/W1995911810", "PaperTitle": "Adaptive Source Bias for Improved Resistive-Open Defect Coverage during SRAM Testing", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 6.0, "Intel Mobile Communication, Sophia Antipolis, France": 1.0}, "Authors": ["Elena I. Vatajelu", "Luigi Dilillo", "Alessio Bosio", "Patrick Girard", "A. Todri", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "A New March Test for Process-Variation Induced Delay Faults in SRAMs.", "DBLP authors": ["Da Cheng", "Hsunwei Hsiung", "Bin Liu", "Jianing Chen", "Jia Zeng", "Ramesh Govindan", "Sandeep K. Gupta"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.31", "OA papers": [{"PaperId": "https://openalex.org/W2012021334", "PaperTitle": "A New March Test for Process-Variation Induced Delay Faults in SRAMs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 7.0}, "Authors": ["Da Cheng", "Hsunwei Hsiung", "Bin Liu", "Jianjun Chen", "Jia Zeng", "Ramesh Govindan", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Back-End-of-Line Defect Analysis for Rnv8T Nonvolatile SRAM.", "DBLP authors": ["Bing-Chuan Bai", "Chun-Lung Hsu", "Ming-Hsueh Wu", "Chen-An Chen", "Yee-Wen Chen", "Kun-Lun Luo", "Liang-Chia Cheng", "James Chien-Mo Li"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.32", "OA papers": [{"PaperId": "https://openalex.org/W2019100519", "PaperTitle": "Back-End-of-Line Defect Analysis for Rnv8T Nonvolatile SRAM", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0, "Industrial Technology Research Institute": 6.0}, "Authors": ["Bing-Chuan Bai", "Chun-Lung Hsu", "Ming-Hsueh Wu", "Chen-An Chen", "Yee-Wen Chen", "Kun-lun Luo", "Liang-Chia Cheng", "James T. Li"]}]}, {"DBLP title": "Digital Calibration for 8-Bit Delay Line ADC Using Harmonic Distortion Correction.", "DBLP authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.33", "OA papers": [{"PaperId": "https://openalex.org/W2058878378", "PaperTitle": "Digital Calibration for 8-Bit Delay Line ADC Using Harmonic Distortion Correction", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"]}]}, {"DBLP title": "Digital Compensation for Timing Mismatches in Interleaved ADCs.", "DBLP authors": ["Ru Yi", "Minghui Wu", "Koji Asami", "Haruo Kobayashi", "Ramin Khatami", "Atsuhiro Katayama", "Isao Shimizu", "Kentaroh Katoh"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.34", "OA papers": [{"PaperId": "https://openalex.org/W2052771589", "PaperTitle": "Digital Compensation for Timing Mismatches in Interleaved ADCs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Gunma University": 6.0, "Advantest (Japan)": 1.0, "National Institute of Technology, Tsuruoka College": 1.0}, "Authors": ["Ru Yi", "Minghui Wu", "Koji Asami", "Haruo Kobayashi", "Ramin Khatami", "Atsuhiro Katayama", "Isao Shimizu", "Kentaroh Katoh"]}]}, {"DBLP title": "An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators.", "DBLP authors": ["Kentaroh Katoh", "Yuta Doi", "Satoshi Ito", "Haruo Kobayashi", "Ensi Li", "Nobukazu Takai"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.35", "OA papers": [{"PaperId": "https://openalex.org/W2075435076", "PaperTitle": "An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Institute of Technology, Tsuruoka College": 1.0, "Gunma University": 5.0, "Semicond. Technol. Acad. Res. Center (STARC), Yokohama, Japan": 1.0}, "Authors": ["Kentaroh Katoh", "Yuta Doi", "Satoshi Ito", "Haruo Kobayashi", "Ensi Li", "Nobukazu Takai", "Osamu Kobayashi"]}]}, {"DBLP title": "Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.36", "OA papers": [{"PaperId": "https://openalex.org/W2081718339", "PaperTitle": "Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Duke University": 2.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Ran Wang", "Krishnendu Chakrabarty", "Bill Eklow"]}]}, {"DBLP title": "Mid-bond Interposer Wire Test.", "DBLP authors": ["Li-Ren Huang", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.37", "OA papers": [{"PaperId": "https://openalex.org/W1998438273", "PaperTitle": "Mid-bond Interposer Wire Test", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.5, "Mentor": 1.5}, "Authors": ["Liren Huang", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen Sunter"]}]}, {"DBLP title": "A Layout-Aware Test Methodology for Silicon Interposer in System-in-a-Package.", "DBLP authors": ["Katherine Shu-Min Li", "Cheng-You Ho", "Ruei-Ting Gu", "Sying-Jyan Wang", "Yingchieh Ho", "Jiun-Jie Huang", "Bo-Chuan Cheng", "An-Ting Liu"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.38", "OA papers": [{"PaperId": "https://openalex.org/W2013442781", "PaperTitle": "A Layout-Aware Test Methodology for Silicon Interposer in System-in-a-Package", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Sun Yat-sen University": 3.0, "National Chung Hsing University": 1.0, "National Dong Hwa University": 1.0, "Advanced Semiconductor Engineering (Taiwan)": 3.0}, "Authors": ["Katherine Shu-Min Li", "Cheng-You Ho", "Ruei-Ting Gu", "Sying-Jyan Wang", "Yingchieh Ho", "Jiun-Jie Huang Jiun-Jie Huang", "Bo-Chuan Cheng", "An-Ting Liu"]}]}, {"DBLP title": "Formulating Optimal Test Scheduling Problem with Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Spencer K. Millican", "Kewal K. Saluja"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.39", "OA papers": [{"PaperId": "https://openalex.org/W1998529740", "PaperTitle": "Formulating Optimal Test Scheduling Problem with Dynamic Voltage and Frequency Scaling", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Spencer K. Millican", "Kewal K. Saluja"]}]}, {"DBLP title": "Search Space Reduction for Low-Power Test Generation.", "DBLP authors": ["Kohei Miyase", "Matthias Sauer", "Bernd Becker", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.40", "OA papers": [{"PaperId": "https://openalex.org/W2078274140", "PaperTitle": "Search Space Reduction for Low-Power Test Generation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kyushu Institute of Technology": 3.0, "University of Freiburg": 2.0}, "Authors": ["Kohei Miyase", "Matthias Sauer", "Berund Becker", "Xiaoqing Wen", "Seiji Kajihara"]}]}, {"DBLP title": "MIRID: Mixed-Mode IR-Drop Induced Delay Simulator.", "DBLP authors": ["Jie Jiang", "Marina Aparicio", "Mariane Comte", "Florence Aza\u00efs", "Michel Renovell", "Ilia Polian"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.41", "OA papers": [{"PaperId": "https://openalex.org/W2092629478", "PaperTitle": "MIRID: Mixed-Mode IR-Drop Induced Delay Simulator", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Passau": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0}, "Authors": ["Jiechao Jiang", "Michel Aparicio", "Mariane Comte", "Florence Aza\u00efs", "Michel Renovell", "Ilia Polian"]}]}, {"DBLP title": "A Stochastic Model for NBTI-Induced LSI Degradation in Field.", "DBLP authors": ["Yasuo Sato", "Seiji Kajihara"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.42", "OA papers": [{"PaperId": "https://openalex.org/W2020916702", "PaperTitle": "A Stochastic Model for NBTI-Induced LSI Degradation in Field", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kyushu Institute of Technology": 2.0}, "Authors": ["Yasuo Sato", "Seiji Kajihara"]}]}, {"DBLP title": "Hazard Initialized LOC Tests for TDF Undetectable CMOS Open Defects.", "DBLP authors": ["Chao Han", "Adit D. Singh"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.43", "OA papers": [{"PaperId": "https://openalex.org/W2085661058", "PaperTitle": "Hazard Initialized LOC Tests for TDF Undetectable CMOS Open Defects", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Chao Han", "Adit D. Singh"]}]}, {"DBLP title": "Single Test Clock with Programmable Clock Enable Constraints for Multi-clock Domain SoC ATPG Testing.", "DBLP authors": ["Chin Hai Ang"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.44", "OA papers": [{"PaperId": "https://openalex.org/W2075810349", "PaperTitle": "Single Test Clock with Programmable Clock Enable Constraints for Multi-clock Domain SoC ATPG Testing", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Altera (United States)": 1.0}, "Authors": ["Chin-Siang Ang"]}]}, {"DBLP title": "On the Generation of Compact Deterministic Test Sets for BIST Ready Designs.", "DBLP authors": ["Amit Kumar", "Janusz Rajski", "Sudhakar M. Reddy", "Thomas Rinderknecht"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.45", "OA papers": [{"PaperId": "https://openalex.org/W1969318341", "PaperTitle": "On the Generation of Compact Deterministic Test Sets for BIST Ready Designs", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Iowa": 2.0, "MENTOR GRAPHICS, Wilsonville, OR, USA": 2.0}, "Authors": ["Amit Kumar", "Janusz Rajski", "Sudhakar M. Reddy", "T. Rinderknecht"]}]}, {"DBLP title": "A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing.", "DBLP authors": ["Dong Xiang"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.46", "OA papers": [{"PaperId": "https://openalex.org/W1995119706", "PaperTitle": "A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 1.0}, "Authors": ["Dong Xiang"]}]}, {"DBLP title": "Fault Scrambling Techniques for Yield Enhancement of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Masaki Hashizume", "Jiun-Lang Huang", "Pony Ning"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.48", "OA papers": [{"PaperId": "https://openalex.org/W2085129055", "PaperTitle": "Fault Scrambling Techniques for Yield Enhancement of Embedded Memories", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Tokushima University": 1.0, "Dept. Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan": 1.0, "Nanya Technology (Taiwan)": 1.0}, "Authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Masaki Hashizume", "Jiun-Lang Huang", "Pony Ning"]}]}, {"DBLP title": "Testing Disturbance Faults in Various NAND Flash Memories.", "DBLP authors": ["Chih-Sheng Hou", "Jin-Fu Li"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.49", "OA papers": [{"PaperId": "https://openalex.org/W1984985553", "PaperTitle": "Testing Disturbance Faults in Various NAND Flash Memories", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 2.0}, "Authors": ["Chih-Sheng Hou", "Jin-Fu Li"]}]}, {"DBLP title": "An Efficient Method for the Test of Embedded Memory Cores during the Operational Phase.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Matteo Sonza Reorda", "Said Hamdioui"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.50", "OA papers": [{"PaperId": "https://openalex.org/W2047847270", "PaperTitle": "An Efficient Method for the Test of Embedded Memory Cores during the Operational Phase", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 3.0, "Delft University of Technology": 1.0}, "Authors": ["Paolo Bernardi", "L. Ciganda", "Matteo Sonza Reorda", "Said Hamdioui"]}]}, {"DBLP title": "Functional Test Generation at the RTL Using Swarm Intelligence and Bounded Model Checking.", "DBLP authors": ["Kelson Gent", "Michael S. Hsiao"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.51", "OA papers": [{"PaperId": "https://openalex.org/W1986193117", "PaperTitle": "Functional Test Generation at the RTL Using Swarm Intelligence and Bounded Model Checking", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Kelson Gent", "Michael Hsiao"]}]}, {"DBLP title": "Path Constraint Solving Based Test Generation for Hard-to-Reach States.", "DBLP authors": ["Yanhong Zhou", "Tiancheng Wang", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.52", "OA papers": [{"PaperId": "https://openalex.org/W2005532768", "PaperTitle": "Path Constraint Solving Based Test Generation for Hard-to-Reach States", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 5.0}, "Authors": ["Yan-Hong Zhou", "Tiancheng Wang", "Lian Tao", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Accurate Multi-cycle ATPG in Presence of X-Values.", "DBLP authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.53", "OA papers": [{"PaperId": "https://openalex.org/W2031984241", "PaperTitle": "Accurate Multi-cycle ATPG in Presence of X-Values", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Freiburg": 3.0, "University of Stuttgart": 2.0}, "Authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"]}]}, {"DBLP title": "Interplay of Failure Rate, Performance, and Test Cost in TCAM under Process Variations.", "DBLP authors": ["Hsunwei Hsiung", "Da Cheng", "Bin Liu", "Ramesh Govindan", "Sandeep K. Gupta"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.54", "OA papers": [{"PaperId": "https://openalex.org/W2004496987", "PaperTitle": "Interplay of Failure Rate, Performance, and Test Cost in TCAM under Process Variations", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 5.0}, "Authors": ["Hsunwei Hsiung", "Da Cheng", "Bin Liu", "Ramesh Govindan", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Critical Paths Selection and Test Cost Reduction Considering Process Variations.", "DBLP authors": ["Jifeng Chen", "Mohammad Tehranipoor"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.55", "OA papers": [{"PaperId": "https://openalex.org/W1966479192", "PaperTitle": "Critical Paths Selection and Test Cost Reduction Considering Process Variations", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Ji-Feng Chen", "Mohammad Tehranipoor"]}]}, {"DBLP title": "A Region-Based Framework for Design Feature Identification of Systematic Process Variations.", "DBLP authors": ["Shuo-You Hsu", "Chih-Hsiang Hsu", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.56", "OA papers": [{"PaperId": "https://openalex.org/W2090970628", "PaperTitle": "A Region-Based Framework for Design Feature Identification of Systematic Process Variations", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Shuo-You Hsu", "Chih-Hsiang Hsu", "Ting-Shou Hsu", "Jing-Jia Liou"]}]}, {"DBLP title": "An Active Test Fixture Approach for 40 Gbps and Above At-Speed Testing Using a Standard ATE System.", "DBLP authors": ["Jose Moreira", "Bernhard Roth", "Hubert Werkmann", "Lars Klapproth", "Michael Howieson", "Mark Broman", "Wend Ouedraogo", "Mitchell Lin"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.57", "OA papers": [{"PaperId": "https://openalex.org/W2020019107", "PaperTitle": "An Active Test Fixture Approach for 40 Gbps and Above At-Speed Testing Using a Standard ATE System", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advantest (Singapore)": 3.0, "CF Technologies (United States)": 1.0, "Thinfilm (Sweden)": 2.0, "Broadcom (Israel)": 1.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira", "Bernhard Roth", "Hubert Werkmann", "Lars Klapproth", "Michael Howieson", "Mark Hamilton Broman", "Wend Ouedraogo", "Mitchell Lin"]}]}, {"DBLP title": "Enhanced Resolution Time-Domain Reflectometry for High Speed Channels: Characterizing Spatial Discontinuities with Non-ideal Stimulus.", "DBLP authors": ["Suvadeep Banerjee", "Hyun Woo Choi", "David C. Keezer", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.58", "OA papers": [{"PaperId": "https://openalex.org/W2057456645", "PaperTitle": "Enhanced Resolution Time-Domain Reflectometry for High Speed Channels: Characterizing Spatial Discontinuities with Non-ideal Stimulus", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Suvadeep Banerjee", "Jong Ho Moon", "David Keezer", "Abhijit Chatterjee"]}]}, {"DBLP title": "Time Domain Reconstruction of Incoherently Undersampled Periodic Waveforms Using Bandwidth Interleaving.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.59", "OA papers": [{"PaperId": "https://openalex.org/W2044487727", "PaperTitle": "Time Domain Reconstruction of Incoherently Undersampled Periodic Waveforms Using Bandwidth Interleaving", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Debesh Bhatta", "Nicholas Tzou", "Sen-Wen Hsiao", "Abhijit Chatterjee"]}]}, {"DBLP title": "An Efficient Test Methodology for Image Processing Applications Based on Error-Tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Yi-Han Peng", "Chia-Chi Ku"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.60", "OA papers": [{"PaperId": "https://openalex.org/W2031757805", "PaperTitle": "An Efficient Test Methodology for Image Processing Applications Based on Error-Tolerance", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Tong-Yu Hsieh", "Yi-Han Peng", "Chia-Chi Ku"]}]}, {"DBLP title": "Securing Access to Reconfigurable Scan Networks.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.61", "OA papers": [{"PaperId": "https://openalex.org/W2075986680", "PaperTitle": "Securing Access to Reconfigurable Scan Networks", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Rafa\u0142 Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "A Die Selection and Matching Method with Two Stages for Yield Enhancement of 3-D Memories.", "DBLP authors": ["Wooheon Kang", "Changwook Lee", "Keewon Cho", "Sungho Kang"], "year": 2013, "doi": "https://doi.org/10.1109/ATS.2013.62", "OA papers": [{"PaperId": "https://openalex.org/W1979419298", "PaperTitle": "A Die Selection and Matching Method with Two Stages for Yield Enhancement of 3-D Memories", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Wooheon Kang", "Chang-Wook Lee", "Keewon Cho", "Sungho Kang"]}]}]