# Router_1X3
RTL design of a 1x3 Packet Router in Verilog, featuring modular design with FIFO buffers, FSM controller, synchronizer, and register logic. Includes testbenches, simulation waveforms, and design documentation. Ideal for learning and demonstrating core digital design concepts in VLSI.
