Flow report for top
Thu Aug 02 11:36:50 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Thu Aug 02 11:36:50 2018       ;
; Quartus Prime Version ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name         ; top                                         ;
; Top-level Entity Name ; top                                         ;
; Family                ; MAX II                                      ;
; Device                ; EPM570T100C5                                ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 560 / 570 ( 98 % )                          ;
; Total pins            ; 26 / 76 ( 34 % )                            ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/02/2018 11:36:01 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                       ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 145667760936864.153318096114228 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                        ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                               ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS               ; 2                               ; --            ; --          ; --             ;
; PARTITION_COLOR                       ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                ; SOURCE                          ; --            ; --          ; Top            ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                            ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air     ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                             ; --            ; --          ; eda_blast_fpga ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES     ; Off                             ; --            ; --          ; --             ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:24     ; 1.0                     ; 580 MB              ; 00:00:48                           ;
; Fitter                    ; 00:00:10     ; 1.0                     ; 879 MB              ; 00:00:12                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 532 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 525 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 493 MB              ; 00:00:02                           ;
; Total                     ; 00:00:41     ; --                      ; --                  ; 00:01:06                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; NXL60519         ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; NXL60519         ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; NXL60519         ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; NXL60519         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; NXL60519         ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top -c top
quartus_fit --read_settings_files=off --write_settings_files=off top -c top
quartus_asm --read_settings_files=off --write_settings_files=off top -c top
quartus_sta top -c top
quartus_eda --read_settings_files=off --write_settings_files=off top -c top



