
steering-wheel-dashboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010328  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007d68  080104c8  080104c8  000114c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018230  08018230  0001a18c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018230  08018230  00019230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018238  08018238  0001a18c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08018238  08018238  00019238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018244  08018244  00019244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08018248  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017fc  2000018c  080183d4  0001a18c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001988  080183d4  0001a988  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a18c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023e7c  00000000  00000000  0001a1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fab  00000000  00000000  0003e038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001db8  00000000  00000000  00043fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001692  00000000  00000000  00045da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020518  00000000  00000000  00047432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025626  00000000  00000000  0006794a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ae45  00000000  00000000  0008cf70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127db5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081b0  00000000  00000000  00127df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0012ffa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000018c 	.word	0x2000018c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080104b0 	.word	0x080104b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000190 	.word	0x20000190
 80001dc:	080104b0 	.word	0x080104b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	4b17      	ldr	r3, [pc, #92]	@ (8000624 <MX_DMA_Init+0x68>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	4a16      	ldr	r2, [pc, #88]	@ (8000624 <MX_DMA_Init+0x68>)
 80005cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005d2:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <MX_DMA_Init+0x68>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	603b      	str	r3, [r7, #0]
 80005e2:	4b10      	ldr	r3, [pc, #64]	@ (8000624 <MX_DMA_Init+0x68>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000624 <MX_DMA_Init+0x68>)
 80005e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <MX_DMA_Init+0x68>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	200b      	movs	r0, #11
 8000600:	f004 fb97 	bl	8004d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000604:	200b      	movs	r0, #11
 8000606:	f004 fbb0 	bl	8004d6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	203b      	movs	r0, #59	@ 0x3b
 8000610:	f004 fb8f 	bl	8004d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000614:	203b      	movs	r0, #59	@ 0x3b
 8000616:	f004 fba8 	bl	8004d6a <HAL_NVIC_EnableIRQ>

}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800

08000628 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2101      	movs	r1, #1
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <SELECT+0x18>)
 8000632:	f005 f8cb 	bl	80057cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000636:	2001      	movs	r0, #1
 8000638:	f004 fa7c 	bl	8004b34 <HAL_Delay>
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40020400 	.word	0x40020400

08000644 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000648:	2201      	movs	r2, #1
 800064a:	2101      	movs	r1, #1
 800064c:	4803      	ldr	r0, [pc, #12]	@ (800065c <DESELECT+0x18>)
 800064e:	f005 f8bd 	bl	80057cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000652:	2001      	movs	r0, #1
 8000654:	f004 fa6e 	bl	8004b34 <HAL_Delay>
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40020400 	.word	0x40020400

08000660 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800066a:	bf00      	nop
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <SPI_TxByte+0x30>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	f003 0302 	and.w	r3, r3, #2
 8000676:	2b02      	cmp	r3, #2
 8000678:	d1f8      	bne.n	800066c <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800067a:	1df9      	adds	r1, r7, #7
 800067c:	2364      	movs	r3, #100	@ 0x64
 800067e:	2201      	movs	r2, #1
 8000680:	4803      	ldr	r0, [pc, #12]	@ (8000690 <SPI_TxByte+0x30>)
 8000682:	f006 ffe0 	bl	8007646 <HAL_SPI_Transmit>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000220 	.word	0x20000220

08000694 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80006a0:	bf00      	nop
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <SPI_TxBuffer+0x30>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	f003 0302 	and.w	r3, r3, #2
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d1f8      	bne.n	80006a2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80006b0:	887a      	ldrh	r2, [r7, #2]
 80006b2:	2364      	movs	r3, #100	@ 0x64
 80006b4:	6879      	ldr	r1, [r7, #4]
 80006b6:	4803      	ldr	r0, [pc, #12]	@ (80006c4 <SPI_TxBuffer+0x30>)
 80006b8:	f006 ffc5 	bl	8007646 <HAL_SPI_Transmit>
}
 80006bc:	bf00      	nop
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000220 	.word	0x20000220

080006c8 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80006ce:	23ff      	movs	r3, #255	@ 0xff
 80006d0:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80006d2:	bf00      	nop
 80006d4:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <SPI_RxByte+0x34>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d1f8      	bne.n	80006d4 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80006e2:	1dba      	adds	r2, r7, #6
 80006e4:	1df9      	adds	r1, r7, #7
 80006e6:	2364      	movs	r3, #100	@ 0x64
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	2301      	movs	r3, #1
 80006ec:	4803      	ldr	r0, [pc, #12]	@ (80006fc <SPI_RxByte+0x34>)
 80006ee:	f007 fa07 	bl	8007b00 <HAL_SPI_TransmitReceive>

	return data;
 80006f2:	79bb      	ldrb	r3, [r7, #6]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000220 	.word	0x20000220

08000700 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000708:	f7ff ffde 	bl	80006c8 <SPI_RxByte>
 800070c:	4603      	mov	r3, r0
 800070e:	461a      	mov	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	701a      	strb	r2, [r3, #0]
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <SD_ReadyWait+0x30>)
 8000724:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000728:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800072a:	f7ff ffcd 	bl	80006c8 <SPI_RxByte>
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2bff      	cmp	r3, #255	@ 0xff
 8000736:	d003      	beq.n	8000740 <SD_ReadyWait+0x24>
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <SD_ReadyWait+0x30>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d1f4      	bne.n	800072a <SD_ReadyWait+0xe>

	return res;
 8000740:	79fb      	ldrb	r3, [r7, #7]
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	200001aa 	.word	0x200001aa

08000750 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000756:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800075a:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800075c:	f7ff ff72 	bl	8000644 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000760:	2300      	movs	r3, #0
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	e005      	b.n	8000772 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000766:	20ff      	movs	r0, #255	@ 0xff
 8000768:	f7ff ff7a 	bl	8000660 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	3301      	adds	r3, #1
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2b09      	cmp	r3, #9
 8000776:	ddf6      	ble.n	8000766 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000778:	f7ff ff56 	bl	8000628 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800077c:	2340      	movs	r3, #64	@ 0x40
 800077e:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000790:	2395      	movs	r3, #149	@ 0x95
 8000792:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000794:	463b      	mov	r3, r7
 8000796:	2106      	movs	r1, #6
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff7b 	bl	8000694 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800079e:	e002      	b.n	80007a6 <SD_PowerOn+0x56>
	{
		cnt--;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80007a6:	f7ff ff8f 	bl	80006c8 <SPI_RxByte>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d002      	beq.n	80007b6 <SD_PowerOn+0x66>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1f4      	bne.n	80007a0 <SD_PowerOn+0x50>
	}

	DESELECT();
 80007b6:	f7ff ff45 	bl	8000644 <DESELECT>
	SPI_TxByte(0XFF);
 80007ba:	20ff      	movs	r0, #255	@ 0xff
 80007bc:	f7ff ff50 	bl	8000660 <SPI_TxByte>

	PowerFlag = 1;
 80007c0:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <SD_PowerOn+0x80>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200001ad 	.word	0x200001ad

080007d4 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80007d8:	4b03      	ldr	r3, [pc, #12]	@ (80007e8 <SD_PowerOff+0x14>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
}
 80007de:	bf00      	nop
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	200001ad 	.word	0x200001ad

080007ec <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
	return PowerFlag;
 80007f0:	4b03      	ldr	r3, [pc, #12]	@ (8000800 <SD_CheckPower+0x14>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	200001ad 	.word	0x200001ad

08000804 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <SD_RxDataBlock+0x58>)
 8000810:	22c8      	movs	r2, #200	@ 0xc8
 8000812:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000814:	f7ff ff58 	bl	80006c8 <SPI_RxByte>
 8000818:	4603      	mov	r3, r0
 800081a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	2bff      	cmp	r3, #255	@ 0xff
 8000820:	d103      	bne.n	800082a <SD_RxDataBlock+0x26>
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <SD_RxDataBlock+0x58>)
 8000824:	881b      	ldrh	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d1f4      	bne.n	8000814 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	2bfe      	cmp	r3, #254	@ 0xfe
 800082e:	d001      	beq.n	8000834 <SD_RxDataBlock+0x30>
 8000830:	2300      	movs	r3, #0
 8000832:	e00f      	b.n	8000854 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	607a      	str	r2, [r7, #4]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff60 	bl	8000700 <SPI_RxBytePtr>
	} while(len--);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	1e5a      	subs	r2, r3, #1
 8000844:	603a      	str	r2, [r7, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1f4      	bne.n	8000834 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800084a:	f7ff ff3d 	bl	80006c8 <SPI_RxByte>
	SPI_RxByte();
 800084e:	f7ff ff3b 	bl	80006c8 <SPI_RxByte>

	return TRUE;
 8000852:	2301      	movs	r3, #1
}
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200001a8 	.word	0x200001a8

08000860 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000870:	f7ff ff54 	bl	800071c <SD_ReadyWait>
 8000874:	4603      	mov	r3, r0
 8000876:	2bff      	cmp	r3, #255	@ 0xff
 8000878:	d001      	beq.n	800087e <SD_TxDataBlock+0x1e>
 800087a:	2300      	movs	r3, #0
 800087c:	e02f      	b.n	80008de <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff feed 	bl	8000660 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000886:	78fb      	ldrb	r3, [r7, #3]
 8000888:	2bfd      	cmp	r3, #253	@ 0xfd
 800088a:	d020      	beq.n	80008ce <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800088c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff feff 	bl	8000694 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000896:	f7ff ff17 	bl	80006c8 <SPI_RxByte>
		SPI_RxByte();
 800089a:	f7ff ff15 	bl	80006c8 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800089e:	e00b      	b.n	80008b8 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80008a0:	f7ff ff12 	bl	80006c8 <SPI_RxByte>
 80008a4:	4603      	mov	r3, r0
 80008a6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80008a8:	7bfb      	ldrb	r3, [r7, #15]
 80008aa:	f003 031f 	and.w	r3, r3, #31
 80008ae:	2b05      	cmp	r3, #5
 80008b0:	d006      	beq.n	80008c0 <SD_TxDataBlock+0x60>
			i++;
 80008b2:	7bbb      	ldrb	r3, [r7, #14]
 80008b4:	3301      	adds	r3, #1
 80008b6:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	2b40      	cmp	r3, #64	@ 0x40
 80008bc:	d9f0      	bls.n	80008a0 <SD_TxDataBlock+0x40>
 80008be:	e000      	b.n	80008c2 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80008c0:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80008c2:	bf00      	nop
 80008c4:	f7ff ff00 	bl	80006c8 <SPI_RxByte>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0fa      	beq.n	80008c4 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	f003 031f 	and.w	r3, r3, #31
 80008d4:	2b05      	cmp	r3, #5
 80008d6:	d101      	bne.n	80008dc <SD_TxDataBlock+0x7c>
 80008d8:	2301      	movs	r3, #1
 80008da:	e000      	b.n	80008de <SD_TxDataBlock+0x7e>

	return FALSE;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b084      	sub	sp, #16
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	4603      	mov	r3, r0
 80008ee:	6039      	str	r1, [r7, #0]
 80008f0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80008f2:	f7ff ff13 	bl	800071c <SD_ReadyWait>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2bff      	cmp	r3, #255	@ 0xff
 80008fa:	d001      	beq.n	8000900 <SD_SendCmd+0x1a>
 80008fc:	23ff      	movs	r3, #255	@ 0xff
 80008fe:	e042      	b.n	8000986 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff feac 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	b2db      	uxtb	r3, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fea6 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	0c1b      	lsrs	r3, r3, #16
 8000918:	b2db      	uxtb	r3, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fea0 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	0a1b      	lsrs	r3, r3, #8
 8000924:	b2db      	uxtb	r3, r3
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fe9a 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fe95 	bl	8000660 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2b40      	cmp	r3, #64	@ 0x40
 800093a:	d102      	bne.n	8000942 <SD_SendCmd+0x5c>
 800093c:	2395      	movs	r3, #149	@ 0x95
 800093e:	73fb      	strb	r3, [r7, #15]
 8000940:	e007      	b.n	8000952 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	2b48      	cmp	r3, #72	@ 0x48
 8000946:	d102      	bne.n	800094e <SD_SendCmd+0x68>
 8000948:	2387      	movs	r3, #135	@ 0x87
 800094a:	73fb      	strb	r3, [r7, #15]
 800094c:	e001      	b.n	8000952 <SD_SendCmd+0x6c>
	else crc = 1;
 800094e:	2301      	movs	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fe83 	bl	8000660 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	2b4c      	cmp	r3, #76	@ 0x4c
 800095e:	d101      	bne.n	8000964 <SD_SendCmd+0x7e>
 8000960:	f7ff feb2 	bl	80006c8 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000964:	230a      	movs	r3, #10
 8000966:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000968:	f7ff feae 	bl	80006c8 <SPI_RxByte>
 800096c:	4603      	mov	r3, r0
 800096e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000970:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000974:	2b00      	cmp	r3, #0
 8000976:	da05      	bge.n	8000984 <SD_SendCmd+0x9e>
 8000978:	7bbb      	ldrb	r3, [r7, #14]
 800097a:	3b01      	subs	r3, #1
 800097c:	73bb      	strb	r3, [r7, #14]
 800097e:	7bbb      	ldrb	r3, [r7, #14]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1f1      	bne.n	8000968 <SD_SendCmd+0x82>

	return res;
 8000984:	7b7b      	ldrb	r3, [r7, #13]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <SD_disk_initialize+0x14>
 80009a0:	2301      	movs	r3, #1
 80009a2:	e0d1      	b.n	8000b48 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80009a4:	4b6a      	ldr	r3, [pc, #424]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d003      	beq.n	80009ba <SD_disk_initialize+0x2a>
 80009b2:	4b67      	ldr	r3, [pc, #412]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	e0c6      	b.n	8000b48 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80009ba:	f7ff fec9 	bl	8000750 <SD_PowerOn>

	/* slave select */
	SELECT();
 80009be:	f7ff fe33 	bl	8000628 <SELECT>

	/* check disk type */
	type = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80009c6:	2100      	movs	r1, #0
 80009c8:	2040      	movs	r0, #64	@ 0x40
 80009ca:	f7ff ff8c 	bl	80008e6 <SD_SendCmd>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	f040 80a1 	bne.w	8000b18 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80009d6:	4b5f      	ldr	r3, [pc, #380]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 80009d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009dc:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80009de:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80009e2:	2048      	movs	r0, #72	@ 0x48
 80009e4:	f7ff ff7f 	bl	80008e6 <SD_SendCmd>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d155      	bne.n	8000a9a <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	73fb      	strb	r3, [r7, #15]
 80009f2:	e00c      	b.n	8000a0e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80009f4:	7bfc      	ldrb	r4, [r7, #15]
 80009f6:	f7ff fe67 	bl	80006c8 <SPI_RxByte>
 80009fa:	4603      	mov	r3, r0
 80009fc:	461a      	mov	r2, r3
 80009fe:	f104 0310 	add.w	r3, r4, #16
 8000a02:	443b      	add	r3, r7
 8000a04:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	73fb      	strb	r3, [r7, #15]
 8000a0e:	7bfb      	ldrb	r3, [r7, #15]
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	d9ef      	bls.n	80009f4 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000a14:	7abb      	ldrb	r3, [r7, #10]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d17e      	bne.n	8000b18 <SD_disk_initialize+0x188>
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	2baa      	cmp	r3, #170	@ 0xaa
 8000a1e:	d17b      	bne.n	8000b18 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000a20:	2100      	movs	r1, #0
 8000a22:	2077      	movs	r0, #119	@ 0x77
 8000a24:	f7ff ff5f 	bl	80008e6 <SD_SendCmd>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d807      	bhi.n	8000a3e <SD_disk_initialize+0xae>
 8000a2e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000a32:	2069      	movs	r0, #105	@ 0x69
 8000a34:	f7ff ff57 	bl	80008e6 <SD_SendCmd>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d004      	beq.n	8000a48 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000a3e:	4b45      	ldr	r3, [pc, #276]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d1ec      	bne.n	8000a20 <SD_disk_initialize+0x90>
 8000a46:	e000      	b.n	8000a4a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000a48:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000a4a:	4b42      	ldr	r3, [pc, #264]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d062      	beq.n	8000b18 <SD_disk_initialize+0x188>
 8000a52:	2100      	movs	r1, #0
 8000a54:	207a      	movs	r0, #122	@ 0x7a
 8000a56:	f7ff ff46 	bl	80008e6 <SD_SendCmd>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d15b      	bne.n	8000b18 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]
 8000a64:	e00c      	b.n	8000a80 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000a66:	7bfc      	ldrb	r4, [r7, #15]
 8000a68:	f7ff fe2e 	bl	80006c8 <SPI_RxByte>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f104 0310 	add.w	r3, r4, #16
 8000a74:	443b      	add	r3, r7
 8000a76:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	73fb      	strb	r3, [r7, #15]
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d9ef      	bls.n	8000a66 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000a86:	7a3b      	ldrb	r3, [r7, #8]
 8000a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SD_disk_initialize+0x104>
 8000a90:	230c      	movs	r3, #12
 8000a92:	e000      	b.n	8000a96 <SD_disk_initialize+0x106>
 8000a94:	2304      	movs	r3, #4
 8000a96:	73bb      	strb	r3, [r7, #14]
 8000a98:	e03e      	b.n	8000b18 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2077      	movs	r0, #119	@ 0x77
 8000a9e:	f7ff ff22 	bl	80008e6 <SD_SendCmd>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d808      	bhi.n	8000aba <SD_disk_initialize+0x12a>
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2069      	movs	r0, #105	@ 0x69
 8000aac:	f7ff ff1b 	bl	80008e6 <SD_SendCmd>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d801      	bhi.n	8000aba <SD_disk_initialize+0x12a>
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	e000      	b.n	8000abc <SD_disk_initialize+0x12c>
 8000aba:	2301      	movs	r3, #1
 8000abc:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000abe:	7bbb      	ldrb	r3, [r7, #14]
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d10e      	bne.n	8000ae2 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2077      	movs	r0, #119	@ 0x77
 8000ac8:	f7ff ff0d 	bl	80008e6 <SD_SendCmd>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d80e      	bhi.n	8000af0 <SD_disk_initialize+0x160>
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2069      	movs	r0, #105	@ 0x69
 8000ad6:	f7ff ff06 	bl	80008e6 <SD_SendCmd>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d107      	bne.n	8000af0 <SD_disk_initialize+0x160>
 8000ae0:	e00c      	b.n	8000afc <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	2041      	movs	r0, #65	@ 0x41
 8000ae6:	f7ff fefe 	bl	80008e6 <SD_SendCmd>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d004      	beq.n	8000afa <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000af0:	4b18      	ldr	r3, [pc, #96]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1e2      	bne.n	8000abe <SD_disk_initialize+0x12e>
 8000af8:	e000      	b.n	8000afc <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000afa:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d007      	beq.n	8000b14 <SD_disk_initialize+0x184>
 8000b04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b08:	2050      	movs	r0, #80	@ 0x50
 8000b0a:	f7ff feec 	bl	80008e6 <SD_SendCmd>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SD_disk_initialize+0x188>
 8000b14:	2300      	movs	r3, #0
 8000b16:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000b18:	4a0f      	ldr	r2, [pc, #60]	@ (8000b58 <SD_disk_initialize+0x1c8>)
 8000b1a:	7bbb      	ldrb	r3, [r7, #14]
 8000b1c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000b1e:	f7ff fd91 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000b22:	f7ff fdd1 	bl	80006c8 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d008      	beq.n	8000b3e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	f023 0301 	bic.w	r3, r3, #1
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b3a:	701a      	strb	r2, [r3, #0]
 8000b3c:	e001      	b.n	8000b42 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000b3e:	f7ff fe49 	bl	80007d4 <SD_PowerOff>
	}

	return Stat;
 8000b42:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b2db      	uxtb	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3714      	adds	r7, #20
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd90      	pop	{r4, r7, pc}
 8000b50:	20000000 	.word	0x20000000
 8000b54:	200001a8 	.word	0x200001a8
 8000b58:	200001ac 	.word	0x200001ac

08000b5c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SD_disk_status+0x14>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e002      	b.n	8000b76 <SD_disk_status+0x1a>
	return Stat;
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <SD_disk_status+0x28>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	b2db      	uxtb	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000

08000b88 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60b9      	str	r1, [r7, #8]
 8000b90:	607a      	str	r2, [r7, #4]
 8000b92:	603b      	str	r3, [r7, #0]
 8000b94:	4603      	mov	r3, r0
 8000b96:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d102      	bne.n	8000ba4 <SD_disk_read+0x1c>
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <SD_disk_read+0x20>
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	e051      	b.n	8000c4c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000ba8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <SD_disk_read+0xcc>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <SD_disk_read+0x32>
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e048      	b.n	8000c4c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bba:	4b27      	ldr	r3, [pc, #156]	@ (8000c58 <SD_disk_read+0xd0>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d102      	bne.n	8000bcc <SD_disk_read+0x44>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	025b      	lsls	r3, r3, #9
 8000bca:	607b      	str	r3, [r7, #4]

	SELECT();
 8000bcc:	f7ff fd2c 	bl	8000628 <SELECT>

	if (count == 1)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d111      	bne.n	8000bfa <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	2051      	movs	r0, #81	@ 0x51
 8000bda:	f7ff fe84 	bl	80008e6 <SD_SendCmd>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d129      	bne.n	8000c38 <SD_disk_read+0xb0>
 8000be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000be8:	68b8      	ldr	r0, [r7, #8]
 8000bea:	f7ff fe0b 	bl	8000804 <SD_RxDataBlock>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d021      	beq.n	8000c38 <SD_disk_read+0xb0>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	e01e      	b.n	8000c38 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	2052      	movs	r0, #82	@ 0x52
 8000bfe:	f7ff fe72 	bl	80008e6 <SD_SendCmd>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d117      	bne.n	8000c38 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000c08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c0c:	68b8      	ldr	r0, [r7, #8]
 8000c0e:	f7ff fdf9 	bl	8000804 <SD_RxDataBlock>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00a      	beq.n	8000c2e <SD_disk_read+0xa6>
				buff += 512;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c1e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	3b01      	subs	r3, #1
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1ed      	bne.n	8000c08 <SD_disk_read+0x80>
 8000c2c:	e000      	b.n	8000c30 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000c2e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000c30:	2100      	movs	r1, #0
 8000c32:	204c      	movs	r0, #76	@ 0x4c
 8000c34:	f7ff fe57 	bl	80008e6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000c38:	f7ff fd04 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000c3c:	f7ff fd44 	bl	80006c8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	bf14      	ite	ne
 8000c46:	2301      	movne	r3, #1
 8000c48:	2300      	moveq	r3, #0
 8000c4a:	b2db      	uxtb	r3, r3
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000000 	.word	0x20000000
 8000c58:	200001ac 	.word	0x200001ac

08000c5c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	4603      	mov	r3, r0
 8000c6a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000c6c:	7bfb      	ldrb	r3, [r7, #15]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d102      	bne.n	8000c78 <SD_disk_write+0x1c>
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d101      	bne.n	8000c7c <SD_disk_write+0x20>
 8000c78:	2304      	movs	r3, #4
 8000c7a:	e06b      	b.n	8000d54 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c7c:	4b37      	ldr	r3, [pc, #220]	@ (8000d5c <SD_disk_write+0x100>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SD_disk_write+0x32>
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e062      	b.n	8000d54 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c8e:	4b33      	ldr	r3, [pc, #204]	@ (8000d5c <SD_disk_write+0x100>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SD_disk_write+0x44>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	e059      	b.n	8000d54 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8000d60 <SD_disk_write+0x104>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <SD_disk_write+0x56>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	025b      	lsls	r3, r3, #9
 8000cb0:	607b      	str	r3, [r7, #4]

	SELECT();
 8000cb2:	f7ff fcb9 	bl	8000628 <SELECT>

	if (count == 1)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d110      	bne.n	8000cde <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000cbc:	6879      	ldr	r1, [r7, #4]
 8000cbe:	2058      	movs	r0, #88	@ 0x58
 8000cc0:	f7ff fe11 	bl	80008e6 <SD_SendCmd>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d13a      	bne.n	8000d40 <SD_disk_write+0xe4>
 8000cca:	21fe      	movs	r1, #254	@ 0xfe
 8000ccc:	68b8      	ldr	r0, [r7, #8]
 8000cce:	f7ff fdc7 	bl	8000860 <SD_TxDataBlock>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d033      	beq.n	8000d40 <SD_disk_write+0xe4>
			count = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	603b      	str	r3, [r7, #0]
 8000cdc:	e030      	b.n	8000d40 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000cde:	4b20      	ldr	r3, [pc, #128]	@ (8000d60 <SD_disk_write+0x104>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f003 0302 	and.w	r3, r3, #2
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d007      	beq.n	8000cfa <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000cea:	2100      	movs	r1, #0
 8000cec:	2077      	movs	r0, #119	@ 0x77
 8000cee:	f7ff fdfa 	bl	80008e6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000cf2:	6839      	ldr	r1, [r7, #0]
 8000cf4:	2057      	movs	r0, #87	@ 0x57
 8000cf6:	f7ff fdf6 	bl	80008e6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	2059      	movs	r0, #89	@ 0x59
 8000cfe:	f7ff fdf2 	bl	80008e6 <SD_SendCmd>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d11b      	bne.n	8000d40 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000d08:	21fc      	movs	r1, #252	@ 0xfc
 8000d0a:	68b8      	ldr	r0, [r7, #8]
 8000d0c:	f7ff fda8 	bl	8000860 <SD_TxDataBlock>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d00a      	beq.n	8000d2c <SD_disk_write+0xd0>
				buff += 512;
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d1c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1ee      	bne.n	8000d08 <SD_disk_write+0xac>
 8000d2a:	e000      	b.n	8000d2e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000d2c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000d2e:	21fd      	movs	r1, #253	@ 0xfd
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff fd95 	bl	8000860 <SD_TxDataBlock>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d101      	bne.n	8000d40 <SD_disk_write+0xe4>
			{
				count = 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000d40:	f7ff fc80 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000d44:	f7ff fcc0 	bl	80006c8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	bf14      	ite	ne
 8000d4e:	2301      	movne	r3, #1
 8000d50:	2300      	moveq	r3, #0
 8000d52:	b2db      	uxtb	r3, r3
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	200001ac 	.word	0x200001ac

08000d64 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000d64:	b590      	push	{r4, r7, lr}
 8000d66:	b08b      	sub	sp, #44	@ 0x2c
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	603a      	str	r2, [r7, #0]
 8000d6e:	71fb      	strb	r3, [r7, #7]
 8000d70:	460b      	mov	r3, r1
 8000d72:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <SD_disk_ioctl+0x1e>
 8000d7e:	2304      	movs	r3, #4
 8000d80:	e113      	b.n	8000faa <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8000d88:	79bb      	ldrb	r3, [r7, #6]
 8000d8a:	2b05      	cmp	r3, #5
 8000d8c:	d124      	bne.n	8000dd8 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000d8e:	6a3b      	ldr	r3, [r7, #32]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d012      	beq.n	8000dbc <SD_disk_ioctl+0x58>
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	dc1a      	bgt.n	8000dd0 <SD_disk_ioctl+0x6c>
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d002      	beq.n	8000da4 <SD_disk_ioctl+0x40>
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d006      	beq.n	8000db0 <SD_disk_ioctl+0x4c>
 8000da2:	e015      	b.n	8000dd0 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000da4:	f7ff fd16 	bl	80007d4 <SD_PowerOff>
			res = RES_OK;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dae:	e0fa      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000db0:	f7ff fcce 	bl	8000750 <SD_PowerOn>
			res = RES_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dba:	e0f4      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000dbc:	6a3b      	ldr	r3, [r7, #32]
 8000dbe:	1c5c      	adds	r4, r3, #1
 8000dc0:	f7ff fd14 	bl	80007ec <SD_CheckPower>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dce:	e0ea      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000dd6:	e0e6      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000dd8:	4b76      	ldr	r3, [pc, #472]	@ (8000fb4 <SD_disk_ioctl+0x250>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <SD_disk_ioctl+0x86>
 8000de6:	2303      	movs	r3, #3
 8000de8:	e0df      	b.n	8000faa <SD_disk_ioctl+0x246>

		SELECT();
 8000dea:	f7ff fc1d 	bl	8000628 <SELECT>

		switch (ctrl)
 8000dee:	79bb      	ldrb	r3, [r7, #6]
 8000df0:	2b0d      	cmp	r3, #13
 8000df2:	f200 80c9 	bhi.w	8000f88 <SD_disk_ioctl+0x224>
 8000df6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dfc <SD_disk_ioctl+0x98>)
 8000df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dfc:	08000ef3 	.word	0x08000ef3
 8000e00:	08000e35 	.word	0x08000e35
 8000e04:	08000ee3 	.word	0x08000ee3
 8000e08:	08000f89 	.word	0x08000f89
 8000e0c:	08000f89 	.word	0x08000f89
 8000e10:	08000f89 	.word	0x08000f89
 8000e14:	08000f89 	.word	0x08000f89
 8000e18:	08000f89 	.word	0x08000f89
 8000e1c:	08000f89 	.word	0x08000f89
 8000e20:	08000f89 	.word	0x08000f89
 8000e24:	08000f89 	.word	0x08000f89
 8000e28:	08000f05 	.word	0x08000f05
 8000e2c:	08000f29 	.word	0x08000f29
 8000e30:	08000f4d 	.word	0x08000f4d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000e34:	2100      	movs	r1, #0
 8000e36:	2049      	movs	r0, #73	@ 0x49
 8000e38:	f7ff fd55 	bl	80008e6 <SD_SendCmd>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 80a6 	bne.w	8000f90 <SD_disk_ioctl+0x22c>
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	2110      	movs	r1, #16
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fcda 	bl	8000804 <SD_RxDataBlock>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 809c 	beq.w	8000f90 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000e58:	7b3b      	ldrb	r3, [r7, #12]
 8000e5a:	099b      	lsrs	r3, r3, #6
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d10d      	bne.n	8000e7e <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000e62:	7d7b      	ldrb	r3, [r7, #21]
 8000e64:	461a      	mov	r2, r3
 8000e66:	7d3b      	ldrb	r3, [r7, #20]
 8000e68:	021b      	lsls	r3, r3, #8
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	4413      	add	r3, r2
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	3301      	adds	r3, #1
 8000e72:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000e74:	8bfb      	ldrh	r3, [r7, #30]
 8000e76:	029a      	lsls	r2, r3, #10
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	e02d      	b.n	8000eda <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e7e:	7c7b      	ldrb	r3, [r7, #17]
 8000e80:	f003 030f 	and.w	r3, r3, #15
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	7dbb      	ldrb	r3, [r7, #22]
 8000e88:	09db      	lsrs	r3, r3, #7
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	7d7b      	ldrb	r3, [r7, #21]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	f003 0306 	and.w	r3, r3, #6
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	3302      	adds	r3, #2
 8000ea2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000ea6:	7d3b      	ldrb	r3, [r7, #20]
 8000ea8:	099b      	lsrs	r3, r3, #6
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	461a      	mov	r2, r3
 8000eae:	7cfb      	ldrb	r3, [r7, #19]
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4413      	add	r3, r2
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	7cbb      	ldrb	r3, [r7, #18]
 8000eba:	029b      	lsls	r3, r3, #10
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	4413      	add	r3, r2
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	3301      	adds	r3, #1
 8000eca:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000ecc:	8bfa      	ldrh	r2, [r7, #30]
 8000ece:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ed2:	3b09      	subs	r3, #9
 8000ed4:	409a      	lsls	r2, r3
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000ee0:	e056      	b.n	8000f90 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ee8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000ef0:	e055      	b.n	8000f9e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000ef2:	f7ff fc13 	bl	800071c <SD_ReadyWait>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2bff      	cmp	r3, #255	@ 0xff
 8000efa:	d14b      	bne.n	8000f94 <SD_disk_ioctl+0x230>
 8000efc:	2300      	movs	r3, #0
 8000efe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f02:	e047      	b.n	8000f94 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000f04:	2100      	movs	r1, #0
 8000f06:	2049      	movs	r0, #73	@ 0x49
 8000f08:	f7ff fced 	bl	80008e6 <SD_SendCmd>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d142      	bne.n	8000f98 <SD_disk_ioctl+0x234>
 8000f12:	2110      	movs	r1, #16
 8000f14:	6a38      	ldr	r0, [r7, #32]
 8000f16:	f7ff fc75 	bl	8000804 <SD_RxDataBlock>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d03b      	beq.n	8000f98 <SD_disk_ioctl+0x234>
 8000f20:	2300      	movs	r3, #0
 8000f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f26:	e037      	b.n	8000f98 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000f28:	2100      	movs	r1, #0
 8000f2a:	204a      	movs	r0, #74	@ 0x4a
 8000f2c:	f7ff fcdb 	bl	80008e6 <SD_SendCmd>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d132      	bne.n	8000f9c <SD_disk_ioctl+0x238>
 8000f36:	2110      	movs	r1, #16
 8000f38:	6a38      	ldr	r0, [r7, #32]
 8000f3a:	f7ff fc63 	bl	8000804 <SD_RxDataBlock>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d02b      	beq.n	8000f9c <SD_disk_ioctl+0x238>
 8000f44:	2300      	movs	r3, #0
 8000f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f4a:	e027      	b.n	8000f9c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	207a      	movs	r0, #122	@ 0x7a
 8000f50:	f7ff fcc9 	bl	80008e6 <SD_SendCmd>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d116      	bne.n	8000f88 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f60:	e00b      	b.n	8000f7a <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000f62:	6a3c      	ldr	r4, [r7, #32]
 8000f64:	1c63      	adds	r3, r4, #1
 8000f66:	623b      	str	r3, [r7, #32]
 8000f68:	f7ff fbae 	bl	80006c8 <SPI_RxByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000f70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f74:	3301      	adds	r3, #1
 8000f76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f7a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f7e:	2b03      	cmp	r3, #3
 8000f80:	d9ef      	bls.n	8000f62 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f8e:	e006      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f90:	bf00      	nop
 8000f92:	e004      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f94:	bf00      	nop
 8000f96:	e002      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f98:	bf00      	nop
 8000f9a:	e000      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f9c:	bf00      	nop
		}

		DESELECT();
 8000f9e:	f7ff fb51 	bl	8000644 <DESELECT>
		SPI_RxByte();
 8000fa2:	f7ff fb91 	bl	80006c8 <SPI_RxByte>
	}

	return res;
 8000fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	372c      	adds	r7, #44	@ 0x2c
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd90      	pop	{r4, r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000000 	.word	0x20000000

08000fb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
 8000fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a5c      	ldr	r2, [pc, #368]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b5a      	ldr	r3, [pc, #360]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	4b56      	ldr	r3, [pc, #344]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a55      	ldr	r2, [pc, #340]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b53      	ldr	r3, [pc, #332]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
 800100a:	4b4f      	ldr	r3, [pc, #316]	@ (8001148 <MX_GPIO_Init+0x190>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a4e      	ldr	r2, [pc, #312]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b4c      	ldr	r3, [pc, #304]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	4b48      	ldr	r3, [pc, #288]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a47      	ldr	r2, [pc, #284]	@ (8001148 <MX_GPIO_Init+0x190>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b45      	ldr	r3, [pc, #276]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_heartbeat_GPIO_Port, led_heartbeat_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001044:	4841      	ldr	r0, [pc, #260]	@ (800114c <MX_GPIO_Init+0x194>)
 8001046:	f004 fbc1 	bl	80057cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CANBUS_CS_GPIO_Port, CANBUS_CS_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2110      	movs	r1, #16
 800104e:	4840      	ldr	r0, [pc, #256]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001050:	f004 fbbc 	bl	80057cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SDCARD_CS_Pin|TOUCHSCREEN_CS_Pin|LCDCS_Pin|LCDRS_Pin
 8001054:	2200      	movs	r2, #0
 8001056:	213b      	movs	r1, #59	@ 0x3b
 8001058:	483e      	ldr	r0, [pc, #248]	@ (8001154 <MX_GPIO_Init+0x19c>)
 800105a:	f004 fbb7 	bl	80057cc <HAL_GPIO_WritePin>
                          |LCDRESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : led_heartbeat_Pin */
  GPIO_InitStruct.Pin = led_heartbeat_Pin;
 800105e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2300      	movs	r3, #0
 800106e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_heartbeat_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4619      	mov	r1, r3
 8001076:	4835      	ldr	r0, [pc, #212]	@ (800114c <MX_GPIO_Init+0x194>)
 8001078:	f004 fa24 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PADDLE_PLUS_Pin PADDLE_MINUS_Pin */
  GPIO_InitStruct.Pin = PADDLE_PLUS_Pin|PADDLE_MINUS_Pin;
 800107c:	2306      	movs	r3, #6
 800107e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001080:	2300      	movs	r3, #0
 8001082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4619      	mov	r1, r3
 800108e:	4830      	ldr	r0, [pc, #192]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001090:	f004 fa18 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CANBUS_CS_Pin */
  GPIO_InitStruct.Pin = CANBUS_CS_Pin;
 8001094:	2310      	movs	r3, #16
 8001096:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CANBUS_CS_GPIO_Port, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4829      	ldr	r0, [pc, #164]	@ (8001150 <MX_GPIO_Init+0x198>)
 80010ac:	f004 fa0a 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCARD_CS_Pin TOUCHSCREEN_CS_Pin LCDCS_Pin LCDRS_Pin
                           LCDRESET_Pin */
  GPIO_InitStruct.Pin = SDCARD_CS_Pin|TOUCHSCREEN_CS_Pin|LCDCS_Pin|LCDRS_Pin
 80010b0:	233b      	movs	r3, #59	@ 0x3b
 80010b2:	617b      	str	r3, [r7, #20]
                          |LCDRESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b4:	2301      	movs	r3, #1
 80010b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	2300      	movs	r3, #0
 80010be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	4823      	ldr	r0, [pc, #140]	@ (8001154 <MX_GPIO_Init+0x19c>)
 80010c8:	f004 f9fc 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : button4INT_Pin */
  GPIO_InitStruct.Pin = button4INT_Pin;
 80010cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button4INT_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	481c      	ldr	r0, [pc, #112]	@ (8001154 <MX_GPIO_Init+0x19c>)
 80010e4:	f004 f9ee 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1INT_Pin button2INT_Pin */
  GPIO_InitStruct.Pin = button1INT_Pin|button2INT_Pin;
 80010e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4814      	ldr	r0, [pc, #80]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001100:	f004 f9e0 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : button3INT_Pin */
  GPIO_InitStruct.Pin = button3INT_Pin;
 8001104:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800110a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button3INT_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	4619      	mov	r1, r3
 800111a:	480d      	ldr	r0, [pc, #52]	@ (8001150 <MX_GPIO_Init+0x198>)
 800111c:	f004 f9d2 	bl	80054c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2100      	movs	r1, #0
 8001124:	2017      	movs	r0, #23
 8001126:	f003 fe04 	bl	8004d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800112a:	2017      	movs	r0, #23
 800112c:	f003 fe1d 	bl	8004d6a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	2028      	movs	r0, #40	@ 0x28
 8001136:	f003 fdfc 	bl	8004d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800113a:	2028      	movs	r0, #40	@ 0x28
 800113c:	f003 fe15 	bl	8004d6a <HAL_NVIC_EnableIRQ>

}
 8001140:	bf00      	nop
 8001142:	3728      	adds	r7, #40	@ 0x28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40023800 	.word	0x40023800
 800114c:	40020800 	.word	0x40020800
 8001150:	40020000 	.word	0x40020000
 8001154:	40020400 	.word	0x40020400

08001158 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile static int buttonpressed = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == button1INT_Pin) {
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001168:	d103      	bne.n	8001172 <HAL_GPIO_EXTI_Callback+0x1a>
		buttonpressed = 1;
 800116a:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800116c:	2201      	movs	r2, #1
 800116e:	601a      	str	r2, [r3, #0]
	} else if (GPIO_Pin == button4INT_Pin) {
		buttonpressed = 4;
	} else {
		USB_Println("unknown button pressed: 0x%x", GPIO_Pin);
	}
}
 8001170:	e01c      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
	} else if (GPIO_Pin == button2INT_Pin) {
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001178:	d103      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x2a>
		buttonpressed = 2;
 800117a:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800117c:	2202      	movs	r2, #2
 800117e:	601a      	str	r2, [r3, #0]
}
 8001180:	e014      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
	} else if (GPIO_Pin == button3INT_Pin ) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001188:	d103      	bne.n	8001192 <HAL_GPIO_EXTI_Callback+0x3a>
		buttonpressed = 3;
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800118c:	2203      	movs	r2, #3
 800118e:	601a      	str	r2, [r3, #0]
}
 8001190:	e00c      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
	} else if (GPIO_Pin == button4INT_Pin) {
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001198:	d103      	bne.n	80011a2 <HAL_GPIO_EXTI_Callback+0x4a>
		buttonpressed = 4;
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800119c:	2204      	movs	r2, #4
 800119e:	601a      	str	r2, [r3, #0]
}
 80011a0:	e004      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
		USB_Println("unknown button pressed: 0x%x", GPIO_Pin);
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4804      	ldr	r0, [pc, #16]	@ (80011b8 <HAL_GPIO_EXTI_Callback+0x60>)
 80011a8:	f001 f920 	bl	80023ec <USB_Println>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200001b0 	.word	0x200001b0
 80011b8:	080104c8 	.word	0x080104c8

080011bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011bc:	b5b0      	push	{r4, r5, r7, lr}
 80011be:	f5ad 6def 	sub.w	sp, sp, #1912	@ 0x778
 80011c2:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c4:	f003 fc44 	bl	8004a50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c8:	f000 fac0 	bl	800174c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011cc:	f7ff fef4 	bl	8000fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 80011d0:	f7ff f9f4 	bl	80005bc <MX_DMA_Init>
  MX_SPI1_Init();
 80011d4:	f000 fdb4 	bl	8001d40 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80011d8:	f00d fea4 	bl	800ef24 <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 80011dc:	f000 fde8 	bl	8001db0 <MX_SPI2_Init>
  MX_TIM4_Init();
 80011e0:	f001 f800 	bl	80021e4 <MX_TIM4_Init>
  MX_FATFS_Init();
 80011e4:	f009 fcda 	bl	800ab9c <MX_FATFS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(100);
 80011e8:	2064      	movs	r0, #100	@ 0x64
 80011ea:	f003 fca3 	bl	8004b34 <HAL_Delay>

  FATFS fs;
  FRESULT fresult = f_mount(&fs, "/", 1);
 80011ee:	f207 531c 	addw	r3, r7, #1308	@ 0x51c
 80011f2:	2201      	movs	r2, #1
 80011f4:	49b0      	ldr	r1, [pc, #704]	@ (80014b8 <main+0x2fc>)
 80011f6:	4618      	mov	r0, r3
 80011f8:	f00d fa50 	bl	800e69c <f_mount>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3763 	strb.w	r3, [r7, #1891]	@ 0x763

  initializeMCP2515();
 8001202:	f000 fb15 	bl	8001830 <initializeMCP2515>
  //setFilters();
  uint8_t ledcolors[3 * 16];
  uint16_t ledbytes[(16 * 24) + 150];
  int G1[12] = {500, 3000, 4000, 5000, 6000, 7000, 8000, 8500, 9000, 9500,
 8001206:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800120a:	f5a3 63db 	sub.w	r3, r3, #1752	@ 0x6d8
 800120e:	4aab      	ldr	r2, [pc, #684]	@ (80014bc <main+0x300>)
 8001210:	461c      	mov	r4, r3
 8001212:	4615      	mov	r5, r2
 8001214:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800121a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800121c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001220:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  10000, 10500};
  shiftLightsInit(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes);
 8001224:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001228:	f207 42ec 	addw	r2, r7, #1260	@ 0x4ec
 800122c:	2100      	movs	r1, #0
 800122e:	48a4      	ldr	r0, [pc, #656]	@ (80014c0 <main+0x304>)
 8001230:	f000 fbc6 	bl	80019c0 <shiftLightsInit>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 8001234:	2300      	movs	r3, #0
 8001236:	9303      	str	r3, [sp, #12]
 8001238:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800123c:	9302      	str	r3, [sp, #8]
 800123e:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	2300      	movs	r3, #0
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2300      	movs	r3, #0
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	489c      	ldr	r0, [pc, #624]	@ (80014c0 <main+0x304>)
 8001250:	f000 fb3a 	bl	80018c8 <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 1);
 8001254:	2301      	movs	r3, #1
 8001256:	9303      	str	r3, [sp, #12]
 8001258:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800125c:	9302      	str	r3, [sp, #8]
 800125e:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	2300      	movs	r3, #0
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2300      	movs	r3, #0
 800126a:	2200      	movs	r2, #0
 800126c:	2100      	movs	r1, #0
 800126e:	4894      	ldr	r0, [pc, #592]	@ (80014c0 <main+0x304>)
 8001270:	f000 fb2a 	bl	80018c8 <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 14);
 8001274:	230e      	movs	r3, #14
 8001276:	9303      	str	r3, [sp, #12]
 8001278:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800127c:	9302      	str	r3, [sp, #8]
 800127e:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	2300      	movs	r3, #0
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2300      	movs	r3, #0
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	488c      	ldr	r0, [pc, #560]	@ (80014c0 <main+0x304>)
 8001290:	f000 fb1a 	bl	80018c8 <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 8001294:	230f      	movs	r3, #15
 8001296:	9303      	str	r3, [sp, #12]
 8001298:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800129c:	9302      	str	r3, [sp, #8]
 800129e:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	2300      	movs	r3, #0
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2300      	movs	r3, #0
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	4884      	ldr	r0, [pc, #528]	@ (80014c0 <main+0x304>)
 80012b0:	f000 fb0a 	bl	80018c8 <setColor>

  resetScreen();
 80012b4:	f001 fdb0 	bl	8002e18 <resetScreen>
  initializeScreen();
 80012b8:	f001 fdcc 	bl	8002e54 <initializeScreen>
  if (fresult != FR_OK) {
 80012bc:	f897 3763 	ldrb.w	r3, [r7, #1891]	@ 0x763
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d006      	beq.n	80012d2 <main+0x116>
	  USB_Println("There was an error: %d\n", fresult);
 80012c4:	f897 3763 	ldrb.w	r3, [r7, #1891]	@ 0x763
 80012c8:	4619      	mov	r1, r3
 80012ca:	487e      	ldr	r0, [pc, #504]	@ (80014c4 <main+0x308>)
 80012cc:	f001 f88e 	bl	80023ec <USB_Println>
 80012d0:	e004      	b.n	80012dc <main+0x120>
  } else {
	  USB_Println("the sdcard is mounted\n");
 80012d2:	487d      	ldr	r0, [pc, #500]	@ (80014c8 <main+0x30c>)
 80012d4:	f001 f88a 	bl	80023ec <USB_Println>
	  dosplashscene();
 80012d8:	f002 fc0c 	bl	8003af4 <dosplashscene>
  }
  startUp(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes);
 80012dc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80012e0:	f207 42ec 	addw	r2, r7, #1260	@ 0x4ec
 80012e4:	2100      	movs	r1, #0
 80012e6:	4876      	ldr	r0, [pc, #472]	@ (80014c0 <main+0x304>)
 80012e8:	f000 fcc2 	bl	8001c70 <startUp>
  HAL_Delay(200);
 80012ec:	20c8      	movs	r0, #200	@ 0xc8
 80012ee:	f003 fc21 	bl	8004b34 <HAL_Delay>

  char result[20] = "null"; //rpm
 80012f2:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80012f6:	f2a3 63ec 	subw	r3, r3, #1772	@ 0x6ec
 80012fa:	4a74      	ldr	r2, [pc, #464]	@ (80014cc <main+0x310>)
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	3304      	adds	r3, #4
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
  char result2[20] = "null";//temp
 800130a:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800130e:	f5a3 63e0 	sub.w	r3, r3, #1792	@ 0x700
 8001312:	4a6e      	ldr	r2, [pc, #440]	@ (80014cc <main+0x310>)
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	3304      	adds	r3, #4
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
  char result3[20] = "8";//gear
 8001322:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001326:	f2a3 7314 	subw	r3, r3, #1812	@ 0x714
 800132a:	2238      	movs	r2, #56	@ 0x38
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	3304      	adds	r3, #4
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
  char result4[20] = "null"; //battery volt
 800133a:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800133e:	f5a3 63e5 	sub.w	r3, r3, #1832	@ 0x728
 8001342:	4a62      	ldr	r2, [pc, #392]	@ (80014cc <main+0x310>)
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	3304      	adds	r3, #4
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
  char result5[20] = "null"; //speed
 8001352:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001356:	f2a3 733c 	subw	r3, r3, #1852	@ 0x73c
 800135a:	4a5c      	ldr	r2, [pc, #368]	@ (80014cc <main+0x310>)
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	3304      	adds	r3, #4
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
  settempdata(result2);
 800136a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800136e:	4618      	mov	r0, r3
 8001370:	f002 fb02 	bl	8003978 <settempdata>
  setgeardata(result3);
 8001374:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001378:	4618      	mov	r0, r3
 800137a:	f002 fb29 	bl	80039d0 <setgeardata>
  setrpmdata(result);
 800137e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001382:	4618      	mov	r0, r3
 8001384:	f002 facc 	bl	8003920 <setrpmdata>
  setbattdata(result4);
 8001388:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800138c:	4618      	mov	r0, r3
 800138e:	f002 fb49 	bl	8003a24 <setbattdata>
  setspeeddata(result5);
 8001392:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001396:	4618      	mov	r0, r3
 8001398:	f002 fb70 	bl	8003a7c <setspeeddata>
  domainscreen();
 800139c:	f002 fb9a 	bl	8003ad4 <domainscreen>
  struct can_frame frame;

  while (1)
  {

	  if (buttonpressed == 3) {
 80013a0:	4b4b      	ldr	r3, [pc, #300]	@ (80014d0 <main+0x314>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	d114      	bne.n	80013d2 <main+0x216>
		  frame.can_id = 601;
 80013a8:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80013ac:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80013b0:	f240 2259 	movw	r2, #601	@ 0x259
 80013b4:	601a      	str	r2, [r3, #0]
		  sendMessage(&frame);
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 fa4a 	bl	8001854 <sendMessage>
		  HAL_Delay(10);
 80013c0:	200a      	movs	r0, #10
 80013c2:	f003 fbb7 	bl	8004b34 <HAL_Delay>
		  USB_Println("button3 job in while loop done\n");
 80013c6:	4843      	ldr	r0, [pc, #268]	@ (80014d4 <main+0x318>)
 80013c8:	f001 f810 	bl	80023ec <USB_Println>
		  buttonpressed = 0;
 80013cc:	4b40      	ldr	r3, [pc, #256]	@ (80014d0 <main+0x314>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
	  }

	  for (int i = 0; i < 10; i++) {
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 3764 	str.w	r3, [r7, #1892]	@ 0x764
 80013d8:	e1a5      	b.n	8001726 <main+0x56a>
		  int canresult = readMessage(&frame);
 80013da:	f107 0318 	add.w	r3, r7, #24
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 fa48 	bl	8001874 <readMessage>
 80013e4:	f8c7 075c 	str.w	r0, [r7, #1884]	@ 0x75c
		  if (canresult == 0) {
 80013e8:	f8d7 375c 	ldr.w	r3, [r7, #1884]	@ 0x75c
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f040 8195 	bne.w	800171c <main+0x560>
			  if (frame.can_id == (1520 + 0)) {
 80013f2:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80013f6:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f5b3 6fbe 	cmp.w	r3, #1520	@ 0x5f0
 8001400:	d12b      	bne.n	800145a <main+0x29e>
				  uint16_t rpm = (((uint16_t)frame.data[6]) << 8) + frame.data[7];
 8001402:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001406:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800140a:	7b9b      	ldrb	r3, [r3, #14]
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b29b      	uxth	r3, r3
 8001410:	f507 62ed 	add.w	r2, r7, #1896	@ 0x768
 8001414:	f5a2 62ea 	sub.w	r2, r2, #1872	@ 0x750
 8001418:	7bd2      	ldrb	r2, [r2, #15]
 800141a:	4413      	add	r3, r2
 800141c:	f8a7 375a 	strh.w	r3, [r7, #1882]	@ 0x75a
				  UpdateShiftLights(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes, rpm, G1);
 8001420:	f8b7 375a 	ldrh.w	r3, [r7, #1882]	@ 0x75a
 8001424:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001428:	f207 41ec 	addw	r1, r7, #1260	@ 0x4ec
 800142c:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8001430:	9201      	str	r2, [sp, #4]
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	4603      	mov	r3, r0
 8001436:	460a      	mov	r2, r1
 8001438:	2100      	movs	r1, #0
 800143a:	4821      	ldr	r0, [pc, #132]	@ (80014c0 <main+0x304>)
 800143c:	f000 fb50 	bl	8001ae0 <UpdateShiftLights>

				  itoa(rpm, (char*)(result), 10);
 8001440:	f8b7 375a 	ldrh.w	r3, [r7, #1882]	@ 0x75a
 8001444:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8001448:	220a      	movs	r2, #10
 800144a:	4618      	mov	r0, r3
 800144c:	f00e fab7 	bl	800f9be <itoa>
				  setrpmdata(result);
 8001450:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001454:	4618      	mov	r0, r3
 8001456:	f002 fa63 	bl	8003920 <setrpmdata>
			  }
			  if (frame.can_id == (1520 + 2)) {
 800145a:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800145e:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f240 52f2 	movw	r2, #1522	@ 0x5f2
 8001468:	4293      	cmp	r3, r2
 800146a:	d15a      	bne.n	8001522 <main+0x366>
				  uint16_t temp = (((uint16_t)frame.data[6]) << 8) + frame.data[7];
 800146c:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001470:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8001474:	7b9b      	ldrb	r3, [r3, #14]
 8001476:	021b      	lsls	r3, r3, #8
 8001478:	b29b      	uxth	r3, r3
 800147a:	f507 62ed 	add.w	r2, r7, #1896	@ 0x768
 800147e:	f5a2 62ea 	sub.w	r2, r2, #1872	@ 0x750
 8001482:	7bd2      	ldrb	r2, [r2, #15]
 8001484:	4413      	add	r3, r2
 8001486:	f8a7 3758 	strh.w	r3, [r7, #1880]	@ 0x758
				  if (temp > 2150) {
 800148a:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 800148e:	f640 0266 	movw	r2, #2150	@ 0x866
 8001492:	4293      	cmp	r3, r2
 8001494:	d920      	bls.n	80014d8 <main+0x31c>
					setColor(&htim4, TIM_CHANNEL_1, 0, 255, 0, ledcolors, ledbytes, 15);
 8001496:	230f      	movs	r3, #15
 8001498:	9303      	str	r3, [sp, #12]
 800149a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	2300      	movs	r3, #0
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	23ff      	movs	r3, #255	@ 0xff
 80014ac:	2200      	movs	r2, #0
 80014ae:	2100      	movs	r1, #0
 80014b0:	4803      	ldr	r0, [pc, #12]	@ (80014c0 <main+0x304>)
 80014b2:	f000 fa09 	bl	80018c8 <setColor>
 80014b6:	e01f      	b.n	80014f8 <main+0x33c>
 80014b8:	080104e8 	.word	0x080104e8
 80014bc:	08010548 	.word	0x08010548
 80014c0:	200002e0 	.word	0x200002e0
 80014c4:	080104ec 	.word	0x080104ec
 80014c8:	08010504 	.word	0x08010504
 80014cc:	6c6c756e 	.word	0x6c6c756e
 80014d0:	200001b0 	.word	0x200001b0
 80014d4:	0801051c 	.word	0x0801051c
				  } else {
					setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 80014d8:	230f      	movs	r3, #15
 80014da:	9303      	str	r3, [sp, #12]
 80014dc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80014e0:	9302      	str	r3, [sp, #8]
 80014e2:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	2300      	movs	r3, #0
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2300      	movs	r3, #0
 80014ee:	2200      	movs	r2, #0
 80014f0:	2100      	movs	r1, #0
 80014f2:	4891      	ldr	r0, [pc, #580]	@ (8001738 <main+0x57c>)
 80014f4:	f000 f9e8 	bl	80018c8 <setColor>
				  }
				  temp /= 10;
 80014f8:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 80014fc:	4a8f      	ldr	r2, [pc, #572]	@ (800173c <main+0x580>)
 80014fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001502:	08db      	lsrs	r3, r3, #3
 8001504:	f8a7 3758 	strh.w	r3, [r7, #1880]	@ 0x758
				  itoa(temp, result2, 10);
 8001508:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 800150c:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8001510:	220a      	movs	r2, #10
 8001512:	4618      	mov	r0, r3
 8001514:	f00e fa53 	bl	800f9be <itoa>
				  settempdata(result2);
 8001518:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fa2b 	bl	8003978 <settempdata>
			  }
			  if (frame.can_id == 1520 + 33) {
 8001522:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001526:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f240 6211 	movw	r2, #1553	@ 0x611
 8001530:	4293      	cmp	r3, r2
 8001532:	d117      	bne.n	8001564 <main+0x3a8>
				  uint8_t gear = ((uint8_t)frame.data[6]);
 8001534:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001538:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800153c:	7b9b      	ldrb	r3, [r3, #14]
 800153e:	f887 3757 	strb.w	r3, [r7, #1879]	@ 0x757
				  if (gear != 0) {
 8001542:	f897 3757 	ldrb.w	r3, [r7, #1879]	@ 0x757
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00c      	beq.n	8001564 <main+0x3a8>
					  //USB_Println("the gear value is %d\n", gear);
					  itoa(gear, result3, 10);
 800154a:	f897 3757 	ldrb.w	r3, [r7, #1879]	@ 0x757
 800154e:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8001552:	220a      	movs	r2, #10
 8001554:	4618      	mov	r0, r3
 8001556:	f00e fa32 	bl	800f9be <itoa>
					  setgeardata(result3);
 800155a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800155e:	4618      	mov	r0, r3
 8001560:	f002 fa36 	bl	80039d0 <setgeardata>
				  }
			  }
			  if (frame.can_id == (1520 + 3)) {
 8001564:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001568:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f240 52f3 	movw	r2, #1523	@ 0x5f3
 8001572:	4293      	cmp	r3, r2
 8001574:	d155      	bne.n	8001622 <main+0x466>
				  uint8_t battvalue = (((uint16_t)frame.data[2]) << 8) + frame.data[3];
 8001576:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800157a:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800157e:	7adb      	ldrb	r3, [r3, #11]
 8001580:	f887 3751 	strb.w	r3, [r7, #1873]	@ 0x751
				  uint8_t batIntPart = battvalue / 10;
 8001584:	f897 3751 	ldrb.w	r3, [r7, #1873]	@ 0x751
 8001588:	4a6c      	ldr	r2, [pc, #432]	@ (800173c <main+0x580>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	08db      	lsrs	r3, r3, #3
 8001590:	f887 3750 	strb.w	r3, [r7, #1872]	@ 0x750
				  uint8_t batDecimalPart = battvalue % 10;
 8001594:	f897 2751 	ldrb.w	r2, [r7, #1873]	@ 0x751
 8001598:	4b68      	ldr	r3, [pc, #416]	@ (800173c <main+0x580>)
 800159a:	fba3 1302 	umull	r1, r3, r3, r2
 800159e:	08d9      	lsrs	r1, r3, #3
 80015a0:	460b      	mov	r3, r1
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	440b      	add	r3, r1
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	f887 374f 	strb.w	r3, [r7, #1871]	@ 0x74f
				  char batint[10];
				  char batdec[10];
				  itoa(batIntPart, batint, 10);
 80015ae:	f897 3750 	ldrb.w	r3, [r7, #1872]	@ 0x750
 80015b2:	f107 010c 	add.w	r1, r7, #12
 80015b6:	220a      	movs	r2, #10
 80015b8:	4618      	mov	r0, r3
 80015ba:	f00e fa00 	bl	800f9be <itoa>
				  itoa(batDecimalPart, batdec, 10);
 80015be:	f897 374f 	ldrb.w	r3, [r7, #1871]	@ 0x74f
 80015c2:	4639      	mov	r1, r7
 80015c4:	220a      	movs	r2, #10
 80015c6:	4618      	mov	r0, r3
 80015c8:	f00e f9f9 	bl	800f9be <itoa>
				  strncpy(result4, "", 20);
 80015cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015d0:	2214      	movs	r2, #20
 80015d2:	495b      	ldr	r1, [pc, #364]	@ (8001740 <main+0x584>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f00e fb4c 	bl	800fc72 <strncpy>
				  strncat(result4, batint, 5);
 80015da:	f107 010c 	add.w	r1, r7, #12
 80015de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015e2:	2205      	movs	r2, #5
 80015e4:	4618      	mov	r0, r3
 80015e6:	f00e fb31 	bl	800fc4c <strncat>
				  strncat(result4, ".", 5);
 80015ea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fdf6 	bl	80001e0 <strlen>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015fc:	4413      	add	r3, r2
 80015fe:	4951      	ldr	r1, [pc, #324]	@ (8001744 <main+0x588>)
 8001600:	461a      	mov	r2, r3
 8001602:	460b      	mov	r3, r1
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	8013      	strh	r3, [r2, #0]
				  strncat(result4, batdec, 1);
 8001608:	4639      	mov	r1, r7
 800160a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800160e:	2201      	movs	r2, #1
 8001610:	4618      	mov	r0, r3
 8001612:	f00e fb1b 	bl	800fc4c <strncat>
				  setbattdata(result4);
 8001616:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800161a:	4618      	mov	r0, r3
 800161c:	f002 fa02 	bl	8003a24 <setbattdata>
 8001620:	e07c      	b.n	800171c <main+0x560>
			  } else if (frame.can_id == 504) {
 8001622:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001626:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f5b3 7ffc 	cmp.w	r3, #504	@ 0x1f8
 8001630:	d144      	bne.n	80016bc <main+0x500>
				  uint16_t neutrallight = (uint16_t)((frame.data[6] << 8) | (frame.data[7]));
 8001632:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001636:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800163a:	7b9b      	ldrb	r3, [r3, #14]
 800163c:	b21b      	sxth	r3, r3
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b21a      	sxth	r2, r3
 8001642:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001646:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800164a:	7bdb      	ldrb	r3, [r3, #15]
 800164c:	b21b      	sxth	r3, r3
 800164e:	4313      	orrs	r3, r2
 8001650:	b21b      	sxth	r3, r3
 8001652:	f8a7 3752 	strh.w	r3, [r7, #1874]	@ 0x752
				  if (neutrallight < 1024) {
 8001656:	f8b7 3752 	ldrh.w	r3, [r7, #1874]	@ 0x752
 800165a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800165e:	d21c      	bcs.n	800169a <main+0x4de>
					  setColor(&htim4, TIM_CHANNEL_1, 128, 255, 0, ledcolors, ledbytes, 0);
 8001660:	2300      	movs	r3, #0
 8001662:	9303      	str	r3, [sp, #12]
 8001664:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	2300      	movs	r3, #0
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	23ff      	movs	r3, #255	@ 0xff
 8001676:	2280      	movs	r2, #128	@ 0x80
 8001678:	2100      	movs	r1, #0
 800167a:	482f      	ldr	r0, [pc, #188]	@ (8001738 <main+0x57c>)
 800167c:	f000 f924 	bl	80018c8 <setColor>
					  strncpy(result3, "7", 10);
 8001680:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001684:	220a      	movs	r2, #10
 8001686:	4930      	ldr	r1, [pc, #192]	@ (8001748 <main+0x58c>)
 8001688:	4618      	mov	r0, r3
 800168a:	f00e faf2 	bl	800fc72 <strncpy>
					  setgeardata(result3);
 800168e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001692:	4618      	mov	r0, r3
 8001694:	f002 f99c 	bl	80039d0 <setgeardata>
 8001698:	e040      	b.n	800171c <main+0x560>
				  } else {
					  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 800169a:	2300      	movs	r3, #0
 800169c:	9303      	str	r3, [sp, #12]
 800169e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80016a2:	9302      	str	r3, [sp, #8]
 80016a4:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	2300      	movs	r3, #0
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2300      	movs	r3, #0
 80016b0:	2200      	movs	r2, #0
 80016b2:	2100      	movs	r1, #0
 80016b4:	4820      	ldr	r0, [pc, #128]	@ (8001738 <main+0x57c>)
 80016b6:	f000 f907 	bl	80018c8 <setColor>
 80016ba:	e02f      	b.n	800171c <main+0x560>
					  //strncpy(result3, "8", 10);
					  //setgeardata(result3);
				  }
				  //USB_Println("the neutral light value is %d\n", neutrallight);
			  } else if (frame.can_id == 1520 + 42) {
 80016bc:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80016c0:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f240 621a 	movw	r2, #1562	@ 0x61a
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d126      	bne.n	800171c <main+0x560>
				  uint16_t speed = (uint16_t)((frame.data[0] << 8) | (frame.data[1]));
 80016ce:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80016d2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80016d6:	7a1b      	ldrb	r3, [r3, #8]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80016e2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80016e6:	7a5b      	ldrb	r3, [r3, #9]
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	f8a7 3754 	strh.w	r3, [r7, #1876]	@ 0x754
				  speed /= 10;
 80016f2:	f8b7 3754 	ldrh.w	r3, [r7, #1876]	@ 0x754
 80016f6:	4a11      	ldr	r2, [pc, #68]	@ (800173c <main+0x580>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	f8a7 3754 	strh.w	r3, [r7, #1876]	@ 0x754
				  itoa(speed, (char*) result5, 10);
 8001702:	f8b7 3754 	ldrh.w	r3, [r7, #1876]	@ 0x754
 8001706:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800170a:	220a      	movs	r2, #10
 800170c:	4618      	mov	r0, r3
 800170e:	f00e f956 	bl	800f9be <itoa>
				  setspeeddata(result5);
 8001712:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001716:	4618      	mov	r0, r3
 8001718:	f002 f9b0 	bl	8003a7c <setspeeddata>
	  for (int i = 0; i < 10; i++) {
 800171c:	f8d7 3764 	ldr.w	r3, [r7, #1892]	@ 0x764
 8001720:	3301      	adds	r3, #1
 8001722:	f8c7 3764 	str.w	r3, [r7, #1892]	@ 0x764
 8001726:	f8d7 3764 	ldr.w	r3, [r7, #1892]	@ 0x764
 800172a:	2b09      	cmp	r3, #9
 800172c:	f77f ae55 	ble.w	80013da <main+0x21e>
			  }
		  }
	  }

	  domainscreen();
 8001730:	f002 f9d0 	bl	8003ad4 <domainscreen>
	  if (buttonpressed == 3) {
 8001734:	e634      	b.n	80013a0 <main+0x1e4>
 8001736:	bf00      	nop
 8001738:	200002e0 	.word	0x200002e0
 800173c:	cccccccd 	.word	0xcccccccd
 8001740:	0801053c 	.word	0x0801053c
 8001744:	08010540 	.word	0x08010540
 8001748:	08010544 	.word	0x08010544

0800174c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b094      	sub	sp, #80	@ 0x50
 8001750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001752:	f107 0320 	add.w	r3, r7, #32
 8001756:	2230      	movs	r2, #48	@ 0x30
 8001758:	2100      	movs	r1, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f00e fa6e 	bl	800fc3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	4b29      	ldr	r3, [pc, #164]	@ (800181c <SystemClock_Config+0xd0>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001778:	4a28      	ldr	r2, [pc, #160]	@ (800181c <SystemClock_Config+0xd0>)
 800177a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800177e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001780:	4b26      	ldr	r3, [pc, #152]	@ (800181c <SystemClock_Config+0xd0>)
 8001782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	4b23      	ldr	r3, [pc, #140]	@ (8001820 <SystemClock_Config+0xd4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001798:	4a21      	ldr	r2, [pc, #132]	@ (8001820 <SystemClock_Config+0xd4>)
 800179a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <SystemClock_Config+0xd4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017ac:	2301      	movs	r3, #1
 80017ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b6:	2302      	movs	r3, #2
 80017b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80017c0:	2319      	movs	r3, #25
 80017c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017c4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017ca:	2304      	movs	r3, #4
 80017cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017ce:	2307      	movs	r3, #7
 80017d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d2:	f107 0320 	add.w	r3, r7, #32
 80017d6:	4618      	mov	r0, r3
 80017d8:	f005 fa7c 	bl	8006cd4 <HAL_RCC_OscConfig>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80017e2:	f000 f81f 	bl	8001824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e6:	230f      	movs	r3, #15
 80017e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ea:	2302      	movs	r3, #2
 80017ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2102      	movs	r1, #2
 8001802:	4618      	mov	r0, r3
 8001804:	f005 fcde 	bl	80071c4 <HAL_RCC_ClockConfig>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800180e:	f000 f809 	bl	8001824 <Error_Handler>
  }
}
 8001812:	bf00      	nop
 8001814:	3750      	adds	r7, #80	@ 0x50
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40023800 	.word	0x40023800
 8001820:	40007000 	.word	0x40007000

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <Error_Handler+0x8>

08001830 <initializeMCP2515>:
#include "spi.h"
#include "gpio.h"


MCP2515 myMCP(&hspi2, 10, GPIOA, GPIO_PIN_4);
void initializeMCP2515() {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	myMCP.reset();
 8001834:	4806      	ldr	r0, [pc, #24]	@ (8001850 <initializeMCP2515+0x20>)
 8001836:	f002 fb03 	bl	8003e40 <_ZN7MCP25155resetEv>
	myMCP.setBitrate(CAN_500KBPS, MCP_8MHZ);
 800183a:	2202      	movs	r2, #2
 800183c:	210e      	movs	r1, #14
 800183e:	4804      	ldr	r0, [pc, #16]	@ (8001850 <initializeMCP2515+0x20>)
 8001840:	f002 fcd0 	bl	80041e4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>
	myMCP.setNormalMode();
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <initializeMCP2515+0x20>)
 8001846:	f002 fc81 	bl	800414c <_ZN7MCP251513setNormalModeEv>
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200001b4 	.word	0x200001b4

08001854 <sendMessage>:

int sendMessage(struct can_frame *frame) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	return myMCP.sendMessage(frame);
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4804      	ldr	r0, [pc, #16]	@ (8001870 <sendMessage+0x1c>)
 8001860:	f002 ffe8 	bl	8004834 <_ZN7MCP251511sendMessageEPK9can_frame>
 8001864:	4603      	mov	r3, r0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200001b4 	.word	0x200001b4

08001874 <readMessage>:

int readMessage(struct can_frame *frame) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
	return myMCP.readMessage(frame);
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <readMessage+0x1c>)
 8001880:	f003 f890 	bl	80049a4 <_ZN7MCP251511readMessageEP9can_frame>
 8001884:	4603      	mov	r3, r0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200001b4 	.word	0x200001b4

08001894 <_Z41__static_initialization_and_destruction_0v>:
//	myMCP.setFilter(MCP2515::RXF2, false, 1520 + 3);  // uses MASK1
//	myMCP.setFilter(MCP2515::RXF3, false, 1520 + 2);  // uses MASK1
//	myMCP.setFilter(MCP2515::RXF4, false, 504);  // uses MASK1
//	myMCP.setFilter(MCP2515::RXF5, false, 1520 + 42);  // uses MASK1

}
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af02      	add	r7, sp, #8
MCP2515 myMCP(&hspi2, 10, GPIOA, GPIO_PIN_4);
 800189a:	2310      	movs	r3, #16
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 80018a0:	220a      	movs	r2, #10
 80018a2:	4904      	ldr	r1, [pc, #16]	@ (80018b4 <_Z41__static_initialization_and_destruction_0v+0x20>)
 80018a4:	4804      	ldr	r0, [pc, #16]	@ (80018b8 <_Z41__static_initialization_and_destruction_0v+0x24>)
 80018a6:	f002 fa6c 	bl	8003d82 <_ZN7MCP2515C1EP19__SPI_HandleTypeDefmP12GPIO_TypeDefh>
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40020000 	.word	0x40020000
 80018b4:	20000220 	.word	0x20000220
 80018b8:	200001b4 	.word	0x200001b4

080018bc <_GLOBAL__sub_I_myMCP>:
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
 80018c0:	f7ff ffe8 	bl	8001894 <_Z41__static_initialization_and_destruction_0v>
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <setColor>:
volatile int datasentflag;
extern TIM_HandleTypeDef htim4;


void setColor(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t green, uint8_t red,
		uint8_t blue, uint8_t *ledcolors, uint16_t *ledbytes, int ledIndex) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	4611      	mov	r1, r2
 80018d4:	461a      	mov	r2, r3
 80018d6:	460b      	mov	r3, r1
 80018d8:	71fb      	strb	r3, [r7, #7]
 80018da:	4613      	mov	r3, r2
 80018dc:	71bb      	strb	r3, [r7, #6]

	int index = (ledIndex * 3);
 80018de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
	ledcolors[index] = green;
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018ec:	4413      	add	r3, r2
 80018ee:	79fa      	ldrb	r2, [r7, #7]
 80018f0:	701a      	strb	r2, [r3, #0]
    ledcolors[index + 1] = red;
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	3301      	adds	r3, #1
 80018f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018f8:	4413      	add	r3, r2
 80018fa:	79ba      	ldrb	r2, [r7, #6]
 80018fc:	701a      	strb	r2, [r3, #0]
    ledcolors[index + 2] = blue;
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	3302      	adds	r3, #2
 8001902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001904:	4413      	add	r3, r2
 8001906:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800190a:	701a      	strb	r2, [r3, #0]

    for (int i = index; i < (index + 3); i++) {
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	61fb      	str	r3, [r7, #28]
 8001910:	e02a      	b.n	8001968 <setColor+0xa0>
    	for (int j = 0; j < 8; j++) {
 8001912:	2300      	movs	r3, #0
 8001914:	61bb      	str	r3, [r7, #24]
 8001916:	e021      	b.n	800195c <setColor+0x94>
    		if ((ledcolors[i] << j) & 128) {
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	461a      	mov	r2, r3
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800192c:	2b00      	cmp	r3, #0
 800192e:	d009      	beq.n	8001944 <setColor+0x7c>
    			ledbytes[(i * 8) + j] = 70;
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	00da      	lsls	r2, r3, #3
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	4413      	add	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800193c:	4413      	add	r3, r2
 800193e:	2246      	movs	r2, #70	@ 0x46
 8001940:	801a      	strh	r2, [r3, #0]
 8001942:	e008      	b.n	8001956 <setColor+0x8e>
    		} else {
   			ledbytes[(i * 8) + j] = 35;
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	00da      	lsls	r2, r3, #3
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	4413      	add	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001950:	4413      	add	r3, r2
 8001952:	2223      	movs	r2, #35	@ 0x23
 8001954:	801a      	strh	r2, [r3, #0]
    	for (int j = 0; j < 8; j++) {
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	3301      	adds	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	2b07      	cmp	r3, #7
 8001960:	ddda      	ble.n	8001918 <setColor+0x50>
    for (int i = index; i < (index + 3); i++) {
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3301      	adds	r3, #1
 8001966:	61fb      	str	r3, [r7, #28]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	3302      	adds	r3, #2
 800196c:	69fa      	ldr	r2, [r7, #28]
 800196e:	429a      	cmp	r2, r3
 8001970:	ddcf      	ble.n	8001912 <setColor+0x4a>
    		}
    	}
    }
    for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001972:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e008      	b.n	800198c <setColor+0xc4>
    	ledbytes[i] = 0;
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001980:	4413      	add	r3, r2
 8001982:	2200      	movs	r2, #0
 8001984:	801a      	strh	r2, [r3, #0]
    for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	f240 2215 	movw	r2, #533	@ 0x215
 8001992:	4293      	cmp	r3, r2
 8001994:	ddf1      	ble.n	800197a <setColor+0xb2>
    }
    HAL_TIM_PWM_Start_DMA(htim, Channel, (uint32_t *)ledbytes, PWM_BUFFER_SIZE + 150);
 8001996:	f240 2316 	movw	r3, #534	@ 0x216
 800199a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f006 fd8a 	bl	80084b8 <HAL_TIM_PWM_Start_DMA>
    while (!datasentflag) {};
 80019a4:	bf00      	nop
 80019a6:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <setColor+0xf4>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0fb      	beq.n	80019a6 <setColor+0xde>
    datasentflag = 0;
 80019ae:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <setColor+0xf4>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
}
 80019b4:	bf00      	nop
 80019b6:	3720      	adds	r7, #32
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200001c4 	.word	0x200001c4

080019c0 <shiftLightsInit>:

void shiftLightsInit(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors, uint16_t *ledbytes) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
 80019cc:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < 48; i += 3) {
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
 80019d2:	e013      	b.n	80019fc <shiftLightsInit+0x3c>
		ledcolors[i] = 0;
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
		ledcolors[i + 1] = 0;
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3301      	adds	r3, #1
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
		ledcolors[i + 2] = 255;
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3302      	adds	r3, #2
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	22ff      	movs	r2, #255	@ 0xff
 80019f4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 48; i += 3) {
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3303      	adds	r3, #3
 80019fa:	61fb      	str	r3, [r7, #28]
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8001a00:	dde8      	ble.n	80019d4 <shiftLightsInit+0x14>
	}
	for (int i = 0; i < 48; i++) {
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	e02a      	b.n	8001a5e <shiftLightsInit+0x9e>
		for (int j = 0; j < 8; j++) {
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	e021      	b.n	8001a52 <shiftLightsInit+0x92>
			if ((ledcolors[i] << j) & 128) {
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d009      	beq.n	8001a3a <shiftLightsInit+0x7a>
				ledbytes[(i * 8) + j] = 70;
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	00da      	lsls	r2, r3, #3
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	2246      	movs	r2, #70	@ 0x46
 8001a36:	801a      	strh	r2, [r3, #0]
 8001a38:	e008      	b.n	8001a4c <shiftLightsInit+0x8c>
			} else {
				ledbytes[(i * 8) + j] = 35;
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	00da      	lsls	r2, r3, #3
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	4413      	add	r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	2223      	movs	r2, #35	@ 0x23
 8001a4a:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < 8; j++) {
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b07      	cmp	r3, #7
 8001a56:	ddda      	ble.n	8001a0e <shiftLightsInit+0x4e>
	for (int i = 0; i < 48; i++) {
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	61bb      	str	r3, [r7, #24]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	2b2f      	cmp	r3, #47	@ 0x2f
 8001a62:	ddd1      	ble.n	8001a08 <shiftLightsInit+0x48>
			}
		}
	}
	for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001a64:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	e008      	b.n	8001a7e <shiftLightsInit+0xbe>
		ledbytes[i] = 0;
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	2200      	movs	r2, #0
 8001a76:	801a      	strh	r2, [r3, #0]
	for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	f240 2215 	movw	r2, #533	@ 0x215
 8001a84:	4293      	cmp	r3, r2
 8001a86:	ddf1      	ble.n	8001a6c <shiftLightsInit+0xac>
	}
	HAL_TIM_PWM_Start_DMA(htim, Channel, (uint32_t *)ledbytes, PWM_BUFFER_SIZE + 150);
 8001a88:	f240 2316 	movw	r3, #534	@ 0x216
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	68b9      	ldr	r1, [r7, #8]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f006 fd11 	bl	80084b8 <HAL_TIM_PWM_Start_DMA>
	while(!datasentflag) {};
 8001a96:	bf00      	nop
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <shiftLightsInit+0xf4>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0fb      	beq.n	8001a98 <shiftLightsInit+0xd8>
	datasentflag = 0;
 8001aa0:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <shiftLightsInit+0xf4>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]

	ledbytes = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
}
 8001aaa:	bf00      	nop
 8001aac:	3720      	adds	r7, #32
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200001c4 	.word	0x200001c4

08001ab8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim4, TIM_CHANNEL_1);
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001ac4:	f006 fea8 	bl	8008818 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8001ac8:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	601a      	str	r2, [r3, #0]
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	200002e0 	.word	0x200002e0
 8001adc:	200001c4 	.word	0x200001c4

08001ae0 <UpdateShiftLights>:


void UpdateShiftLights(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors,
		uint16_t *ledbytes, int current_rpm, int * RPM_thresholds) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	@ 0x28
 8001ae4:	af04      	add	r7, sp, #16
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	603b      	str	r3, [r7, #0]
  if (current_rpm > 13000) {
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8001af4:	4293      	cmp	r3, r2
 8001af6:	dd06      	ble.n	8001b06 <UpdateShiftLights+0x26>
	  startUp(htim, Channel, ledcolors, ledbytes);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	f000 f8b6 	bl	8001c70 <startUp>
	    	setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, i);
	    }
    }
  }

}
 8001b04:	e02a      	b.n	8001b5c <UpdateShiftLights+0x7c>
	for (int i = 2; i < 14; i++) {
 8001b06:	2302      	movs	r3, #2
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	e024      	b.n	8001b56 <UpdateShiftLights+0x76>
	    if (current_rpm >= RPM_thresholds[i - 2]) {
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001b12:	3b02      	subs	r3, #2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b18:	4413      	add	r3, r2
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6a3a      	ldr	r2, [r7, #32]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	db08      	blt.n	8001b34 <UpdateShiftLights+0x54>
	    	lightOn(htim, Channel,ledcolors, ledbytes, i);
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f000 f819 	bl	8001b64 <lightOn>
 8001b32:	e00d      	b.n	8001b50 <UpdateShiftLights+0x70>
	    	setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, i);
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	9303      	str	r3, [sp, #12]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	2300      	movs	r3, #0
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2300      	movs	r3, #0
 8001b46:	2200      	movs	r2, #0
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	68f8      	ldr	r0, [r7, #12]
 8001b4c:	f7ff febc 	bl	80018c8 <setColor>
	for (int i = 2; i < 14; i++) {
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3301      	adds	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2b0d      	cmp	r3, #13
 8001b5a:	ddd7      	ble.n	8001b0c <UpdateShiftLights+0x2c>
}
 8001b5c:	bf00      	nop
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <lightOn>:

void lightOn(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors,
		uint16_t *ledbytes,int index) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b088      	sub	sp, #32
 8001b68:	af04      	add	r7, sp, #16
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
 8001b70:	603b      	str	r3, [r7, #0]
	if (index == 13) {
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	2b0d      	cmp	r3, #13
 8001b76:	d140      	bne.n	8001bfa <lightOn+0x96>
		shiftLightsInit(htim, Channel, ledcolors, ledbytes);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	f7ff ff1e 	bl	80019c0 <shiftLightsInit>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 8001b84:	2300      	movs	r3, #0
 8001b86:	9303      	str	r3, [sp, #12]
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	2300      	movs	r3, #0
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2300      	movs	r3, #0
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4834      	ldr	r0, [pc, #208]	@ (8001c6c <lightOn+0x108>)
 8001b9c:	f7ff fe94 	bl	80018c8 <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 1);
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	9303      	str	r3, [sp, #12]
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	9302      	str	r3, [sp, #8]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	9301      	str	r3, [sp, #4]
 8001bac:	2300      	movs	r3, #0
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	482d      	ldr	r0, [pc, #180]	@ (8001c6c <lightOn+0x108>)
 8001bb8:	f7ff fe86 	bl	80018c8 <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 14);
 8001bbc:	230e      	movs	r3, #14
 8001bbe:	9303      	str	r3, [sp, #12]
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	2300      	movs	r3, #0
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4826      	ldr	r0, [pc, #152]	@ (8001c6c <lightOn+0x108>)
 8001bd4:	f7ff fe78 	bl	80018c8 <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 8001bd8:	230f      	movs	r3, #15
 8001bda:	9303      	str	r3, [sp, #12]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2300      	movs	r3, #0
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2300      	movs	r3, #0
 8001bea:	2200      	movs	r2, #0
 8001bec:	2100      	movs	r1, #0
 8001bee:	481f      	ldr	r0, [pc, #124]	@ (8001c6c <lightOn+0x108>)
 8001bf0:	f7ff fe6a 	bl	80018c8 <setColor>
		HAL_Delay(5);
 8001bf4:	2005      	movs	r0, #5
 8001bf6:	f002 ff9d 	bl	8004b34 <HAL_Delay>
	}
	if (index < 6) {
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	dc0e      	bgt.n	8001c1e <lightOn+0xba>
		setColor(htim, Channel, 255, 0, 0, ledcolors, ledbytes, index);
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	9302      	str	r3, [sp, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	9301      	str	r3, [sp, #4]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	2300      	movs	r3, #0
 8001c12:	22ff      	movs	r2, #255	@ 0xff
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f7ff fe56 	bl	80018c8 <setColor>
	} else if (index < 10) {
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, index);
	} else if (index < 14){
		setColor(htim, Channel, 0, 0, 255, ledcolors, ledbytes, index);
	}
}
 8001c1c:	e022      	b.n	8001c64 <lightOn+0x100>
	} else if (index < 10) {
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	2b09      	cmp	r3, #9
 8001c22:	dc0e      	bgt.n	8001c42 <lightOn+0xde>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, index);
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	9303      	str	r3, [sp, #12]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	9301      	str	r3, [sp, #4]
 8001c30:	2300      	movs	r3, #0
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	23ff      	movs	r3, #255	@ 0xff
 8001c36:	2200      	movs	r2, #0
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f7ff fe44 	bl	80018c8 <setColor>
}
 8001c40:	e010      	b.n	8001c64 <lightOn+0x100>
	} else if (index < 14){
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	2b0d      	cmp	r3, #13
 8001c46:	dc0d      	bgt.n	8001c64 <lightOn+0x100>
		setColor(htim, Channel, 0, 0, 255, ledcolors, ledbytes, index);
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	9303      	str	r3, [sp, #12]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	23ff      	movs	r3, #255	@ 0xff
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	2300      	movs	r3, #0
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f7ff fe32 	bl	80018c8 <setColor>
}
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200002e0 	.word	0x200002e0

08001c70 <startUp>:

void startUp(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors, uint16_t *ledbytes) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08c      	sub	sp, #48	@ 0x30
 8001c74:	af04      	add	r7, sp, #16
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
	int middle = 7;
 8001c7e:	2307      	movs	r3, #7
 8001c80:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 6; i++) {
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
 8001c86:	e026      	b.n	8001cd6 <startUp+0x66>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, middle - i);
 8001c88:	697a      	ldr	r2, [r7, #20]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	9303      	str	r3, [sp, #12]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	9302      	str	r3, [sp, #8]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	9301      	str	r3, [sp, #4]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	23ff      	movs	r3, #255	@ 0xff
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f7ff fe10 	bl	80018c8 <setColor>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, middle + i + 1);
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	4413      	add	r3, r2
 8001cae:	3301      	adds	r3, #1
 8001cb0:	9303      	str	r3, [sp, #12]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	9302      	str	r3, [sp, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	9301      	str	r3, [sp, #4]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	23ff      	movs	r3, #255	@ 0xff
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	68b9      	ldr	r1, [r7, #8]
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f7ff fdff 	bl	80018c8 <setColor>
		HAL_Delay(20);
 8001cca:	2014      	movs	r0, #20
 8001ccc:	f002 ff32 	bl	8004b34 <HAL_Delay>
	for (int i = 0; i < 6; i++) {
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	2b05      	cmp	r3, #5
 8001cda:	ddd5      	ble.n	8001c88 <startUp+0x18>
	}
	for (int i = 0; i < 6; i++) {
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	e026      	b.n	8001d30 <startUp+0xc0>
		setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, middle - i);
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	9303      	str	r3, [sp, #12]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	9302      	str	r3, [sp, #8]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	68b9      	ldr	r1, [r7, #8]
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f7ff fde3 	bl	80018c8 <setColor>
		setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, middle + i + 1);
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	4413      	add	r3, r2
 8001d08:	3301      	adds	r3, #1
 8001d0a:	9303      	str	r3, [sp, #12]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	9302      	str	r3, [sp, #8]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	2300      	movs	r3, #0
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f7ff fdd2 	bl	80018c8 <setColor>
		HAL_Delay(20);
 8001d24:	2014      	movs	r0, #20
 8001d26:	f002 ff05 	bl	8004b34 <HAL_Delay>
	for (int i = 0; i < 6; i++) {
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	61bb      	str	r3, [r7, #24]
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	2b05      	cmp	r3, #5
 8001d34:	ddd5      	ble.n	8001ce2 <startUp+0x72>
	}
}
 8001d36:	bf00      	nop
 8001d38:	bf00      	nop
 8001d3a:	3720      	adds	r7, #32
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d46:	4a19      	ldr	r2, [pc, #100]	@ (8001dac <MX_SPI1_Init+0x6c>)
 8001d48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d4a:	4b17      	ldr	r3, [pc, #92]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d52:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001d58:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d66:	4b10      	ldr	r3, [pc, #64]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d74:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d80:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d86:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d8e:	220a      	movs	r2, #10
 8001d90:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d92:	4805      	ldr	r0, [pc, #20]	@ (8001da8 <MX_SPI1_Init+0x68>)
 8001d94:	f005 fbce 	bl	8007534 <HAL_SPI_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001d9e:	f7ff fd41 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200001c8 	.word	0x200001c8
 8001dac:	40013000 	.word	0x40013000

08001db0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001db4:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001db6:	4a18      	ldr	r2, [pc, #96]	@ (8001e18 <MX_SPI2_Init+0x68>)
 8001db8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dba:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dc0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001ddc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001de0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001de4:	2220      	movs	r2, #32
 8001de6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001dfc:	220a      	movs	r2, #10
 8001dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e00:	4804      	ldr	r0, [pc, #16]	@ (8001e14 <MX_SPI2_Init+0x64>)
 8001e02:	f005 fb97 	bl	8007534 <HAL_SPI_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e0c:	f7ff fd0a 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000220 	.word	0x20000220
 8001e18:	40003800 	.word	0x40003800

08001e1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08c      	sub	sp, #48	@ 0x30
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a4a      	ldr	r2, [pc, #296]	@ (8001f64 <HAL_SPI_MspInit+0x148>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d15c      	bne.n	8001ef8 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	4b49      	ldr	r3, [pc, #292]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	4a48      	ldr	r2, [pc, #288]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4e:	4b46      	ldr	r3, [pc, #280]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e56:	61bb      	str	r3, [r7, #24]
 8001e58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	4b42      	ldr	r3, [pc, #264]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a41      	ldr	r2, [pc, #260]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e76:	23a0      	movs	r3, #160	@ 0xa0
 8001e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e82:	2303      	movs	r3, #3
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e86:	2305      	movs	r3, #5
 8001e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8a:	f107 031c 	add.w	r3, r7, #28
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4836      	ldr	r0, [pc, #216]	@ (8001f6c <HAL_SPI_MspInit+0x150>)
 8001e92:	f003 fb17 	bl	80054c4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e96:	4b36      	ldr	r3, [pc, #216]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001e98:	4a36      	ldr	r2, [pc, #216]	@ (8001f74 <HAL_SPI_MspInit+0x158>)
 8001e9a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e9c:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001e9e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001ea2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ea4:	4b32      	ldr	r3, [pc, #200]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001ea6:	2240      	movs	r2, #64	@ 0x40
 8001ea8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eaa:	4b31      	ldr	r3, [pc, #196]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eb6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001eba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ebe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001ec2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ec6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001ec8:	4b29      	ldr	r3, [pc, #164]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ed4:	4b26      	ldr	r3, [pc, #152]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001eda:	4825      	ldr	r0, [pc, #148]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001edc:	f002 ff60 	bl	8004da0 <HAL_DMA_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001ee6:	f7ff fc9d 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a20      	ldr	r2, [pc, #128]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001eee:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8001f70 <HAL_SPI_MspInit+0x154>)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ef6:	e031      	b.n	8001f5c <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f78 <HAL_SPI_MspInit+0x15c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d12c      	bne.n	8001f5c <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	4b18      	ldr	r3, [pc, #96]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	4a17      	ldr	r2, [pc, #92]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	4a10      	ldr	r2, [pc, #64]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <HAL_SPI_MspInit+0x14c>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001f3a:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8001f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f4c:	2305      	movs	r3, #5
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f50:	f107 031c 	add.w	r3, r7, #28
 8001f54:	4619      	mov	r1, r3
 8001f56:	4809      	ldr	r0, [pc, #36]	@ (8001f7c <HAL_SPI_MspInit+0x160>)
 8001f58:	f003 fab4 	bl	80054c4 <HAL_GPIO_Init>
}
 8001f5c:	bf00      	nop
 8001f5e:	3730      	adds	r7, #48	@ 0x30
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40013000 	.word	0x40013000
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020000 	.word	0x40020000
 8001f70:	20000278 	.word	0x20000278
 8001f74:	40026458 	.word	0x40026458
 8001f78:	40003800 	.word	0x40003800
 8001f7c:	40020400 	.word	0x40020400

08001f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	4a08      	ldr	r2, [pc, #32]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb2:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <SDTimer_Handler>:
extern volatile uint16_t Timer1, Timer2;
volatile uint8_t FatFsCnt = 0;


void SDTimer_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <SDTimer_Handler+0x40>)
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d006      	beq.n	8001fec <SDTimer_Handler+0x1c>
    Timer1--;
 8001fde:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <SDTimer_Handler+0x40>)
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <SDTimer_Handler+0x40>)
 8001fea:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8001fec:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <SDTimer_Handler+0x44>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d006      	beq.n	8002004 <SDTimer_Handler+0x34>
    Timer2--;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <SDTimer_Handler+0x44>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	4b04      	ldr	r3, [pc, #16]	@ (8002014 <SDTimer_Handler+0x44>)
 8002002:	801a      	strh	r2, [r3, #0]
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	200001a8 	.word	0x200001a8
 8002014:	200001aa 	.word	0x200001aa

08002018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <NMI_Handler+0x4>

08002020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <HardFault_Handler+0x4>

08002028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <MemManage_Handler+0x4>

08002030 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <BusFault_Handler+0x4>

08002038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <UsageFault_Handler+0x4>

08002040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204e:	b480      	push	{r7}
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <SysTick_Handler+0x30>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	b2db      	uxtb	r3, r3
 8002076:	3301      	adds	r3, #1
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4b08      	ldr	r3, [pc, #32]	@ (800209c <SysTick_Handler+0x30>)
 800207c:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 800207e:	4b07      	ldr	r3, [pc, #28]	@ (800209c <SysTick_Handler+0x30>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b09      	cmp	r3, #9
 8002086:	d904      	bls.n	8002092 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8002088:	4b04      	ldr	r3, [pc, #16]	@ (800209c <SysTick_Handler+0x30>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 800208e:	f7ff ff9f 	bl	8001fd0 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002092:	f002 fd2f 	bl	8004af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200002d8 	.word	0x200002d8

080020a0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 80020a4:	4802      	ldr	r0, [pc, #8]	@ (80020b0 <DMA1_Stream0_IRQHandler+0x10>)
 80020a6:	f002 ffa3 	bl	8004ff0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000328 	.word	0x20000328

080020b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button1INT_Pin);
 80020b8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80020bc:	f003 fba0 	bl	8005800 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(button2INT_Pin);
 80020c0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80020c4:	f003 fb9c 	bl	8005800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}

080020cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button3INT_Pin);
 80020d0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80020d4:	f003 fb94 	bl	8005800 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(button4INT_Pin);
 80020d8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020dc:	f003 fb90 	bl	8005800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80020e8:	4802      	ldr	r0, [pc, #8]	@ (80020f4 <DMA2_Stream3_IRQHandler+0x10>)
 80020ea:	f002 ff81 	bl	8004ff0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000278 	.word	0x20000278

080020f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80020fc:	4802      	ldr	r0, [pc, #8]	@ (8002108 <OTG_FS_IRQHandler+0x10>)
 80020fe:	f003 fcdb 	bl	8005ab8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20001138 	.word	0x20001138

0800210c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  return 1;
 8002110:	2301      	movs	r3, #1
}
 8002112:	4618      	mov	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <_kill>:

int _kill(int pid, int sig)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002126:	f00d fe0b 	bl	800fd40 <__errno>
 800212a:	4603      	mov	r3, r0
 800212c:	2216      	movs	r2, #22
 800212e:	601a      	str	r2, [r3, #0]
  return -1;
 8002130:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <_exit>:

void _exit (int status)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002144:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7ff ffe7 	bl	800211c <_kill>
  while (1) {}    /* Make sure we hang here */
 800214e:	bf00      	nop
 8002150:	e7fd      	b.n	800214e <_exit+0x12>
	...

08002154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800215c:	4a14      	ldr	r2, [pc, #80]	@ (80021b0 <_sbrk+0x5c>)
 800215e:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <_sbrk+0x60>)
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002168:	4b13      	ldr	r3, [pc, #76]	@ (80021b8 <_sbrk+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d102      	bne.n	8002176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002170:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <_sbrk+0x64>)
 8002172:	4a12      	ldr	r2, [pc, #72]	@ (80021bc <_sbrk+0x68>)
 8002174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002176:	4b10      	ldr	r3, [pc, #64]	@ (80021b8 <_sbrk+0x64>)
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	d207      	bcs.n	8002194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002184:	f00d fddc 	bl	800fd40 <__errno>
 8002188:	4603      	mov	r3, r0
 800218a:	220c      	movs	r2, #12
 800218c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800218e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002192:	e009      	b.n	80021a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002194:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <_sbrk+0x64>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800219a:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	4a05      	ldr	r2, [pc, #20]	@ (80021b8 <_sbrk+0x64>)
 80021a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a6:	68fb      	ldr	r3, [r7, #12]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20010000 	.word	0x20010000
 80021b4:	00000400 	.word	0x00000400
 80021b8:	200002dc 	.word	0x200002dc
 80021bc:	20001988 	.word	0x20001988

080021c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021c4:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <SystemInit+0x20>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ca:	4a05      	ldr	r2, [pc, #20]	@ (80021e0 <SystemInit+0x20>)
 80021cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim4_ch1;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08e      	sub	sp, #56	@ 0x38
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f8:	f107 0320 	add.w	r3, r7, #32
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
 8002210:	615a      	str	r2, [r3, #20]
 8002212:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002214:	4b2c      	ldr	r3, [pc, #176]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002216:	4a2d      	ldr	r2, [pc, #180]	@ (80022cc <MX_TIM4_Init+0xe8>)
 8002218:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800221a:	4b2b      	ldr	r3, [pc, #172]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 800221c:	2200      	movs	r2, #0
 800221e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002220:	4b29      	ldr	r3, [pc, #164]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 105;
 8002226:	4b28      	ldr	r3, [pc, #160]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002228:	2269      	movs	r2, #105	@ 0x69
 800222a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800222c:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 800222e:	2200      	movs	r2, #0
 8002230:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002232:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002238:	4823      	ldr	r0, [pc, #140]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 800223a:	f006 f895 	bl	8008368 <HAL_TIM_Base_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002244:	f7ff faee 	bl	8001824 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002248:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800224c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800224e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002252:	4619      	mov	r1, r3
 8002254:	481c      	ldr	r0, [pc, #112]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002256:	f006 fc67 	bl	8008b28 <HAL_TIM_ConfigClockSource>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002260:	f7ff fae0 	bl	8001824 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002264:	4818      	ldr	r0, [pc, #96]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002266:	f006 f8ce 	bl	8008406 <HAL_TIM_PWM_Init>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002270:	f7ff fad8 	bl	8001824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002274:	2300      	movs	r3, #0
 8002276:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002278:	2300      	movs	r3, #0
 800227a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800227c:	f107 0320 	add.w	r3, r7, #32
 8002280:	4619      	mov	r1, r3
 8002282:	4811      	ldr	r0, [pc, #68]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 8002284:	f007 f8d4 	bl	8009430 <HAL_TIMEx_MasterConfigSynchronization>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 800228e:	f7ff fac9 	bl	8001824 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002292:	2360      	movs	r3, #96	@ 0x60
 8002294:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a2:	1d3b      	adds	r3, r7, #4
 80022a4:	2200      	movs	r2, #0
 80022a6:	4619      	mov	r1, r3
 80022a8:	4807      	ldr	r0, [pc, #28]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 80022aa:	f006 fb7b 	bl	80089a4 <HAL_TIM_PWM_ConfigChannel>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80022b4:	f7ff fab6 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <MX_TIM4_Init+0xe4>)
 80022ba:	f000 f85d 	bl	8002378 <HAL_TIM_MspPostInit>

}
 80022be:	bf00      	nop
 80022c0:	3738      	adds	r7, #56	@ 0x38
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200002e0 	.word	0x200002e0
 80022cc:	40000800 	.word	0x40000800

080022d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a22      	ldr	r2, [pc, #136]	@ (8002368 <HAL_TIM_Base_MspInit+0x98>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d13d      	bne.n	800235e <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	4b21      	ldr	r3, [pc, #132]	@ (800236c <HAL_TIM_Base_MspInit+0x9c>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	4a20      	ldr	r2, [pc, #128]	@ (800236c <HAL_TIM_Base_MspInit+0x9c>)
 80022ec:	f043 0304 	orr.w	r3, r3, #4
 80022f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f2:	4b1e      	ldr	r3, [pc, #120]	@ (800236c <HAL_TIM_Base_MspInit+0x9c>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 80022fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002300:	4a1c      	ldr	r2, [pc, #112]	@ (8002374 <HAL_TIM_Base_MspInit+0xa4>)
 8002302:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 8002304:	4b1a      	ldr	r3, [pc, #104]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002306:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800230a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800230c:	4b18      	ldr	r3, [pc, #96]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 800230e:	2240      	movs	r2, #64	@ 0x40
 8002310:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002312:	4b17      	ldr	r3, [pc, #92]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002314:	2200      	movs	r2, #0
 8002316:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002318:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 800231a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800231e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002320:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002322:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002326:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002328:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 800232a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800232e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8002330:	4b0f      	ldr	r3, [pc, #60]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002332:	2200      	movs	r2, #0
 8002334:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002336:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002338:	2200      	movs	r2, #0
 800233a:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800233c:	4b0c      	ldr	r3, [pc, #48]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 800233e:	2200      	movs	r2, #0
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002342:	480b      	ldr	r0, [pc, #44]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002344:	f002 fd2c 	bl	8004da0 <HAL_DMA_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 800234e:	f7ff fa69 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 8002356:	625a      	str	r2, [r3, #36]	@ 0x24
 8002358:	4a05      	ldr	r2, [pc, #20]	@ (8002370 <HAL_TIM_Base_MspInit+0xa0>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800235e:	bf00      	nop
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40000800 	.word	0x40000800
 800236c:	40023800 	.word	0x40023800
 8002370:	20000328 	.word	0x20000328
 8002374:	40026010 	.word	0x40026010

08002378 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a12      	ldr	r2, [pc, #72]	@ (80023e0 <HAL_TIM_MspPostInit+0x68>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d11d      	bne.n	80023d6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	4a10      	ldr	r2, [pc, #64]	@ (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 80023a4:	f043 0302 	orr.w	r3, r3, #2
 80023a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <HAL_TIM_MspPostInit+0x6c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023b6:	2340      	movs	r3, #64	@ 0x40
 80023b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023c6:	2302      	movs	r3, #2
 80023c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	4619      	mov	r1, r3
 80023d0:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <HAL_TIM_MspPostInit+0x70>)
 80023d2:	f003 f877 	bl	80054c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80023d6:	bf00      	nop
 80023d8:	3720      	adds	r7, #32
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40000800 	.word	0x40000800
 80023e4:	40023800 	.word	0x40023800
 80023e8:	40020400 	.word	0x40020400

080023ec <USB_Println>:
#include "usb_device.h"
#include <stdarg.h>

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

void USB_Println(const char *format, ...) {
 80023ec:	b40f      	push	{r0, r1, r2, r3}
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b0a2      	sub	sp, #136	@ 0x88
 80023f2:	af00      	add	r7, sp, #0
    char buffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, format);
 80023f4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80023f8:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80023fa:	f107 0008 	add.w	r0, r7, #8
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002404:	2180      	movs	r1, #128	@ 0x80
 8002406:	f00d fc0b 	bl	800fc20 <vsniprintf>
    va_end(args);

    CDC_Transmit_FS((uint8_t*)buffer, strlen(buffer));
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	4618      	mov	r0, r3
 8002410:	f7fd fee6 	bl	80001e0 <strlen>
 8002414:	4603      	mov	r3, r0
 8002416:	b29a      	uxth	r2, r3
 8002418:	f107 0308 	add.w	r3, r7, #8
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f00c fe3e 	bl	800f0a0 <CDC_Transmit_FS>
}
 8002424:	bf00      	nop
 8002426:	3788      	adds	r7, #136	@ 0x88
 8002428:	46bd      	mov	sp, r7
 800242a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800242e:	b004      	add	sp, #16
 8002430:	4770      	bx	lr
	...

08002434 <transmitdma>:

#include "dmatransmitter.h"

volatile uint8_t spidatasentflag = 0;

void transmitdma(SPI_HandleTypeDef *hspi, uint16_t* buffer1, uint16_t size) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	4613      	mov	r3, r2
 8002440:	80fb      	strh	r3, [r7, #6]
	spidatasentflag = 0;
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <transmitdma+0x28>)
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_DMA(hspi, (uint8_t*)buffer1, size);
 8002448:	88fb      	ldrh	r3, [r7, #6]
 800244a:	461a      	mov	r2, r3
 800244c:	68b9      	ldr	r1, [r7, #8]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f005 fd00 	bl	8007e54 <HAL_SPI_Transmit_DMA>
}
 8002454:	bf00      	nop
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000388 	.word	0x20000388

08002460 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <HAL_SPI_TxCpltCallback+0x24>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d102      	bne.n	8002478 <HAL_SPI_TxCpltCallback+0x18>
		spidatasentflag = 1;
 8002472:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <HAL_SPI_TxCpltCallback+0x28>)
 8002474:	2201      	movs	r2, #1
 8002476:	701a      	strb	r2, [r3, #0]
	}
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	40013000 	.word	0x40013000
 8002488:	20000388 	.word	0x20000388

0800248c <_ZN5SceneC1EPP13DisplayObjecth>:

/*
 * the following are Scene method definitions
 */

Scene::Scene(DisplayObject** objects, uint8_t count) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	4613      	mov	r3, r2
 8002498:	71fb      	strb	r3, [r7, #7]
	this->setScene(objects, count);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	461a      	mov	r2, r3
 800249e:	68b9      	ldr	r1, [r7, #8]
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f000 f805 	bl	80024b0 <_ZN5Scene8setSceneEPP13DisplayObjecth>
}
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <_ZN5Scene8setSceneEPP13DisplayObjecth>:

void Scene::setScene(DisplayObject** objects, uint8_t count) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	4613      	mov	r3, r2
 80024bc:	71fb      	strb	r3, [r7, #7]
	this->objects = objects;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	601a      	str	r2, [r3, #0]
	this->objectcount = count;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	79fa      	ldrb	r2, [r7, #7]
 80024c8:	711a      	strb	r2, [r3, #4]
	this->changed = 1;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2201      	movs	r2, #1
 80024ce:	715a      	strb	r2, [r3, #5]
	this->maxpriority = 0;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	719a      	strb	r2, [r3, #6]
	for (int i = 0; i < count; i++) {
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	e014      	b.n	8002506 <_ZN5Scene8setSceneEPP13DisplayObjecth+0x56>
		uint8_t objectpriority = objects[i]->getpriority();
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	4413      	add	r3, r2
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f000 f9da 	bl	80028a0 <_ZN13DisplayObject11getpriorityEv>
 80024ec:	4603      	mov	r3, r0
 80024ee:	74fb      	strb	r3, [r7, #19]
		if (objectpriority > this->maxpriority) {
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	799b      	ldrb	r3, [r3, #6]
 80024f4:	7cfa      	ldrb	r2, [r7, #19]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d902      	bls.n	8002500 <_ZN5Scene8setSceneEPP13DisplayObjecth+0x50>
			this->maxpriority = objectpriority;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	7cfa      	ldrb	r2, [r7, #19]
 80024fe:	719a      	strb	r2, [r3, #6]
	for (int i = 0; i < count; i++) {
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	3301      	adds	r3, #1
 8002504:	617b      	str	r3, [r7, #20]
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	429a      	cmp	r2, r3
 800250c:	dbe6      	blt.n	80024dc <_ZN5Scene8setSceneEPP13DisplayObjecth+0x2c>
		}
	}
}
 800250e:	bf00      	nop
 8002510:	bf00      	nop
 8002512:	3718      	adds	r7, #24
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <_ZN5Scene9drawSceneEv>:

void Scene::drawScene() {
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	f5ad 4d48 	sub.w	sp, sp, #51200	@ 0xc800
 800251e:	b089      	sub	sp, #36	@ 0x24
 8002520:	af00      	add	r7, sp, #0
 8002522:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002526:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800252a:	6018      	str	r0, [r3, #0]
	if (this->changed) {
 800252c:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002530:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	795b      	ldrb	r3, [r3, #5]
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 813e 	beq.w	80027ba <_ZN5Scene9drawSceneEv+0x2a2>
		modifySpace(0, 0, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1);
 800253e:	f240 133f 	movw	r3, #319	@ 0x13f
 8002542:	f240 12df 	movw	r2, #479	@ 0x1df
 8002546:	2100      	movs	r1, #0
 8002548:	2000      	movs	r0, #0
 800254a:	f000 fd3c 	bl	8002fc6 <modifySpace>
		startCommand(WRITE_COMMAND);
 800254e:	202c      	movs	r0, #44	@ 0x2c
 8002550:	f000 fc46 	bl	8002de0 <startCommand>
		dataOrRegister(1);
 8002554:	2001      	movs	r0, #1
 8002556:	f000 fc01 	bl	8002d5c <dataOrRegister>
		uint8_t anychanges = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002560:	f102 021f 	add.w	r2, r2, #31
 8002564:	7013      	strb	r3, [r2, #0]
		for (int i = 0; i < this->objectcount; i++) {
 8002566:	2300      	movs	r3, #0
 8002568:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800256c:	f102 0218 	add.w	r2, r2, #24
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	e028      	b.n	80025c6 <_ZN5Scene9drawSceneEv+0xae>
			anychanges += this->objects[i]->getChangeFlag();
 8002574:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002578:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002584:	f103 0318 	add.w	r3, r3, #24
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4413      	add	r3, r2
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f000 f9a0 	bl	80028d6 <_ZN13DisplayObject13getChangeFlagEv>
 8002596:	4603      	mov	r3, r0
 8002598:	461a      	mov	r2, r3
 800259a:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800259e:	f103 031f 	add.w	r3, r3, #31
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	4413      	add	r3, r2
 80025a6:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025aa:	f102 021f 	add.w	r2, r2, #31
 80025ae:	7013      	strb	r3, [r2, #0]
		for (int i = 0; i < this->objectcount; i++) {
 80025b0:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80025b4:	f103 0318 	add.w	r3, r3, #24
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	3301      	adds	r3, #1
 80025bc:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025c0:	f102 0218 	add.w	r2, r2, #24
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80025ca:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	791b      	ldrb	r3, [r3, #4]
 80025d2:	461a      	mov	r2, r3
 80025d4:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80025d8:	f103 0318 	add.w	r3, r3, #24
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4293      	cmp	r3, r2
 80025e0:	dbc8      	blt.n	8002574 <_ZN5Scene9drawSceneEv+0x5c>
		}
		if (!anychanges) {
 80025e2:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80025e6:	f103 031f 	add.w	r3, r3, #31
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 80ec 	beq.w	80027ca <_ZN5Scene9drawSceneEv+0x2b2>
			return;
		}
		for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 80025f2:	2300      	movs	r3, #0
 80025f4:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025f8:	f102 0214 	add.w	r2, r2, #20
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e0d2      	b.n	80027a6 <_ZN5Scene9drawSceneEv+0x28e>
			uint16_t buffer[FRAMEBUFFER_SIZE] = { 0 };
 8002600:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002604:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 8002608:	4618      	mov	r0, r3
 800260a:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800260e:	461a      	mov	r2, r3
 8002610:	2100      	movs	r1, #0
 8002612:	f00d fb13 	bl	800fc3c <memset>
			const int startx = i * FRAMEBUFFER_WIDTH;
 8002616:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800261a:	f103 0314 	add.w	r3, r3, #20
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800262c:	f102 0208 	add.w	r2, r2, #8
 8002630:	6013      	str	r3, [r2, #0]
			for (int j = 0; j <= this->maxpriority; j++) {
 8002632:	2300      	movs	r3, #0
 8002634:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002638:	f102 0210 	add.w	r2, r2, #16
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	e084      	b.n	800274a <_ZN5Scene9drawSceneEv+0x232>
				for (int k = 0; k < this->objectcount; k++) {
 8002640:	2300      	movs	r3, #0
 8002642:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002646:	f102 020c 	add.w	r2, r2, #12
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	e064      	b.n	8002718 <_ZN5Scene9drawSceneEv+0x200>
					if (objects[k]->getpriority() == j) {
 800264e:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002652:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800265e:	f103 030c 	add.w	r3, r3, #12
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f918 	bl	80028a0 <_ZN13DisplayObject11getpriorityEv>
 8002670:	4603      	mov	r3, r0
 8002672:	461a      	mov	r2, r3
 8002674:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002678:	f103 0310 	add.w	r3, r3, #16
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4293      	cmp	r3, r2
 8002680:	bf0c      	ite	eq
 8002682:	2301      	moveq	r3, #1
 8002684:	2300      	movne	r3, #0
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b00      	cmp	r3, #0
 800268a:	d03a      	beq.n	8002702 <_ZN5Scene9drawSceneEv+0x1ea>
						objects[k]->drawIntoFramebuffer(buffer, FRAMEBUFFER_WIDTH, startx);
 800268c:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002690:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800269c:	f103 030c 	add.w	r3, r3, #12
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	6818      	ldr	r0, [r3, #0]
 80026a8:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80026ac:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026b8:	f103 030c 	add.w	r3, r3, #12
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	3308      	adds	r3, #8
 80026c8:	681c      	ldr	r4, [r3, #0]
 80026ca:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026ce:	f103 0308 	add.w	r3, r3, #8
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	f107 0120 	add.w	r1, r7, #32
 80026da:	3918      	subs	r1, #24
 80026dc:	2250      	movs	r2, #80	@ 0x50
 80026de:	47a0      	blx	r4
						objects[k]->resetChangeFlag();
 80026e0:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80026e4:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026f0:	f103 030c 	add.w	r3, r3, #12
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4413      	add	r3, r2
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 f87f 	bl	8002800 <_ZN13DisplayObject15resetChangeFlagEv>
				for (int k = 0; k < this->objectcount; k++) {
 8002702:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002706:	f103 030c 	add.w	r3, r3, #12
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002712:	f102 020c 	add.w	r2, r2, #12
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800271c:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	791b      	ldrb	r3, [r3, #4]
 8002724:	461a      	mov	r2, r3
 8002726:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800272a:	f103 030c 	add.w	r3, r3, #12
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4293      	cmp	r3, r2
 8002732:	db8c      	blt.n	800264e <_ZN5Scene9drawSceneEv+0x136>
			for (int j = 0; j <= this->maxpriority; j++) {
 8002734:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002738:	f103 0310 	add.w	r3, r3, #16
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	3301      	adds	r3, #1
 8002740:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002744:	f102 0210 	add.w	r2, r2, #16
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800274e:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	799b      	ldrb	r3, [r3, #6]
 8002756:	461a      	mov	r2, r3
 8002758:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800275c:	f103 0310 	add.w	r3, r3, #16
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4293      	cmp	r3, r2
 8002764:	f77f af6c 	ble.w	8002640 <_ZN5Scene9drawSceneEv+0x128>
					}
				}
			}
			transmitdma(&hspi1, buffer, FRAMEBUFFER_SIZE);
 8002768:	f107 0320 	add.w	r3, r7, #32
 800276c:	3b18      	subs	r3, #24
 800276e:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8002772:	4619      	mov	r1, r3
 8002774:	4818      	ldr	r0, [pc, #96]	@ (80027d8 <_ZN5Scene9drawSceneEv+0x2c0>)
 8002776:	f7ff fe5d 	bl	8002434 <transmitdma>
			while(!spidatasentflag) {}
 800277a:	bf00      	nop
 800277c:	4b17      	ldr	r3, [pc, #92]	@ (80027dc <_ZN5Scene9drawSceneEv+0x2c4>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f5      	bne.n	800277c <_ZN5Scene9drawSceneEv+0x264>
		for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 8002790:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002794:	f103 0314 	add.w	r3, r3, #20
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80027a0:	f102 0214 	add.w	r2, r2, #20
 80027a4:	6013      	str	r3, [r2, #0]
 80027a6:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80027aa:	f103 0314 	add.w	r3, r3, #20
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b05      	cmp	r3, #5
 80027b2:	f77f af25 	ble.w	8002600 <_ZN5Scene9drawSceneEv+0xe8>
		}
		endCommand();
 80027b6:	f000 fb29 	bl	8002e0c <endCommand>
	}
	this->changed = 0;
 80027ba:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80027be:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2200      	movs	r2, #0
 80027c6:	715a      	strb	r2, [r3, #5]
 80027c8:	e000      	b.n	80027cc <_ZN5Scene9drawSceneEv+0x2b4>
			return;
 80027ca:	bf00      	nop
}
 80027cc:	f507 4748 	add.w	r7, r7, #51200	@ 0xc800
 80027d0:	3724      	adds	r7, #36	@ 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd90      	pop	{r4, r7, pc}
 80027d6:	bf00      	nop
 80027d8:	200001c8 	.word	0x200001c8
 80027dc:	20000388 	.word	0x20000388

080027e0 <_ZN13DisplayObjectD1Ev>:

/*
 * the following are DisplayObject method definitions
 */

DisplayObject::~DisplayObject() {}
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	4a04      	ldr	r2, [pc, #16]	@ (80027fc <_ZN13DisplayObjectD1Ev+0x1c>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4618      	mov	r0, r3
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	08010708 	.word	0x08010708

08002800 <_ZN13DisplayObject15resetChangeFlagEv>:

void DisplayObject::resetChangeFlag() {
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	this->changed = 0;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	715a      	strb	r2, [r3, #5]
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <_ZN13DisplayObject12redrawObjectEv>:

void DisplayObject::redrawObject() {
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
	this->changed = 1;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	715a      	strb	r2, [r3, #5]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_ZN13DisplayObject7getxposEv>:

uint16_t DisplayObject::getxpos() {
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	return this->xpos;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	88db      	ldrh	r3, [r3, #6]
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_ZN13DisplayObject7setxposEt>:

void DisplayObject::setxpos(uint16_t xpos) {
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	807b      	strh	r3, [r7, #2]
	this->xpos = xpos;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	887a      	ldrh	r2, [r7, #2]
 800285c:	80da      	strh	r2, [r3, #6]
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <_ZN13DisplayObject7getyposEv>:

uint16_t DisplayObject::getypos() {
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
	return this->ypos;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	891b      	ldrh	r3, [r3, #8]
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <_ZN13DisplayObject7setyposEt>:

void DisplayObject::setypos(uint16_t ypos) {
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	460b      	mov	r3, r1
 800288c:	807b      	strh	r3, [r7, #2]
	this->ypos = ypos;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	887a      	ldrh	r2, [r7, #2]
 8002892:	811a      	strh	r2, [r3, #8]
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <_ZN13DisplayObject11getpriorityEv>:

uint8_t DisplayObject::getpriority() {
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	return this->priority;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	791b      	ldrb	r3, [r3, #4]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <_ZN13DisplayObject11setpriorityEh>:

void DisplayObject::setpriority(uint8_t priority) {
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
	this->priority = priority;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	78fa      	ldrb	r2, [r7, #3]
 80028c8:	711a      	strb	r2, [r3, #4]
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <_ZN13DisplayObject13getChangeFlagEv>:

uint8_t DisplayObject::getChangeFlag() {
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
	return this->changed;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	795b      	ldrb	r3, [r3, #5]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <_ZN13DisplayObjectC1Ev>:
#define SRC_RPI_DISPLAY_RPIDISPLAYSCENEBUILDER_H_

#include <stdint.h>
#include "rpiDisplayShapes.h"

class DisplayObject {
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	4a04      	ldr	r2, [pc, #16]	@ (800290c <_ZN13DisplayObjectC1Ev+0x1c>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	08010708 	.word	0x08010708

08002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>:

/*
 * the following are StringObject method dofinitions
 */

StringObject::StringObject(uint16_t xpos, uint16_t ypos, uint16_t colorvalue, const GFXfont *font, uint8_t positioning, char* buffer, uint8_t priority) {
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	4608      	mov	r0, r1
 800291a:	4611      	mov	r1, r2
 800291c:	461a      	mov	r2, r3
 800291e:	4603      	mov	r3, r0
 8002920:	817b      	strh	r3, [r7, #10]
 8002922:	460b      	mov	r3, r1
 8002924:	813b      	strh	r3, [r7, #8]
 8002926:	4613      	mov	r3, r2
 8002928:	80fb      	strh	r3, [r7, #6]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ffdf 	bl	80028f0 <_ZN13DisplayObjectC1Ev>
 8002932:	4a15      	ldr	r2, [pc, #84]	@ (8002988 <_ZN12StringObjectC1EtttPK7GFXfonthPch+0x78>)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	601a      	str	r2, [r3, #0]
	this->buffer = buffer;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6a3a      	ldr	r2, [r7, #32]
 800293c:	60da      	str	r2, [r3, #12]
	this->setxpos(xpos);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	897a      	ldrh	r2, [r7, #10]
 8002942:	4611      	mov	r1, r2
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff81 	bl	800284c <_ZN13DisplayObject7setxposEt>
	this->setypos(ypos);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	893a      	ldrh	r2, [r7, #8]
 800294e:	4611      	mov	r1, r2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff96 	bl	8002882 <_ZN13DisplayObject7setyposEt>
	this->colorvalue = colorvalue;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	88fa      	ldrh	r2, [r7, #6]
 800295a:	815a      	strh	r2, [r3, #10]
	this->positioning = positioning;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	7f3a      	ldrb	r2, [r7, #28]
 8002960:	751a      	strb	r2, [r3, #20]
	this->font = font;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	611a      	str	r2, [r3, #16]
	this->setpriority(priority);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ffa1 	bl	80028b8 <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ff4e 	bl	800281a <_ZN13DisplayObject12redrawObjectEv>
}
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	080106f4 	.word	0x080106f4

0800298c <_ZN12StringObject19drawIntoFramebufferEPttt>:

uint16_t StringObject::drawIntoFramebuffer(uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 800298c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002990:	b08a      	sub	sp, #40	@ 0x28
 8002992:	af06      	add	r7, sp, #24
 8002994:	60f8      	str	r0, [r7, #12]
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	4611      	mov	r1, r2
 800299a:	461a      	mov	r2, r3
 800299c:	460b      	mov	r3, r1
 800299e:	80fb      	strh	r3, [r7, #6]
 80029a0:	4613      	mov	r3, r2
 80029a2:	80bb      	strh	r3, [r7, #4]
	return drawStringIntoFramebuffer(this->buffer, font, this->colorvalue, this->getxpos(), this->getypos(), this->positioning, framebuffer, framewidth, xstart);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	68dc      	ldr	r4, [r3, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	691d      	ldr	r5, [r3, #16]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	895e      	ldrh	r6, [r3, #10]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff ff3e 	bl	8002834 <_ZN13DisplayObject7getxposEv>
 80029b8:	4603      	mov	r3, r0
 80029ba:	4698      	mov	r8, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff53 	bl	800286a <_ZN13DisplayObject7getyposEv>
 80029c4:	4603      	mov	r3, r0
 80029c6:	4619      	mov	r1, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	7d1b      	ldrb	r3, [r3, #20]
 80029cc:	88ba      	ldrh	r2, [r7, #4]
 80029ce:	9204      	str	r2, [sp, #16]
 80029d0:	88fa      	ldrh	r2, [r7, #6]
 80029d2:	9203      	str	r2, [sp, #12]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	9202      	str	r2, [sp, #8]
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	9100      	str	r1, [sp, #0]
 80029dc:	4643      	mov	r3, r8
 80029de:	4632      	mov	r2, r6
 80029e0:	4629      	mov	r1, r5
 80029e2:	4620      	mov	r0, r4
 80029e4:	f000 fdcc 	bl	8003580 <drawStringIntoFramebuffer>
 80029e8:	4603      	mov	r3, r0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>:

void StringObject::updateString(char* buffer, uint8_t positioning, uint16_t colorvalue, const GFXfont *font, uint16_t xpos, uint16_t ypos, uint8_t priority) {
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	4611      	mov	r1, r2
 8002a00:	461a      	mov	r2, r3
 8002a02:	460b      	mov	r3, r1
 8002a04:	71fb      	strb	r3, [r7, #7]
 8002a06:	4613      	mov	r3, r2
 8002a08:	80bb      	strh	r3, [r7, #4]
	this->buffer = buffer;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
	this->positioning = positioning;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	79fa      	ldrb	r2, [r7, #7]
 8002a14:	751a      	strb	r2, [r3, #20]
	this->colorvalue = colorvalue;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	88ba      	ldrh	r2, [r7, #4]
 8002a1a:	815a      	strh	r2, [r3, #10]
	this->font = font;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	611a      	str	r2, [r3, #16]
	this->setxpos(xpos);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8bba      	ldrh	r2, [r7, #28]
 8002a26:	4611      	mov	r1, r2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff0f 	bl	800284c <_ZN13DisplayObject7setxposEt>
	this->setypos(ypos);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	8c3a      	ldrh	r2, [r7, #32]
 8002a32:	4611      	mov	r1, r2
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff24 	bl	8002882 <_ZN13DisplayObject7setyposEt>
	this->setpriority(priority);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002a40:	4611      	mov	r1, r2
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff ff38 	bl	80028b8 <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fee5 	bl	800281a <_ZN13DisplayObject12redrawObjectEv>
}
 8002a50:	bf00      	nop
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_ZN17OutlineRectObjectC1Ettttthh>:

/*
 * the following are all OutlineRectObject definitions
 */

OutlineRectObject::OutlineRectObject(uint16_t xpos, uint16_t ypos, uint16_t length, uint16_t height, uint16_t colorvalue, uint8_t positioning, uint8_t priority) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	4608      	mov	r0, r1
 8002a62:	4611      	mov	r1, r2
 8002a64:	461a      	mov	r2, r3
 8002a66:	4603      	mov	r3, r0
 8002a68:	817b      	strh	r3, [r7, #10]
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	813b      	strh	r3, [r7, #8]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	80fb      	strh	r3, [r7, #6]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff3b 	bl	80028f0 <_ZN13DisplayObjectC1Ev>
 8002a7a:	4a16      	ldr	r2, [pc, #88]	@ (8002ad4 <_ZN17OutlineRectObjectC1Ettttthh+0x7c>)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	601a      	str	r2, [r3, #0]
	this->setxpos(xpos);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	897a      	ldrh	r2, [r7, #10]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fee0 	bl	800284c <_ZN13DisplayObject7setxposEt>
	this->setypos(ypos);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	893a      	ldrh	r2, [r7, #8]
 8002a90:	4611      	mov	r1, r2
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff fef5 	bl	8002882 <_ZN13DisplayObject7setyposEt>
	this->length = length;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	88fa      	ldrh	r2, [r7, #6]
 8002a9c:	819a      	strh	r2, [r3, #12]
	this->height = height;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8b3a      	ldrh	r2, [r7, #24]
 8002aa2:	81da      	strh	r2, [r3, #14]
	this->colorvalue = colorvalue;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8bba      	ldrh	r2, [r7, #28]
 8002aa8:	815a      	strh	r2, [r3, #10]
	this->positioning = positioning;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002ab0:	741a      	strb	r2, [r3, #16]
	this->setpriority(priority);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002ab8:	4611      	mov	r1, r2
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fefc 	bl	80028b8 <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fea9 	bl	800281a <_ZN13DisplayObject12redrawObjectEv>
}
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	080106e0 	.word	0x080106e0

08002ad8 <_ZN17OutlineRectObject19drawIntoFramebufferEPttt>:

uint16_t OutlineRectObject::drawIntoFramebuffer(uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8002ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ada:	b08b      	sub	sp, #44	@ 0x2c
 8002adc:	af06      	add	r7, sp, #24
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	80fb      	strh	r3, [r7, #6]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80bb      	strh	r3, [r7, #4]
	drawRectangleOutlineIntoFramebuffer(this->getxpos(), this->getypos(), this->length, this->height, this->colorvalue, this->positioning, framebuffer, framewidth, xstart);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff fe9f 	bl	8002834 <_ZN13DisplayObject7getxposEv>
 8002af6:	4603      	mov	r3, r0
 8002af8:	461d      	mov	r5, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff feb4 	bl	800286a <_ZN13DisplayObject7getyposEv>
 8002b02:	4603      	mov	r3, r0
 8002b04:	461e      	mov	r6, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8998      	ldrh	r0, [r3, #12]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	89dc      	ldrh	r4, [r3, #14]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	895b      	ldrh	r3, [r3, #10]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	7c12      	ldrb	r2, [r2, #16]
 8002b16:	88b9      	ldrh	r1, [r7, #4]
 8002b18:	9104      	str	r1, [sp, #16]
 8002b1a:	88f9      	ldrh	r1, [r7, #6]
 8002b1c:	9103      	str	r1, [sp, #12]
 8002b1e:	68b9      	ldr	r1, [r7, #8]
 8002b20:	9102      	str	r1, [sp, #8]
 8002b22:	9201      	str	r2, [sp, #4]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	4623      	mov	r3, r4
 8002b28:	4602      	mov	r2, r0
 8002b2a:	4631      	mov	r1, r6
 8002b2c:	4628      	mov	r0, r5
 8002b2e:	f000 fb26 	bl	800317e <drawRectangleOutlineIntoFramebuffer>
	return 0;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002b3c <_ZN11ImageObjectC1EPctttthh>:

/*
 * the following below are for the imageobject method definitions
 */

ImageObject::ImageObject(char* image, uint16_t length, uint16_t height, uint16_t x, uint16_t y, uint8_t positioning, uint8_t priority) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af04      	add	r7, sp, #16
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	4611      	mov	r1, r2
 8002b48:	461a      	mov	r2, r3
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	80fb      	strh	r3, [r7, #6]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	80bb      	strh	r3, [r7, #4]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff fecb 	bl	80028f0 <_ZN13DisplayObjectC1Ev>
 8002b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b8c <_ZN11ImageObjectC1EPctttthh+0x50>)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	601a      	str	r2, [r3, #0]
	this->updateImage(image, length, height, x, y, positioning, priority);
 8002b60:	88b9      	ldrh	r1, [r7, #4]
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b68:	9303      	str	r3, [sp, #12]
 8002b6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b6e:	9302      	str	r3, [sp, #8]
 8002b70:	8bbb      	ldrh	r3, [r7, #28]
 8002b72:	9301      	str	r3, [sp, #4]
 8002b74:	8b3b      	ldrh	r3, [r7, #24]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f83b 	bl	8002bf8 <_ZN11ImageObject11updateImageEPctttthh>
}
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	080106cc 	.word	0x080106cc

08002b90 <_ZN11ImageObject19drawIntoFramebufferEPttt>:

uint16_t ImageObject::drawIntoFramebuffer(uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8002b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b94:	b08a      	sub	sp, #40	@ 0x28
 8002b96:	af06      	add	r7, sp, #24
 8002b98:	60f8      	str	r0, [r7, #12]
 8002b9a:	60b9      	str	r1, [r7, #8]
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	80fb      	strh	r3, [r7, #6]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	80bb      	strh	r3, [r7, #4]
	drawImageIntoFramebuffer(this->image, this->length, this->height, this->getxpos(), this->getypos(), this->positioning, framebuffer, framewidth, xstart);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	691c      	ldr	r4, [r3, #16]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	895d      	ldrh	r5, [r3, #10]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	899e      	ldrh	r6, [r3, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fe3c 	bl	8002834 <_ZN13DisplayObject7getxposEv>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4698      	mov	r8, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fe51 	bl	800286a <_ZN13DisplayObject7getyposEv>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	7b9b      	ldrb	r3, [r3, #14]
 8002bd0:	88ba      	ldrh	r2, [r7, #4]
 8002bd2:	9204      	str	r2, [sp, #16]
 8002bd4:	88fa      	ldrh	r2, [r7, #6]
 8002bd6:	9203      	str	r2, [sp, #12]
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	9202      	str	r2, [sp, #8]
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	9100      	str	r1, [sp, #0]
 8002be0:	4643      	mov	r3, r8
 8002be2:	4632      	mov	r2, r6
 8002be4:	4629      	mov	r1, r5
 8002be6:	4620      	mov	r0, r4
 8002be8:	f000 fd42 	bl	8003670 <drawImageIntoFramebuffer>
	return 0;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002bf8 <_ZN11ImageObject11updateImageEPctttthh>:

void ImageObject::updateImage(char *image, uint16_t length, uint16_t height, uint16_t x, uint16_t y, uint8_t positioning, uint8_t priority) {
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	4611      	mov	r1, r2
 8002c04:	461a      	mov	r2, r3
 8002c06:	460b      	mov	r3, r1
 8002c08:	80fb      	strh	r3, [r7, #6]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	80bb      	strh	r3, [r7, #4]
	this->setxpos(x);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8b3a      	ldrh	r2, [r7, #24]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fe19 	bl	800284c <_ZN13DisplayObject7setxposEt>
	this->setypos(y);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8bba      	ldrh	r2, [r7, #28]
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fe2e 	bl	8002882 <_ZN13DisplayObject7setyposEt>
	this->image = image;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	611a      	str	r2, [r3, #16]
	this->length = length;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	88fa      	ldrh	r2, [r7, #6]
 8002c30:	815a      	strh	r2, [r3, #10]
	this->height = height;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	88ba      	ldrh	r2, [r7, #4]
 8002c36:	819a      	strh	r2, [r3, #12]
	this->positioning = positioning;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c3e:	739a      	strb	r2, [r3, #14]
	this->setpriority(priority);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff fe35 	bl	80028b8 <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fde2 	bl	800281a <_ZN13DisplayObject12redrawObjectEv>
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <_ZN11ImageObjectD1Ev>:
	void updatePoint(uint16_t xpos, uint16_t ypos, uint16_t color, uint8_t priority);
private:
	uint16_t colorvalue;
};

class ImageObject : public DisplayObject {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	4a05      	ldr	r2, [pc, #20]	@ (8002c80 <_ZN11ImageObjectD1Ev+0x20>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fdb5 	bl	80027e0 <_ZN13DisplayObjectD1Ev>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	080106cc 	.word	0x080106cc

08002c84 <_ZN11ImageObjectD0Ev>:
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7ff ffe7 	bl	8002c60 <_ZN11ImageObjectD1Ev>
 8002c92:	2114      	movs	r1, #20
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f00c fe55 	bl	800f944 <_ZdlPvj>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <_ZN17OutlineRectObjectD1Ev>:
class OutlineRectObject : public DisplayObject {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	4a05      	ldr	r2, [pc, #20]	@ (8002cc4 <_ZN17OutlineRectObjectD1Ev+0x20>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff fd93 	bl	80027e0 <_ZN13DisplayObjectD1Ev>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	080106e0 	.word	0x080106e0

08002cc8 <_ZN17OutlineRectObjectD0Ev>:
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff ffe7 	bl	8002ca4 <_ZN17OutlineRectObjectD1Ev>
 8002cd6:	2114      	movs	r1, #20
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f00c fe33 	bl	800f944 <_ZdlPvj>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <_ZN12StringObjectD1Ev>:
class StringObject : public DisplayObject {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	4a05      	ldr	r2, [pc, #20]	@ (8002d08 <_ZN12StringObjectD1Ev+0x20>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fd71 	bl	80027e0 <_ZN13DisplayObjectD1Ev>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	080106f4 	.word	0x080106f4

08002d0c <_ZN12StringObjectD0Ev>:
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ffe7 	bl	8002ce8 <_ZN12StringObjectD1Ev>
 8002d1a:	2118      	movs	r1, #24
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f00c fe11 	bl	800f944 <_ZdlPvj>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <startTransaction>:
#include <string.h>

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);


void startTransaction() {
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002d30:	2200      	movs	r2, #0
 8002d32:	2108      	movs	r1, #8
 8002d34:	4802      	ldr	r0, [pc, #8]	@ (8002d40 <startTransaction+0x14>)
 8002d36:	f002 fd49 	bl	80057cc <HAL_GPIO_WritePin>
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40020400 	.word	0x40020400

08002d44 <endTransaction>:

void endTransaction() {
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2108      	movs	r1, #8
 8002d4c:	4802      	ldr	r0, [pc, #8]	@ (8002d58 <endTransaction+0x14>)
 8002d4e:	f002 fd3d 	bl	80057cc <HAL_GPIO_WritePin>
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40020400 	.word	0x40020400

08002d5c <dataOrRegister>:

void dataOrRegister(uint8_t data) {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
	if (data) {
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d005      	beq.n	8002d78 <dataOrRegister+0x1c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	2110      	movs	r1, #16
 8002d70:	4806      	ldr	r0, [pc, #24]	@ (8002d8c <dataOrRegister+0x30>)
 8002d72:	f002 fd2b 	bl	80057cc <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
	}
}
 8002d76:	e004      	b.n	8002d82 <dataOrRegister+0x26>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2110      	movs	r1, #16
 8002d7c:	4803      	ldr	r0, [pc, #12]	@ (8002d8c <dataOrRegister+0x30>)
 8002d7e:	f002 fd25 	bl	80057cc <HAL_GPIO_WritePin>
}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40020400 	.word	0x40020400

08002d90 <commandAndData>:

void commandAndData(uint16_t command, uint16_t* data, unsigned int size) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
 8002d9c:	81fb      	strh	r3, [r7, #14]
	startTransaction();
 8002d9e:	f7ff ffc5 	bl	8002d2c <startTransaction>

	dataOrRegister(0);
 8002da2:	2000      	movs	r0, #0
 8002da4:	f7ff ffda 	bl	8002d5c <dataOrRegister>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&command), 1, 10);
 8002da8:	f107 010e 	add.w	r1, r7, #14
 8002dac:	230a      	movs	r3, #10
 8002dae:	2201      	movs	r2, #1
 8002db0:	480a      	ldr	r0, [pc, #40]	@ (8002ddc <commandAndData+0x4c>)
 8002db2:	f004 fc48 	bl	8007646 <HAL_SPI_Transmit>

	if (size) {
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <commandAndData+0x40>
		dataOrRegister(1);
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	f7ff ffcd 	bl	8002d5c <dataOrRegister>
		HAL_SPI_Transmit(&hspi1, (uint8_t*)data, size, 10);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	230a      	movs	r3, #10
 8002dc8:	68b9      	ldr	r1, [r7, #8]
 8002dca:	4804      	ldr	r0, [pc, #16]	@ (8002ddc <commandAndData+0x4c>)
 8002dcc:	f004 fc3b 	bl	8007646 <HAL_SPI_Transmit>
	}

	endTransaction();
 8002dd0:	f7ff ffb8 	bl	8002d44 <endTransaction>
}
 8002dd4:	bf00      	nop
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	200001c8 	.word	0x200001c8

08002de0 <startCommand>:

void startCommand(uint16_t command) {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	80fb      	strh	r3, [r7, #6]
	startTransaction();
 8002dea:	f7ff ff9f 	bl	8002d2c <startTransaction>
	dataOrRegister(0);
 8002dee:	2000      	movs	r0, #0
 8002df0:	f7ff ffb4 	bl	8002d5c <dataOrRegister>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&command), 1, 10);
 8002df4:	1db9      	adds	r1, r7, #6
 8002df6:	230a      	movs	r3, #10
 8002df8:	2201      	movs	r2, #1
 8002dfa:	4803      	ldr	r0, [pc, #12]	@ (8002e08 <startCommand+0x28>)
 8002dfc:	f004 fc23 	bl	8007646 <HAL_SPI_Transmit>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	200001c8 	.word	0x200001c8

08002e0c <endCommand>:
void transmitSingleData(uint16_t data16) {
	dataOrRegister(1);
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&data16), 1, 10);
}

void endCommand() {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
	endTransaction();
 8002e10:	f7ff ff98 	bl	8002d44 <endTransaction>
}
 8002e14:	bf00      	nop
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <resetScreen>:

void resetScreen() {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	2120      	movs	r1, #32
 8002e20:	480b      	ldr	r0, [pc, #44]	@ (8002e50 <resetScreen+0x38>)
 8002e22:	f002 fcd3 	bl	80057cc <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002e26:	2014      	movs	r0, #20
 8002e28:	f001 fe84 	bl	8004b34 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2120      	movs	r1, #32
 8002e30:	4807      	ldr	r0, [pc, #28]	@ (8002e50 <resetScreen+0x38>)
 8002e32:	f002 fccb 	bl	80057cc <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002e36:	2014      	movs	r0, #20
 8002e38:	f001 fe7c 	bl	8004b34 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	2120      	movs	r1, #32
 8002e40:	4803      	ldr	r0, [pc, #12]	@ (8002e50 <resetScreen+0x38>)
 8002e42:	f002 fcc3 	bl	80057cc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002e46:	2064      	movs	r0, #100	@ 0x64
 8002e48:	f001 fe74 	bl	8004b34 <HAL_Delay>
}
 8002e4c:	bf00      	nop
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40020400 	.word	0x40020400

08002e54 <initializeScreen>:

void initializeScreen() {
 8002e54:	b5b0      	push	{r4, r5, r7, lr}
 8002e56:	b09c      	sub	sp, #112	@ 0x70
 8002e58:	af00      	add	r7, sp, #0
	commandAndData(0x01, NULL, 0);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	2001      	movs	r0, #1
 8002e60:	f7ff ff96 	bl	8002d90 <commandAndData>
	commandAndData(0x11, NULL, 0);
 8002e64:	2200      	movs	r2, #0
 8002e66:	2100      	movs	r1, #0
 8002e68:	2011      	movs	r0, #17
 8002e6a:	f7ff ff91 	bl	8002d90 <commandAndData>
	{
		uint16_t data[] = {0x0055};
 8002e6e:	2355      	movs	r3, #85	@ 0x55
 8002e70:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
		commandAndData(0x3A, data, sizeof(data));
 8002e74:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002e78:	2202      	movs	r2, #2
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	203a      	movs	r0, #58	@ 0x3a
 8002e7e:	f7ff ff87 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0019, 0x001a};
 8002e82:	4b47      	ldr	r3, [pc, #284]	@ (8002fa0 <initializeScreen+0x14c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	66bb      	str	r3, [r7, #104]	@ 0x68
		commandAndData(0xC0, data, sizeof(data));
 8002e88:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	4619      	mov	r1, r3
 8002e90:	20c0      	movs	r0, #192	@ 0xc0
 8002e92:	f7ff ff7d 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0045, 0x0000};
 8002e96:	2345      	movs	r3, #69	@ 0x45
 8002e98:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
		commandAndData(0xC1, data, sizeof(data));
 8002ea2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ea6:	2204      	movs	r2, #4
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	20c1      	movs	r0, #193	@ 0xc1
 8002eac:	f7ff ff70 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0033};
 8002eb0:	2333      	movs	r3, #51	@ 0x33
 8002eb2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
		commandAndData(0xC2, data, sizeof(data));
 8002eb6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002eba:	2202      	movs	r2, #2
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	20c2      	movs	r0, #194	@ 0xc2
 8002ec0:	f7ff ff66 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0028};
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8002eca:	2328      	movs	r3, #40	@ 0x28
 8002ecc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		commandAndData(0xC5, data, sizeof(data));
 8002ed0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	20c5      	movs	r0, #197	@ 0xc5
 8002eda:	f7ff ff59 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x00A0, 0x0011};
 8002ede:	4b31      	ldr	r3, [pc, #196]	@ (8002fa4 <initializeScreen+0x150>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
		commandAndData(0xB1, data, sizeof(data));
 8002ee4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002ee8:	2204      	movs	r2, #4
 8002eea:	4619      	mov	r1, r3
 8002eec:	20b1      	movs	r0, #177	@ 0xb1
 8002eee:	f7ff ff4f 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0002};
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		commandAndData(0xB4, data, sizeof(data));
 8002ef8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002efc:	2202      	movs	r2, #2
 8002efe:	4619      	mov	r1, r3
 8002f00:	20b4      	movs	r0, #180	@ 0xb4
 8002f02:	f7ff ff45 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0042, 0x003B};
 8002f06:	4a28      	ldr	r2, [pc, #160]	@ (8002fa8 <initializeScreen+0x154>)
 8002f08:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002f0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f10:	6018      	str	r0, [r3, #0]
 8002f12:	3304      	adds	r3, #4
 8002f14:	8019      	strh	r1, [r3, #0]
		commandAndData(0xB6, data, sizeof(data));
 8002f16:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002f1a:	2206      	movs	r2, #6
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	20b6      	movs	r0, #182	@ 0xb6
 8002f20:	f7ff ff36 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x001F, 0x0025, 0x0022, 0x000B, 0x0006, 0x000A, 0x004E, 0x00C6, 0x0039, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000};
 8002f24:	4b21      	ldr	r3, [pc, #132]	@ (8002fac <initializeScreen+0x158>)
 8002f26:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002f2a:	461d      	mov	r5, r3
 8002f2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f30:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f34:	c407      	stmia	r4!, {r0, r1, r2}
 8002f36:	8023      	strh	r3, [r4, #0]
		commandAndData(0xE0, data, sizeof(data));
 8002f38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f3c:	221e      	movs	r2, #30
 8002f3e:	4619      	mov	r1, r3
 8002f40:	20e0      	movs	r0, #224	@ 0xe0
 8002f42:	f7ff ff25 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x001F, 0x003F, 0x003F, 0x000F, 0x001F, 0x000F, 0x0046, 0x0049, 0x0031, 0x0005, 0x0009, 0x0003, 0x001C, 0x001A, 0x0000};
 8002f46:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb0 <initializeScreen+0x15c>)
 8002f48:	f107 040c 	add.w	r4, r7, #12
 8002f4c:	461d      	mov	r5, r3
 8002f4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f52:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f56:	c407      	stmia	r4!, {r0, r1, r2}
 8002f58:	8023      	strh	r3, [r4, #0]
		commandAndData(0xE1, data, sizeof(data));
 8002f5a:	f107 030c 	add.w	r3, r7, #12
 8002f5e:	221e      	movs	r2, #30
 8002f60:	4619      	mov	r1, r3
 8002f62:	20e1      	movs	r0, #225	@ 0xe1
 8002f64:	f7ff ff14 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0022};
 8002f68:	2300      	movs	r3, #0
 8002f6a:	813b      	strh	r3, [r7, #8]
 8002f6c:	2322      	movs	r3, #34	@ 0x22
 8002f6e:	817b      	strh	r3, [r7, #10]
		commandAndData(0xB6, data, sizeof(data));
 8002f70:	f107 0308 	add.w	r3, r7, #8
 8002f74:	2204      	movs	r2, #4
 8002f76:	4619      	mov	r1, r3
 8002f78:	20b6      	movs	r0, #182	@ 0xb6
 8002f7a:	f7ff ff09 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {0x0008}; //CHANGE THIS TO FLIP SCREEN (0x0008 for steering wheel, 0x0088 for test screen)
 8002f7e:	2308      	movs	r3, #8
 8002f80:	80bb      	strh	r3, [r7, #4]
		commandAndData(0x36, data, sizeof(data));
 8002f82:	1d3b      	adds	r3, r7, #4
 8002f84:	2202      	movs	r2, #2
 8002f86:	4619      	mov	r1, r3
 8002f88:	2036      	movs	r0, #54	@ 0x36
 8002f8a:	f7ff ff01 	bl	8002d90 <commandAndData>
	}
	clearScreenfast(0x0000);
 8002f8e:	2000      	movs	r0, #0
 8002f90:	f000 f85a 	bl	8003048 <clearScreenfast>
	displayOn();
 8002f94:	f000 f80e 	bl	8002fb4 <displayOn>
}
 8002f98:	bf00      	nop
 8002f9a:	3770      	adds	r7, #112	@ 0x70
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa0:	08010578 	.word	0x08010578
 8002fa4:	0801057c 	.word	0x0801057c
 8002fa8:	08010580 	.word	0x08010580
 8002fac:	08010588 	.word	0x08010588
 8002fb0:	080105a8 	.word	0x080105a8

08002fb4 <displayOn>:

void displayOn() {
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
	commandAndData(0x29, NULL, 0);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2100      	movs	r1, #0
 8002fbc:	2029      	movs	r0, #41	@ 0x29
 8002fbe:	f7ff fee7 	bl	8002d90 <commandAndData>
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <modifySpace>:
}

/**
 * x2 and y2 are included in the pixels, (ex: 0 to 8 includes 0 and 8 so this is 9 pixels)
 */
void modifySpace(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002fc6:	b590      	push	{r4, r7, lr}
 8002fc8:	b087      	sub	sp, #28
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	4604      	mov	r4, r0
 8002fce:	4608      	mov	r0, r1
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4623      	mov	r3, r4
 8002fd6:	80fb      	strh	r3, [r7, #6]
 8002fd8:	4603      	mov	r3, r0
 8002fda:	80bb      	strh	r3, [r7, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	807b      	strh	r3, [r7, #2]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	803b      	strh	r3, [r7, #0]
	{
		uint16_t data[] = {(y1 >> 8) & 0x00FF, y1 & 0x00FF, (y2 >> 8) & 0x00FF, y2 & 0x00FF};
 8002fe4:	88bb      	ldrh	r3, [r7, #4]
 8002fe6:	0a1b      	lsrs	r3, r3, #8
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	823b      	strh	r3, [r7, #16]
 8002fec:	88bb      	ldrh	r3, [r7, #4]
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	827b      	strh	r3, [r7, #18]
 8002ff4:	883b      	ldrh	r3, [r7, #0]
 8002ff6:	0a1b      	lsrs	r3, r3, #8
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	82bb      	strh	r3, [r7, #20]
 8002ffc:	883b      	ldrh	r3, [r7, #0]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	b29b      	uxth	r3, r3
 8003002:	82fb      	strh	r3, [r7, #22]
		commandAndData(0x2A, data, sizeof(data));
 8003004:	f107 0310 	add.w	r3, r7, #16
 8003008:	2208      	movs	r2, #8
 800300a:	4619      	mov	r1, r3
 800300c:	202a      	movs	r0, #42	@ 0x2a
 800300e:	f7ff febf 	bl	8002d90 <commandAndData>
	}
	{
		uint16_t data[] = {(x1 >> 8) & 0x00FF, x1 & 0x00FF, (x2 >> 8) & 0x00FF, x2 & 0x00FF};
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	b29b      	uxth	r3, r3
 8003018:	813b      	strh	r3, [r7, #8]
 800301a:	88fb      	ldrh	r3, [r7, #6]
 800301c:	b2db      	uxtb	r3, r3
 800301e:	b29b      	uxth	r3, r3
 8003020:	817b      	strh	r3, [r7, #10]
 8003022:	887b      	ldrh	r3, [r7, #2]
 8003024:	0a1b      	lsrs	r3, r3, #8
 8003026:	b29b      	uxth	r3, r3
 8003028:	81bb      	strh	r3, [r7, #12]
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	b2db      	uxtb	r3, r3
 800302e:	b29b      	uxth	r3, r3
 8003030:	81fb      	strh	r3, [r7, #14]
		commandAndData(0x2B, data, sizeof(data));
 8003032:	f107 0308 	add.w	r3, r7, #8
 8003036:	2208      	movs	r2, #8
 8003038:	4619      	mov	r1, r3
 800303a:	202b      	movs	r0, #43	@ 0x2b
 800303c:	f7ff fea8 	bl	8002d90 <commandAndData>
	}
}
 8003040:	bf00      	nop
 8003042:	371c      	adds	r7, #28
 8003044:	46bd      	mov	sp, r7
 8003046:	bd90      	pop	{r4, r7, pc}

08003048 <clearScreenfast>:

void clearScreenfast(uint16_t color) {
 8003048:	b580      	push	{r7, lr}
 800304a:	f5ad 4d48 	sub.w	sp, sp, #51200	@ 0xc800
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	4602      	mov	r2, r0
 8003054:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8003058:	f6a3 030a 	subw	r3, r3, #2058	@ 0x80a
 800305c:	801a      	strh	r2, [r3, #0]
	uint16_t buffer1[FRAMEBUFFER_SIZE];
	for (int i = 0; i < FRAMEBUFFER_SIZE; i++) {
 800305e:	2300      	movs	r3, #0
 8003060:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8003064:	f102 020c 	add.w	r2, r2, #12
 8003068:	6013      	str	r3, [r2, #0]
 800306a:	e01a      	b.n	80030a2 <clearScreenfast+0x5a>
		buffer1[i] = color;
 800306c:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8003070:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 8003074:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8003078:	f102 020c 	add.w	r2, r2, #12
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	f507 6101 	add.w	r1, r7, #2064	@ 0x810
 8003082:	f6a1 010a 	subw	r1, r1, #2058	@ 0x80a
 8003086:	8809      	ldrh	r1, [r1, #0]
 8003088:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < FRAMEBUFFER_SIZE; i++) {
 800308c:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8003090:	f103 030c 	add.w	r3, r3, #12
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	3301      	adds	r3, #1
 8003098:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800309c:	f102 020c 	add.w	r2, r2, #12
 80030a0:	6013      	str	r3, [r2, #0]
 80030a2:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80030a6:	f103 030c 	add.w	r3, r3, #12
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f5b3 4fc8 	cmp.w	r3, #25600	@ 0x6400
 80030b0:	dbdc      	blt.n	800306c <clearScreenfast+0x24>
	}
	modifySpace(0, 0, 479, 319);
 80030b2:	f240 133f 	movw	r3, #319	@ 0x13f
 80030b6:	f240 12df 	movw	r2, #479	@ 0x1df
 80030ba:	2100      	movs	r1, #0
 80030bc:	2000      	movs	r0, #0
 80030be:	f7ff ff82 	bl	8002fc6 <modifySpace>
	startCommand(0x2C);
 80030c2:	202c      	movs	r0, #44	@ 0x2c
 80030c4:	f7ff fe8c 	bl	8002de0 <startCommand>
	dataOrRegister(1);
 80030c8:	2001      	movs	r0, #1
 80030ca:	f7ff fe47 	bl	8002d5c <dataOrRegister>
	for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 80030ce:	2300      	movs	r3, #0
 80030d0:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80030d4:	f102 0208 	add.w	r2, r2, #8
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	e019      	b.n	8003110 <clearScreenfast+0xc8>
		transmitdma(&hspi1, buffer1, FRAMEBUFFER_SIZE);
 80030dc:	f107 0310 	add.w	r3, r7, #16
 80030e0:	3b08      	subs	r3, #8
 80030e2:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 80030e6:	4619      	mov	r1, r3
 80030e8:	4811      	ldr	r0, [pc, #68]	@ (8003130 <clearScreenfast+0xe8>)
 80030ea:	f7ff f9a3 	bl	8002434 <transmitdma>
		while (!spidatasentflag) {}
 80030ee:	bf00      	nop
 80030f0:	4b10      	ldr	r3, [pc, #64]	@ (8003134 <clearScreenfast+0xec>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0fa      	beq.n	80030f0 <clearScreenfast+0xa8>
	for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 80030fa:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80030fe:	f103 0308 	add.w	r3, r3, #8
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	3301      	adds	r3, #1
 8003106:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800310a:	f102 0208 	add.w	r2, r2, #8
 800310e:	6013      	str	r3, [r2, #0]
 8003110:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8003114:	f103 0308 	add.w	r3, r3, #8
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b05      	cmp	r3, #5
 800311c:	ddde      	ble.n	80030dc <clearScreenfast+0x94>
	}
	endCommand();
 800311e:	f7ff fe75 	bl	8002e0c <endCommand>
}
 8003122:	bf00      	nop
 8003124:	f507 4748 	add.w	r7, r7, #51200	@ 0xc800
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	200001c8 	.word	0x200001c8
 8003134:	20000388 	.word	0x20000388

08003138 <getRectCenter>:
	if ((x >= xstart) && (x < (xstart + framewidth))) {
		framebuffer[(x - xstart) * SCREEN_HEIGHT + y] = color;
	}
}

void getRectCenter(uint16_t *xpos, uint16_t *ypos, uint16_t length, uint16_t height) {
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	4611      	mov	r1, r2
 8003144:	461a      	mov	r2, r3
 8003146:	460b      	mov	r3, r1
 8003148:	80fb      	strh	r3, [r7, #6]
 800314a:	4613      	mov	r3, r2
 800314c:	80bb      	strh	r3, [r7, #4]
	*xpos -= (length >> 1);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	881a      	ldrh	r2, [r3, #0]
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	085b      	lsrs	r3, r3, #1
 8003156:	b29b      	uxth	r3, r3
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	b29a      	uxth	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	801a      	strh	r2, [r3, #0]
	*ypos -= (height >> 1);
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	881a      	ldrh	r2, [r3, #0]
 8003164:	88bb      	ldrh	r3, [r7, #4]
 8003166:	085b      	lsrs	r3, r3, #1
 8003168:	b29b      	uxth	r3, r3
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	b29a      	uxth	r2, r3
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	801a      	strh	r2, [r3, #0]
}
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <drawRectangleOutlineIntoFramebuffer>:
	drawVLine(x1 + length, y1, height, color);
	drawHLine(x1, y1, length, color);
	drawHLine(x1, y1 + height, length, color);
}

void drawRectangleOutlineIntoFramebuffer(uint16_t x1, uint16_t y1, uint16_t length, uint16_t height, uint16_t color, uint8_t positioning, uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 800317e:	b590      	push	{r4, r7, lr}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	4604      	mov	r4, r0
 8003186:	4608      	mov	r0, r1
 8003188:	4611      	mov	r1, r2
 800318a:	461a      	mov	r2, r3
 800318c:	4623      	mov	r3, r4
 800318e:	80fb      	strh	r3, [r7, #6]
 8003190:	4603      	mov	r3, r0
 8003192:	80bb      	strh	r3, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
 8003198:	4613      	mov	r3, r2
 800319a:	803b      	strh	r3, [r7, #0]
	if (positioning & CENTER_OBJECT) {
 800319c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <drawRectangleOutlineIntoFramebuffer+0x36>
		getRectCenter(&x1, &y1, length, height);
 80031a8:	883b      	ldrh	r3, [r7, #0]
 80031aa:	887a      	ldrh	r2, [r7, #2]
 80031ac:	1d39      	adds	r1, r7, #4
 80031ae:	1db8      	adds	r0, r7, #6
 80031b0:	f7ff ffc2 	bl	8003138 <getRectCenter>
	}
	for (int x = x1; x < x1 + length; x++) {
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	e09c      	b.n	80032f4 <drawRectangleOutlineIntoFramebuffer+0x176>
		for (int y = y1; y < y1 + height; y++) {
 80031ba:	88bb      	ldrh	r3, [r7, #4]
 80031bc:	60bb      	str	r3, [r7, #8]
 80031be:	e08e      	b.n	80032de <drawRectangleOutlineIntoFramebuffer+0x160>
			if ((x >= xstart) & (x < (xstart + framewidth))) {
 80031c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	bfac      	ite	ge
 80031c8:	2301      	movge	r3, #1
 80031ca:	2300      	movlt	r3, #0
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80031d0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80031d2:	440b      	add	r3, r1
 80031d4:	68f9      	ldr	r1, [r7, #12]
 80031d6:	4299      	cmp	r1, r3
 80031d8:	bfb4      	ite	lt
 80031da:	2301      	movlt	r3, #1
 80031dc:	2300      	movge	r3, #0
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	4013      	ands	r3, r2
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d077      	beq.n	80032d8 <drawRectangleOutlineIntoFramebuffer+0x15a>
				if ((x == x1) | (x == (x1 + length - 1))) {
 80031e8:	88fb      	ldrh	r3, [r7, #6]
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4293      	cmp	r3, r2
 80031f0:	bf0c      	ite	eq
 80031f2:	2301      	moveq	r3, #1
 80031f4:	2300      	movne	r3, #0
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	88fb      	ldrh	r3, [r7, #6]
 80031fa:	4619      	mov	r1, r3
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	440b      	add	r3, r1
 8003200:	3b01      	subs	r3, #1
 8003202:	68f9      	ldr	r1, [r7, #12]
 8003204:	4299      	cmp	r1, r3
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	4313      	orrs	r3, r2
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d024      	beq.n	8003260 <drawRectangleOutlineIntoFramebuffer+0xe2>
					if ((y >= y1) & (y < y1 + height)) {
 8003216:	88bb      	ldrh	r3, [r7, #4]
 8003218:	461a      	mov	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4293      	cmp	r3, r2
 800321e:	bfac      	ite	ge
 8003220:	2301      	movge	r3, #1
 8003222:	2300      	movlt	r3, #0
 8003224:	b2da      	uxtb	r2, r3
 8003226:	88bb      	ldrh	r3, [r7, #4]
 8003228:	4619      	mov	r1, r3
 800322a:	883b      	ldrh	r3, [r7, #0]
 800322c:	440b      	add	r3, r1
 800322e:	68b9      	ldr	r1, [r7, #8]
 8003230:	4299      	cmp	r1, r3
 8003232:	bfb4      	ite	lt
 8003234:	2301      	movlt	r3, #1
 8003236:	2300      	movge	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	4013      	ands	r3, r2
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00e      	beq.n	8003260 <drawRectangleOutlineIntoFramebuffer+0xe2>
							framebuffer[(x - xstart) * SCREEN_HEIGHT + y] = color;
 8003242:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	1ad2      	subs	r2, r2, r3
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	019b      	lsls	r3, r3, #6
 8003250:	461a      	mov	r2, r3
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4413      	add	r3, r2
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800325a:	4413      	add	r3, r2
 800325c:	8c3a      	ldrh	r2, [r7, #32]
 800325e:	801a      	strh	r2, [r3, #0]
					}
				}
				if ((y == y1) | (y == (y1 + height - 1))) {
 8003260:	88bb      	ldrh	r3, [r7, #4]
 8003262:	461a      	mov	r2, r3
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	4293      	cmp	r3, r2
 8003268:	bf0c      	ite	eq
 800326a:	2301      	moveq	r3, #1
 800326c:	2300      	movne	r3, #0
 800326e:	b2da      	uxtb	r2, r3
 8003270:	88bb      	ldrh	r3, [r7, #4]
 8003272:	4619      	mov	r1, r3
 8003274:	883b      	ldrh	r3, [r7, #0]
 8003276:	440b      	add	r3, r1
 8003278:	3b01      	subs	r3, #1
 800327a:	68b9      	ldr	r1, [r7, #8]
 800327c:	4299      	cmp	r1, r3
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	4313      	orrs	r3, r2
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d024      	beq.n	80032d8 <drawRectangleOutlineIntoFramebuffer+0x15a>
					if ((x >= x1) & (x < (x1 + length))) {
 800328e:	88fb      	ldrh	r3, [r7, #6]
 8003290:	461a      	mov	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	4293      	cmp	r3, r2
 8003296:	bfac      	ite	ge
 8003298:	2301      	movge	r3, #1
 800329a:	2300      	movlt	r3, #0
 800329c:	b2da      	uxtb	r2, r3
 800329e:	88fb      	ldrh	r3, [r7, #6]
 80032a0:	4619      	mov	r1, r3
 80032a2:	887b      	ldrh	r3, [r7, #2]
 80032a4:	440b      	add	r3, r1
 80032a6:	68f9      	ldr	r1, [r7, #12]
 80032a8:	4299      	cmp	r1, r3
 80032aa:	bfb4      	ite	lt
 80032ac:	2301      	movlt	r3, #1
 80032ae:	2300      	movge	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	4013      	ands	r3, r2
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00e      	beq.n	80032d8 <drawRectangleOutlineIntoFramebuffer+0x15a>
						framebuffer[(x - xstart) * SCREEN_HEIGHT + y] = color;
 80032ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	1ad2      	subs	r2, r2, r3
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	019b      	lsls	r3, r3, #6
 80032c8:	461a      	mov	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	4413      	add	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032d2:	4413      	add	r3, r2
 80032d4:	8c3a      	ldrh	r2, [r7, #32]
 80032d6:	801a      	strh	r2, [r3, #0]
		for (int y = y1; y < y1 + height; y++) {
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	3301      	adds	r3, #1
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	88bb      	ldrh	r3, [r7, #4]
 80032e0:	461a      	mov	r2, r3
 80032e2:	883b      	ldrh	r3, [r7, #0]
 80032e4:	4413      	add	r3, r2
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	f6ff af69 	blt.w	80031c0 <drawRectangleOutlineIntoFramebuffer+0x42>
	for (int x = x1; x < x1 + length; x++) {
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3301      	adds	r3, #1
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	88fb      	ldrh	r3, [r7, #6]
 80032f6:	461a      	mov	r2, r3
 80032f8:	887b      	ldrh	r3, [r7, #2]
 80032fa:	4413      	add	r3, r2
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	429a      	cmp	r2, r3
 8003300:	f6ff af5b 	blt.w	80031ba <drawRectangleOutlineIntoFramebuffer+0x3c>
					}
				}
			}
		}
	}
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	bd90      	pop	{r4, r7, pc}

0800330e <getStringCenter>:
		}
	}
}


void getStringCenter(uint16_t *currentx, uint16_t *currenty, char *buffer, const GFXfont *font) {
 800330e:	b480      	push	{r7}
 8003310:	b089      	sub	sp, #36	@ 0x24
 8003312:	af00      	add	r7, sp, #0
 8003314:	60f8      	str	r0, [r7, #12]
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	603b      	str	r3, [r7, #0]
	char *currentletter = buffer;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	61fb      	str	r3, [r7, #28]

	uint16_t totallength = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	837b      	strh	r3, [r7, #26]
	while (*(currentletter)) {
 8003324:	e015      	b.n	8003352 <getStringCenter+0x44>
		GFXglyph *letter = &((font->glyph)[*currentletter - 32]);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	4619      	mov	r1, r3
 8003330:	460b      	mov	r3, r1
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	440b      	add	r3, r1
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800333c:	4413      	add	r3, r2
 800333e:	617b      	str	r3, [r7, #20]
		totallength += (uint16_t)(letter->xAdvance);
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	791b      	ldrb	r3, [r3, #4]
 8003344:	461a      	mov	r2, r3
 8003346:	8b7b      	ldrh	r3, [r7, #26]
 8003348:	4413      	add	r3, r2
 800334a:	837b      	strh	r3, [r7, #26]
		currentletter++;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	3301      	adds	r3, #1
 8003350:	61fb      	str	r3, [r7, #28]
	while (*(currentletter)) {
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1e5      	bne.n	8003326 <getStringCenter+0x18>
	}
	*currentx -= totallength / 2;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	8b7b      	ldrh	r3, [r7, #26]
 8003360:	085b      	lsrs	r3, r3, #1
 8003362:	b29b      	uxth	r3, r3
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	801a      	strh	r2, [r3, #0]
	//*currenty += font->yAdvance / 2;
}
 800336c:	bf00      	nop
 800336e:	3724      	adds	r7, #36	@ 0x24
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <getStringLeft>:

void getStringLeft(uint16_t *currentx, uint16_t *currenty, char *buffer, const GFXfont *font) {
 8003378:	b480      	push	{r7}
 800337a:	b089      	sub	sp, #36	@ 0x24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
 8003384:	603b      	str	r3, [r7, #0]
	char *currentletter = buffer;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	61fb      	str	r3, [r7, #28]

	uint16_t totallength = 0;
 800338a:	2300      	movs	r3, #0
 800338c:	837b      	strh	r3, [r7, #26]
	while (*(currentletter)) {
 800338e:	e015      	b.n	80033bc <getStringLeft+0x44>
		GFXglyph *letter = &((font->glyph)[*currentletter - 32]);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	4619      	mov	r1, r3
 800339a:	460b      	mov	r3, r1
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	440b      	add	r3, r1
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033a6:	4413      	add	r3, r2
 80033a8:	617b      	str	r3, [r7, #20]
		totallength += (uint16_t)(letter->xAdvance);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	791b      	ldrb	r3, [r3, #4]
 80033ae:	461a      	mov	r2, r3
 80033b0:	8b7b      	ldrh	r3, [r7, #26]
 80033b2:	4413      	add	r3, r2
 80033b4:	837b      	strh	r3, [r7, #26]
		currentletter++;
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3301      	adds	r3, #1
 80033ba:	61fb      	str	r3, [r7, #28]
	while (*(currentletter)) {
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1e5      	bne.n	8003390 <getStringLeft+0x18>
	}
	*currentx -= totallength;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	8b7b      	ldrh	r3, [r7, #26]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	801a      	strh	r2, [r3, #0]
	//*currenty += font->yAdvance / 2;
}
 80033d2:	bf00      	nop
 80033d4:	3724      	adds	r7, #36	@ 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <getCharXadv>:
	}

	return (uint16_t)xadv;
}

uint16_t getCharXadv(char letter, const GFXfont *font) {
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	4603      	mov	r3, r0
 80033e6:	6039      	str	r1, [r7, #0]
 80033e8:	71fb      	strb	r3, [r7, #7]
	GFXglyph *toDraw = &((font->glyph)[letter - 32]);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	6859      	ldr	r1, [r3, #4]
 80033ee:	79fa      	ldrb	r2, [r7, #7]
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033fc:	440b      	add	r3, r1
 80033fe:	60fb      	str	r3, [r7, #12]
	return toDraw->xAdvance;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	791b      	ldrb	r3, [r3, #4]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <drawCharIntoFramebuffer>:

uint16_t drawCharIntoFramebuffer(char letter, const GFXfont *font, uint16_t color, uint16_t xpos, uint16_t ypos, uint8_t positioning,
		uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8003410:	b480      	push	{r7}
 8003412:	b08d      	sub	sp, #52	@ 0x34
 8003414:	af00      	add	r7, sp, #0
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	4611      	mov	r1, r2
 800341a:	461a      	mov	r2, r3
 800341c:	4603      	mov	r3, r0
 800341e:	73fb      	strb	r3, [r7, #15]
 8003420:	460b      	mov	r3, r1
 8003422:	81bb      	strh	r3, [r7, #12]
 8003424:	4613      	mov	r3, r2
 8003426:	80fb      	strh	r3, [r7, #6]
	GFXglyph *toDraw = &((font->glyph)[letter - 32]);
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800343a:	440b      	add	r3, r1
 800343c:	627b      	str	r3, [r7, #36]	@ 0x24
	int16_t width = toDraw->width, height = toDraw->height;
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	789b      	ldrb	r3, [r3, #2]
 8003442:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003446:	78db      	ldrb	r3, [r3, #3]
 8003448:	843b      	strh	r3, [r7, #32]
	int8_t xo = toDraw->xOffset, yo = toDraw->yOffset;
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003450:	77fb      	strb	r3, [r7, #31]
 8003452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003454:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003458:	77bb      	strb	r3, [r7, #30]
	int8_t xadv = (int8_t)toDraw->xAdvance;
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	791b      	ldrb	r3, [r3, #4]
 800345e:	777b      	strb	r3, [r7, #29]
	uint8_t *bitlist = font->bitmap;
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	61bb      	str	r3, [r7, #24]
	uint16_t bo = toDraw->bitmapOffset;
 8003466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint8_t bits = 0;
 800346c:	2300      	movs	r3, #0
 800346e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	uint8_t bit = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	for (int16_t yy = 0; yy < height; yy++) {
 8003478:	2300      	movs	r3, #0
 800347a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800347c:	e071      	b.n	8003562 <drawCharIntoFramebuffer+0x152>
		for (int16_t xx = 0; xx < width; xx++) {
 800347e:	2300      	movs	r3, #0
 8003480:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003482:	e062      	b.n	800354a <drawCharIntoFramebuffer+0x13a>
			if (!(bit++ & 7)) {
 8003484:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	f887 202c 	strb.w	r2, [r7, #44]	@ 0x2c
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	2b00      	cmp	r3, #0
 8003494:	d108      	bne.n	80034a8 <drawCharIntoFramebuffer+0x98>
				bits = bitlist[bo++];
 8003496:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 800349c:	461a      	mov	r2, r3
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	4413      	add	r3, r2
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
			}
			if (bits & 0b10000000) {
 80034a8:	f997 302d 	ldrsb.w	r3, [r7, #45]	@ 0x2d
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	da41      	bge.n	8003534 <drawCharIntoFramebuffer+0x124>
				uint16_t pointx = (uint16_t)((int16_t)xpos + xadv - xo - xx);
 80034b0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	4413      	add	r3, r2
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	82fb      	strh	r3, [r7, #22]
				uint16_t pointy = (uint16_t)((int16_t)ypos - yy - yo);
 80034cc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80034ce:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	82bb      	strh	r3, [r7, #20]
				if ((pointx >= xstart) & (pointx < (xstart + framewidth))) {
 80034de:	8afa      	ldrh	r2, [r7, #22]
 80034e0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80034e4:	429a      	cmp	r2, r3
 80034e6:	bf2c      	ite	cs
 80034e8:	2301      	movcs	r3, #1
 80034ea:	2300      	movcc	r3, #0
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	8af9      	ldrh	r1, [r7, #22]
 80034f0:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 80034f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80034f8:	4403      	add	r3, r0
 80034fa:	4299      	cmp	r1, r3
 80034fc:	bfb4      	ite	lt
 80034fe:	2301      	movlt	r3, #1
 8003500:	2300      	movge	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	4013      	ands	r3, r2
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <drawCharIntoFramebuffer+0x124>
					if ((pointy < SCREEN_HEIGHT) & (pointy >= 0)) {
 800350c:	8abb      	ldrh	r3, [r7, #20]
 800350e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003512:	d20f      	bcs.n	8003534 <drawCharIntoFramebuffer+0x124>
						framebuffer[(pointx - xstart) * SCREEN_HEIGHT + pointy] = color;
 8003514:	8afa      	ldrh	r2, [r7, #22]
 8003516:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800351a:	1ad2      	subs	r2, r2, r3
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	019b      	lsls	r3, r3, #6
 8003524:	461a      	mov	r2, r3
 8003526:	8abb      	ldrh	r3, [r7, #20]
 8003528:	4413      	add	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800352e:	4413      	add	r3, r2
 8003530:	89ba      	ldrh	r2, [r7, #12]
 8003532:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			bits <<= 1;
 8003534:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
		for (int16_t xx = 0; xx < width; xx++) {
 800353e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003542:	b29b      	uxth	r3, r3
 8003544:	3301      	adds	r3, #1
 8003546:	b29b      	uxth	r3, r3
 8003548:	853b      	strh	r3, [r7, #40]	@ 0x28
 800354a:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 800354e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8003552:	429a      	cmp	r2, r3
 8003554:	db96      	blt.n	8003484 <drawCharIntoFramebuffer+0x74>
	for (int16_t yy = 0; yy < height; yy++) {
 8003556:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800355a:	b29b      	uxth	r3, r3
 800355c:	3301      	adds	r3, #1
 800355e:	b29b      	uxth	r3, r3
 8003560:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8003562:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8003566:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800356a:	429a      	cmp	r2, r3
 800356c:	db87      	blt.n	800347e <drawCharIntoFramebuffer+0x6e>
		}
	}

	return (uint16_t)xadv;
 800356e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003572:	b29b      	uxth	r3, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	3734      	adds	r7, #52	@ 0x34
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <drawStringIntoFramebuffer>:
	}
	return font->yAdvance;
}

uint16_t drawStringIntoFramebuffer(char* buffer, const GFXfont *font, uint16_t color, uint16_t stringxpos, uint16_t stringypos,
		uint8_t positioning, uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8003580:	b590      	push	{r4, r7, lr}
 8003582:	b08d      	sub	sp, #52	@ 0x34
 8003584:	af06      	add	r7, sp, #24
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	4611      	mov	r1, r2
 800358c:	461a      	mov	r2, r3
 800358e:	460b      	mov	r3, r1
 8003590:	80fb      	strh	r3, [r7, #6]
 8003592:	4613      	mov	r3, r2
 8003594:	80bb      	strh	r3, [r7, #4]
	if (positioning & CENTER_OBJECT) {
 8003596:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <drawStringIntoFramebuffer+0x32>
		getStringCenter(&stringxpos, &stringypos, buffer, font);
 80035a2:	1d38      	adds	r0, r7, #4
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80035ac:	f7ff feaf 	bl	800330e <getStringCenter>
 80035b0:	e00c      	b.n	80035cc <drawStringIntoFramebuffer+0x4c>
	} else if (positioning & LEFTDRAW_OBJECT) {
 80035b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <drawStringIntoFramebuffer+0x4c>
		getStringLeft(&stringxpos, &stringypos, buffer, font);
 80035be:	1d38      	adds	r0, r7, #4
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80035c8:	f7ff fed6 	bl	8003378 <getStringLeft>
	}
	uint16_t xAdvance = 0;
 80035cc:	2300      	movs	r3, #0
 80035ce:	82fb      	strh	r3, [r7, #22]
	uint16_t buffersize = 0;
 80035d0:	2300      	movs	r3, #0
 80035d2:	82bb      	strh	r3, [r7, #20]
	while (buffer[++buffersize]) {};
 80035d4:	bf00      	nop
 80035d6:	8abb      	ldrh	r3, [r7, #20]
 80035d8:	3301      	adds	r3, #1
 80035da:	82bb      	strh	r3, [r7, #20]
 80035dc:	8abb      	ldrh	r3, [r7, #20]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4413      	add	r3, r2
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1f6      	bne.n	80035d6 <drawStringIntoFramebuffer+0x56>
	for (int i = buffersize - 1; i >= 0; i--) {
 80035e8:	8abb      	ldrh	r3, [r7, #20]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	e036      	b.n	800365e <drawStringIntoFramebuffer+0xde>
		if ((stringxpos + xAdvance) > (xstart + framewidth)) {
 80035f0:	88bb      	ldrh	r3, [r7, #4]
 80035f2:	461a      	mov	r2, r3
 80035f4:	8afb      	ldrh	r3, [r7, #22]
 80035f6:	441a      	add	r2, r3
 80035f8:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 80035fa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80035fc:	440b      	add	r3, r1
 80035fe:	429a      	cmp	r2, r3
 8003600:	dd0d      	ble.n	800361e <drawStringIntoFramebuffer+0x9e>
			xAdvance += getCharXadv(buffer[i], font);
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4413      	add	r3, r2
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	68b9      	ldr	r1, [r7, #8]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fee6 	bl	80033de <getCharXadv>
 8003612:	4603      	mov	r3, r0
 8003614:	461a      	mov	r2, r3
 8003616:	8afb      	ldrh	r3, [r7, #22]
 8003618:	4413      	add	r3, r2
 800361a:	82fb      	strh	r3, [r7, #22]
			break;
 800361c:	e022      	b.n	8003664 <drawStringIntoFramebuffer+0xe4>
		}
		xAdvance += drawCharIntoFramebuffer(buffer[i], font, color, stringxpos + xAdvance, stringypos, NO_CENTER_OBJECT, framebuffer, framewidth, xstart);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	4413      	add	r3, r2
 8003624:	7818      	ldrb	r0, [r3, #0]
 8003626:	88ba      	ldrh	r2, [r7, #4]
 8003628:	8afb      	ldrh	r3, [r7, #22]
 800362a:	4413      	add	r3, r2
 800362c:	b29c      	uxth	r4, r3
 800362e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003630:	88f9      	ldrh	r1, [r7, #6]
 8003632:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003634:	9204      	str	r2, [sp, #16]
 8003636:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003638:	9203      	str	r2, [sp, #12]
 800363a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800363c:	9202      	str	r2, [sp, #8]
 800363e:	2200      	movs	r2, #0
 8003640:	9201      	str	r2, [sp, #4]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	4623      	mov	r3, r4
 8003646:	460a      	mov	r2, r1
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	f7ff fee1 	bl	8003410 <drawCharIntoFramebuffer>
 800364e:	4603      	mov	r3, r0
 8003650:	461a      	mov	r2, r3
 8003652:	8afb      	ldrh	r3, [r7, #22]
 8003654:	4413      	add	r3, r2
 8003656:	82fb      	strh	r3, [r7, #22]
	for (int i = buffersize - 1; i >= 0; i--) {
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	3b01      	subs	r3, #1
 800365c:	613b      	str	r3, [r7, #16]
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	dac5      	bge.n	80035f0 <drawStringIntoFramebuffer+0x70>
	}
	return font->yAdvance;
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	7b1b      	ldrb	r3, [r3, #12]
}
 8003668:	4618      	mov	r0, r3
 800366a:	371c      	adds	r7, #28
 800366c:	46bd      	mov	sp, r7
 800366e:	bd90      	pop	{r4, r7, pc}

08003670 <drawImageIntoFramebuffer>:

void drawImageIntoFramebuffer(const char *image, uint16_t length, uint16_t height, uint16_t x, uint16_t y,
		uint8_t positioning, uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8003670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003674:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 8003678:	af00      	add	r7, sp, #0
 800367a:	f507 761c 	add.w	r6, r7, #624	@ 0x270
 800367e:	f5a6 7619 	sub.w	r6, r6, #612	@ 0x264
 8003682:	6030      	str	r0, [r6, #0]
 8003684:	460e      	mov	r6, r1
 8003686:	4610      	mov	r0, r2
 8003688:	4619      	mov	r1, r3
 800368a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800368e:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 8003692:	4632      	mov	r2, r6
 8003694:	801a      	strh	r2, [r3, #0]
 8003696:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800369a:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800369e:	4602      	mov	r2, r0
 80036a0:	801a      	strh	r2, [r3, #0]
 80036a2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036a6:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 80036aa:	460a      	mov	r2, r1
 80036ac:	801a      	strh	r2, [r3, #0]
 80036ae:	466b      	mov	r3, sp
 80036b0:	469a      	mov	sl, r3
	length = 400;
 80036b2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036b6:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 80036ba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80036be:	801a      	strh	r2, [r3, #0]
	height = 215;
 80036c0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036c4:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80036c8:	22d7      	movs	r2, #215	@ 0xd7
 80036ca:	801a      	strh	r2, [r3, #0]
	if (positioning & CENTER_OBJECT) {
 80036cc:	f897 3294 	ldrb.w	r3, [r7, #660]	@ 0x294
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00f      	beq.n	80036f8 <drawImageIntoFramebuffer+0x88>
		 getRectCenter(&x, &y, length, height);
 80036d8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036dc:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80036e0:	8819      	ldrh	r1, [r3, #0]
 80036e2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036e6:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 80036ea:	881a      	ldrh	r2, [r3, #0]
 80036ec:	1db8      	adds	r0, r7, #6
 80036ee:	460b      	mov	r3, r1
 80036f0:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 80036f4:	f7ff fd20 	bl	8003138 <getRectCenter>
	}
	FIL newfile;
	FRESULT fresult = f_open(&newfile, image, FA_READ);
 80036f8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80036fc:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8003700:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8003704:	2201      	movs	r2, #1
 8003706:	6819      	ldr	r1, [r3, #0]
 8003708:	f00b f80e 	bl	800e728 <f_open>
 800370c:	4603      	mov	r3, r0
 800370e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (fresult == FR_OK) {
 8003712:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8003716:	2b00      	cmp	r3, #0
 8003718:	d103      	bne.n	8003722 <drawImageIntoFramebuffer+0xb2>
		USB_Println("the file was opened good\n");
 800371a:	487e      	ldr	r0, [pc, #504]	@ (8003914 <drawImageIntoFramebuffer+0x2a4>)
 800371c:	f7fe fe66 	bl	80023ec <USB_Println>
 8003720:	e007      	b.n	8003732 <drawImageIntoFramebuffer+0xc2>
	} else {
		USB_Println("failure to open %s\n", image);
 8003722:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003726:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 800372a:	6819      	ldr	r1, [r3, #0]
 800372c:	487a      	ldr	r0, [pc, #488]	@ (8003918 <drawImageIntoFramebuffer+0x2a8>)
 800372e:	f7fe fe5d 	bl	80023ec <USB_Println>
	}
	uint16_t readbuffer[height];
 8003732:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003736:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800373a:	881e      	ldrh	r6, [r3, #0]
 800373c:	4633      	mov	r3, r6
 800373e:	3b01      	subs	r3, #1
 8003740:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
 8003744:	b2b3      	uxth	r3, r6
 8003746:	2200      	movs	r2, #0
 8003748:	4698      	mov	r8, r3
 800374a:	4691      	mov	r9, r2
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	f04f 0300 	mov.w	r3, #0
 8003754:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8003758:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800375c:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8003760:	b2b3      	uxth	r3, r6
 8003762:	2200      	movs	r2, #0
 8003764:	461c      	mov	r4, r3
 8003766:	4615      	mov	r5, r2
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	012b      	lsls	r3, r5, #4
 8003772:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003776:	0122      	lsls	r2, r4, #4
 8003778:	4633      	mov	r3, r6
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	3307      	adds	r3, #7
 800377e:	08db      	lsrs	r3, r3, #3
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	ebad 0d03 	sub.w	sp, sp, r3
 8003786:	466b      	mov	r3, sp
 8003788:	3301      	adds	r3, #1
 800378a:	085b      	lsrs	r3, r3, #1
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	unsigned int br = 0;
 8003792:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003796:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
	for (int xx = x; xx < x + length; xx++) {
 800379e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80037a2:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80037ac:	e093      	b.n	80038d6 <drawImageIntoFramebuffer+0x266>
		f_read(&newfile, (void*)readbuffer, sizeof(readbuffer), &br);
 80037ae:	4633      	mov	r3, r6
 80037b0:	005a      	lsls	r2, r3, #1
 80037b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037b6:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80037ba:	f8d7 125c 	ldr.w	r1, [r7, #604]	@ 0x25c
 80037be:	f00b f96d 	bl	800ea9c <f_read>
		if ((xx >= xstart) & (xx < (xstart + framewidth))) {
 80037c2:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 80037c6:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80037ca:	429a      	cmp	r2, r3
 80037cc:	bfac      	ite	ge
 80037ce:	2301      	movge	r3, #1
 80037d0:	2300      	movlt	r3, #0
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	f8b7 12a0 	ldrh.w	r1, [r7, #672]	@ 0x2a0
 80037d8:	f8b7 329c 	ldrh.w	r3, [r7, #668]	@ 0x29c
 80037dc:	440b      	add	r3, r1
 80037de:	f8d7 126c 	ldr.w	r1, [r7, #620]	@ 0x26c
 80037e2:	4299      	cmp	r1, r3
 80037e4:	bfb4      	ite	lt
 80037e6:	2301      	movlt	r3, #1
 80037e8:	2300      	movge	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	4013      	ands	r3, r2
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d062      	beq.n	80038ba <drawImageIntoFramebuffer+0x24a>
			for (int i = 0; i < height; i++) {
 80037f4:	2300      	movs	r3, #0
 80037f6:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 80037fa:	e055      	b.n	80038a8 <drawImageIntoFramebuffer+0x238>
				//USB_Println("writing to screen, x:%d, y:%d\n",xx, y + i);
				int coordinate = ((xx - xstart) * SCREEN_HEIGHT) + y + i;
 80037fc:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 8003800:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8003804:	1ad2      	subs	r2, r2, r3
 8003806:	4613      	mov	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	019b      	lsls	r3, r3, #6
 800380e:	461a      	mov	r2, r3
 8003810:	f8b7 3290 	ldrh.w	r3, [r7, #656]	@ 0x290
 8003814:	4413      	add	r3, r2
 8003816:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 800381a:	4413      	add	r3, r2
 800381c:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
				char whatbuffer[20];
				itoa(coordinate, whatbuffer, 10);
 8003820:	f107 0310 	add.w	r3, r7, #16
 8003824:	220a      	movs	r2, #10
 8003826:	4619      	mov	r1, r3
 8003828:	f8d7 0258 	ldr.w	r0, [r7, #600]	@ 0x258
 800382c:	f00c f8c7 	bl	800f9be <itoa>
				strncat(whatbuffer, "\n", 10);
 8003830:	f107 0310 	add.w	r3, r7, #16
 8003834:	4618      	mov	r0, r3
 8003836:	f7fc fcd3 	bl	80001e0 <strlen>
 800383a:	4603      	mov	r3, r0
 800383c:	461a      	mov	r2, r3
 800383e:	f107 0310 	add.w	r3, r7, #16
 8003842:	4413      	add	r3, r2
 8003844:	4935      	ldr	r1, [pc, #212]	@ (800391c <drawImageIntoFramebuffer+0x2ac>)
 8003846:	461a      	mov	r2, r3
 8003848:	460b      	mov	r3, r1
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	8013      	strh	r3, [r2, #0]
				CDC_Transmit_FS((uint8_t*)whatbuffer, strlen(whatbuffer));
 800384e:	f107 0310 	add.w	r3, r7, #16
 8003852:	4618      	mov	r0, r3
 8003854:	f7fc fcc4 	bl	80001e0 <strlen>
 8003858:	4603      	mov	r3, r0
 800385a:	b29a      	uxth	r2, r3
 800385c:	f107 0310 	add.w	r3, r7, #16
 8003860:	4611      	mov	r1, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f00b fc1c 	bl	800f0a0 <CDC_Transmit_FS>
				framebuffer[(xx - xstart) * SCREEN_HEIGHT + y + i] = readbuffer[i];
 8003868:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 800386c:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8003870:	1ad2      	subs	r2, r2, r3
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	019b      	lsls	r3, r3, #6
 800387a:	461a      	mov	r2, r3
 800387c:	f8b7 3290 	ldrh.w	r3, [r7, #656]	@ 0x290
 8003880:	441a      	add	r2, r3
 8003882:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8003886:	4413      	add	r3, r2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	f8d7 2298 	ldr.w	r2, [r7, #664]	@ 0x298
 800388e:	4413      	add	r3, r2
 8003890:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8003894:	f8d7 1268 	ldr.w	r1, [r7, #616]	@ 0x268
 8003898:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800389c:	801a      	strh	r2, [r3, #0]
			for (int i = 0; i < height; i++) {
 800389e:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 80038a2:	3301      	adds	r3, #1
 80038a4:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 80038a8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80038ac:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 80038b6:	429a      	cmp	r2, r3
 80038b8:	dba0      	blt.n	80037fc <drawImageIntoFramebuffer+0x18c>
			}
		}
		if (xx > (xstart + framewidth)) {
 80038ba:	f8b7 22a0 	ldrh.w	r2, [r7, #672]	@ 0x2a0
 80038be:	f8b7 329c 	ldrh.w	r3, [r7, #668]	@ 0x29c
 80038c2:	4413      	add	r3, r2
 80038c4:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80038c8:	429a      	cmp	r2, r3
 80038ca:	dc16      	bgt.n	80038fa <drawImageIntoFramebuffer+0x28a>
	for (int xx = x; xx < x + length; xx++) {
 80038cc:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80038d0:	3301      	adds	r3, #1
 80038d2:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80038d6:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80038da:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 80038de:	881b      	ldrh	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80038e6:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	4413      	add	r3, r2
 80038ee:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80038f2:	429a      	cmp	r2, r3
 80038f4:	f6ff af5b 	blt.w	80037ae <drawImageIntoFramebuffer+0x13e>
 80038f8:	e000      	b.n	80038fc <drawImageIntoFramebuffer+0x28c>
			break;
 80038fa:	bf00      	nop
		}
	}
	f_close(&newfile);
 80038fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003900:	4618      	mov	r0, r3
 8003902:	f00b fa88 	bl	800ee16 <f_close>
 8003906:	46d5      	mov	sp, sl
}
 8003908:	bf00      	nop
 800390a:	f507 771c 	add.w	r7, r7, #624	@ 0x270
 800390e:	46bd      	mov	sp, r7
 8003910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003914:	080105d8 	.word	0x080105d8
 8003918:	080105f4 	.word	0x080105f4
 800391c:	08010608 	.word	0x08010608

08003920 <setrpmdata>:
DisplayObject* splashobjects[1] = {
		new ImageObject(image, SPLASH_LENGTH, SPLASH_HEIGHT, 240, 160, CENTER_OBJECT, 2)
};
Scene splashScene(splashobjects, 1);

void setrpmdata(char *rpmvalue) {
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af04      	add	r7, sp, #16
 8003926:	6078      	str	r0, [r7, #4]
	strncpy(rpmresult, "", 10);
 8003928:	220a      	movs	r2, #10
 800392a:	490f      	ldr	r1, [pc, #60]	@ (8003968 <setrpmdata+0x48>)
 800392c:	480f      	ldr	r0, [pc, #60]	@ (800396c <setrpmdata+0x4c>)
 800392e:	f00c f9a0 	bl	800fc72 <strncpy>
	strncat(rpmresult, rpmvalue, 10);
 8003932:	220a      	movs	r2, #10
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	480d      	ldr	r0, [pc, #52]	@ (800396c <setrpmdata+0x4c>)
 8003938:	f00c f988 	bl	800fc4c <strncat>
	((StringObject*)otherobjects[0])->updateString(rpmresult, NO_CENTER_OBJECT, 0xFFFF, FREE_MONO_BOLD_24PT7B, 200, 260, 1);
 800393c:	4b0c      	ldr	r3, [pc, #48]	@ (8003970 <setrpmdata+0x50>)
 800393e:	6818      	ldr	r0, [r3, #0]
 8003940:	2301      	movs	r3, #1
 8003942:	9303      	str	r3, [sp, #12]
 8003944:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003948:	9302      	str	r3, [sp, #8]
 800394a:	23c8      	movs	r3, #200	@ 0xc8
 800394c:	9301      	str	r3, [sp, #4]
 800394e:	4b09      	ldr	r3, [pc, #36]	@ (8003974 <setrpmdata+0x54>)
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003956:	2200      	movs	r2, #0
 8003958:	4904      	ldr	r1, [pc, #16]	@ (800396c <setrpmdata+0x4c>)
 800395a:	f7ff f84b 	bl	80029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 800395e:	bf00      	nop
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	08010618 	.word	0x08010618
 800396c:	2000038c 	.word	0x2000038c
 8003970:	200003dc 	.word	0x200003dc
 8003974:	08013964 	.word	0x08013964

08003978 <settempdata>:

void settempdata(char *tempvalue) {
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af04      	add	r7, sp, #16
 800397e:	6078      	str	r0, [r7, #4]
	strncpy(tempresult, "", 10);
 8003980:	220a      	movs	r2, #10
 8003982:	490f      	ldr	r1, [pc, #60]	@ (80039c0 <settempdata+0x48>)
 8003984:	480f      	ldr	r0, [pc, #60]	@ (80039c4 <settempdata+0x4c>)
 8003986:	f00c f974 	bl	800fc72 <strncpy>
	strncat(tempresult, tempvalue, 10);
 800398a:	220a      	movs	r2, #10
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	480d      	ldr	r0, [pc, #52]	@ (80039c4 <settempdata+0x4c>)
 8003990:	f00c f95c 	bl	800fc4c <strncat>
	((StringObject*)otherobjects[1])->updateString(tempresult, CENTER_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 350, 100, 3);
 8003994:	4b0c      	ldr	r3, [pc, #48]	@ (80039c8 <settempdata+0x50>)
 8003996:	6858      	ldr	r0, [r3, #4]
 8003998:	2303      	movs	r3, #3
 800399a:	9303      	str	r3, [sp, #12]
 800399c:	2364      	movs	r3, #100	@ 0x64
 800399e:	9302      	str	r3, [sp, #8]
 80039a0:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <settempdata+0x54>)
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80039ae:	2202      	movs	r2, #2
 80039b0:	4904      	ldr	r1, [pc, #16]	@ (80039c4 <settempdata+0x4c>)
 80039b2:	f7ff f81f 	bl	80029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>

}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	08010618 	.word	0x08010618
 80039c4:	200003a0 	.word	0x200003a0
 80039c8:	200003dc 	.word	0x200003dc
 80039cc:	08011b0c 	.word	0x08011b0c

080039d0 <setgeardata>:

void setgeardata(char *gearvalue) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af04      	add	r7, sp, #16
 80039d6:	6078      	str	r0, [r7, #4]
	strncpy(gearresult, "", 10);
 80039d8:	220a      	movs	r2, #10
 80039da:	490e      	ldr	r1, [pc, #56]	@ (8003a14 <setgeardata+0x44>)
 80039dc:	480e      	ldr	r0, [pc, #56]	@ (8003a18 <setgeardata+0x48>)
 80039de:	f00c f948 	bl	800fc72 <strncpy>
	strncat(gearresult, gearvalue, 10);
 80039e2:	220a      	movs	r2, #10
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	480c      	ldr	r0, [pc, #48]	@ (8003a18 <setgeardata+0x48>)
 80039e8:	f00c f930 	bl	800fc4c <strncat>
	((StringObject*)otherobjects[3])->updateString(gearresult, CENTER_OBJECT, 0xFFFF, GEARFONT, 100, 240, 2);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <setgeardata+0x4c>)
 80039ee:	68d8      	ldr	r0, [r3, #12]
 80039f0:	2302      	movs	r3, #2
 80039f2:	9303      	str	r3, [sp, #12]
 80039f4:	23f0      	movs	r3, #240	@ 0xf0
 80039f6:	9302      	str	r3, [sp, #8]
 80039f8:	2364      	movs	r3, #100	@ 0x64
 80039fa:	9301      	str	r3, [sp, #4]
 80039fc:	4b08      	ldr	r3, [pc, #32]	@ (8003a20 <setgeardata+0x50>)
 80039fe:	9300      	str	r3, [sp, #0]
 8003a00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a04:	2202      	movs	r2, #2
 8003a06:	4904      	ldr	r1, [pc, #16]	@ (8003a18 <setgeardata+0x48>)
 8003a08:	f7fe fff4 	bl	80029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003a0c:	bf00      	nop
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	08010618 	.word	0x08010618
 8003a18:	20000008 	.word	0x20000008
 8003a1c:	200003dc 	.word	0x200003dc
 8003a20:	08017d70 	.word	0x08017d70

08003a24 <setbattdata>:

void setbattdata(char *battvalue) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af04      	add	r7, sp, #16
 8003a2a:	6078      	str	r0, [r7, #4]
	strncpy(battresult, "", 10);
 8003a2c:	220a      	movs	r2, #10
 8003a2e:	490f      	ldr	r1, [pc, #60]	@ (8003a6c <setbattdata+0x48>)
 8003a30:	480f      	ldr	r0, [pc, #60]	@ (8003a70 <setbattdata+0x4c>)
 8003a32:	f00c f91e 	bl	800fc72 <strncpy>
	strncat(battresult, battvalue, 10);
 8003a36:	220a      	movs	r2, #10
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	480d      	ldr	r0, [pc, #52]	@ (8003a70 <setbattdata+0x4c>)
 8003a3c:	f00c f906 	bl	800fc4c <strncat>
	((StringObject*)otherobjects[2])->updateString(battresult, CENTER_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 350, 60, 6);
 8003a40:	4b0c      	ldr	r3, [pc, #48]	@ (8003a74 <setbattdata+0x50>)
 8003a42:	6898      	ldr	r0, [r3, #8]
 8003a44:	2306      	movs	r3, #6
 8003a46:	9303      	str	r3, [sp, #12]
 8003a48:	233c      	movs	r3, #60	@ 0x3c
 8003a4a:	9302      	str	r3, [sp, #8]
 8003a4c:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	4b09      	ldr	r3, [pc, #36]	@ (8003a78 <setbattdata+0x54>)
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	4904      	ldr	r1, [pc, #16]	@ (8003a70 <setbattdata+0x4c>)
 8003a5e:	f7fe ffc9 	bl	80029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	08010618 	.word	0x08010618
 8003a70:	200003c8 	.word	0x200003c8
 8003a74:	200003dc 	.word	0x200003dc
 8003a78:	08011b0c 	.word	0x08011b0c

08003a7c <setspeeddata>:

void setspeeddata(char *speedvalue) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af04      	add	r7, sp, #16
 8003a82:	6078      	str	r0, [r7, #4]
	strncpy(speedresult, "", 10);
 8003a84:	220a      	movs	r2, #10
 8003a86:	490f      	ldr	r1, [pc, #60]	@ (8003ac4 <setspeeddata+0x48>)
 8003a88:	480f      	ldr	r0, [pc, #60]	@ (8003ac8 <setspeeddata+0x4c>)
 8003a8a:	f00c f8f2 	bl	800fc72 <strncpy>
	strncat(speedresult, speedvalue, 10);
 8003a8e:	220a      	movs	r2, #10
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	480d      	ldr	r0, [pc, #52]	@ (8003ac8 <setspeeddata+0x4c>)
 8003a94:	f00c f8da 	bl	800fc4c <strncat>
	((StringObject*)otherobjects[6])->updateString(speedresult, LEFTDRAW_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 375, 185, 7);
 8003a98:	4b0c      	ldr	r3, [pc, #48]	@ (8003acc <setspeeddata+0x50>)
 8003a9a:	6998      	ldr	r0, [r3, #24]
 8003a9c:	2307      	movs	r3, #7
 8003a9e:	9303      	str	r3, [sp, #12]
 8003aa0:	23b9      	movs	r3, #185	@ 0xb9
 8003aa2:	9302      	str	r3, [sp, #8]
 8003aa4:	f240 1377 	movw	r3, #375	@ 0x177
 8003aa8:	9301      	str	r3, [sp, #4]
 8003aaa:	4b09      	ldr	r3, [pc, #36]	@ (8003ad0 <setspeeddata+0x54>)
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	4904      	ldr	r1, [pc, #16]	@ (8003ac8 <setspeeddata+0x4c>)
 8003ab6:	f7fe ff9d 	bl	80029f4 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	08010618 	.word	0x08010618
 8003ac8:	200003b4 	.word	0x200003b4
 8003acc:	200003dc 	.word	0x200003dc
 8003ad0:	08011b0c 	.word	0x08011b0c

08003ad4 <domainscreen>:

void domainscreen() {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
	myScene2.drawScene();
 8003ad8:	4804      	ldr	r0, [pc, #16]	@ (8003aec <domainscreen+0x18>)
 8003ada:	f7fe fd1d 	bl	8002518 <_ZN5Scene9drawSceneEv>
	myScene2.setScene(otherobjects, 10);
 8003ade:	220a      	movs	r2, #10
 8003ae0:	4903      	ldr	r1, [pc, #12]	@ (8003af0 <domainscreen+0x1c>)
 8003ae2:	4802      	ldr	r0, [pc, #8]	@ (8003aec <domainscreen+0x18>)
 8003ae4:	f7fe fce4 	bl	80024b0 <_ZN5Scene8setSceneEPP13DisplayObjecth>
}
 8003ae8:	bf00      	nop
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	20000404 	.word	0x20000404
 8003af0:	200003dc 	.word	0x200003dc

08003af4 <dosplashscene>:

void dosplashscene() {
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
	splashScene.drawScene();
 8003af8:	4804      	ldr	r0, [pc, #16]	@ (8003b0c <dosplashscene+0x18>)
 8003afa:	f7fe fd0d 	bl	8002518 <_ZN5Scene9drawSceneEv>
	splashScene.setScene(splashobjects, 1);
 8003afe:	2201      	movs	r2, #1
 8003b00:	4903      	ldr	r1, [pc, #12]	@ (8003b10 <dosplashscene+0x1c>)
 8003b02:	4802      	ldr	r0, [pc, #8]	@ (8003b0c <dosplashscene+0x18>)
 8003b04:	f7fe fcd4 	bl	80024b0 <_ZN5Scene8setSceneEPP13DisplayObjecth>
}
 8003b08:	bf00      	nop
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20000410 	.word	0x20000410
 8003b10:	2000040c 	.word	0x2000040c

08003b14 <_Z41__static_initialization_and_destruction_0v>:
 8003b14:	b590      	push	{r4, r7, lr}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af04      	add	r7, sp, #16
		new StringObject(200, 260, 0xFFFF, FREE_MONO_BOLD_24PT7B, NO_CENTER_OBJECT, rpmresult, 1),
 8003b1a:	2018      	movs	r0, #24
 8003b1c:	f00b ff14 	bl	800f948 <_Znwj>
 8003b20:	4603      	mov	r3, r0
 8003b22:	461c      	mov	r4, r3
 8003b24:	2301      	movs	r3, #1
 8003b26:	9303      	str	r3, [sp, #12]
 8003b28:	4b81      	ldr	r3, [pc, #516]	@ (8003d30 <_Z41__static_initialization_and_destruction_0v+0x21c>)
 8003b2a:	9302      	str	r3, [sp, #8]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	4b80      	ldr	r3, [pc, #512]	@ (8003d34 <_Z41__static_initialization_and_destruction_0v+0x220>)
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b3c:	21c8      	movs	r1, #200	@ 0xc8
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f7fe fee6 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003b44:	4b7c      	ldr	r3, [pc, #496]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003b46:	601c      	str	r4, [r3, #0]
		new StringObject(350, 100, 0xFFFF, FREE_SANS_18PT7B, CENTER_OBJECT, tempresult, 3),
 8003b48:	2018      	movs	r0, #24
 8003b4a:	f00b fefd 	bl	800f948 <_Znwj>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461c      	mov	r4, r3
 8003b52:	2303      	movs	r3, #3
 8003b54:	9303      	str	r3, [sp, #12]
 8003b56:	4b79      	ldr	r3, [pc, #484]	@ (8003d3c <_Z41__static_initialization_and_destruction_0v+0x228>)
 8003b58:	9302      	str	r3, [sp, #8]
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	9301      	str	r3, [sp, #4]
 8003b5e:	4b78      	ldr	r3, [pc, #480]	@ (8003d40 <_Z41__static_initialization_and_destruction_0v+0x22c>)
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b66:	2264      	movs	r2, #100	@ 0x64
 8003b68:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	f7fe fecf 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003b72:	4b71      	ldr	r3, [pc, #452]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003b74:	605c      	str	r4, [r3, #4]
		new StringObject(350, 60, 0xFFFF, FREE_SANS_18PT7B, CENTER_OBJECT, battresult, 6),
 8003b76:	2018      	movs	r0, #24
 8003b78:	f00b fee6 	bl	800f948 <_Znwj>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	461c      	mov	r4, r3
 8003b80:	2306      	movs	r3, #6
 8003b82:	9303      	str	r3, [sp, #12]
 8003b84:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <_Z41__static_initialization_and_destruction_0v+0x230>)
 8003b86:	9302      	str	r3, [sp, #8]
 8003b88:	2302      	movs	r3, #2
 8003b8a:	9301      	str	r3, [sp, #4]
 8003b8c:	4b6c      	ldr	r3, [pc, #432]	@ (8003d40 <_Z41__static_initialization_and_destruction_0v+0x22c>)
 8003b8e:	9300      	str	r3, [sp, #0]
 8003b90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b94:	223c      	movs	r2, #60	@ 0x3c
 8003b96:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f7fe feb8 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003ba0:	4b65      	ldr	r3, [pc, #404]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003ba2:	609c      	str	r4, [r3, #8]
		new StringObject(100, 240, 0xFFFF, GEARFONT, CENTER_OBJECT, gearresult, 2),
 8003ba4:	2018      	movs	r0, #24
 8003ba6:	f00b fecf 	bl	800f948 <_Znwj>
 8003baa:	4603      	mov	r3, r0
 8003bac:	461c      	mov	r4, r3
 8003bae:	2302      	movs	r3, #2
 8003bb0:	9303      	str	r3, [sp, #12]
 8003bb2:	4b65      	ldr	r3, [pc, #404]	@ (8003d48 <_Z41__static_initialization_and_destruction_0v+0x234>)
 8003bb4:	9302      	str	r3, [sp, #8]
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	4b64      	ldr	r3, [pc, #400]	@ (8003d4c <_Z41__static_initialization_and_destruction_0v+0x238>)
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003bc2:	22f0      	movs	r2, #240	@ 0xf0
 8003bc4:	2164      	movs	r1, #100	@ 0x64
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7fe fea2 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003bcc:	4b5a      	ldr	r3, [pc, #360]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003bce:	60dc      	str	r4, [r3, #12]
		new StringObject(395, 130, 0xFFFF, ICONFONT, CENTER_OBJECT, tempicon, 4),
 8003bd0:	2018      	movs	r0, #24
 8003bd2:	f00b feb9 	bl	800f948 <_Znwj>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	461c      	mov	r4, r3
 8003bda:	2304      	movs	r3, #4
 8003bdc:	9303      	str	r3, [sp, #12]
 8003bde:	4b5c      	ldr	r3, [pc, #368]	@ (8003d50 <_Z41__static_initialization_and_destruction_0v+0x23c>)
 8003be0:	9302      	str	r3, [sp, #8]
 8003be2:	2302      	movs	r3, #2
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d54 <_Z41__static_initialization_and_destruction_0v+0x240>)
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003bee:	2282      	movs	r2, #130	@ 0x82
 8003bf0:	f240 118b 	movw	r1, #395	@ 0x18b
 8003bf4:	4620      	mov	r0, r4
 8003bf6:	f7fe fe8b 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003bfc:	611c      	str	r4, [r3, #16]
		new StringObject(400, 90, 0xFFFF, ICONFONT, CENTER_OBJECT, batticon, 5),
 8003bfe:	2018      	movs	r0, #24
 8003c00:	f00b fea2 	bl	800f948 <_Znwj>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461c      	mov	r4, r3
 8003c08:	2305      	movs	r3, #5
 8003c0a:	9303      	str	r3, [sp, #12]
 8003c0c:	4b52      	ldr	r3, [pc, #328]	@ (8003d58 <_Z41__static_initialization_and_destruction_0v+0x244>)
 8003c0e:	9302      	str	r3, [sp, #8]
 8003c10:	2302      	movs	r3, #2
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	4b4f      	ldr	r3, [pc, #316]	@ (8003d54 <_Z41__static_initialization_and_destruction_0v+0x240>)
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c1c:	225a      	movs	r2, #90	@ 0x5a
 8003c1e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8003c22:	4620      	mov	r0, r4
 8003c24:	f7fe fe74 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003c28:	4b43      	ldr	r3, [pc, #268]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003c2a:	615c      	str	r4, [r3, #20]
		new StringObject(375, 185, 0xFFFF, FREE_SANS_18PT7B, LEFTDRAW_OBJECT, speedresult, 7),
 8003c2c:	2018      	movs	r0, #24
 8003c2e:	f00b fe8b 	bl	800f948 <_Znwj>
 8003c32:	4603      	mov	r3, r0
 8003c34:	461c      	mov	r4, r3
 8003c36:	2307      	movs	r3, #7
 8003c38:	9303      	str	r3, [sp, #12]
 8003c3a:	4b48      	ldr	r3, [pc, #288]	@ (8003d5c <_Z41__static_initialization_and_destruction_0v+0x248>)
 8003c3c:	9302      	str	r3, [sp, #8]
 8003c3e:	2301      	movs	r3, #1
 8003c40:	9301      	str	r3, [sp, #4]
 8003c42:	4b3f      	ldr	r3, [pc, #252]	@ (8003d40 <_Z41__static_initialization_and_destruction_0v+0x22c>)
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c4a:	22b9      	movs	r2, #185	@ 0xb9
 8003c4c:	f240 1177 	movw	r1, #375	@ 0x177
 8003c50:	4620      	mov	r0, r4
 8003c52:	f7fe fe5d 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003c56:	4b38      	ldr	r3, [pc, #224]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003c58:	619c      	str	r4, [r3, #24]
		new StringObject(440, 288, 0xFFFF, ICONFONT, LEFTDRAW_OBJECT, rpmicon, 8),
 8003c5a:	2018      	movs	r0, #24
 8003c5c:	f00b fe74 	bl	800f948 <_Znwj>
 8003c60:	4603      	mov	r3, r0
 8003c62:	461c      	mov	r4, r3
 8003c64:	2308      	movs	r3, #8
 8003c66:	9303      	str	r3, [sp, #12]
 8003c68:	4b3d      	ldr	r3, [pc, #244]	@ (8003d60 <_Z41__static_initialization_and_destruction_0v+0x24c>)
 8003c6a:	9302      	str	r3, [sp, #8]
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	9301      	str	r3, [sp, #4]
 8003c70:	4b38      	ldr	r3, [pc, #224]	@ (8003d54 <_Z41__static_initialization_and_destruction_0v+0x240>)
 8003c72:	9300      	str	r3, [sp, #0]
 8003c74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c78:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8003c7c:	f44f 71dc 	mov.w	r1, #440	@ 0x1b8
 8003c80:	4620      	mov	r0, r4
 8003c82:	f7fe fe45 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003c86:	4b2c      	ldr	r3, [pc, #176]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003c88:	61dc      	str	r4, [r3, #28]
		new OutlineRectObject(190, 250, 260, 55, 0xFFFF, NO_CENTER_OBJECT, 9),
 8003c8a:	2014      	movs	r0, #20
 8003c8c:	f00b fe5c 	bl	800f948 <_Znwj>
 8003c90:	4603      	mov	r3, r0
 8003c92:	461c      	mov	r4, r3
 8003c94:	2309      	movs	r3, #9
 8003c96:	9303      	str	r3, [sp, #12]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	9302      	str	r3, [sp, #8]
 8003c9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ca0:	9301      	str	r3, [sp, #4]
 8003ca2:	2337      	movs	r3, #55	@ 0x37
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003caa:	22fa      	movs	r2, #250	@ 0xfa
 8003cac:	21be      	movs	r1, #190	@ 0xbe
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f7fe fed2 	bl	8002a58 <_ZN17OutlineRectObjectC1Ettttthh>
};
 8003cb4:	4b20      	ldr	r3, [pc, #128]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003cb6:	621c      	str	r4, [r3, #32]
		new StringObject(405, 210, 0xFFFF, ICONFONT, CENTER_OBJECT, speedicon, 10)
 8003cb8:	2018      	movs	r0, #24
 8003cba:	f00b fe45 	bl	800f948 <_Znwj>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	461c      	mov	r4, r3
 8003cc2:	230a      	movs	r3, #10
 8003cc4:	9303      	str	r3, [sp, #12]
 8003cc6:	4b27      	ldr	r3, [pc, #156]	@ (8003d64 <_Z41__static_initialization_and_destruction_0v+0x250>)
 8003cc8:	9302      	str	r3, [sp, #8]
 8003cca:	2302      	movs	r3, #2
 8003ccc:	9301      	str	r3, [sp, #4]
 8003cce:	4b21      	ldr	r3, [pc, #132]	@ (8003d54 <_Z41__static_initialization_and_destruction_0v+0x240>)
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cd6:	22d2      	movs	r2, #210	@ 0xd2
 8003cd8:	f240 1195 	movw	r1, #405	@ 0x195
 8003cdc:	4620      	mov	r0, r4
 8003cde:	f7fe fe17 	bl	8002910 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003ce2:	4b15      	ldr	r3, [pc, #84]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003ce4:	625c      	str	r4, [r3, #36]	@ 0x24
Scene myScene2(otherobjects, 6);
 8003ce6:	2206      	movs	r2, #6
 8003ce8:	4913      	ldr	r1, [pc, #76]	@ (8003d38 <_Z41__static_initialization_and_destruction_0v+0x224>)
 8003cea:	481f      	ldr	r0, [pc, #124]	@ (8003d68 <_Z41__static_initialization_and_destruction_0v+0x254>)
 8003cec:	f7fe fbce 	bl	800248c <_ZN5SceneC1EPP13DisplayObjecth>
		new ImageObject(image, SPLASH_LENGTH, SPLASH_HEIGHT, 240, 160, CENTER_OBJECT, 2)
 8003cf0:	2014      	movs	r0, #20
 8003cf2:	f00b fe29 	bl	800f948 <_Znwj>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	461c      	mov	r4, r3
 8003cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8003d6c <_Z41__static_initialization_and_destruction_0v+0x258>)
 8003cfc:	6819      	ldr	r1, [r3, #0]
 8003cfe:	2302      	movs	r3, #2
 8003d00:	9303      	str	r3, [sp, #12]
 8003d02:	2302      	movs	r3, #2
 8003d04:	9302      	str	r3, [sp, #8]
 8003d06:	23a0      	movs	r3, #160	@ 0xa0
 8003d08:	9301      	str	r3, [sp, #4]
 8003d0a:	23f0      	movs	r3, #240	@ 0xf0
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	23d7      	movs	r3, #215	@ 0xd7
 8003d10:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003d14:	4620      	mov	r0, r4
 8003d16:	f7fe ff11 	bl	8002b3c <_ZN11ImageObjectC1EPctttthh>
};
 8003d1a:	4b15      	ldr	r3, [pc, #84]	@ (8003d70 <_Z41__static_initialization_and_destruction_0v+0x25c>)
 8003d1c:	601c      	str	r4, [r3, #0]
Scene splashScene(splashobjects, 1);
 8003d1e:	2201      	movs	r2, #1
 8003d20:	4913      	ldr	r1, [pc, #76]	@ (8003d70 <_Z41__static_initialization_and_destruction_0v+0x25c>)
 8003d22:	4814      	ldr	r0, [pc, #80]	@ (8003d74 <_Z41__static_initialization_and_destruction_0v+0x260>)
 8003d24:	f7fe fbb2 	bl	800248c <_ZN5SceneC1EPP13DisplayObjecth>
}
 8003d28:	bf00      	nop
 8003d2a:	3704      	adds	r7, #4
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd90      	pop	{r4, r7, pc}
 8003d30:	2000038c 	.word	0x2000038c
 8003d34:	08013964 	.word	0x08013964
 8003d38:	200003dc 	.word	0x200003dc
 8003d3c:	200003a0 	.word	0x200003a0
 8003d40:	08011b0c 	.word	0x08011b0c
 8003d44:	200003c8 	.word	0x200003c8
 8003d48:	20000008 	.word	0x20000008
 8003d4c:	08017d70 	.word	0x08017d70
 8003d50:	2000001c 	.word	0x2000001c
 8003d54:	0801812c 	.word	0x0801812c
 8003d58:	20000020 	.word	0x20000020
 8003d5c:	200003b4 	.word	0x200003b4
 8003d60:	20000024 	.word	0x20000024
 8003d64:	20000028 	.word	0x20000028
 8003d68:	20000404 	.word	0x20000404
 8003d6c:	2000002c 	.word	0x2000002c
 8003d70:	2000040c 	.word	0x2000040c
 8003d74:	20000410 	.word	0x20000410

08003d78 <_GLOBAL__sub_I_epd_bitmap_allArray>:
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	f7ff feca 	bl	8003b14 <_Z41__static_initialization_and_destruction_0v>
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <_ZN7MCP2515C1EP19__SPI_HandleTypeDefmP12GPIO_TypeDefh>:
const struct MCP2515::RXBn_REGS MCP2515::RXB[N_RXBUFFERS] = {
    {MCP_RXB0CTRL, MCP_RXB0SIDH, MCP_RXB0DATA, CANINTF_RX0IF},
    {MCP_RXB1CTRL, MCP_RXB1SIDH, MCP_RXB1DATA, CANINTF_RX1IF}
};

MCP2515::MCP2515(SPI_HandleTypeDef* _SPI_CAN, const  uint32_t _SPI_TIMEOUT, GPIO_TypeDef* _CS_Port, const uint8_t _CS_Pin)
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	60b9      	str	r1, [r7, #8]
 8003d8c:	607a      	str	r2, [r7, #4]
 8003d8e:	603b      	str	r3, [r7, #0]
{
	SPI_CS_PORT 	= _CS_Port;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	609a      	str	r2, [r3, #8]
    SPI_CS_PIN 		= _CS_Pin;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	7e3a      	ldrb	r2, [r7, #24]
 8003d9a:	731a      	strb	r2, [r3, #12]
    SPI_CAN 		= _SPI_CAN;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	601a      	str	r2, [r3, #0]
    SPI_TIMEOUT		= _SPI_TIMEOUT;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	605a      	str	r2, [r3, #4]
    endSPI();
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f839 	bl	8003e20 <_ZN7MCP25156endSPIEv>
}
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <_ZN7MCP25156SPI_TxEh>:



/* SPI Tx */
void MCP2515::SPI_Tx(uint8_t data)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6818      	ldr	r0, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	1cf9      	adds	r1, r7, #3
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f003 fc39 	bl	8007646 <HAL_SPI_Transmit>
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <_ZN7MCP25156SPI_RxEv>:

/* SPI Rx */
uint8_t MCP2515::SPI_Rx(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	uint8_t retVal;
	HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f107 010f 	add.w	r1, r7, #15
 8003df0:	2201      	movs	r2, #1
 8003df2:	f003 fd6c 	bl	80078ce <HAL_SPI_Receive>
	return retVal;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <_ZN7MCP25158startSPIEv>:

void MCP2515::startSPI() {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6898      	ldr	r0, [r3, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	7b1b      	ldrb	r3, [r3, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	4619      	mov	r1, r3
 8003e14:	f001 fcda 	bl	80057cc <HAL_GPIO_WritePin>
}
 8003e18:	bf00      	nop
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <_ZN7MCP25156endSPIEv>:

void MCP2515::endSPI() {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6898      	ldr	r0, [r3, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	7b1b      	ldrb	r3, [r3, #12]
 8003e30:	2201      	movs	r2, #1
 8003e32:	4619      	mov	r1, r3
 8003e34:	f001 fcca 	bl	80057cc <HAL_GPIO_WritePin>
}
 8003e38:	bf00      	nop
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <_ZN7MCP25155resetEv>:

MCP2515::ERROR MCP2515::reset(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08c      	sub	sp, #48	@ 0x30
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
	startSPI();
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f7ff ffd9 	bl	8003e00 <_ZN7MCP25158startSPIEv>
	SPI_Tx(INSTRUCTION_RESET);
 8003e4e:	21c0      	movs	r1, #192	@ 0xc0
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f7ff ffb1 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
	endSPI();
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff ffe2 	bl	8003e20 <_ZN7MCP25156endSPIEv>

    uint8_t zeros[14];
    memset(zeros, 0, sizeof(zeros));
 8003e5c:	f107 0314 	add.w	r3, r7, #20
 8003e60:	220e      	movs	r2, #14
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f00b fee9 	bl	800fc3c <memset>

    setRegisters(MCP_TXB0CTRL, zeros, 14);
 8003e6a:	f107 0214 	add.w	r2, r7, #20
 8003e6e:	230e      	movs	r3, #14
 8003e70:	2130      	movs	r1, #48	@ 0x30
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f8ec 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    setRegisters(MCP_TXB1CTRL, zeros, 14);
 8003e78:	f107 0214 	add.w	r2, r7, #20
 8003e7c:	230e      	movs	r3, #14
 8003e7e:	2140      	movs	r1, #64	@ 0x40
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f8e5 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    setRegisters(MCP_TXB2CTRL, zeros, 14);
 8003e86:	f107 0214 	add.w	r2, r7, #20
 8003e8a:	230e      	movs	r3, #14
 8003e8c:	2150      	movs	r1, #80	@ 0x50
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 f8de 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    setRegister(MCP_RXB0CTRL, 0);
 8003e94:	2200      	movs	r2, #0
 8003e96:	2160      	movs	r1, #96	@ 0x60
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 f8b9 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    setRegister(MCP_RXB1CTRL, 0);
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2170      	movs	r1, #112	@ 0x70
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f8b4 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>

    setRegister(MCP_CANINTE, CANINTF_RX0IF | CANINTF_RX1IF | CANINTF_ERRIF | CANINTF_MERRF);
 8003ea8:	22a3      	movs	r2, #163	@ 0xa3
 8003eaa:	212b      	movs	r1, #43	@ 0x2b
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f8af 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>

    // receives all valid messages using either Standard or Extended Identifiers that
    // meet filter criteria. RXF0 is applied for RXB0, RXF1 is applied for RXB1
    modifyRegister(MCP_RXB0CTRL,
 8003eb2:	2304      	movs	r3, #4
 8003eb4:	2267      	movs	r2, #103	@ 0x67
 8003eb6:	2160      	movs	r1, #96	@ 0x60
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f8f8 	bl	80040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
                   RXBnCTRL_RXM_MASK | RXB0CTRL_BUKT | RXB0CTRL_FILHIT_MASK,
                   RXBnCTRL_RXM_STDEXT | RXB0CTRL_BUKT | RXB0CTRL_FILHIT);
    modifyRegister(MCP_RXB1CTRL,
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	2267      	movs	r2, #103	@ 0x67
 8003ec2:	2170      	movs	r1, #112	@ 0x70
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 f8f2 	bl	80040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
                   RXBnCTRL_RXM_STDEXT | RXB1CTRL_FILHIT);

    // clear filters and masks
    // do not filter any standard frames for RXF0 used by RXB0
    // do not filter any extended frames for RXF1 used by RXB1
    RXF filters[] = {RXF0, RXF1, RXF2, RXF3, RXF4, RXF5};
 8003eca:	4a29      	ldr	r2, [pc, #164]	@ (8003f70 <_ZN7MCP25155resetEv+0x130>)
 8003ecc:	f107 030c 	add.w	r3, r7, #12
 8003ed0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ed4:	6018      	str	r0, [r3, #0]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	8019      	strh	r1, [r3, #0]
    for (int i=0; i<6; i++) {
 8003eda:	2300      	movs	r3, #0
 8003edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ede:	e01e      	b.n	8003f1e <_ZN7MCP25155resetEv+0xde>
        bool ext = (i == 1);
 8003ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2301      	moveq	r3, #1
 8003ee8:	2300      	movne	r3, #0
 8003eea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        ERROR result = setFilter(filters[i], ext, 0);
 8003eee:	f107 020c 	add.w	r2, r7, #12
 8003ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef4:	4413      	add	r3, r2
 8003ef6:	7819      	ldrb	r1, [r3, #0]
 8003ef8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003efc:	2300      	movs	r3, #0
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fbce 	bl	80046a0 <_ZN7MCP25159setFilterENS_3RXFEbm>
 8003f04:	4603      	mov	r3, r0
 8003f06:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (result != ERROR_OK) {
 8003f0a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <_ZN7MCP25155resetEv+0xd8>
            return result;
 8003f12:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f16:	e027      	b.n	8003f68 <_ZN7MCP25155resetEv+0x128>
    for (int i=0; i<6; i++) {
 8003f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f20:	2b05      	cmp	r3, #5
 8003f22:	dddd      	ble.n	8003ee0 <_ZN7MCP25155resetEv+0xa0>
        }
    }

    MASK masks[] = {MASK0, MASK1};
 8003f24:	2300      	movs	r3, #0
 8003f26:	723b      	strb	r3, [r7, #8]
 8003f28:	2301      	movs	r3, #1
 8003f2a:	727b      	strb	r3, [r7, #9]
    for (int i=0; i<2; i++) {
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f30:	e016      	b.n	8003f60 <_ZN7MCP25155resetEv+0x120>
        ERROR result = setFilterMask(masks[i], true, 0);
 8003f32:	f107 0208 	add.w	r2, r7, #8
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	4413      	add	r3, r2
 8003f3a:	7819      	ldrb	r1, [r3, #0]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2201      	movs	r2, #1
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fb79 	bl	8004638 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (result != ERROR_OK) {
 8003f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <_ZN7MCP25155resetEv+0x11a>
            return result;
 8003f54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f58:	e006      	b.n	8003f68 <_ZN7MCP25155resetEv+0x128>
    for (int i=0; i<2; i++) {
 8003f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	dde5      	ble.n	8003f32 <_ZN7MCP25155resetEv+0xf2>
        }
    }

    return ERROR_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3730      	adds	r7, #48	@ 0x30
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	0801061c 	.word	0x0801061c

08003f74 <_ZN7MCP251512readRegisterENS_8REGISTERE>:

uint8_t MCP2515::readRegister(const REGISTER reg)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	70fb      	strb	r3, [r7, #3]
    startSPI();
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff ff3d 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ);
 8003f86:	2103      	movs	r1, #3
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ff15 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003f8e:	78fb      	ldrb	r3, [r7, #3]
 8003f90:	4619      	mov	r1, r3
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7ff ff10 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    uint8_t ret = SPI_Rx();
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff ff1f 	bl	8003ddc <_ZN7MCP25156SPI_RxEv>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	73fb      	strb	r3, [r7, #15]
    endSPI();
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff ff3c 	bl	8003e20 <_ZN7MCP25156endSPIEv>

    return ret;
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>:

void MCP2515::readRegisters(const REGISTER reg, uint8_t values[], const uint8_t n)
{
 8003fb2:	b590      	push	{r4, r7, lr}
 8003fb4:	b087      	sub	sp, #28
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	72fb      	strb	r3, [r7, #11]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	72bb      	strb	r3, [r7, #10]
    startSPI();
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f7ff ff1a 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ);
 8003fcc:	2103      	movs	r1, #3
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f7ff fef2 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003fd4:	7afb      	ldrb	r3, [r7, #11]
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f7ff feed 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    // ms_mcp2515 has auto-increment of address-pointer
    for (uint8_t i=0; i<n; i++) {
 8003fde:	2300      	movs	r3, #0
 8003fe0:	75fb      	strb	r3, [r7, #23]
 8003fe2:	e00a      	b.n	8003ffa <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x48>
        values[i] =  SPI_Rx();
 8003fe4:	7dfb      	ldrb	r3, [r7, #23]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	18d4      	adds	r4, r2, r3
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f7ff fef6 	bl	8003ddc <_ZN7MCP25156SPI_RxEv>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	7023      	strb	r3, [r4, #0]
    for (uint8_t i=0; i<n; i++) {
 8003ff4:	7dfb      	ldrb	r3, [r7, #23]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	75fb      	strb	r3, [r7, #23]
 8003ffa:	7dfa      	ldrb	r2, [r7, #23]
 8003ffc:	7abb      	ldrb	r3, [r7, #10]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d3f0      	bcc.n	8003fe4 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x32>
    }
    endSPI();
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff ff0c 	bl	8003e20 <_ZN7MCP25156endSPIEv>
}
 8004008:	bf00      	nop
 800400a:	371c      	adds	r7, #28
 800400c:	46bd      	mov	sp, r7
 800400e:	bd90      	pop	{r4, r7, pc}

08004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>:

void MCP2515::setRegister(const REGISTER reg, const uint8_t value)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	70fb      	strb	r3, [r7, #3]
 800401c:	4613      	mov	r3, r2
 800401e:	70bb      	strb	r3, [r7, #2]
    startSPI();
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f7ff feed 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_WRITE);
 8004026:	2102      	movs	r1, #2
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7ff fec5 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 800402e:	78fb      	ldrb	r3, [r7, #3]
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff fec0 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(value);
 8004038:	78bb      	ldrb	r3, [r7, #2]
 800403a:	4619      	mov	r1, r3
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f7ff febb 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    endSPI();
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7ff feec 	bl	8003e20 <_ZN7MCP25156endSPIEv>
}
 8004048:	bf00      	nop
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>:

void MCP2515::setRegisters(const REGISTER reg, const uint8_t values[], const uint8_t n)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	461a      	mov	r2, r3
 800405c:	460b      	mov	r3, r1
 800405e:	72fb      	strb	r3, [r7, #11]
 8004060:	4613      	mov	r3, r2
 8004062:	72bb      	strb	r3, [r7, #10]
    startSPI();
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f7ff fecb 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_WRITE);
 800406a:	2102      	movs	r1, #2
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f7ff fea3 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8004072:	7afb      	ldrb	r3, [r7, #11]
 8004074:	4619      	mov	r1, r3
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7ff fe9e 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    for (uint8_t i=0; i<n; i++) {
 800407c:	2300      	movs	r3, #0
 800407e:	75fb      	strb	r3, [r7, #23]
 8004080:	e00a      	b.n	8004098 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x48>
        SPI_Tx(values[i]);
 8004082:	7dfb      	ldrb	r3, [r7, #23]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	4413      	add	r3, r2
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	4619      	mov	r1, r3
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f7ff fe93 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    for (uint8_t i=0; i<n; i++) {
 8004092:	7dfb      	ldrb	r3, [r7, #23]
 8004094:	3301      	adds	r3, #1
 8004096:	75fb      	strb	r3, [r7, #23]
 8004098:	7dfa      	ldrb	r2, [r7, #23]
 800409a:	7abb      	ldrb	r3, [r7, #10]
 800409c:	429a      	cmp	r2, r3
 800409e:	d3f0      	bcc.n	8004082 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x32>
    }
    endSPI();
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f7ff febd 	bl	8003e20 <_ZN7MCP25156endSPIEv>
}
 80040a6:	bf00      	nop
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>:

void MCP2515::modifyRegister(const REGISTER reg, const uint8_t mask, const uint8_t data)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b082      	sub	sp, #8
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	4608      	mov	r0, r1
 80040b8:	4611      	mov	r1, r2
 80040ba:	461a      	mov	r2, r3
 80040bc:	4603      	mov	r3, r0
 80040be:	70fb      	strb	r3, [r7, #3]
 80040c0:	460b      	mov	r3, r1
 80040c2:	70bb      	strb	r3, [r7, #2]
 80040c4:	4613      	mov	r3, r2
 80040c6:	707b      	strb	r3, [r7, #1]
    startSPI();
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff fe99 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_BITMOD);
 80040ce:	2105      	movs	r1, #5
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f7ff fe71 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 80040d6:	78fb      	ldrb	r3, [r7, #3]
 80040d8:	4619      	mov	r1, r3
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fe6c 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(mask);
 80040e0:	78bb      	ldrb	r3, [r7, #2]
 80040e2:	4619      	mov	r1, r3
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fe67 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(data);
 80040ea:	787b      	ldrb	r3, [r7, #1]
 80040ec:	4619      	mov	r1, r3
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff fe62 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    endSPI();
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff fe93 	bl	8003e20 <_ZN7MCP25156endSPIEv>
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <_ZN7MCP25159getStatusEv>:

uint8_t MCP2515::getStatus(void)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b084      	sub	sp, #16
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
    startSPI();
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff fe78 	bl	8003e00 <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ_STATUS);
 8004110:	21a0      	movs	r1, #160	@ 0xa0
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fe50 	bl	8003db8 <_ZN7MCP25156SPI_TxEh>
    uint8_t i =  SPI_Rx();
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff fe5f 	bl	8003ddc <_ZN7MCP25156SPI_RxEv>
 800411e:	4603      	mov	r3, r0
 8004120:	73fb      	strb	r3, [r7, #15]
    endSPI();
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7ff fe7c 	bl	8003e20 <_ZN7MCP25156endSPIEv>

    return i;
 8004128:	7bfb      	ldrb	r3, [r7, #15]
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <_ZN7MCP251513setConfigModeEv>:

MCP2515::ERROR MCP2515::setConfigMode()
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
    return setMode(CANCTRL_REQOP_CONFIG);
 800413a:	2180      	movs	r1, #128	@ 0x80
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f812 	bl	8004166 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>
 8004142:	4603      	mov	r3, r0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <_ZN7MCP251513setNormalModeEv>:
{
    return setMode(CANCTRL_REQOP_LOOPBACK);
}

MCP2515::ERROR MCP2515::setNormalMode()
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
    return setMode(CANCTRL_REQOP_NORMAL);
 8004154:	2100      	movs	r1, #0
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f805 	bl	8004166 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>
 800415c:	4603      	mov	r3, r0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>:

MCP2515::ERROR MCP2515::setMode(const CANCTRL_REQOP_MODE mode)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b086      	sub	sp, #24
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	460b      	mov	r3, r1
 8004170:	70fb      	strb	r3, [r7, #3]
    modifyRegister(MCP_CANCTRL, CANCTRL_REQOP, mode);
 8004172:	78fb      	ldrb	r3, [r7, #3]
 8004174:	22e0      	movs	r2, #224	@ 0xe0
 8004176:	210f      	movs	r1, #15
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f7ff ff98 	bl	80040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    unsigned long endTime = HAL_GetTick() + 10;
 800417e:	f000 fccd 	bl	8004b1c <HAL_GetTick>
 8004182:	4603      	mov	r3, r0
 8004184:	330a      	adds	r3, #10
 8004186:	613b      	str	r3, [r7, #16]
    bool modeMatch = false;
 8004188:	2300      	movs	r3, #0
 800418a:	75fb      	strb	r3, [r7, #23]
    while (HAL_GetTick() < endTime) {
 800418c:	e013      	b.n	80041b6 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x50>
        uint8_t newmode = readRegister(MCP_CANSTAT);
 800418e:	210e      	movs	r1, #14
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff feef 	bl	8003f74 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 8004196:	4603      	mov	r3, r0
 8004198:	73fb      	strb	r3, [r7, #15]
        newmode &= CANSTAT_OPMOD;
 800419a:	7bfb      	ldrb	r3, [r7, #15]
 800419c:	f023 031f 	bic.w	r3, r3, #31
 80041a0:	73fb      	strb	r3, [r7, #15]

        modeMatch = newmode == mode;
 80041a2:	7bfa      	ldrb	r2, [r7, #15]
 80041a4:	78fb      	ldrb	r3, [r7, #3]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	bf0c      	ite	eq
 80041aa:	2301      	moveq	r3, #1
 80041ac:	2300      	movne	r3, #0
 80041ae:	75fb      	strb	r3, [r7, #23]

        if (modeMatch) {
 80041b0:	7dfb      	ldrb	r3, [r7, #23]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10b      	bne.n	80041ce <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x68>
    while (HAL_GetTick() < endTime) {
 80041b6:	f000 fcb1 	bl	8004b1c <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4293      	cmp	r3, r2
 80041c0:	bf8c      	ite	hi
 80041c2:	2301      	movhi	r3, #1
 80041c4:	2300      	movls	r3, #0
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e0      	bne.n	800418e <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x28>
 80041cc:	e000      	b.n	80041d0 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x6a>
            break;
 80041ce:	bf00      	nop
        }
    }

    return modeMatch ? ERROR_OK : ERROR_FAIL;
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x74>
 80041d6:	2300      	movs	r3, #0
 80041d8:	e000      	b.n	80041dc <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x76>
 80041da:	2301      	movs	r3, #1

}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>:
{
    return setBitrate(canSpeed, MCP_16MHZ);
}

MCP2515::ERROR MCP2515::setBitrate(const CAN_SPEED canSpeed, CAN_CLOCK canClock)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	460b      	mov	r3, r1
 80041ee:	70fb      	strb	r3, [r7, #3]
 80041f0:	4613      	mov	r3, r2
 80041f2:	70bb      	strb	r3, [r7, #2]
    ERROR error = setConfigMode();
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff ff9c 	bl	8004132 <_ZN7MCP251513setConfigModeEv>
 80041fa:	4603      	mov	r3, r0
 80041fc:	72fb      	strb	r3, [r7, #11]
    if (error != ERROR_OK) {
 80041fe:	7afb      	ldrb	r3, [r7, #11]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x24>
        return error;
 8004204:	7afb      	ldrb	r3, [r7, #11]
 8004206:	e1b5      	b.n	8004574 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x390>
    }

    uint8_t set, cfg1, cfg2, cfg3;
    set = 1;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
    switch (canClock)
 800420c:	78bb      	ldrb	r3, [r7, #2]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d009      	beq.n	8004226 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x42>
 8004212:	2b02      	cmp	r3, #2
 8004214:	f300 8193 	bgt.w	800453e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x35a>
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 811f 	beq.w	800445c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x278>
 800421e:	2b01      	cmp	r3, #1
 8004220:	f000 808e 	beq.w	8004340 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15c>
 8004224:	e18b      	b.n	800453e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x35a>
    {
        case (MCP_8MHZ):
        switch (canSpeed)
 8004226:	78fb      	ldrb	r3, [r7, #3]
 8004228:	2b0f      	cmp	r3, #15
 800422a:	f200 8085 	bhi.w	8004338 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x154>
 800422e:	a201      	add	r2, pc, #4	@ (adr r2, 8004234 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x50>)
 8004230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004234:	08004275 	.word	0x08004275
 8004238:	08004283 	.word	0x08004283
 800423c:	08004291 	.word	0x08004291
 8004240:	0800429f 	.word	0x0800429f
 8004244:	080042ad 	.word	0x080042ad
 8004248:	080042bb 	.word	0x080042bb
 800424c:	080042c9 	.word	0x080042c9
 8004250:	080042d7 	.word	0x080042d7
 8004254:	08004339 	.word	0x08004339
 8004258:	08004339 	.word	0x08004339
 800425c:	080042e5 	.word	0x080042e5
 8004260:	080042f3 	.word	0x080042f3
 8004264:	08004301 	.word	0x08004301
 8004268:	0800430f 	.word	0x0800430f
 800426c:	0800431d 	.word	0x0800431d
 8004270:	0800432b 	.word	0x0800432b
        {
            case (CAN_5KBPS):                                               //   5KBPS
            cfg1 = MCP_8MHz_5kBPS_CFG1;
 8004274:	231f      	movs	r3, #31
 8004276:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_5kBPS_CFG2;
 8004278:	23bf      	movs	r3, #191	@ 0xbf
 800427a:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_5kBPS_CFG3;
 800427c:	2387      	movs	r3, #135	@ 0x87
 800427e:	733b      	strb	r3, [r7, #12]
            break;
 8004280:	e05d      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_10KBPS):                                              //  10KBPS
            cfg1 = MCP_8MHz_10kBPS_CFG1;
 8004282:	230f      	movs	r3, #15
 8004284:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_10kBPS_CFG2;
 8004286:	23bf      	movs	r3, #191	@ 0xbf
 8004288:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_10kBPS_CFG3;
 800428a:	2387      	movs	r3, #135	@ 0x87
 800428c:	733b      	strb	r3, [r7, #12]
            break;
 800428e:	e056      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_20KBPS):                                              //  20KBPS
            cfg1 = MCP_8MHz_20kBPS_CFG1;
 8004290:	2307      	movs	r3, #7
 8004292:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_20kBPS_CFG2;
 8004294:	23bf      	movs	r3, #191	@ 0xbf
 8004296:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_20kBPS_CFG3;
 8004298:	2387      	movs	r3, #135	@ 0x87
 800429a:	733b      	strb	r3, [r7, #12]
            break;
 800429c:	e04f      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_31K25BPS):                                            //  31.25KBPS
            cfg1 = MCP_8MHz_31k25BPS_CFG1;
 800429e:	2307      	movs	r3, #7
 80042a0:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_31k25BPS_CFG2;
 80042a2:	23a4      	movs	r3, #164	@ 0xa4
 80042a4:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_31k25BPS_CFG3;
 80042a6:	2384      	movs	r3, #132	@ 0x84
 80042a8:	733b      	strb	r3, [r7, #12]
            break;
 80042aa:	e048      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_33KBPS):                                              //  33.333KBPS
            cfg1 = MCP_8MHz_33k3BPS_CFG1;
 80042ac:	2347      	movs	r3, #71	@ 0x47
 80042ae:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_33k3BPS_CFG2;
 80042b0:	23e2      	movs	r3, #226	@ 0xe2
 80042b2:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_33k3BPS_CFG3;
 80042b4:	2385      	movs	r3, #133	@ 0x85
 80042b6:	733b      	strb	r3, [r7, #12]
            break;
 80042b8:	e041      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_8MHz_40kBPS_CFG1;
 80042ba:	2303      	movs	r3, #3
 80042bc:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_40kBPS_CFG2;
 80042be:	23bf      	movs	r3, #191	@ 0xbf
 80042c0:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_40kBPS_CFG3;
 80042c2:	2387      	movs	r3, #135	@ 0x87
 80042c4:	733b      	strb	r3, [r7, #12]
            break;
 80042c6:	e03a      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_8MHz_50kBPS_CFG1;
 80042c8:	2303      	movs	r3, #3
 80042ca:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_50kBPS_CFG2;
 80042cc:	23b4      	movs	r3, #180	@ 0xb4
 80042ce:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_50kBPS_CFG3;
 80042d0:	2386      	movs	r3, #134	@ 0x86
 80042d2:	733b      	strb	r3, [r7, #12]
            break;
 80042d4:	e033      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_8MHz_80kBPS_CFG1;
 80042d6:	2301      	movs	r3, #1
 80042d8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_80kBPS_CFG2;
 80042da:	23bf      	movs	r3, #191	@ 0xbf
 80042dc:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_80kBPS_CFG3;
 80042de:	2387      	movs	r3, #135	@ 0x87
 80042e0:	733b      	strb	r3, [r7, #12]
            break;
 80042e2:	e02c      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_8MHz_100kBPS_CFG1;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_100kBPS_CFG2;
 80042e8:	23b4      	movs	r3, #180	@ 0xb4
 80042ea:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_100kBPS_CFG3;
 80042ec:	2386      	movs	r3, #134	@ 0x86
 80042ee:	733b      	strb	r3, [r7, #12]
            break;
 80042f0:	e025      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_8MHz_125kBPS_CFG1;
 80042f2:	2301      	movs	r3, #1
 80042f4:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_125kBPS_CFG2;
 80042f6:	23b1      	movs	r3, #177	@ 0xb1
 80042f8:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_125kBPS_CFG3;
 80042fa:	2385      	movs	r3, #133	@ 0x85
 80042fc:	733b      	strb	r3, [r7, #12]
            break;
 80042fe:	e01e      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_8MHz_200kBPS_CFG1;
 8004300:	2300      	movs	r3, #0
 8004302:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_200kBPS_CFG2;
 8004304:	23b4      	movs	r3, #180	@ 0xb4
 8004306:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_200kBPS_CFG3;
 8004308:	2386      	movs	r3, #134	@ 0x86
 800430a:	733b      	strb	r3, [r7, #12]
            break;
 800430c:	e017      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_8MHz_250kBPS_CFG1;
 800430e:	2300      	movs	r3, #0
 8004310:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_250kBPS_CFG2;
 8004312:	23b1      	movs	r3, #177	@ 0xb1
 8004314:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_250kBPS_CFG3;
 8004316:	2385      	movs	r3, #133	@ 0x85
 8004318:	733b      	strb	r3, [r7, #12]
            break;
 800431a:	e010      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_8MHz_500kBPS_CFG1;
 800431c:	2300      	movs	r3, #0
 800431e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_500kBPS_CFG2;
 8004320:	2390      	movs	r3, #144	@ 0x90
 8004322:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_500kBPS_CFG3;
 8004324:	2382      	movs	r3, #130	@ 0x82
 8004326:	733b      	strb	r3, [r7, #12]
            break;
 8004328:	e009      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_8MHz_1000kBPS_CFG1;
 800432a:	2300      	movs	r3, #0
 800432c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_1000kBPS_CFG2;
 800432e:	2380      	movs	r3, #128	@ 0x80
 8004330:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_1000kBPS_CFG3;
 8004332:	2380      	movs	r3, #128	@ 0x80
 8004334:	733b      	strb	r3, [r7, #12]
            break;
 8004336:	e002      	b.n	800433e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            default:
            set = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	73fb      	strb	r3, [r7, #15]
            break;
 800433c:	bf00      	nop
        }
        break;
 800433e:	e101      	b.n	8004544 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        case (MCP_16MHZ):
        switch (canSpeed)
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	2b0f      	cmp	r3, #15
 8004344:	f200 8086 	bhi.w	8004454 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x270>
 8004348:	a201      	add	r2, pc, #4	@ (adr r2, 8004350 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x16c>)
 800434a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434e:	bf00      	nop
 8004350:	08004391 	.word	0x08004391
 8004354:	0800439f 	.word	0x0800439f
 8004358:	080043ad 	.word	0x080043ad
 800435c:	08004455 	.word	0x08004455
 8004360:	080043bb 	.word	0x080043bb
 8004364:	080043c9 	.word	0x080043c9
 8004368:	080043d7 	.word	0x080043d7
 800436c:	080043e5 	.word	0x080043e5
 8004370:	080043f3 	.word	0x080043f3
 8004374:	08004455 	.word	0x08004455
 8004378:	08004401 	.word	0x08004401
 800437c:	0800440f 	.word	0x0800440f
 8004380:	0800441d 	.word	0x0800441d
 8004384:	0800442b 	.word	0x0800442b
 8004388:	08004439 	.word	0x08004439
 800438c:	08004447 	.word	0x08004447
        {
            case (CAN_5KBPS):                                               //   5Kbps
            cfg1 = MCP_16MHz_5kBPS_CFG1;
 8004390:	233f      	movs	r3, #63	@ 0x3f
 8004392:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_5kBPS_CFG2;
 8004394:	23ff      	movs	r3, #255	@ 0xff
 8004396:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_5kBPS_CFG3;
 8004398:	2387      	movs	r3, #135	@ 0x87
 800439a:	733b      	strb	r3, [r7, #12]
            break;
 800439c:	e05d      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_10KBPS):                                              //  10Kbps
            cfg1 = MCP_16MHz_10kBPS_CFG1;
 800439e:	231f      	movs	r3, #31
 80043a0:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_10kBPS_CFG2;
 80043a2:	23ff      	movs	r3, #255	@ 0xff
 80043a4:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_10kBPS_CFG3;
 80043a6:	2387      	movs	r3, #135	@ 0x87
 80043a8:	733b      	strb	r3, [r7, #12]
            break;
 80043aa:	e056      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_20KBPS):                                              //  20Kbps
            cfg1 = MCP_16MHz_20kBPS_CFG1;
 80043ac:	230f      	movs	r3, #15
 80043ae:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_20kBPS_CFG2;
 80043b0:	23ff      	movs	r3, #255	@ 0xff
 80043b2:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_20kBPS_CFG3;
 80043b4:	2387      	movs	r3, #135	@ 0x87
 80043b6:	733b      	strb	r3, [r7, #12]
            break;
 80043b8:	e04f      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_33KBPS):                                              //  33.333Kbps
            cfg1 = MCP_16MHz_33k3BPS_CFG1;
 80043ba:	234e      	movs	r3, #78	@ 0x4e
 80043bc:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_33k3BPS_CFG2;
 80043be:	23f1      	movs	r3, #241	@ 0xf1
 80043c0:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_33k3BPS_CFG3;
 80043c2:	2385      	movs	r3, #133	@ 0x85
 80043c4:	733b      	strb	r3, [r7, #12]
            break;
 80043c6:	e048      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_16MHz_40kBPS_CFG1;
 80043c8:	2307      	movs	r3, #7
 80043ca:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_40kBPS_CFG2;
 80043cc:	23ff      	movs	r3, #255	@ 0xff
 80043ce:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_40kBPS_CFG3;
 80043d0:	2387      	movs	r3, #135	@ 0x87
 80043d2:	733b      	strb	r3, [r7, #12]
            break;
 80043d4:	e041      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_16MHz_50kBPS_CFG1;
 80043d6:	2307      	movs	r3, #7
 80043d8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_50kBPS_CFG2;
 80043da:	23fa      	movs	r3, #250	@ 0xfa
 80043dc:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_50kBPS_CFG3;
 80043de:	2387      	movs	r3, #135	@ 0x87
 80043e0:	733b      	strb	r3, [r7, #12]
            break;
 80043e2:	e03a      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_16MHz_80kBPS_CFG1;
 80043e4:	2303      	movs	r3, #3
 80043e6:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_80kBPS_CFG2;
 80043e8:	23ff      	movs	r3, #255	@ 0xff
 80043ea:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_80kBPS_CFG3;
 80043ec:	2387      	movs	r3, #135	@ 0x87
 80043ee:	733b      	strb	r3, [r7, #12]
            break;
 80043f0:	e033      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_83K3BPS):                                             //  83.333Kbps
            cfg1 = MCP_16MHz_83k3BPS_CFG1;
 80043f2:	2303      	movs	r3, #3
 80043f4:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_83k3BPS_CFG2;
 80043f6:	23be      	movs	r3, #190	@ 0xbe
 80043f8:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_83k3BPS_CFG3;
 80043fa:	2307      	movs	r3, #7
 80043fc:	733b      	strb	r3, [r7, #12]
            break;
 80043fe:	e02c      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_16MHz_100kBPS_CFG1;
 8004400:	2303      	movs	r3, #3
 8004402:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_100kBPS_CFG2;
 8004404:	23fa      	movs	r3, #250	@ 0xfa
 8004406:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_100kBPS_CFG3;
 8004408:	2387      	movs	r3, #135	@ 0x87
 800440a:	733b      	strb	r3, [r7, #12]
            break;
 800440c:	e025      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_16MHz_125kBPS_CFG1;
 800440e:	2303      	movs	r3, #3
 8004410:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_125kBPS_CFG2;
 8004412:	23f0      	movs	r3, #240	@ 0xf0
 8004414:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_125kBPS_CFG3;
 8004416:	2386      	movs	r3, #134	@ 0x86
 8004418:	733b      	strb	r3, [r7, #12]
            break;
 800441a:	e01e      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_16MHz_200kBPS_CFG1;
 800441c:	2301      	movs	r3, #1
 800441e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_200kBPS_CFG2;
 8004420:	23fa      	movs	r3, #250	@ 0xfa
 8004422:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_200kBPS_CFG3;
 8004424:	2387      	movs	r3, #135	@ 0x87
 8004426:	733b      	strb	r3, [r7, #12]
            break;
 8004428:	e017      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_16MHz_250kBPS_CFG1;
 800442a:	2341      	movs	r3, #65	@ 0x41
 800442c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_250kBPS_CFG2;
 800442e:	23f1      	movs	r3, #241	@ 0xf1
 8004430:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_250kBPS_CFG3;
 8004432:	2385      	movs	r3, #133	@ 0x85
 8004434:	733b      	strb	r3, [r7, #12]
            break;
 8004436:	e010      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_16MHz_500kBPS_CFG1;
 8004438:	2300      	movs	r3, #0
 800443a:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_500kBPS_CFG2;
 800443c:	23f0      	movs	r3, #240	@ 0xf0
 800443e:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_500kBPS_CFG3;
 8004440:	2386      	movs	r3, #134	@ 0x86
 8004442:	733b      	strb	r3, [r7, #12]
            break;
 8004444:	e009      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_16MHz_1000kBPS_CFG1;
 8004446:	2300      	movs	r3, #0
 8004448:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_1000kBPS_CFG2;
 800444a:	23d0      	movs	r3, #208	@ 0xd0
 800444c:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_1000kBPS_CFG3;
 800444e:	2382      	movs	r3, #130	@ 0x82
 8004450:	733b      	strb	r3, [r7, #12]
            break;
 8004452:	e002      	b.n	800445a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            default:
            set = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]
            break;
 8004458:	bf00      	nop
        }
        break;
 800445a:	e073      	b.n	8004544 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        case (MCP_20MHZ):
        switch (canSpeed)
 800445c:	78fb      	ldrb	r3, [r7, #3]
 800445e:	3b04      	subs	r3, #4
 8004460:	2b0b      	cmp	r3, #11
 8004462:	d868      	bhi.n	8004536 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x352>
 8004464:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x288>)
 8004466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446a:	bf00      	nop
 800446c:	0800449d 	.word	0x0800449d
 8004470:	080044ab 	.word	0x080044ab
 8004474:	080044b9 	.word	0x080044b9
 8004478:	080044c7 	.word	0x080044c7
 800447c:	080044d5 	.word	0x080044d5
 8004480:	08004537 	.word	0x08004537
 8004484:	080044e3 	.word	0x080044e3
 8004488:	080044f1 	.word	0x080044f1
 800448c:	080044ff 	.word	0x080044ff
 8004490:	0800450d 	.word	0x0800450d
 8004494:	0800451b 	.word	0x0800451b
 8004498:	08004529 	.word	0x08004529
        {
            case (CAN_33KBPS):                                              //  33.333Kbps
            cfg1 = MCP_20MHz_33k3BPS_CFG1;
 800449c:	230b      	movs	r3, #11
 800449e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_33k3BPS_CFG2;
 80044a0:	23ff      	movs	r3, #255	@ 0xff
 80044a2:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_33k3BPS_CFG3;
 80044a4:	2387      	movs	r3, #135	@ 0x87
 80044a6:	733b      	strb	r3, [r7, #12]
	    break;
 80044a8:	e048      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_20MHz_40kBPS_CFG1;
 80044aa:	2309      	movs	r3, #9
 80044ac:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_40kBPS_CFG2;
 80044ae:	23ff      	movs	r3, #255	@ 0xff
 80044b0:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_40kBPS_CFG3;
 80044b2:	2387      	movs	r3, #135	@ 0x87
 80044b4:	733b      	strb	r3, [r7, #12]
            break;
 80044b6:	e041      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_20MHz_50kBPS_CFG1;
 80044b8:	2309      	movs	r3, #9
 80044ba:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_50kBPS_CFG2;
 80044bc:	23fa      	movs	r3, #250	@ 0xfa
 80044be:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_50kBPS_CFG3;
 80044c0:	2387      	movs	r3, #135	@ 0x87
 80044c2:	733b      	strb	r3, [r7, #12]
            break;
 80044c4:	e03a      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_20MHz_80kBPS_CFG1;
 80044c6:	2304      	movs	r3, #4
 80044c8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_80kBPS_CFG2;
 80044ca:	23ff      	movs	r3, #255	@ 0xff
 80044cc:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_80kBPS_CFG3;
 80044ce:	2387      	movs	r3, #135	@ 0x87
 80044d0:	733b      	strb	r3, [r7, #12]
            break;
 80044d2:	e033      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_83K3BPS):                                             //  83.333Kbps
            cfg1 = MCP_20MHz_83k3BPS_CFG1;
 80044d4:	2304      	movs	r3, #4
 80044d6:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_83k3BPS_CFG2;
 80044d8:	23fe      	movs	r3, #254	@ 0xfe
 80044da:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_83k3BPS_CFG3;
 80044dc:	2387      	movs	r3, #135	@ 0x87
 80044de:	733b      	strb	r3, [r7, #12]
	    break;
 80044e0:	e02c      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_20MHz_100kBPS_CFG1;
 80044e2:	2304      	movs	r3, #4
 80044e4:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_100kBPS_CFG2;
 80044e6:	23fa      	movs	r3, #250	@ 0xfa
 80044e8:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_100kBPS_CFG3;
 80044ea:	2387      	movs	r3, #135	@ 0x87
 80044ec:	733b      	strb	r3, [r7, #12]
            break;
 80044ee:	e025      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_20MHz_125kBPS_CFG1;
 80044f0:	2303      	movs	r3, #3
 80044f2:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_125kBPS_CFG2;
 80044f4:	23fa      	movs	r3, #250	@ 0xfa
 80044f6:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_125kBPS_CFG3;
 80044f8:	2387      	movs	r3, #135	@ 0x87
 80044fa:	733b      	strb	r3, [r7, #12]
            break;
 80044fc:	e01e      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_20MHz_200kBPS_CFG1;
 80044fe:	2301      	movs	r3, #1
 8004500:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_200kBPS_CFG2;
 8004502:	23ff      	movs	r3, #255	@ 0xff
 8004504:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_200kBPS_CFG3;
 8004506:	2387      	movs	r3, #135	@ 0x87
 8004508:	733b      	strb	r3, [r7, #12]
            break;
 800450a:	e017      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_20MHz_250kBPS_CFG1;
 800450c:	2341      	movs	r3, #65	@ 0x41
 800450e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_250kBPS_CFG2;
 8004510:	23fb      	movs	r3, #251	@ 0xfb
 8004512:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_250kBPS_CFG3;
 8004514:	2386      	movs	r3, #134	@ 0x86
 8004516:	733b      	strb	r3, [r7, #12]
            break;
 8004518:	e010      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_20MHz_500kBPS_CFG1;
 800451a:	2300      	movs	r3, #0
 800451c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_500kBPS_CFG2;
 800451e:	23fa      	movs	r3, #250	@ 0xfa
 8004520:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_500kBPS_CFG3;
 8004522:	2387      	movs	r3, #135	@ 0x87
 8004524:	733b      	strb	r3, [r7, #12]
            break;
 8004526:	e009      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_20MHz_1000kBPS_CFG1;
 8004528:	2300      	movs	r3, #0
 800452a:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_1000kBPS_CFG2;
 800452c:	23d9      	movs	r3, #217	@ 0xd9
 800452e:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_1000kBPS_CFG3;
 8004530:	2382      	movs	r3, #130	@ 0x82
 8004532:	733b      	strb	r3, [r7, #12]
            break;
 8004534:	e002      	b.n	800453c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            default:
            set = 0;
 8004536:	2300      	movs	r3, #0
 8004538:	73fb      	strb	r3, [r7, #15]
            break;
 800453a:	bf00      	nop
        }
        break;
 800453c:	e002      	b.n	8004544 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        default:
        set = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	73fb      	strb	r3, [r7, #15]
        break;
 8004542:	bf00      	nop
    }

    if (set) {
 8004544:	7bfb      	ldrb	r3, [r7, #15]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d013      	beq.n	8004572 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x38e>
        setRegister(MCP_CNF1, cfg1);
 800454a:	7bbb      	ldrb	r3, [r7, #14]
 800454c:	461a      	mov	r2, r3
 800454e:	212a      	movs	r1, #42	@ 0x2a
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f7ff fd5d 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        setRegister(MCP_CNF2, cfg2);
 8004556:	7b7b      	ldrb	r3, [r7, #13]
 8004558:	461a      	mov	r2, r3
 800455a:	2129      	movs	r1, #41	@ 0x29
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff fd57 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        setRegister(MCP_CNF3, cfg3);
 8004562:	7b3b      	ldrb	r3, [r7, #12]
 8004564:	461a      	mov	r2, r3
 8004566:	2128      	movs	r1, #40	@ 0x28
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f7ff fd51 	bl	8004010 <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        return ERROR_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	e000      	b.n	8004574 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x390>
    }
    else {
        return ERROR_FAIL;
 8004572:	2301      	movs	r3, #1
    }
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <_ZN7MCP25159prepareIdEPhbm>:
    modifyRegister(MCP_CNF3, CNF3_SOF, 0x00);
    return ERROR_OK;
}

void MCP2515::prepareId(uint8_t *buffer, const bool ext, const uint32_t id)
{
 800457c:	b480      	push	{r7}
 800457e:	b087      	sub	sp, #28
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	71fb      	strb	r3, [r7, #7]
    uint16_t canid = (uint16_t)(id & 0x0FFFF);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	82fb      	strh	r3, [r7, #22]

    if (ext) {
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d035      	beq.n	8004602 <_ZN7MCP25159prepareIdEPhbm+0x86>
        buffer[MCP_EID0] = (uint8_t) (canid & 0xFF);
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	3303      	adds	r3, #3
 800459a:	8afa      	ldrh	r2, [r7, #22]
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID8] = (uint8_t) (canid >> 8);
 80045a0:	8afb      	ldrh	r3, [r7, #22]
 80045a2:	0a1b      	lsrs	r3, r3, #8
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	3302      	adds	r3, #2
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]
        canid = (uint16_t)(id >> 16);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	0c1b      	lsrs	r3, r3, #16
 80045b2:	82fb      	strh	r3, [r7, #22]
        buffer[MCP_SIDL] = (uint8_t) (canid & 0x03);
 80045b4:	8afb      	ldrh	r3, [r7, #22]
 80045b6:	b2da      	uxtb	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	3301      	adds	r3, #1
 80045bc:	f002 0203 	and.w	r2, r2, #3
 80045c0:	b2d2      	uxtb	r2, r2
 80045c2:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] += (uint8_t) ((canid & 0x1C) << 3);
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	3301      	adds	r3, #1
 80045c8:	7819      	ldrb	r1, [r3, #0]
 80045ca:	8afb      	ldrh	r3, [r7, #22]
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	f023 031f 	bic.w	r3, r3, #31
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	3301      	adds	r3, #1
 80045dc:	440a      	add	r2, r1
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] |= TXB_EXIDE_MASK;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	3301      	adds	r3, #1
 80045e6:	781a      	ldrb	r2, [r3, #0]
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	3301      	adds	r3, #1
 80045ec:	f042 0208 	orr.w	r2, r2, #8
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDH] = (uint8_t) (canid >> 5);
 80045f4:	8afb      	ldrh	r3, [r7, #22]
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDH] = (uint8_t) (canid >> 3);
        buffer[MCP_SIDL] = (uint8_t) ((canid & 0x07 ) << 5);
        buffer[MCP_EID0] = 0;
        buffer[MCP_EID8] = 0;
    }
}
 8004600:	e014      	b.n	800462c <_ZN7MCP25159prepareIdEPhbm+0xb0>
        buffer[MCP_SIDH] = (uint8_t) (canid >> 3);
 8004602:	8afb      	ldrh	r3, [r7, #22]
 8004604:	08db      	lsrs	r3, r3, #3
 8004606:	b29b      	uxth	r3, r3
 8004608:	b2da      	uxtb	r2, r3
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] = (uint8_t) ((canid & 0x07 ) << 5);
 800460e:	8afb      	ldrh	r3, [r7, #22]
 8004610:	b2da      	uxtb	r2, r3
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	3301      	adds	r3, #1
 8004616:	0152      	lsls	r2, r2, #5
 8004618:	b2d2      	uxtb	r2, r2
 800461a:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID0] = 0;
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	3303      	adds	r3, #3
 8004620:	2200      	movs	r2, #0
 8004622:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID8] = 0;
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	3302      	adds	r3, #2
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
}
 800462c:	bf00      	nop
 800462e:	371c      	adds	r7, #28
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>:

MCP2515::ERROR MCP2515::setFilterMask(const MASK mask, const bool ext, const uint32_t ulData)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	460b      	mov	r3, r1
 8004644:	72fb      	strb	r3, [r7, #11]
 8004646:	4613      	mov	r3, r2
 8004648:	72bb      	strb	r3, [r7, #10]
    ERROR res = setConfigMode();
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f7ff fd71 	bl	8004132 <_ZN7MCP251513setConfigModeEv>
 8004650:	4603      	mov	r3, r0
 8004652:	75bb      	strb	r3, [r7, #22]
    if (res != ERROR_OK) {
 8004654:	7dbb      	ldrb	r3, [r7, #22]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x26>
        return res;
 800465a:	7dbb      	ldrb	r3, [r7, #22]
 800465c:	e01c      	b.n	8004698 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x60>
    }

    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
 800465e:	7aba      	ldrb	r2, [r7, #10]
 8004660:	f107 0110 	add.w	r1, r7, #16
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f7ff ff88 	bl	800457c <_ZN7MCP25159prepareIdEPhbm>

    REGISTER reg;
    switch (mask) {
 800466c:	7afb      	ldrb	r3, [r7, #11]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x40>
 8004672:	2b01      	cmp	r3, #1
 8004674:	d003      	beq.n	800467e <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x46>
 8004676:	e005      	b.n	8004684 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x4c>
        case MASK0: reg = MCP_RXM0SIDH; break;
 8004678:	2320      	movs	r3, #32
 800467a:	75fb      	strb	r3, [r7, #23]
 800467c:	e004      	b.n	8004688 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x50>
        case MASK1: reg = MCP_RXM1SIDH; break;
 800467e:	2324      	movs	r3, #36	@ 0x24
 8004680:	75fb      	strb	r3, [r7, #23]
 8004682:	e001      	b.n	8004688 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x50>
        default:
            return ERROR_FAIL;
 8004684:	2301      	movs	r3, #1
 8004686:	e007      	b.n	8004698 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x60>
    }

    setRegisters(reg, tbufdata, 4);
 8004688:	f107 0210 	add.w	r2, r7, #16
 800468c:	7df9      	ldrb	r1, [r7, #23]
 800468e:	2304      	movs	r3, #4
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f7ff fcdd 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    return ERROR_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <_ZN7MCP25159setFilterENS_3RXFEbm>:

MCP2515::ERROR MCP2515::setFilter(const RXF num, const bool ext, const uint32_t ulData)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	460b      	mov	r3, r1
 80046ac:	72fb      	strb	r3, [r7, #11]
 80046ae:	4613      	mov	r3, r2
 80046b0:	72bb      	strb	r3, [r7, #10]
    ERROR res = setConfigMode();
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f7ff fd3d 	bl	8004132 <_ZN7MCP251513setConfigModeEv>
 80046b8:	4603      	mov	r3, r0
 80046ba:	75bb      	strb	r3, [r7, #22]
    if (res != ERROR_OK) {
 80046bc:	7dbb      	ldrb	r3, [r7, #22]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <_ZN7MCP25159setFilterENS_3RXFEbm+0x26>
        return res;
 80046c2:	7dbb      	ldrb	r3, [r7, #22]
 80046c4:	e035      	b.n	8004732 <_ZN7MCP25159setFilterENS_3RXFEbm+0x92>
    }

    REGISTER reg;

    switch (num) {
 80046c6:	7afb      	ldrb	r3, [r7, #11]
 80046c8:	2b05      	cmp	r3, #5
 80046ca:	d821      	bhi.n	8004710 <_ZN7MCP25159setFilterENS_3RXFEbm+0x70>
 80046cc:	a201      	add	r2, pc, #4	@ (adr r2, 80046d4 <_ZN7MCP25159setFilterENS_3RXFEbm+0x34>)
 80046ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d2:	bf00      	nop
 80046d4:	080046ed 	.word	0x080046ed
 80046d8:	080046f3 	.word	0x080046f3
 80046dc:	080046f9 	.word	0x080046f9
 80046e0:	080046ff 	.word	0x080046ff
 80046e4:	08004705 	.word	0x08004705
 80046e8:	0800470b 	.word	0x0800470b
        case RXF0: reg = MCP_RXF0SIDH; break;
 80046ec:	2300      	movs	r3, #0
 80046ee:	75fb      	strb	r3, [r7, #23]
 80046f0:	e010      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF1: reg = MCP_RXF1SIDH; break;
 80046f2:	2304      	movs	r3, #4
 80046f4:	75fb      	strb	r3, [r7, #23]
 80046f6:	e00d      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF2: reg = MCP_RXF2SIDH; break;
 80046f8:	2308      	movs	r3, #8
 80046fa:	75fb      	strb	r3, [r7, #23]
 80046fc:	e00a      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF3: reg = MCP_RXF3SIDH; break;
 80046fe:	2310      	movs	r3, #16
 8004700:	75fb      	strb	r3, [r7, #23]
 8004702:	e007      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF4: reg = MCP_RXF4SIDH; break;
 8004704:	2314      	movs	r3, #20
 8004706:	75fb      	strb	r3, [r7, #23]
 8004708:	e004      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF5: reg = MCP_RXF5SIDH; break;
 800470a:	2318      	movs	r3, #24
 800470c:	75fb      	strb	r3, [r7, #23]
 800470e:	e001      	b.n	8004714 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        default:
            return ERROR_FAIL;
 8004710:	2301      	movs	r3, #1
 8004712:	e00e      	b.n	8004732 <_ZN7MCP25159setFilterENS_3RXFEbm+0x92>
    }

    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
 8004714:	7aba      	ldrb	r2, [r7, #10]
 8004716:	f107 0110 	add.w	r1, r7, #16
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7ff ff2d 	bl	800457c <_ZN7MCP25159prepareIdEPhbm>
    setRegisters(reg, tbufdata, 4);
 8004722:	f107 0210 	add.w	r2, r7, #16
 8004726:	7df9      	ldrb	r1, [r7, #23]
 8004728:	2304      	movs	r3, #4
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f7ff fc90 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    return ERROR_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop

0800473c <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame>:

MCP2515::ERROR MCP2515::sendMessage(const TXBn txbn, const struct can_frame *frame)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08c      	sub	sp, #48	@ 0x30
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	460b      	mov	r3, r1
 8004746:	607a      	str	r2, [r7, #4]
 8004748:	72fb      	strb	r3, [r7, #11]
    if (frame->can_dlc > CAN_MAX_DLEN) {
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	791b      	ldrb	r3, [r3, #4]
 800474e:	2b08      	cmp	r3, #8
 8004750:	d901      	bls.n	8004756 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x1a>
        return ERROR_FAILTX;
 8004752:	2304      	movs	r3, #4
 8004754:	e067      	b.n	8004826 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xea>
    }

    const struct TXBn_REGS *txbuf = &TXB[txbn];
 8004756:	7afa      	ldrb	r2, [r7, #11]
 8004758:	4613      	mov	r3, r2
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	4413      	add	r3, r2
 800475e:	4a34      	ldr	r2, [pc, #208]	@ (8004830 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xf4>)
 8004760:	4413      	add	r3, r2
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c

    uint8_t data[13];

    bool ext = (frame->can_id & CAN_EFF_FLAG);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	0fdb      	lsrs	r3, r3, #31
 800476a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    bool rtr = (frame->can_id & CAN_RTR_FLAG);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004776:	2b00      	cmp	r3, #0
 8004778:	bf14      	ite	ne
 800477a:	2301      	movne	r3, #1
 800477c:	2300      	moveq	r3, #0
 800477e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    uint32_t id = (frame->can_id & (ext ? CAN_EFF_MASK : CAN_SFF_MASK));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800478a:	2a00      	cmp	r2, #0
 800478c:	d002      	beq.n	8004794 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x58>
 800478e:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8004792:	e001      	b.n	8004798 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x5c>
 8004794:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004798:	4013      	ands	r3, r2
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24

    prepareId(data, ext, id);
 800479c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80047a0:	f107 0114 	add.w	r1, r7, #20
 80047a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f7ff fee8 	bl	800457c <_ZN7MCP25159prepareIdEPhbm>

    data[MCP_DLC] = rtr ? (frame->can_dlc | RTR_MASK) : frame->can_dlc;
 80047ac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x84>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	791b      	ldrb	r3, [r3, #4]
 80047b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e001      	b.n	80047c4 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x88>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	791b      	ldrb	r3, [r3, #4]
 80047c4:	763b      	strb	r3, [r7, #24]

    memcpy(&data[MCP_DATA], frame->data, frame->can_dlc);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f103 0108 	add.w	r1, r3, #8
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	791b      	ldrb	r3, [r3, #4]
 80047d0:	461a      	mov	r2, r3
 80047d2:	f107 0314 	add.w	r3, r7, #20
 80047d6:	3305      	adds	r3, #5
 80047d8:	4618      	mov	r0, r3
 80047da:	f00b fadd 	bl	800fd98 <memcpy>

    setRegisters(txbuf->SIDH, data, 5 + frame->can_dlc);
 80047de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e0:	7859      	ldrb	r1, [r3, #1]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	791b      	ldrb	r3, [r3, #4]
 80047e6:	3305      	adds	r3, #5
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	f107 0214 	add.w	r2, r7, #20
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f7ff fc2e 	bl	8004050 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    modifyRegister(txbuf->CTRL, TXB_TXREQ, TXB_TXREQ);
 80047f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f6:	7819      	ldrb	r1, [r3, #0]
 80047f8:	2308      	movs	r3, #8
 80047fa:	2208      	movs	r2, #8
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f7ff fc56 	bl	80040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    uint8_t ctrl = readRegister(txbuf->CTRL);
 8004802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	4619      	mov	r1, r3
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f7ff fbb3 	bl	8003f74 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 800480e:	4603      	mov	r3, r0
 8004810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if ((ctrl & (TXB_ABTF | TXB_MLOA | TXB_TXERR)) != 0) {
 8004814:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004818:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xe8>
        return ERROR_FAILTX;
 8004820:	2304      	movs	r3, #4
 8004822:	e000      	b.n	8004826 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xea>
    }
    return ERROR_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3730      	adds	r7, #48	@ 0x30
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	0801813c 	.word	0x0801813c

08004834 <_ZN7MCP251511sendMessageEPK9can_frame>:

MCP2515::ERROR MCP2515::sendMessage(const struct can_frame *frame)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
    if (frame->can_dlc > CAN_MAX_DLEN) {
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	791b      	ldrb	r3, [r3, #4]
 8004842:	2b08      	cmp	r3, #8
 8004844:	d901      	bls.n	800484a <_ZN7MCP251511sendMessageEPK9can_frame+0x16>
        return ERROR_FAILTX;
 8004846:	2304      	movs	r3, #4
 8004848:	e037      	b.n	80048ba <_ZN7MCP251511sendMessageEPK9can_frame+0x86>
    }

    TXBn txBuffers[N_TXBUFFERS] = {TXB0, TXB1, TXB2};
 800484a:	4a1e      	ldr	r2, [pc, #120]	@ (80048c4 <_ZN7MCP251511sendMessageEPK9can_frame+0x90>)
 800484c:	f107 030c 	add.w	r3, r7, #12
 8004850:	6812      	ldr	r2, [r2, #0]
 8004852:	4611      	mov	r1, r2
 8004854:	8019      	strh	r1, [r3, #0]
 8004856:	3302      	adds	r3, #2
 8004858:	0c12      	lsrs	r2, r2, #16
 800485a:	701a      	strb	r2, [r3, #0]

    for (int i=0; i<N_TXBUFFERS; i++) {
 800485c:	2300      	movs	r3, #0
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	e027      	b.n	80048b2 <_ZN7MCP251511sendMessageEPK9can_frame+0x7e>
        const struct TXBn_REGS *txbuf = &TXB[txBuffers[i]];
 8004862:	f107 020c 	add.w	r2, r7, #12
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	4413      	add	r3, r2
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	4613      	mov	r3, r2
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	4413      	add	r3, r2
 8004874:	4a14      	ldr	r2, [pc, #80]	@ (80048c8 <_ZN7MCP251511sendMessageEPK9can_frame+0x94>)
 8004876:	4413      	add	r3, r2
 8004878:	613b      	str	r3, [r7, #16]
        uint8_t ctrlval = readRegister(txbuf->CTRL);
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	4619      	mov	r1, r3
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7ff fb77 	bl	8003f74 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 8004886:	4603      	mov	r3, r0
 8004888:	73fb      	strb	r3, [r7, #15]
        if ( (ctrlval & TXB_TXREQ) == 0 ) {
 800488a:	7bfb      	ldrb	r3, [r7, #15]
 800488c:	f003 0308 	and.w	r3, r3, #8
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10b      	bne.n	80048ac <_ZN7MCP251511sendMessageEPK9can_frame+0x78>
            return sendMessage(txBuffers[i], frame);
 8004894:	f107 020c 	add.w	r2, r7, #12
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	4413      	add	r3, r2
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	4619      	mov	r1, r3
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7ff ff4a 	bl	800473c <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame>
 80048a8:	4603      	mov	r3, r0
 80048aa:	e006      	b.n	80048ba <_ZN7MCP251511sendMessageEPK9can_frame+0x86>
    for (int i=0; i<N_TXBUFFERS; i++) {
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	3301      	adds	r3, #1
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	ddd4      	ble.n	8004862 <_ZN7MCP251511sendMessageEPK9can_frame+0x2e>
        }
    }

    return ERROR_ALLTXBUSY;
 80048b8:	2302      	movs	r3, #2
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	08010624 	.word	0x08010624
 80048c8:	0801813c 	.word	0x0801813c

080048cc <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>:

MCP2515::ERROR MCP2515::readMessage(const RXBn rxbn, struct can_frame *frame)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	460b      	mov	r3, r1
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	72fb      	strb	r3, [r7, #11]
    const struct RXBn_REGS *rxb = &RXB[rxbn];
 80048da:	7afb      	ldrb	r3, [r7, #11]
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4a30      	ldr	r2, [pc, #192]	@ (80049a0 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xd4>)
 80048e0:	4413      	add	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]

    uint8_t tbufdata[5];

    readRegisters(rxb->SIDH, tbufdata, 5);
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	7859      	ldrb	r1, [r3, #1]
 80048e8:	f107 0210 	add.w	r2, r7, #16
 80048ec:	2305      	movs	r3, #5
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f7ff fb5f 	bl	8003fb2 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    uint32_t id = (tbufdata[MCP_SIDH]<<3) + (tbufdata[MCP_SIDL]>>5);
 80048f4:	7c3b      	ldrb	r3, [r7, #16]
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	7c7a      	ldrb	r2, [r7, #17]
 80048fa:	0952      	lsrs	r2, r2, #5
 80048fc:	b2d2      	uxtb	r2, r2
 80048fe:	4413      	add	r3, r2
 8004900:	61fb      	str	r3, [r7, #28]

    if ( (tbufdata[MCP_SIDL] & TXB_EXIDE_MASK) ==  TXB_EXIDE_MASK ) {
 8004902:	7c7b      	ldrb	r3, [r7, #17]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d014      	beq.n	8004936 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x6a>
        id = (id<<2) + (tbufdata[MCP_SIDL] & 0x03);
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	009a      	lsls	r2, r3, #2
 8004910:	7c7b      	ldrb	r3, [r7, #17]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	4413      	add	r3, r2
 8004918:	61fb      	str	r3, [r7, #28]
        id = (id<<8) + tbufdata[MCP_EID8];
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	021b      	lsls	r3, r3, #8
 800491e:	7cba      	ldrb	r2, [r7, #18]
 8004920:	4413      	add	r3, r2
 8004922:	61fb      	str	r3, [r7, #28]
        id = (id<<8) + tbufdata[MCP_EID0];
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	021b      	lsls	r3, r3, #8
 8004928:	7cfa      	ldrb	r2, [r7, #19]
 800492a:	4413      	add	r3, r2
 800492c:	61fb      	str	r3, [r7, #28]
        id |= CAN_EFF_FLAG;
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004934:	61fb      	str	r3, [r7, #28]
    }

    uint8_t dlc = (tbufdata[MCP_DLC] & DLC_MASK);
 8004936:	7d3b      	ldrb	r3, [r7, #20]
 8004938:	f003 030f 	and.w	r3, r3, #15
 800493c:	75fb      	strb	r3, [r7, #23]
    if (dlc > CAN_MAX_DLEN) {
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	2b08      	cmp	r3, #8
 8004942:	d901      	bls.n	8004948 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x7c>
        return ERROR_FAIL;
 8004944:	2301      	movs	r3, #1
 8004946:	e027      	b.n	8004998 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xcc>
    }

    uint8_t ctrl = readRegister(rxb->CTRL);
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	4619      	mov	r1, r3
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f7ff fb10 	bl	8003f74 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 8004954:	4603      	mov	r3, r0
 8004956:	75bb      	strb	r3, [r7, #22]
    if (ctrl & RXBnCTRL_RTR) {
 8004958:	7dbb      	ldrb	r3, [r7, #22]
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x9e>
        id |= CAN_RTR_FLAG;
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004968:	61fb      	str	r3, [r7, #28]
    }

    frame->can_id = id;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	69fa      	ldr	r2, [r7, #28]
 800496e:	601a      	str	r2, [r3, #0]
    frame->can_dlc = dlc;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	7dfa      	ldrb	r2, [r7, #23]
 8004974:	711a      	strb	r2, [r3, #4]

    readRegisters(rxb->DATA, frame->data, dlc);
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	7899      	ldrb	r1, [r3, #2]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f103 0208 	add.w	r2, r3, #8
 8004980:	7dfb      	ldrb	r3, [r7, #23]
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f7ff fb15 	bl	8003fb2 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    modifyRegister(MCP_CANINTF, rxb->CANINTF_RXnIF, 0);
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	78da      	ldrb	r2, [r3, #3]
 800498c:	2300      	movs	r3, #0
 800498e:	212c      	movs	r1, #44	@ 0x2c
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f7ff fb8c 	bl	80040ae <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    return ERROR_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3720      	adds	r7, #32
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	08018148 	.word	0x08018148

080049a4 <_ZN7MCP251511readMessageEP9can_frame>:

MCP2515::ERROR MCP2515::readMessage(struct can_frame *frame)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
    ERROR rc;
    uint8_t stat = getStatus();
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7ff fba7 	bl	8004102 <_ZN7MCP25159getStatusEv>
 80049b4:	4603      	mov	r3, r0
 80049b6:	73bb      	strb	r3, [r7, #14]

    if ( stat & STAT_RX0IF ) {
 80049b8:	7bbb      	ldrb	r3, [r7, #14]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <_ZN7MCP251511readMessageEP9can_frame+0x2e>
        rc = readMessage(RXB0, frame);
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	2100      	movs	r1, #0
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7ff ff80 	bl	80048cc <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>
 80049cc:	4603      	mov	r3, r0
 80049ce:	73fb      	strb	r3, [r7, #15]
 80049d0:	e00e      	b.n	80049f0 <_ZN7MCP251511readMessageEP9can_frame+0x4c>
    } else if ( stat & STAT_RX1IF ) {
 80049d2:	7bbb      	ldrb	r3, [r7, #14]
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d007      	beq.n	80049ec <_ZN7MCP251511readMessageEP9can_frame+0x48>
        rc = readMessage(RXB1, frame);
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	2101      	movs	r1, #1
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7ff ff73 	bl	80048cc <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>
 80049e6:	4603      	mov	r3, r0
 80049e8:	73fb      	strb	r3, [r7, #15]
 80049ea:	e001      	b.n	80049f0 <_ZN7MCP251511readMessageEP9can_frame+0x4c>
    } else {
        rc = ERROR_NOMSG;
 80049ec:	2305      	movs	r3, #5
 80049ee:	73fb      	strb	r3, [r7, #15]
    }

    return rc;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004a34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004a00:	f7fd fbde 	bl	80021c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004a04:	480c      	ldr	r0, [pc, #48]	@ (8004a38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004a06:	490d      	ldr	r1, [pc, #52]	@ (8004a3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004a08:	4a0d      	ldr	r2, [pc, #52]	@ (8004a40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a0c:	e002      	b.n	8004a14 <LoopCopyDataInit>

08004a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a12:	3304      	adds	r3, #4

08004a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a18:	d3f9      	bcc.n	8004a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004a1c:	4c0a      	ldr	r4, [pc, #40]	@ (8004a48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a20:	e001      	b.n	8004a26 <LoopFillZerobss>

08004a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a24:	3204      	adds	r2, #4

08004a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a28:	d3fb      	bcc.n	8004a22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004a2a:	f00b f98f 	bl	800fd4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a2e:	f7fc fbc5 	bl	80011bc <main>
  bx  lr    
 8004a32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004a34:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a3c:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8004a40:	08018248 	.word	0x08018248
  ldr r2, =_sbss
 8004a44:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8004a48:	20001988 	.word	0x20001988

08004a4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a4c:	e7fe      	b.n	8004a4c <ADC_IRQHandler>
	...

08004a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a54:	4b0e      	ldr	r3, [pc, #56]	@ (8004a90 <HAL_Init+0x40>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a0d      	ldr	r2, [pc, #52]	@ (8004a90 <HAL_Init+0x40>)
 8004a5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a60:	4b0b      	ldr	r3, [pc, #44]	@ (8004a90 <HAL_Init+0x40>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a0a      	ldr	r2, [pc, #40]	@ (8004a90 <HAL_Init+0x40>)
 8004a66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a6c:	4b08      	ldr	r3, [pc, #32]	@ (8004a90 <HAL_Init+0x40>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a07      	ldr	r2, [pc, #28]	@ (8004a90 <HAL_Init+0x40>)
 8004a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a78:	2003      	movs	r0, #3
 8004a7a:	f000 f94f 	bl	8004d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a7e:	200f      	movs	r0, #15
 8004a80:	f000 f808 	bl	8004a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a84:	f7fd fa7c 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	40023c00 	.word	0x40023c00

08004a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a9c:	4b12      	ldr	r3, [pc, #72]	@ (8004ae8 <HAL_InitTick+0x54>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	4b12      	ldr	r3, [pc, #72]	@ (8004aec <HAL_InitTick+0x58>)
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8004aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 f967 	bl	8004d86 <HAL_SYSTICK_Config>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e00e      	b.n	8004ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2b0f      	cmp	r3, #15
 8004ac6:	d80a      	bhi.n	8004ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ac8:	2200      	movs	r2, #0
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ad0:	f000 f92f 	bl	8004d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ad4:	4a06      	ldr	r2, [pc, #24]	@ (8004af0 <HAL_InitTick+0x5c>)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
 8004adc:	e000      	b.n	8004ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	20000004 	.word	0x20000004
 8004aec:	20000034 	.word	0x20000034
 8004af0:	20000030 	.word	0x20000030

08004af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004af8:	4b06      	ldr	r3, [pc, #24]	@ (8004b14 <HAL_IncTick+0x20>)
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	461a      	mov	r2, r3
 8004afe:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <HAL_IncTick+0x24>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4413      	add	r3, r2
 8004b04:	4a04      	ldr	r2, [pc, #16]	@ (8004b18 <HAL_IncTick+0x24>)
 8004b06:	6013      	str	r3, [r2, #0]
}
 8004b08:	bf00      	nop
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	20000034 	.word	0x20000034
 8004b18:	20000418 	.word	0x20000418

08004b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8004b20:	4b03      	ldr	r3, [pc, #12]	@ (8004b30 <HAL_GetTick+0x14>)
 8004b22:	681b      	ldr	r3, [r3, #0]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20000418 	.word	0x20000418

08004b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b3c:	f7ff ffee 	bl	8004b1c <HAL_GetTick>
 8004b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b4c:	d005      	beq.n	8004b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b78 <HAL_Delay+0x44>)
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4413      	add	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b5a:	bf00      	nop
 8004b5c:	f7ff ffde 	bl	8004b1c <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d8f7      	bhi.n	8004b5c <HAL_Delay+0x28>
  {
  }
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20000034 	.word	0x20000034

08004b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b98:	4013      	ands	r3, r2
 8004b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ba4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bae:	4a04      	ldr	r2, [pc, #16]	@ (8004bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	60d3      	str	r3, [r2, #12]
}
 8004bb4:	bf00      	nop
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr
 8004bc0:	e000ed00 	.word	0xe000ed00

08004bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bc8:	4b04      	ldr	r3, [pc, #16]	@ (8004bdc <__NVIC_GetPriorityGrouping+0x18>)
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	0a1b      	lsrs	r3, r3, #8
 8004bce:	f003 0307 	and.w	r3, r3, #7
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	db0b      	blt.n	8004c0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	f003 021f 	and.w	r2, r3, #31
 8004bf8:	4907      	ldr	r1, [pc, #28]	@ (8004c18 <__NVIC_EnableIRQ+0x38>)
 8004bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	2001      	movs	r0, #1
 8004c02:	fa00 f202 	lsl.w	r2, r0, r2
 8004c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	e000e100 	.word	0xe000e100

08004c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4603      	mov	r3, r0
 8004c24:	6039      	str	r1, [r7, #0]
 8004c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	db0a      	blt.n	8004c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	490c      	ldr	r1, [pc, #48]	@ (8004c68 <__NVIC_SetPriority+0x4c>)
 8004c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3a:	0112      	lsls	r2, r2, #4
 8004c3c:	b2d2      	uxtb	r2, r2
 8004c3e:	440b      	add	r3, r1
 8004c40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c44:	e00a      	b.n	8004c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	4908      	ldr	r1, [pc, #32]	@ (8004c6c <__NVIC_SetPriority+0x50>)
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	f003 030f 	and.w	r3, r3, #15
 8004c52:	3b04      	subs	r3, #4
 8004c54:	0112      	lsls	r2, r2, #4
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	440b      	add	r3, r1
 8004c5a:	761a      	strb	r2, [r3, #24]
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr
 8004c68:	e000e100 	.word	0xe000e100
 8004c6c:	e000ed00 	.word	0xe000ed00

08004c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b089      	sub	sp, #36	@ 0x24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	f1c3 0307 	rsb	r3, r3, #7
 8004c8a:	2b04      	cmp	r3, #4
 8004c8c:	bf28      	it	cs
 8004c8e:	2304      	movcs	r3, #4
 8004c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	3304      	adds	r3, #4
 8004c96:	2b06      	cmp	r3, #6
 8004c98:	d902      	bls.n	8004ca0 <NVIC_EncodePriority+0x30>
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	3b03      	subs	r3, #3
 8004c9e:	e000      	b.n	8004ca2 <NVIC_EncodePriority+0x32>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cae:	43da      	mvns	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	401a      	ands	r2, r3
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cb8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc2:	43d9      	mvns	r1, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cc8:	4313      	orrs	r3, r2
         );
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3724      	adds	r7, #36	@ 0x24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ce8:	d301      	bcc.n	8004cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cea:	2301      	movs	r3, #1
 8004cec:	e00f      	b.n	8004d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cee:	4a0a      	ldr	r2, [pc, #40]	@ (8004d18 <SysTick_Config+0x40>)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cf6:	210f      	movs	r1, #15
 8004cf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cfc:	f7ff ff8e 	bl	8004c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d00:	4b05      	ldr	r3, [pc, #20]	@ (8004d18 <SysTick_Config+0x40>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d06:	4b04      	ldr	r3, [pc, #16]	@ (8004d18 <SysTick_Config+0x40>)
 8004d08:	2207      	movs	r2, #7
 8004d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	e000e010 	.word	0xe000e010

08004d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7ff ff29 	bl	8004b7c <__NVIC_SetPriorityGrouping>
}
 8004d2a:	bf00      	nop
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	4603      	mov	r3, r0
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
 8004d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d44:	f7ff ff3e 	bl	8004bc4 <__NVIC_GetPriorityGrouping>
 8004d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	68b9      	ldr	r1, [r7, #8]
 8004d4e:	6978      	ldr	r0, [r7, #20]
 8004d50:	f7ff ff8e 	bl	8004c70 <NVIC_EncodePriority>
 8004d54:	4602      	mov	r2, r0
 8004d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7ff ff5d 	bl	8004c1c <__NVIC_SetPriority>
}
 8004d62:	bf00      	nop
 8004d64:	3718      	adds	r7, #24
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b082      	sub	sp, #8
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	4603      	mov	r3, r0
 8004d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7ff ff31 	bl	8004be0 <__NVIC_EnableIRQ>
}
 8004d7e:	bf00      	nop
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b082      	sub	sp, #8
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7ff ffa2 	bl	8004cd8 <SysTick_Config>
 8004d94:	4603      	mov	r3, r0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004dac:	f7ff feb6 	bl	8004b1c <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e099      	b.n	8004ef0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0201 	bic.w	r2, r2, #1
 8004dda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ddc:	e00f      	b.n	8004dfe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004dde:	f7ff fe9d 	bl	8004b1c <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b05      	cmp	r3, #5
 8004dea:	d908      	bls.n	8004dfe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2220      	movs	r2, #32
 8004df0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2203      	movs	r2, #3
 8004df6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e078      	b.n	8004ef0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1e8      	bne.n	8004dde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	4b38      	ldr	r3, [pc, #224]	@ (8004ef8 <HAL_DMA_Init+0x158>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d107      	bne.n	8004e68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e60:	4313      	orrs	r3, r2
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f023 0307 	bic.w	r3, r3, #7
 8004e7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d117      	bne.n	8004ec2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00e      	beq.n	8004ec2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fa91 	bl	80053cc <DMA_CheckFifoParam>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d008      	beq.n	8004ec2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2240      	movs	r2, #64	@ 0x40
 8004eb4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e016      	b.n	8004ef0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fa48 	bl	8005360 <DMA_CalcBaseAndBitshift>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed8:	223f      	movs	r2, #63	@ 0x3f
 8004eda:	409a      	lsls	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	f010803f 	.word	0xf010803f

08004efc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
 8004f08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f12:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <HAL_DMA_Start_IT+0x26>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e040      	b.n	8004fa4 <HAL_DMA_Start_IT+0xa8>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d12f      	bne.n	8004f96 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	68b9      	ldr	r1, [r7, #8]
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 f9da 	bl	8005304 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f54:	223f      	movs	r2, #63	@ 0x3f
 8004f56:	409a      	lsls	r2, r3
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0216 	orr.w	r2, r2, #22
 8004f6a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0208 	orr.w	r2, r2, #8
 8004f82:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	e005      	b.n	8004fa2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d004      	beq.n	8004fca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2280      	movs	r2, #128	@ 0x80
 8004fc4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e00c      	b.n	8004fe4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2205      	movs	r2, #5
 8004fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0201 	bic.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ffc:	4b8e      	ldr	r3, [pc, #568]	@ (8005238 <HAL_DMA_IRQHandler+0x248>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a8e      	ldr	r2, [pc, #568]	@ (800523c <HAL_DMA_IRQHandler+0x24c>)
 8005002:	fba2 2303 	umull	r2, r3, r2, r3
 8005006:	0a9b      	lsrs	r3, r3, #10
 8005008:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800501a:	2208      	movs	r2, #8
 800501c:	409a      	lsls	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4013      	ands	r3, r2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d01a      	beq.n	800505c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b00      	cmp	r3, #0
 8005032:	d013      	beq.n	800505c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0204 	bic.w	r2, r2, #4
 8005042:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005048:	2208      	movs	r2, #8
 800504a:	409a      	lsls	r2, r3
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005054:	f043 0201 	orr.w	r2, r3, #1
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005060:	2201      	movs	r2, #1
 8005062:	409a      	lsls	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4013      	ands	r3, r2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d012      	beq.n	8005092 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00b      	beq.n	8005092 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800507e:	2201      	movs	r2, #1
 8005080:	409a      	lsls	r2, r3
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508a:	f043 0202 	orr.w	r2, r3, #2
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005096:	2204      	movs	r2, #4
 8005098:	409a      	lsls	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4013      	ands	r3, r2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d012      	beq.n	80050c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00b      	beq.n	80050c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b4:	2204      	movs	r2, #4
 80050b6:	409a      	lsls	r2, r3
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c0:	f043 0204 	orr.w	r2, r3, #4
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050cc:	2210      	movs	r2, #16
 80050ce:	409a      	lsls	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d043      	beq.n	8005160 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0308 	and.w	r3, r3, #8
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d03c      	beq.n	8005160 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ea:	2210      	movs	r2, #16
 80050ec:	409a      	lsls	r2, r3
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d018      	beq.n	8005132 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d108      	bne.n	8005120 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	2b00      	cmp	r3, #0
 8005114:	d024      	beq.n	8005160 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	4798      	blx	r3
 800511e:	e01f      	b.n	8005160 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005124:	2b00      	cmp	r3, #0
 8005126:	d01b      	beq.n	8005160 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	4798      	blx	r3
 8005130:	e016      	b.n	8005160 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513c:	2b00      	cmp	r3, #0
 800513e:	d107      	bne.n	8005150 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0208 	bic.w	r2, r2, #8
 800514e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005164:	2220      	movs	r2, #32
 8005166:	409a      	lsls	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4013      	ands	r3, r2
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 808f 	beq.w	8005290 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0310 	and.w	r3, r3, #16
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 8087 	beq.w	8005290 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005186:	2220      	movs	r2, #32
 8005188:	409a      	lsls	r2, r3
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b05      	cmp	r3, #5
 8005198:	d136      	bne.n	8005208 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0216 	bic.w	r2, r2, #22
 80051a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695a      	ldr	r2, [r3, #20]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d103      	bne.n	80051ca <HAL_DMA_IRQHandler+0x1da>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d007      	beq.n	80051da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0208 	bic.w	r2, r2, #8
 80051d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051de:	223f      	movs	r2, #63	@ 0x3f
 80051e0:	409a      	lsls	r2, r3
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d07e      	beq.n	80052fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	4798      	blx	r3
        }
        return;
 8005206:	e079      	b.n	80052fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d01d      	beq.n	8005252 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10d      	bne.n	8005240 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005228:	2b00      	cmp	r3, #0
 800522a:	d031      	beq.n	8005290 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	4798      	blx	r3
 8005234:	e02c      	b.n	8005290 <HAL_DMA_IRQHandler+0x2a0>
 8005236:	bf00      	nop
 8005238:	20000004 	.word	0x20000004
 800523c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005244:	2b00      	cmp	r3, #0
 8005246:	d023      	beq.n	8005290 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	4798      	blx	r3
 8005250:	e01e      	b.n	8005290 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10f      	bne.n	8005280 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0210 	bic.w	r2, r2, #16
 800526e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005294:	2b00      	cmp	r3, #0
 8005296:	d032      	beq.n	80052fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d022      	beq.n	80052ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2205      	movs	r2, #5
 80052a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0201 	bic.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	3301      	adds	r3, #1
 80052c0:	60bb      	str	r3, [r7, #8]
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d307      	bcc.n	80052d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f2      	bne.n	80052bc <HAL_DMA_IRQHandler+0x2cc>
 80052d6:	e000      	b.n	80052da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80052d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	4798      	blx	r3
 80052fa:	e000      	b.n	80052fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80052fc:	bf00      	nop
    }
  }
}
 80052fe:	3718      	adds	r7, #24
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005320:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	2b40      	cmp	r3, #64	@ 0x40
 8005330:	d108      	bne.n	8005344 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005342:	e007      	b.n	8005354 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	60da      	str	r2, [r3, #12]
}
 8005354:	bf00      	nop
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	3b10      	subs	r3, #16
 8005370:	4a14      	ldr	r2, [pc, #80]	@ (80053c4 <DMA_CalcBaseAndBitshift+0x64>)
 8005372:	fba2 2303 	umull	r2, r3, r2, r3
 8005376:	091b      	lsrs	r3, r3, #4
 8005378:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800537a:	4a13      	ldr	r2, [pc, #76]	@ (80053c8 <DMA_CalcBaseAndBitshift+0x68>)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4413      	add	r3, r2
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	461a      	mov	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2b03      	cmp	r3, #3
 800538c:	d909      	bls.n	80053a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005396:	f023 0303 	bic.w	r3, r3, #3
 800539a:	1d1a      	adds	r2, r3, #4
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	659a      	str	r2, [r3, #88]	@ 0x58
 80053a0:	e007      	b.n	80053b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80053aa:	f023 0303 	bic.w	r3, r3, #3
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	aaaaaaab 	.word	0xaaaaaaab
 80053c8:	08018150 	.word	0x08018150

080053cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d11f      	bne.n	8005426 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b03      	cmp	r3, #3
 80053ea:	d856      	bhi.n	800549a <DMA_CheckFifoParam+0xce>
 80053ec:	a201      	add	r2, pc, #4	@ (adr r2, 80053f4 <DMA_CheckFifoParam+0x28>)
 80053ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f2:	bf00      	nop
 80053f4:	08005405 	.word	0x08005405
 80053f8:	08005417 	.word	0x08005417
 80053fc:	08005405 	.word	0x08005405
 8005400:	0800549b 	.word	0x0800549b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005408:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d046      	beq.n	800549e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005414:	e043      	b.n	800549e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800541e:	d140      	bne.n	80054a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005424:	e03d      	b.n	80054a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800542e:	d121      	bne.n	8005474 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2b03      	cmp	r3, #3
 8005434:	d837      	bhi.n	80054a6 <DMA_CheckFifoParam+0xda>
 8005436:	a201      	add	r2, pc, #4	@ (adr r2, 800543c <DMA_CheckFifoParam+0x70>)
 8005438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543c:	0800544d 	.word	0x0800544d
 8005440:	08005453 	.word	0x08005453
 8005444:	0800544d 	.word	0x0800544d
 8005448:	08005465 	.word	0x08005465
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	73fb      	strb	r3, [r7, #15]
      break;
 8005450:	e030      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005456:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d025      	beq.n	80054aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005462:	e022      	b.n	80054aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005468:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800546c:	d11f      	bne.n	80054ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005472:	e01c      	b.n	80054ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2b02      	cmp	r3, #2
 8005478:	d903      	bls.n	8005482 <DMA_CheckFifoParam+0xb6>
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	2b03      	cmp	r3, #3
 800547e:	d003      	beq.n	8005488 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005480:	e018      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	73fb      	strb	r3, [r7, #15]
      break;
 8005486:	e015      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00e      	beq.n	80054b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	73fb      	strb	r3, [r7, #15]
      break;
 8005498:	e00b      	b.n	80054b2 <DMA_CheckFifoParam+0xe6>
      break;
 800549a:	bf00      	nop
 800549c:	e00a      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;
 800549e:	bf00      	nop
 80054a0:	e008      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;
 80054a2:	bf00      	nop
 80054a4:	e006      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;
 80054a6:	bf00      	nop
 80054a8:	e004      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;
 80054aa:	bf00      	nop
 80054ac:	e002      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80054ae:	bf00      	nop
 80054b0:	e000      	b.n	80054b4 <DMA_CheckFifoParam+0xe8>
      break;
 80054b2:	bf00      	nop
    }
  } 
  
  return status; 
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3714      	adds	r7, #20
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop

080054c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b089      	sub	sp, #36	@ 0x24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054da:	2300      	movs	r3, #0
 80054dc:	61fb      	str	r3, [r7, #28]
 80054de:	e159      	b.n	8005794 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80054e0:	2201      	movs	r2, #1
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	4013      	ands	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	f040 8148 	bne.w	800578e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	2b01      	cmp	r3, #1
 8005508:	d005      	beq.n	8005516 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005512:	2b02      	cmp	r3, #2
 8005514:	d130      	bne.n	8005578 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	2203      	movs	r2, #3
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43db      	mvns	r3, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4013      	ands	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68da      	ldr	r2, [r3, #12]
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	fa02 f303 	lsl.w	r3, r2, r3
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	4313      	orrs	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800554c:	2201      	movs	r2, #1
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	43db      	mvns	r3, r3
 8005556:	69ba      	ldr	r2, [r7, #24]
 8005558:	4013      	ands	r3, r2
 800555a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	091b      	lsrs	r3, r3, #4
 8005562:	f003 0201 	and.w	r2, r3, #1
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	4313      	orrs	r3, r2
 8005570:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69ba      	ldr	r2, [r7, #24]
 8005576:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f003 0303 	and.w	r3, r3, #3
 8005580:	2b03      	cmp	r3, #3
 8005582:	d017      	beq.n	80055b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	2203      	movs	r2, #3
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	43db      	mvns	r3, r3
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	4013      	ands	r3, r2
 800559a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f003 0303 	and.w	r3, r3, #3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d123      	bne.n	8005608 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	08da      	lsrs	r2, r3, #3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3208      	adds	r2, #8
 80055c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	220f      	movs	r2, #15
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	43db      	mvns	r3, r3
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	4013      	ands	r3, r2
 80055e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f003 0307 	and.w	r3, r3, #7
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	08da      	lsrs	r2, r3, #3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3208      	adds	r2, #8
 8005602:	69b9      	ldr	r1, [r7, #24]
 8005604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	005b      	lsls	r3, r3, #1
 8005612:	2203      	movs	r2, #3
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	43db      	mvns	r3, r3
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f003 0203 	and.w	r2, r3, #3
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	005b      	lsls	r3, r3, #1
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	4313      	orrs	r3, r2
 8005634:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 80a2 	beq.w	800578e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	4b57      	ldr	r3, [pc, #348]	@ (80057ac <HAL_GPIO_Init+0x2e8>)
 8005650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005652:	4a56      	ldr	r2, [pc, #344]	@ (80057ac <HAL_GPIO_Init+0x2e8>)
 8005654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005658:	6453      	str	r3, [r2, #68]	@ 0x44
 800565a:	4b54      	ldr	r3, [pc, #336]	@ (80057ac <HAL_GPIO_Init+0x2e8>)
 800565c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005666:	4a52      	ldr	r2, [pc, #328]	@ (80057b0 <HAL_GPIO_Init+0x2ec>)
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	089b      	lsrs	r3, r3, #2
 800566c:	3302      	adds	r3, #2
 800566e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005672:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	220f      	movs	r2, #15
 800567e:	fa02 f303 	lsl.w	r3, r2, r3
 8005682:	43db      	mvns	r3, r3
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	4013      	ands	r3, r2
 8005688:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a49      	ldr	r2, [pc, #292]	@ (80057b4 <HAL_GPIO_Init+0x2f0>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d019      	beq.n	80056c6 <HAL_GPIO_Init+0x202>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a48      	ldr	r2, [pc, #288]	@ (80057b8 <HAL_GPIO_Init+0x2f4>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d013      	beq.n	80056c2 <HAL_GPIO_Init+0x1fe>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a47      	ldr	r2, [pc, #284]	@ (80057bc <HAL_GPIO_Init+0x2f8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d00d      	beq.n	80056be <HAL_GPIO_Init+0x1fa>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a46      	ldr	r2, [pc, #280]	@ (80057c0 <HAL_GPIO_Init+0x2fc>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d007      	beq.n	80056ba <HAL_GPIO_Init+0x1f6>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a45      	ldr	r2, [pc, #276]	@ (80057c4 <HAL_GPIO_Init+0x300>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d101      	bne.n	80056b6 <HAL_GPIO_Init+0x1f2>
 80056b2:	2304      	movs	r3, #4
 80056b4:	e008      	b.n	80056c8 <HAL_GPIO_Init+0x204>
 80056b6:	2307      	movs	r3, #7
 80056b8:	e006      	b.n	80056c8 <HAL_GPIO_Init+0x204>
 80056ba:	2303      	movs	r3, #3
 80056bc:	e004      	b.n	80056c8 <HAL_GPIO_Init+0x204>
 80056be:	2302      	movs	r3, #2
 80056c0:	e002      	b.n	80056c8 <HAL_GPIO_Init+0x204>
 80056c2:	2301      	movs	r3, #1
 80056c4:	e000      	b.n	80056c8 <HAL_GPIO_Init+0x204>
 80056c6:	2300      	movs	r3, #0
 80056c8:	69fa      	ldr	r2, [r7, #28]
 80056ca:	f002 0203 	and.w	r2, r2, #3
 80056ce:	0092      	lsls	r2, r2, #2
 80056d0:	4093      	lsls	r3, r2
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056d8:	4935      	ldr	r1, [pc, #212]	@ (80057b0 <HAL_GPIO_Init+0x2ec>)
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	089b      	lsrs	r3, r3, #2
 80056de:	3302      	adds	r3, #2
 80056e0:	69ba      	ldr	r2, [r7, #24]
 80056e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80056e6:	4b38      	ldr	r3, [pc, #224]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	43db      	mvns	r3, r3
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	4013      	ands	r3, r2
 80056f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	4313      	orrs	r3, r2
 8005708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800570a:	4a2f      	ldr	r2, [pc, #188]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005710:	4b2d      	ldr	r3, [pc, #180]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	43db      	mvns	r3, r3
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4013      	ands	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	4313      	orrs	r3, r2
 8005732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005734:	4a24      	ldr	r2, [pc, #144]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800573a:	4b23      	ldr	r3, [pc, #140]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	43db      	mvns	r3, r3
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	4013      	ands	r3, r2
 8005748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	4313      	orrs	r3, r2
 800575c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800575e:	4a1a      	ldr	r2, [pc, #104]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005764:	4b18      	ldr	r3, [pc, #96]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	43db      	mvns	r3, r3
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	4013      	ands	r3, r2
 8005772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d003      	beq.n	8005788 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	4313      	orrs	r3, r2
 8005786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005788:	4a0f      	ldr	r2, [pc, #60]	@ (80057c8 <HAL_GPIO_Init+0x304>)
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	3301      	adds	r3, #1
 8005792:	61fb      	str	r3, [r7, #28]
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	2b0f      	cmp	r3, #15
 8005798:	f67f aea2 	bls.w	80054e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	3724      	adds	r7, #36	@ 0x24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40023800 	.word	0x40023800
 80057b0:	40013800 	.word	0x40013800
 80057b4:	40020000 	.word	0x40020000
 80057b8:	40020400 	.word	0x40020400
 80057bc:	40020800 	.word	0x40020800
 80057c0:	40020c00 	.word	0x40020c00
 80057c4:	40021000 	.word	0x40021000
 80057c8:	40013c00 	.word	0x40013c00

080057cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	460b      	mov	r3, r1
 80057d6:	807b      	strh	r3, [r7, #2]
 80057d8:	4613      	mov	r3, r2
 80057da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057dc:	787b      	ldrb	r3, [r7, #1]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057e2:	887a      	ldrh	r2, [r7, #2]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80057e8:	e003      	b.n	80057f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80057ea:	887b      	ldrh	r3, [r7, #2]
 80057ec:	041a      	lsls	r2, r3, #16
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	619a      	str	r2, [r3, #24]
}
 80057f2:	bf00      	nop
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
	...

08005800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	4603      	mov	r3, r0
 8005808:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800580a:	4b08      	ldr	r3, [pc, #32]	@ (800582c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800580c:	695a      	ldr	r2, [r3, #20]
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	4013      	ands	r3, r2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d006      	beq.n	8005824 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005816:	4a05      	ldr	r2, [pc, #20]	@ (800582c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005818:	88fb      	ldrh	r3, [r7, #6]
 800581a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	4618      	mov	r0, r3
 8005820:	f7fb fc9a 	bl	8001158 <HAL_GPIO_EXTI_Callback>
  }
}
 8005824:	bf00      	nop
 8005826:	3708      	adds	r7, #8
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	40013c00 	.word	0x40013c00

08005830 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af02      	add	r7, sp, #8
 8005836:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e101      	b.n	8005a46 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800584e:	b2db      	uxtb	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d106      	bne.n	8005862 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f009 fd67 	bl	800f330 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2203      	movs	r2, #3
 8005866:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005870:	d102      	bne.n	8005878 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4618      	mov	r0, r3
 800587e:	f003 ff5c 	bl	800973a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7c1a      	ldrb	r2, [r3, #16]
 800588a:	f88d 2000 	strb.w	r2, [sp]
 800588e:	3304      	adds	r3, #4
 8005890:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005892:	f003 fe3b 	bl	800950c <USB_CoreInit>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d005      	beq.n	80058a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e0ce      	b.n	8005a46 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2100      	movs	r1, #0
 80058ae:	4618      	mov	r0, r3
 80058b0:	f003 ff54 	bl	800975c <USB_SetCurrentMode>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2202      	movs	r2, #2
 80058be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e0bf      	b.n	8005a46 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058c6:	2300      	movs	r3, #0
 80058c8:	73fb      	strb	r3, [r7, #15]
 80058ca:	e04a      	b.n	8005962 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80058cc:	7bfa      	ldrb	r2, [r7, #15]
 80058ce:	6879      	ldr	r1, [r7, #4]
 80058d0:	4613      	mov	r3, r2
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	4413      	add	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	3315      	adds	r3, #21
 80058dc:	2201      	movs	r2, #1
 80058de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80058e0:	7bfa      	ldrb	r2, [r7, #15]
 80058e2:	6879      	ldr	r1, [r7, #4]
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	440b      	add	r3, r1
 80058ee:	3314      	adds	r3, #20
 80058f0:	7bfa      	ldrb	r2, [r7, #15]
 80058f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80058f4:	7bfa      	ldrb	r2, [r7, #15]
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	b298      	uxth	r0, r3
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	4413      	add	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	332e      	adds	r3, #46	@ 0x2e
 8005908:	4602      	mov	r2, r0
 800590a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800590c:	7bfa      	ldrb	r2, [r7, #15]
 800590e:	6879      	ldr	r1, [r7, #4]
 8005910:	4613      	mov	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	4413      	add	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	440b      	add	r3, r1
 800591a:	3318      	adds	r3, #24
 800591c:	2200      	movs	r2, #0
 800591e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005920:	7bfa      	ldrb	r2, [r7, #15]
 8005922:	6879      	ldr	r1, [r7, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	4413      	add	r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	331c      	adds	r3, #28
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005934:	7bfa      	ldrb	r2, [r7, #15]
 8005936:	6879      	ldr	r1, [r7, #4]
 8005938:	4613      	mov	r3, r2
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	3320      	adds	r3, #32
 8005944:	2200      	movs	r2, #0
 8005946:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005948:	7bfa      	ldrb	r2, [r7, #15]
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	3324      	adds	r3, #36	@ 0x24
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800595c:	7bfb      	ldrb	r3, [r7, #15]
 800595e:	3301      	adds	r3, #1
 8005960:	73fb      	strb	r3, [r7, #15]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	791b      	ldrb	r3, [r3, #4]
 8005966:	7bfa      	ldrb	r2, [r7, #15]
 8005968:	429a      	cmp	r2, r3
 800596a:	d3af      	bcc.n	80058cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800596c:	2300      	movs	r3, #0
 800596e:	73fb      	strb	r3, [r7, #15]
 8005970:	e044      	b.n	80059fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005972:	7bfa      	ldrb	r2, [r7, #15]
 8005974:	6879      	ldr	r1, [r7, #4]
 8005976:	4613      	mov	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	4413      	add	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	440b      	add	r3, r1
 8005980:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005984:	2200      	movs	r2, #0
 8005986:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005988:	7bfa      	ldrb	r2, [r7, #15]
 800598a:	6879      	ldr	r1, [r7, #4]
 800598c:	4613      	mov	r3, r2
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	4413      	add	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	440b      	add	r3, r1
 8005996:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800599a:	7bfa      	ldrb	r2, [r7, #15]
 800599c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800599e:	7bfa      	ldrb	r2, [r7, #15]
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	00db      	lsls	r3, r3, #3
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059b0:	2200      	movs	r2, #0
 80059b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059b4:	7bfa      	ldrb	r2, [r7, #15]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80059c6:	2200      	movs	r2, #0
 80059c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80059ca:	7bfa      	ldrb	r2, [r7, #15]
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	440b      	add	r3, r1
 80059d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80059dc:	2200      	movs	r2, #0
 80059de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80059e0:	7bfa      	ldrb	r2, [r7, #15]
 80059e2:	6879      	ldr	r1, [r7, #4]
 80059e4:	4613      	mov	r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	4413      	add	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80059f2:	2200      	movs	r2, #0
 80059f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059f6:	7bfb      	ldrb	r3, [r7, #15]
 80059f8:	3301      	adds	r3, #1
 80059fa:	73fb      	strb	r3, [r7, #15]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	791b      	ldrb	r3, [r3, #4]
 8005a00:	7bfa      	ldrb	r2, [r7, #15]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d3b5      	bcc.n	8005972 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6818      	ldr	r0, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	7c1a      	ldrb	r2, [r3, #16]
 8005a0e:	f88d 2000 	strb.w	r2, [sp]
 8005a12:	3304      	adds	r3, #4
 8005a14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a16:	f003 feed 	bl	80097f4 <USB_DevInit>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d005      	beq.n	8005a2c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e00c      	b.n	8005a46 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f004 ff37 	bl	800a8b2 <USB_DevDisconnect>

  return HAL_OK;
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b084      	sub	sp, #16
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d101      	bne.n	8005a6a <HAL_PCD_Start+0x1c>
 8005a66:	2302      	movs	r3, #2
 8005a68:	e022      	b.n	8005ab0 <HAL_PCD_Start+0x62>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d009      	beq.n	8005a92 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d105      	bne.n	8005a92 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a8a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f003 fe3e 	bl	8009718 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f004 fee5 	bl	800a870 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005ab8:	b590      	push	{r4, r7, lr}
 8005aba:	b08d      	sub	sp, #52	@ 0x34
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f004 ffa3 	bl	800aa1a <USB_GetMode>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f040 848c 	bne.w	80063f4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f004 ff07 	bl	800a8f4 <USB_ReadInterrupts>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f000 8482 	beq.w	80063f2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	0a1b      	lsrs	r3, r3, #8
 8005af8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f004 fef4 	bl	800a8f4 <USB_ReadInterrupts>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d107      	bne.n	8005b26 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695a      	ldr	r2, [r3, #20]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f002 0202 	and.w	r2, r2, #2
 8005b24:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f004 fee2 	bl	800a8f4 <USB_ReadInterrupts>
 8005b30:	4603      	mov	r3, r0
 8005b32:	f003 0310 	and.w	r3, r3, #16
 8005b36:	2b10      	cmp	r3, #16
 8005b38:	d161      	bne.n	8005bfe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	699a      	ldr	r2, [r3, #24]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0210 	bic.w	r2, r2, #16
 8005b48:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	f003 020f 	and.w	r2, r3, #15
 8005b56:	4613      	mov	r3, r2
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	4413      	add	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	4413      	add	r3, r2
 8005b66:	3304      	adds	r3, #4
 8005b68:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b74:	d124      	bne.n	8005bc0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d035      	beq.n	8005bee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	091b      	lsrs	r3, r3, #4
 8005b8a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	461a      	mov	r2, r3
 8005b94:	6a38      	ldr	r0, [r7, #32]
 8005b96:	f004 fd19 	bl	800a5cc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	091b      	lsrs	r3, r3, #4
 8005ba2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ba6:	441a      	add	r2, r3
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	695a      	ldr	r2, [r3, #20]
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	091b      	lsrs	r3, r3, #4
 8005bb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb8:	441a      	add	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	615a      	str	r2, [r3, #20]
 8005bbe:	e016      	b.n	8005bee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005bc6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005bca:	d110      	bne.n	8005bee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bd2:	2208      	movs	r2, #8
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	6a38      	ldr	r0, [r7, #32]
 8005bd8:	f004 fcf8 	bl	800a5cc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	091b      	lsrs	r3, r3, #4
 8005be4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005be8:	441a      	add	r2, r3
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699a      	ldr	r2, [r3, #24]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f042 0210 	orr.w	r2, r2, #16
 8005bfc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f004 fe76 	bl	800a8f4 <USB_ReadInterrupts>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c0e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c12:	f040 80a7 	bne.w	8005d64 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f004 fe7b 	bl	800a91a <USB_ReadDevAllOutEpInterrupt>
 8005c24:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c26:	e099      	b.n	8005d5c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f000 808e 	beq.w	8005d50 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c3a:	b2d2      	uxtb	r2, r2
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f004 fe9f 	bl	800a982 <USB_ReadDevOutEPInterrupt>
 8005c44:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00c      	beq.n	8005c6a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	015a      	lsls	r2, r3, #5
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	2301      	movs	r3, #1
 8005c60:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 fea3 	bl	80069b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00c      	beq.n	8005c8e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c80:	461a      	mov	r2, r3
 8005c82:	2308      	movs	r3, #8
 8005c84:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 ff79 	bl	8006b80 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	f003 0310 	and.w	r3, r3, #16
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d008      	beq.n	8005caa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d030      	beq.n	8005d16 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005cb4:	6a3b      	ldr	r3, [r7, #32]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cbc:	2b80      	cmp	r3, #128	@ 0x80
 8005cbe:	d109      	bne.n	8005cd4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005cd2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	4413      	add	r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	78db      	ldrb	r3, [r3, #3]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d108      	bne.n	8005d04 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f009 fc12 	bl	800f528 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d10:	461a      	mov	r2, r3
 8005d12:	2302      	movs	r3, #2
 8005d14:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f003 0320 	and.w	r3, r3, #32
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d008      	beq.n	8005d32 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d22:	015a      	lsls	r2, r3, #5
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	4413      	add	r3, r2
 8005d28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	2320      	movs	r3, #32
 8005d30:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d009      	beq.n	8005d50 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d48:	461a      	mov	r2, r3
 8005d4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d4e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d52:	3301      	adds	r3, #1
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	085b      	lsrs	r3, r3, #1
 8005d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f47f af62 	bne.w	8005c28 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f004 fdc3 	bl	800a8f4 <USB_ReadInterrupts>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d78:	f040 80db 	bne.w	8005f32 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f004 fde4 	bl	800a94e <USB_ReadDevAllInEpInterrupt>
 8005d86:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005d8c:	e0cd      	b.n	8005f2a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 80c2 	beq.w	8005f1e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	4611      	mov	r1, r2
 8005da4:	4618      	mov	r0, r3
 8005da6:	f004 fe0a 	bl	800a9be <USB_ReadDevInEPInterrupt>
 8005daa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d057      	beq.n	8005e66 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	f003 030f 	and.w	r3, r3, #15
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	43db      	mvns	r3, r3
 8005dd0:	69f9      	ldr	r1, [r7, #28]
 8005dd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ddc:	015a      	lsls	r2, r3, #5
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	4413      	add	r3, r2
 8005de2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de6:	461a      	mov	r2, r3
 8005de8:	2301      	movs	r3, #1
 8005dea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	799b      	ldrb	r3, [r3, #6]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d132      	bne.n	8005e5a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005df4:	6879      	ldr	r1, [r7, #4]
 8005df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df8:	4613      	mov	r3, r2
 8005dfa:	00db      	lsls	r3, r3, #3
 8005dfc:	4413      	add	r3, r2
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	440b      	add	r3, r1
 8005e02:	3320      	adds	r3, #32
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	4413      	add	r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4403      	add	r3, r0
 8005e14:	331c      	adds	r3, #28
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4419      	add	r1, r3
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e1e:	4613      	mov	r3, r2
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	4413      	add	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4403      	add	r3, r0
 8005e28:	3320      	adds	r3, #32
 8005e2a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d113      	bne.n	8005e5a <HAL_PCD_IRQHandler+0x3a2>
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e36:	4613      	mov	r3, r2
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	4413      	add	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	440b      	add	r3, r1
 8005e40:	3324      	adds	r3, #36	@ 0x24
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d108      	bne.n	8005e5a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6818      	ldr	r0, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e52:	461a      	mov	r2, r3
 8005e54:	2101      	movs	r1, #1
 8005e56:	f004 fe11 	bl	800aa7c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	4619      	mov	r1, r3
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f009 fae6 	bl	800f432 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d008      	beq.n	8005e82 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	2308      	movs	r3, #8
 8005e80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d008      	beq.n	8005e9e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8e:	015a      	lsls	r2, r3, #5
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	4413      	add	r3, r2
 8005e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e98:	461a      	mov	r2, r3
 8005e9a:	2310      	movs	r3, #16
 8005e9c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d008      	beq.n	8005eba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	2340      	movs	r3, #64	@ 0x40
 8005eb8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f003 0302 	and.w	r3, r3, #2
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d023      	beq.n	8005f0c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005ec4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ec6:	6a38      	ldr	r0, [r7, #32]
 8005ec8:	f003 fdf8 	bl	8009abc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ece:	4613      	mov	r3, r2
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	3310      	adds	r3, #16
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	4413      	add	r3, r2
 8005edc:	3304      	adds	r3, #4
 8005ede:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	78db      	ldrb	r3, [r3, #3]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d108      	bne.n	8005efa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	2200      	movs	r2, #0
 8005eec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f009 fb29 	bl	800f54c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	015a      	lsls	r2, r3, #5
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	4413      	add	r3, r2
 8005f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f06:	461a      	mov	r2, r3
 8005f08:	2302      	movs	r3, #2
 8005f0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fcbd 	bl	8006898 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	3301      	adds	r3, #1
 8005f22:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f26:	085b      	lsrs	r3, r3, #1
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f47f af2e 	bne.w	8005d8e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f004 fcdc 	bl	800a8f4 <USB_ReadInterrupts>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f46:	d122      	bne.n	8005f8e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	69fa      	ldr	r2, [r7, #28]
 8005f52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f56:	f023 0301 	bic.w	r3, r3, #1
 8005f5a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d108      	bne.n	8005f78 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f6e:	2100      	movs	r1, #0
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 fea3 	bl	8006cbc <HAL_PCDEx_LPM_Callback>
 8005f76:	e002      	b.n	8005f7e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f009 fac7 	bl	800f50c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	695a      	ldr	r2, [r3, #20]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f004 fcae 	bl	800a8f4 <USB_ReadInterrupts>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fa2:	d112      	bne.n	8005fca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0301 	and.w	r3, r3, #1
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d102      	bne.n	8005fba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f009 fa83 	bl	800f4c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695a      	ldr	r2, [r3, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005fc8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f004 fc90 	bl	800a8f4 <USB_ReadInterrupts>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fde:	f040 80b7 	bne.w	8006150 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	69fa      	ldr	r2, [r7, #28]
 8005fec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ff0:	f023 0301 	bic.w	r3, r3, #1
 8005ff4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2110      	movs	r1, #16
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f003 fd5d 	bl	8009abc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006002:	2300      	movs	r3, #0
 8006004:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006006:	e046      	b.n	8006096 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600a:	015a      	lsls	r2, r3, #5
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	4413      	add	r3, r2
 8006010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006014:	461a      	mov	r2, r3
 8006016:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800601a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800601c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800602c:	0151      	lsls	r1, r2, #5
 800602e:	69fa      	ldr	r2, [r7, #28]
 8006030:	440a      	add	r2, r1
 8006032:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006036:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800603a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800603c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006048:	461a      	mov	r2, r3
 800604a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800604e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4413      	add	r3, r2
 8006058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006060:	0151      	lsls	r1, r2, #5
 8006062:	69fa      	ldr	r2, [r7, #28]
 8006064:	440a      	add	r2, r1
 8006066:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800606a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800606e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	4413      	add	r3, r2
 8006078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006080:	0151      	lsls	r1, r2, #5
 8006082:	69fa      	ldr	r2, [r7, #28]
 8006084:	440a      	add	r2, r1
 8006086:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800608a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800608e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006092:	3301      	adds	r3, #1
 8006094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	791b      	ldrb	r3, [r3, #4]
 800609a:	461a      	mov	r2, r3
 800609c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609e:	4293      	cmp	r3, r2
 80060a0:	d3b2      	bcc.n	8006008 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	69fa      	ldr	r2, [r7, #28]
 80060ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060b0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80060b4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	7bdb      	ldrb	r3, [r3, #15]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d016      	beq.n	80060ec <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060c8:	69fa      	ldr	r2, [r7, #28]
 80060ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060ce:	f043 030b 	orr.w	r3, r3, #11
 80060d2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060de:	69fa      	ldr	r2, [r7, #28]
 80060e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060e4:	f043 030b 	orr.w	r3, r3, #11
 80060e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80060ea:	e015      	b.n	8006118 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	69fa      	ldr	r2, [r7, #28]
 80060f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80060fe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006102:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	69fa      	ldr	r2, [r7, #28]
 800610e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006112:	f043 030b 	orr.w	r3, r3, #11
 8006116:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	69fa      	ldr	r2, [r7, #28]
 8006122:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006126:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800612a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6818      	ldr	r0, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800613a:	461a      	mov	r2, r3
 800613c:	f004 fc9e 	bl	800aa7c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	695a      	ldr	r2, [r3, #20]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800614e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4618      	mov	r0, r3
 8006156:	f004 fbcd 	bl	800a8f4 <USB_ReadInterrupts>
 800615a:	4603      	mov	r3, r0
 800615c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006160:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006164:	d123      	bne.n	80061ae <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f004 fc63 	bl	800aa36 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f003 fd1a 	bl	8009bae <USB_GetDevSpeed>
 800617a:	4603      	mov	r3, r0
 800617c:	461a      	mov	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681c      	ldr	r4, [r3, #0]
 8006186:	f001 f9c9 	bl	800751c <HAL_RCC_GetHCLKFreq>
 800618a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006190:	461a      	mov	r2, r3
 8006192:	4620      	mov	r0, r4
 8006194:	f003 fa1e 	bl	80095d4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f009 f972 	bl	800f482 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	695a      	ldr	r2, [r3, #20]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80061ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f004 fb9e 	bl	800a8f4 <USB_ReadInterrupts>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b08      	cmp	r3, #8
 80061c0:	d10a      	bne.n	80061d8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f009 f94f 	bl	800f466 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695a      	ldr	r2, [r3, #20]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f002 0208 	and.w	r2, r2, #8
 80061d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f004 fb89 	bl	800a8f4 <USB_ReadInterrupts>
 80061e2:	4603      	mov	r3, r0
 80061e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e8:	2b80      	cmp	r3, #128	@ 0x80
 80061ea:	d123      	bne.n	8006234 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061f8:	2301      	movs	r3, #1
 80061fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80061fc:	e014      	b.n	8006228 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80061fe:	6879      	ldr	r1, [r7, #4]
 8006200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	440b      	add	r3, r1
 800620c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d105      	bne.n	8006222 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	b2db      	uxtb	r3, r3
 800621a:	4619      	mov	r1, r3
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fb0a 	bl	8006836 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006224:	3301      	adds	r3, #1
 8006226:	627b      	str	r3, [r7, #36]	@ 0x24
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	791b      	ldrb	r3, [r3, #4]
 800622c:	461a      	mov	r2, r3
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	4293      	cmp	r3, r2
 8006232:	d3e4      	bcc.n	80061fe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f004 fb5b 	bl	800a8f4 <USB_ReadInterrupts>
 800623e:	4603      	mov	r3, r0
 8006240:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006244:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006248:	d13c      	bne.n	80062c4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800624a:	2301      	movs	r3, #1
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24
 800624e:	e02b      	b.n	80062a8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	015a      	lsls	r2, r3, #5
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	4413      	add	r3, r2
 8006258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006260:	6879      	ldr	r1, [r7, #4]
 8006262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006264:	4613      	mov	r3, r2
 8006266:	00db      	lsls	r3, r3, #3
 8006268:	4413      	add	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	440b      	add	r3, r1
 800626e:	3318      	adds	r3, #24
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d115      	bne.n	80062a2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006276:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006278:	2b00      	cmp	r3, #0
 800627a:	da12      	bge.n	80062a2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800627c:	6879      	ldr	r1, [r7, #4]
 800627e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006280:	4613      	mov	r3, r2
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	440b      	add	r3, r1
 800628a:	3317      	adds	r3, #23
 800628c:	2201      	movs	r2, #1
 800628e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006298:	b2db      	uxtb	r3, r3
 800629a:	4619      	mov	r1, r3
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 faca 	bl	8006836 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	3301      	adds	r3, #1
 80062a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	791b      	ldrb	r3, [r3, #4]
 80062ac:	461a      	mov	r2, r3
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d3cd      	bcc.n	8006250 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695a      	ldr	r2, [r3, #20]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80062c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f004 fb13 	bl	800a8f4 <USB_ReadInterrupts>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062d8:	d156      	bne.n	8006388 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062da:	2301      	movs	r3, #1
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80062de:	e045      	b.n	800636c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	015a      	lsls	r2, r3, #5
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	4413      	add	r3, r2
 80062e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062f0:	6879      	ldr	r1, [r7, #4]
 80062f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f4:	4613      	mov	r3, r2
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	4413      	add	r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	440b      	add	r3, r1
 80062fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d12e      	bne.n	8006366 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006308:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800630a:	2b00      	cmp	r3, #0
 800630c:	da2b      	bge.n	8006366 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800631a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800631e:	429a      	cmp	r2, r3
 8006320:	d121      	bne.n	8006366 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006322:	6879      	ldr	r1, [r7, #4]
 8006324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006326:	4613      	mov	r3, r2
 8006328:	00db      	lsls	r3, r3, #3
 800632a:	4413      	add	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	440b      	add	r3, r1
 8006330:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006334:	2201      	movs	r2, #1
 8006336:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006344:	6a3b      	ldr	r3, [r7, #32]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10a      	bne.n	8006366 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	69fa      	ldr	r2, [r7, #28]
 800635a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800635e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006362:	6053      	str	r3, [r2, #4]
            break;
 8006364:	e008      	b.n	8006378 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	3301      	adds	r3, #1
 800636a:	627b      	str	r3, [r7, #36]	@ 0x24
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	791b      	ldrb	r3, [r3, #4]
 8006370:	461a      	mov	r2, r3
 8006372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006374:	4293      	cmp	r3, r2
 8006376:	d3b3      	bcc.n	80062e0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006386:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f004 fab1 	bl	800a8f4 <USB_ReadInterrupts>
 8006392:	4603      	mov	r3, r0
 8006394:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800639c:	d10a      	bne.n	80063b4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f009 f8e6 	bl	800f570 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	695a      	ldr	r2, [r3, #20]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80063b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4618      	mov	r0, r3
 80063ba:	f004 fa9b 	bl	800a8f4 <USB_ReadInterrupts>
 80063be:	4603      	mov	r3, r0
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d115      	bne.n	80063f4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	f003 0304 	and.w	r3, r3, #4
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f009 f8d6 	bl	800f58c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6859      	ldr	r1, [r3, #4]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	605a      	str	r2, [r3, #4]
 80063f0:	e000      	b.n	80063f4 <HAL_PCD_IRQHandler+0x93c>
      return;
 80063f2:	bf00      	nop
    }
  }
}
 80063f4:	3734      	adds	r7, #52	@ 0x34
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd90      	pop	{r4, r7, pc}

080063fa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b082      	sub	sp, #8
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
 8006402:	460b      	mov	r3, r1
 8006404:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800640c:	2b01      	cmp	r3, #1
 800640e:	d101      	bne.n	8006414 <HAL_PCD_SetAddress+0x1a>
 8006410:	2302      	movs	r3, #2
 8006412:	e012      	b.n	800643a <HAL_PCD_SetAddress+0x40>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	78fa      	ldrb	r2, [r7, #3]
 8006420:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	78fa      	ldrb	r2, [r7, #3]
 8006428:	4611      	mov	r1, r2
 800642a:	4618      	mov	r0, r3
 800642c:	f004 f9fa 	bl	800a824 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3708      	adds	r7, #8
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	4608      	mov	r0, r1
 800644c:	4611      	mov	r1, r2
 800644e:	461a      	mov	r2, r3
 8006450:	4603      	mov	r3, r0
 8006452:	70fb      	strb	r3, [r7, #3]
 8006454:	460b      	mov	r3, r1
 8006456:	803b      	strh	r3, [r7, #0]
 8006458:	4613      	mov	r3, r2
 800645a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800645c:	2300      	movs	r3, #0
 800645e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006460:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006464:	2b00      	cmp	r3, #0
 8006466:	da0f      	bge.n	8006488 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	f003 020f 	and.w	r2, r3, #15
 800646e:	4613      	mov	r3, r2
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	4413      	add	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	3310      	adds	r3, #16
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	4413      	add	r3, r2
 800647c:	3304      	adds	r3, #4
 800647e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2201      	movs	r2, #1
 8006484:	705a      	strb	r2, [r3, #1]
 8006486:	e00f      	b.n	80064a8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006488:	78fb      	ldrb	r3, [r7, #3]
 800648a:	f003 020f 	and.w	r2, r3, #15
 800648e:	4613      	mov	r3, r2
 8006490:	00db      	lsls	r3, r3, #3
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	4413      	add	r3, r2
 800649e:	3304      	adds	r3, #4
 80064a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	f003 030f 	and.w	r3, r3, #15
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80064b4:	883b      	ldrh	r3, [r7, #0]
 80064b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	78ba      	ldrb	r2, [r7, #2]
 80064c2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	785b      	ldrb	r3, [r3, #1]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d004      	beq.n	80064d6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	461a      	mov	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80064d6:	78bb      	ldrb	r3, [r7, #2]
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d102      	bne.n	80064e2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_PCD_EP_Open+0xae>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e00e      	b.n	800650e <HAL_PCD_EP_Open+0xcc>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68f9      	ldr	r1, [r7, #12]
 80064fe:	4618      	mov	r0, r3
 8006500:	f003 fb7a 	bl	8009bf8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800650c:	7afb      	ldrb	r3, [r7, #11]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b084      	sub	sp, #16
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
 800651e:	460b      	mov	r3, r1
 8006520:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006522:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006526:	2b00      	cmp	r3, #0
 8006528:	da0f      	bge.n	800654a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800652a:	78fb      	ldrb	r3, [r7, #3]
 800652c:	f003 020f 	and.w	r2, r3, #15
 8006530:	4613      	mov	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	4413      	add	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	3310      	adds	r3, #16
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	4413      	add	r3, r2
 800653e:	3304      	adds	r3, #4
 8006540:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	705a      	strb	r2, [r3, #1]
 8006548:	e00f      	b.n	800656a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800654a:	78fb      	ldrb	r3, [r7, #3]
 800654c:	f003 020f 	and.w	r2, r3, #15
 8006550:	4613      	mov	r3, r2
 8006552:	00db      	lsls	r3, r3, #3
 8006554:	4413      	add	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	4413      	add	r3, r2
 8006560:	3304      	adds	r3, #4
 8006562:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800656a:	78fb      	ldrb	r3, [r7, #3]
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	b2da      	uxtb	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_PCD_EP_Close+0x6e>
 8006580:	2302      	movs	r3, #2
 8006582:	e00e      	b.n	80065a2 <HAL_PCD_EP_Close+0x8c>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68f9      	ldr	r1, [r7, #12]
 8006592:	4618      	mov	r0, r3
 8006594:	f003 fbb8 	bl	8009d08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b086      	sub	sp, #24
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	607a      	str	r2, [r7, #4]
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	460b      	mov	r3, r1
 80065b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065ba:	7afb      	ldrb	r3, [r7, #11]
 80065bc:	f003 020f 	and.w	r2, r3, #15
 80065c0:	4613      	mov	r3, r2
 80065c2:	00db      	lsls	r3, r3, #3
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	3304      	adds	r3, #4
 80065d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	2200      	movs	r2, #0
 80065e4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	2200      	movs	r2, #0
 80065ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065ec:	7afb      	ldrb	r3, [r7, #11]
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	799b      	ldrb	r3, [r3, #6]
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d102      	bne.n	8006606 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6818      	ldr	r0, [r3, #0]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	799b      	ldrb	r3, [r3, #6]
 800660e:	461a      	mov	r2, r3
 8006610:	6979      	ldr	r1, [r7, #20]
 8006612:	f003 fc55 	bl	8009ec0 <USB_EPStartXfer>

  return HAL_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	3718      	adds	r7, #24
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800662c:	78fb      	ldrb	r3, [r7, #3]
 800662e:	f003 020f 	and.w	r2, r3, #15
 8006632:	6879      	ldr	r1, [r7, #4]
 8006634:	4613      	mov	r3, r2
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	4413      	add	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	440b      	add	r3, r1
 800663e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006642:	681b      	ldr	r3, [r3, #0]
}
 8006644:	4618      	mov	r0, r3
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	607a      	str	r2, [r7, #4]
 800665a:	603b      	str	r3, [r7, #0]
 800665c:	460b      	mov	r3, r1
 800665e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006660:	7afb      	ldrb	r3, [r7, #11]
 8006662:	f003 020f 	and.w	r2, r3, #15
 8006666:	4613      	mov	r3, r2
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	4413      	add	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	3310      	adds	r3, #16
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4413      	add	r3, r2
 8006674:	3304      	adds	r3, #4
 8006676:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	2200      	movs	r2, #0
 8006688:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	2201      	movs	r2, #1
 800668e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006690:	7afb      	ldrb	r3, [r7, #11]
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	b2da      	uxtb	r2, r3
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	799b      	ldrb	r3, [r3, #6]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d102      	bne.n	80066aa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6818      	ldr	r0, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	799b      	ldrb	r3, [r3, #6]
 80066b2:	461a      	mov	r2, r3
 80066b4:	6979      	ldr	r1, [r7, #20]
 80066b6:	f003 fc03 	bl	8009ec0 <USB_EPStartXfer>

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	460b      	mov	r3, r1
 80066ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80066d0:	78fb      	ldrb	r3, [r7, #3]
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	7912      	ldrb	r2, [r2, #4]
 80066da:	4293      	cmp	r3, r2
 80066dc:	d901      	bls.n	80066e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e04f      	b.n	8006782 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da0f      	bge.n	800670a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	f003 020f 	and.w	r2, r3, #15
 80066f0:	4613      	mov	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	4413      	add	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	3310      	adds	r3, #16
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	4413      	add	r3, r2
 80066fe:	3304      	adds	r3, #4
 8006700:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2201      	movs	r2, #1
 8006706:	705a      	strb	r2, [r3, #1]
 8006708:	e00d      	b.n	8006726 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800670a:	78fa      	ldrb	r2, [r7, #3]
 800670c:	4613      	mov	r3, r2
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4413      	add	r3, r2
 800671c:	3304      	adds	r3, #4
 800671e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2201      	movs	r2, #1
 800672a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800672c:	78fb      	ldrb	r3, [r7, #3]
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	b2da      	uxtb	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800673e:	2b01      	cmp	r3, #1
 8006740:	d101      	bne.n	8006746 <HAL_PCD_EP_SetStall+0x82>
 8006742:	2302      	movs	r3, #2
 8006744:	e01d      	b.n	8006782 <HAL_PCD_EP_SetStall+0xbe>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68f9      	ldr	r1, [r7, #12]
 8006754:	4618      	mov	r0, r3
 8006756:	f003 ff91 	bl	800a67c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800675a:	78fb      	ldrb	r3, [r7, #3]
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	2b00      	cmp	r3, #0
 8006762:	d109      	bne.n	8006778 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	7999      	ldrb	r1, [r3, #6]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006772:	461a      	mov	r2, r3
 8006774:	f004 f982 	bl	800aa7c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b084      	sub	sp, #16
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
 8006792:	460b      	mov	r3, r1
 8006794:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006796:	78fb      	ldrb	r3, [r7, #3]
 8006798:	f003 030f 	and.w	r3, r3, #15
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	7912      	ldrb	r2, [r2, #4]
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d901      	bls.n	80067a8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e042      	b.n	800682e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80067a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	da0f      	bge.n	80067d0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067b0:	78fb      	ldrb	r3, [r7, #3]
 80067b2:	f003 020f 	and.w	r2, r3, #15
 80067b6:	4613      	mov	r3, r2
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	4413      	add	r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	3310      	adds	r3, #16
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	4413      	add	r3, r2
 80067c4:	3304      	adds	r3, #4
 80067c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2201      	movs	r2, #1
 80067cc:	705a      	strb	r2, [r3, #1]
 80067ce:	e00f      	b.n	80067f0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067d0:	78fb      	ldrb	r3, [r7, #3]
 80067d2:	f003 020f 	and.w	r2, r3, #15
 80067d6:	4613      	mov	r3, r2
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	4413      	add	r3, r2
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	4413      	add	r3, r2
 80067e6:	3304      	adds	r3, #4
 80067e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067f6:	78fb      	ldrb	r3, [r7, #3]
 80067f8:	f003 030f 	and.w	r3, r3, #15
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_PCD_EP_ClrStall+0x86>
 800680c:	2302      	movs	r3, #2
 800680e:	e00e      	b.n	800682e <HAL_PCD_EP_ClrStall+0xa4>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68f9      	ldr	r1, [r7, #12]
 800681e:	4618      	mov	r0, r3
 8006820:	f003 ff9a 	bl	800a758 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b084      	sub	sp, #16
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	460b      	mov	r3, r1
 8006840:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006842:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006846:	2b00      	cmp	r3, #0
 8006848:	da0c      	bge.n	8006864 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800684a:	78fb      	ldrb	r3, [r7, #3]
 800684c:	f003 020f 	and.w	r2, r3, #15
 8006850:	4613      	mov	r3, r2
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	4413      	add	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	3310      	adds	r3, #16
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	4413      	add	r3, r2
 800685e:	3304      	adds	r3, #4
 8006860:	60fb      	str	r3, [r7, #12]
 8006862:	e00c      	b.n	800687e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006864:	78fb      	ldrb	r3, [r7, #3]
 8006866:	f003 020f 	and.w	r2, r3, #15
 800686a:	4613      	mov	r3, r2
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	4413      	add	r3, r2
 800687a:	3304      	adds	r3, #4
 800687c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68f9      	ldr	r1, [r7, #12]
 8006884:	4618      	mov	r0, r3
 8006886:	f003 fdb9 	bl	800a3fc <USB_EPStopXfer>
 800688a:	4603      	mov	r3, r0
 800688c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800688e:	7afb      	ldrb	r3, [r7, #11]
}
 8006890:	4618      	mov	r0, r3
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b08a      	sub	sp, #40	@ 0x28
 800689c:	af02      	add	r7, sp, #8
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	4613      	mov	r3, r2
 80068b0:	00db      	lsls	r3, r3, #3
 80068b2:	4413      	add	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	3310      	adds	r3, #16
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	4413      	add	r3, r2
 80068bc:	3304      	adds	r3, #4
 80068be:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	695a      	ldr	r2, [r3, #20]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d901      	bls.n	80068d0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e06b      	b.n	80069a8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	691a      	ldr	r2, [r3, #16]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	69fa      	ldr	r2, [r7, #28]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d902      	bls.n	80068ec <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	3303      	adds	r3, #3
 80068f0:	089b      	lsrs	r3, r3, #2
 80068f2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068f4:	e02a      	b.n	800694c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	691a      	ldr	r2, [r3, #16]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	695b      	ldr	r3, [r3, #20]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	69fa      	ldr	r2, [r7, #28]
 8006908:	429a      	cmp	r2, r3
 800690a:	d902      	bls.n	8006912 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	3303      	adds	r3, #3
 8006916:	089b      	lsrs	r3, r3, #2
 8006918:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	68d9      	ldr	r1, [r3, #12]
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	b2da      	uxtb	r2, r3
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	4603      	mov	r3, r0
 800692e:	6978      	ldr	r0, [r7, #20]
 8006930:	f003 fe0e 	bl	800a550 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	68da      	ldr	r2, [r3, #12]
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	441a      	add	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	695a      	ldr	r2, [r3, #20]
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	441a      	add	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	015a      	lsls	r2, r3, #5
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	4413      	add	r3, r2
 8006954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	429a      	cmp	r2, r3
 8006960:	d809      	bhi.n	8006976 <PCD_WriteEmptyTxFifo+0xde>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	695a      	ldr	r2, [r3, #20]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800696a:	429a      	cmp	r2, r3
 800696c:	d203      	bcs.n	8006976 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1bf      	bne.n	80068f6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	691a      	ldr	r2, [r3, #16]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	429a      	cmp	r2, r3
 8006980:	d811      	bhi.n	80069a6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	f003 030f 	and.w	r3, r3, #15
 8006988:	2201      	movs	r2, #1
 800698a:	fa02 f303 	lsl.w	r3, r2, r3
 800698e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	43db      	mvns	r3, r3
 800699c:	6939      	ldr	r1, [r7, #16]
 800699e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069a2:	4013      	ands	r3, r2
 80069a4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3720      	adds	r7, #32
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	333c      	adds	r3, #60	@ 0x3c
 80069c8:	3304      	adds	r3, #4
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	015a      	lsls	r2, r3, #5
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	4413      	add	r3, r2
 80069d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	799b      	ldrb	r3, [r3, #6]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d17b      	bne.n	8006ade <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d015      	beq.n	8006a1c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	4a61      	ldr	r2, [pc, #388]	@ (8006b78 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	f240 80b9 	bls.w	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 80b3 	beq.w	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	015a      	lsls	r2, r3, #5
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a12:	461a      	mov	r2, r3
 8006a14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a18:	6093      	str	r3, [r2, #8]
 8006a1a:	e0a7      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f003 0320 	and.w	r3, r3, #32
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d009      	beq.n	8006a3a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	015a      	lsls	r2, r3, #5
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a32:	461a      	mov	r2, r3
 8006a34:	2320      	movs	r3, #32
 8006a36:	6093      	str	r3, [r2, #8]
 8006a38:	e098      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f040 8093 	bne.w	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	4a4b      	ldr	r2, [pc, #300]	@ (8006b78 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d90f      	bls.n	8006a6e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00a      	beq.n	8006a6e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a64:	461a      	mov	r2, r3
 8006a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a6a:	6093      	str	r3, [r2, #8]
 8006a6c:	e07e      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	4613      	mov	r3, r2
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	4413      	add	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	4413      	add	r3, r2
 8006a80:	3304      	adds	r3, #4
 8006a82:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6a1a      	ldr	r2, [r3, #32]
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	0159      	lsls	r1, r3, #5
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	440b      	add	r3, r1
 8006a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a9a:	1ad2      	subs	r2, r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d114      	bne.n	8006ad0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d109      	bne.n	8006ac2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6818      	ldr	r0, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ab8:	461a      	mov	r2, r3
 8006aba:	2101      	movs	r1, #1
 8006abc:	f003 ffde 	bl	800aa7c <USB_EP0_OutStart>
 8006ac0:	e006      	b.n	8006ad0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	68da      	ldr	r2, [r3, #12]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	441a      	add	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f008 fc90 	bl	800f3fc <HAL_PCD_DataOutStageCallback>
 8006adc:	e046      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	4a26      	ldr	r2, [pc, #152]	@ (8006b7c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d124      	bne.n	8006b30 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00a      	beq.n	8006b06 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	015a      	lsls	r2, r3, #5
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	4413      	add	r3, r2
 8006af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006afc:	461a      	mov	r2, r3
 8006afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b02:	6093      	str	r3, [r2, #8]
 8006b04:	e032      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	f003 0320 	and.w	r3, r3, #32
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d008      	beq.n	8006b22 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	2320      	movs	r3, #32
 8006b20:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	4619      	mov	r1, r3
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f008 fc67 	bl	800f3fc <HAL_PCD_DataOutStageCallback>
 8006b2e:	e01d      	b.n	8006b6c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d114      	bne.n	8006b60 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	00db      	lsls	r3, r3, #3
 8006b3e:	4413      	add	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	440b      	add	r3, r1
 8006b44:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d108      	bne.n	8006b60 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b58:	461a      	mov	r2, r3
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	f003 ff8e 	bl	800aa7c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	4619      	mov	r1, r3
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f008 fc48 	bl	800f3fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3720      	adds	r7, #32
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	4f54300a 	.word	0x4f54300a
 8006b7c:	4f54310a 	.word	0x4f54310a

08006b80 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b086      	sub	sp, #24
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	333c      	adds	r3, #60	@ 0x3c
 8006b98:	3304      	adds	r3, #4
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	015a      	lsls	r2, r3, #5
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4a15      	ldr	r2, [pc, #84]	@ (8006c08 <PCD_EP_OutSetupPacket_int+0x88>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d90e      	bls.n	8006bd4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d009      	beq.n	8006bd4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	015a      	lsls	r2, r3, #5
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bcc:	461a      	mov	r2, r3
 8006bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bd2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f008 fbff 	bl	800f3d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8006c08 <PCD_EP_OutSetupPacket_int+0x88>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d90c      	bls.n	8006bfc <PCD_EP_OutSetupPacket_int+0x7c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	799b      	ldrb	r3, [r3, #6]
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d108      	bne.n	8006bfc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6818      	ldr	r0, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	f003 ff40 	bl	800aa7c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	4f54300a 	.word	0x4f54300a

08006c0c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	460b      	mov	r3, r1
 8006c16:	70fb      	strb	r3, [r7, #3]
 8006c18:	4613      	mov	r3, r2
 8006c1a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c22:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006c24:	78fb      	ldrb	r3, [r7, #3]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d107      	bne.n	8006c3a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006c2a:	883b      	ldrh	r3, [r7, #0]
 8006c2c:	0419      	lsls	r1, r3, #16
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	430a      	orrs	r2, r1
 8006c36:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c38:	e028      	b.n	8006c8c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c40:	0c1b      	lsrs	r3, r3, #16
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	4413      	add	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c48:	2300      	movs	r3, #0
 8006c4a:	73fb      	strb	r3, [r7, #15]
 8006c4c:	e00d      	b.n	8006c6a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
 8006c54:	3340      	adds	r3, #64	@ 0x40
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4413      	add	r3, r2
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	0c1b      	lsrs	r3, r3, #16
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	4413      	add	r3, r2
 8006c62:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c64:	7bfb      	ldrb	r3, [r7, #15]
 8006c66:	3301      	adds	r3, #1
 8006c68:	73fb      	strb	r3, [r7, #15]
 8006c6a:	7bfa      	ldrb	r2, [r7, #15]
 8006c6c:	78fb      	ldrb	r3, [r7, #3]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d3ec      	bcc.n	8006c4e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006c74:	883b      	ldrh	r3, [r7, #0]
 8006c76:	0418      	lsls	r0, r3, #16
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6819      	ldr	r1, [r3, #0]
 8006c7c:	78fb      	ldrb	r3, [r7, #3]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	68ba      	ldr	r2, [r7, #8]
 8006c82:	4302      	orrs	r2, r0
 8006c84:	3340      	adds	r3, #64	@ 0x40
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	440b      	add	r3, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b083      	sub	sp, #12
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	887a      	ldrh	r2, [r7, #2]
 8006cac:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006cae:	2300      	movs	r3, #0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e267      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d075      	beq.n	8006dde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cf2:	4b88      	ldr	r3, [pc, #544]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 030c 	and.w	r3, r3, #12
 8006cfa:	2b04      	cmp	r3, #4
 8006cfc:	d00c      	beq.n	8006d18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cfe:	4b85      	ldr	r3, [pc, #532]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006d06:	2b08      	cmp	r3, #8
 8006d08:	d112      	bne.n	8006d30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d0a:	4b82      	ldr	r3, [pc, #520]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d16:	d10b      	bne.n	8006d30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d18:	4b7e      	ldr	r3, [pc, #504]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d05b      	beq.n	8006ddc <HAL_RCC_OscConfig+0x108>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d157      	bne.n	8006ddc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e242      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d38:	d106      	bne.n	8006d48 <HAL_RCC_OscConfig+0x74>
 8006d3a:	4b76      	ldr	r3, [pc, #472]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a75      	ldr	r2, [pc, #468]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d44:	6013      	str	r3, [r2, #0]
 8006d46:	e01d      	b.n	8006d84 <HAL_RCC_OscConfig+0xb0>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d50:	d10c      	bne.n	8006d6c <HAL_RCC_OscConfig+0x98>
 8006d52:	4b70      	ldr	r3, [pc, #448]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a6f      	ldr	r2, [pc, #444]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	4b6d      	ldr	r3, [pc, #436]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a6c      	ldr	r2, [pc, #432]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d68:	6013      	str	r3, [r2, #0]
 8006d6a:	e00b      	b.n	8006d84 <HAL_RCC_OscConfig+0xb0>
 8006d6c:	4b69      	ldr	r3, [pc, #420]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a68      	ldr	r2, [pc, #416]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d76:	6013      	str	r3, [r2, #0]
 8006d78:	4b66      	ldr	r3, [pc, #408]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a65      	ldr	r2, [pc, #404]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006d7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d013      	beq.n	8006db4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d8c:	f7fd fec6 	bl	8004b1c <HAL_GetTick>
 8006d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d92:	e008      	b.n	8006da6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d94:	f7fd fec2 	bl	8004b1c <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b64      	cmp	r3, #100	@ 0x64
 8006da0:	d901      	bls.n	8006da6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e207      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006da6:	4b5b      	ldr	r3, [pc, #364]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d0f0      	beq.n	8006d94 <HAL_RCC_OscConfig+0xc0>
 8006db2:	e014      	b.n	8006dde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006db4:	f7fd feb2 	bl	8004b1c <HAL_GetTick>
 8006db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dba:	e008      	b.n	8006dce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dbc:	f7fd feae 	bl	8004b1c <HAL_GetTick>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	2b64      	cmp	r3, #100	@ 0x64
 8006dc8:	d901      	bls.n	8006dce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e1f3      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dce:	4b51      	ldr	r3, [pc, #324]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1f0      	bne.n	8006dbc <HAL_RCC_OscConfig+0xe8>
 8006dda:	e000      	b.n	8006dde <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0302 	and.w	r3, r3, #2
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d063      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006dea:	4b4a      	ldr	r3, [pc, #296]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 030c 	and.w	r3, r3, #12
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00b      	beq.n	8006e0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006df6:	4b47      	ldr	r3, [pc, #284]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006dfe:	2b08      	cmp	r3, #8
 8006e00:	d11c      	bne.n	8006e3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e02:	4b44      	ldr	r3, [pc, #272]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d116      	bne.n	8006e3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e0e:	4b41      	ldr	r3, [pc, #260]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0302 	and.w	r3, r3, #2
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d005      	beq.n	8006e26 <HAL_RCC_OscConfig+0x152>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d001      	beq.n	8006e26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e1c7      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e26:	4b3b      	ldr	r3, [pc, #236]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	00db      	lsls	r3, r3, #3
 8006e34:	4937      	ldr	r1, [pc, #220]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e3a:	e03a      	b.n	8006eb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d020      	beq.n	8006e86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e44:	4b34      	ldr	r3, [pc, #208]	@ (8006f18 <HAL_RCC_OscConfig+0x244>)
 8006e46:	2201      	movs	r2, #1
 8006e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e4a:	f7fd fe67 	bl	8004b1c <HAL_GetTick>
 8006e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e50:	e008      	b.n	8006e64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e52:	f7fd fe63 	bl	8004b1c <HAL_GetTick>
 8006e56:	4602      	mov	r2, r0
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	1ad3      	subs	r3, r2, r3
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d901      	bls.n	8006e64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e1a8      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e64:	4b2b      	ldr	r3, [pc, #172]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d0f0      	beq.n	8006e52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e70:	4b28      	ldr	r3, [pc, #160]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	00db      	lsls	r3, r3, #3
 8006e7e:	4925      	ldr	r1, [pc, #148]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006e80:	4313      	orrs	r3, r2
 8006e82:	600b      	str	r3, [r1, #0]
 8006e84:	e015      	b.n	8006eb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e86:	4b24      	ldr	r3, [pc, #144]	@ (8006f18 <HAL_RCC_OscConfig+0x244>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e8c:	f7fd fe46 	bl	8004b1c <HAL_GetTick>
 8006e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e92:	e008      	b.n	8006ea6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e94:	f7fd fe42 	bl	8004b1c <HAL_GetTick>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	1ad3      	subs	r3, r2, r3
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d901      	bls.n	8006ea6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e187      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1f0      	bne.n	8006e94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0308 	and.w	r3, r3, #8
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d036      	beq.n	8006f2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d016      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ec6:	4b15      	ldr	r3, [pc, #84]	@ (8006f1c <HAL_RCC_OscConfig+0x248>)
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ecc:	f7fd fe26 	bl	8004b1c <HAL_GetTick>
 8006ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ed2:	e008      	b.n	8006ee6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ed4:	f7fd fe22 	bl	8004b1c <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d901      	bls.n	8006ee6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e167      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f14 <HAL_RCC_OscConfig+0x240>)
 8006ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eea:	f003 0302 	and.w	r3, r3, #2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0f0      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x200>
 8006ef2:	e01b      	b.n	8006f2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ef4:	4b09      	ldr	r3, [pc, #36]	@ (8006f1c <HAL_RCC_OscConfig+0x248>)
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006efa:	f7fd fe0f 	bl	8004b1c <HAL_GetTick>
 8006efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f00:	e00e      	b.n	8006f20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f02:	f7fd fe0b 	bl	8004b1c <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d907      	bls.n	8006f20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e150      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
 8006f14:	40023800 	.word	0x40023800
 8006f18:	42470000 	.word	0x42470000
 8006f1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f20:	4b88      	ldr	r3, [pc, #544]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f24:	f003 0302 	and.w	r3, r3, #2
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1ea      	bne.n	8006f02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0304 	and.w	r3, r3, #4
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 8097 	beq.w	8007068 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f3e:	4b81      	ldr	r3, [pc, #516]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10f      	bne.n	8006f6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60bb      	str	r3, [r7, #8]
 8006f4e:	4b7d      	ldr	r3, [pc, #500]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f52:	4a7c      	ldr	r2, [pc, #496]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006f54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f5a:	4b7a      	ldr	r3, [pc, #488]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f62:	60bb      	str	r3, [r7, #8]
 8006f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f66:	2301      	movs	r3, #1
 8006f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f6a:	4b77      	ldr	r3, [pc, #476]	@ (8007148 <HAL_RCC_OscConfig+0x474>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d118      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f76:	4b74      	ldr	r3, [pc, #464]	@ (8007148 <HAL_RCC_OscConfig+0x474>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a73      	ldr	r2, [pc, #460]	@ (8007148 <HAL_RCC_OscConfig+0x474>)
 8006f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f82:	f7fd fdcb 	bl	8004b1c <HAL_GetTick>
 8006f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f88:	e008      	b.n	8006f9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f8a:	f7fd fdc7 	bl	8004b1c <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d901      	bls.n	8006f9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	e10c      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f9c:	4b6a      	ldr	r3, [pc, #424]	@ (8007148 <HAL_RCC_OscConfig+0x474>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d0f0      	beq.n	8006f8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d106      	bne.n	8006fbe <HAL_RCC_OscConfig+0x2ea>
 8006fb0:	4b64      	ldr	r3, [pc, #400]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb4:	4a63      	ldr	r2, [pc, #396]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fb6:	f043 0301 	orr.w	r3, r3, #1
 8006fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fbc:	e01c      	b.n	8006ff8 <HAL_RCC_OscConfig+0x324>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b05      	cmp	r3, #5
 8006fc4:	d10c      	bne.n	8006fe0 <HAL_RCC_OscConfig+0x30c>
 8006fc6:	4b5f      	ldr	r3, [pc, #380]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fca:	4a5e      	ldr	r2, [pc, #376]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fcc:	f043 0304 	orr.w	r3, r3, #4
 8006fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd6:	4a5b      	ldr	r2, [pc, #364]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fd8:	f043 0301 	orr.w	r3, r3, #1
 8006fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fde:	e00b      	b.n	8006ff8 <HAL_RCC_OscConfig+0x324>
 8006fe0:	4b58      	ldr	r3, [pc, #352]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe4:	4a57      	ldr	r2, [pc, #348]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fe6:	f023 0301 	bic.w	r3, r3, #1
 8006fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fec:	4b55      	ldr	r3, [pc, #340]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ff0:	4a54      	ldr	r2, [pc, #336]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8006ff2:	f023 0304 	bic.w	r3, r3, #4
 8006ff6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d015      	beq.n	800702c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007000:	f7fd fd8c 	bl	8004b1c <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007006:	e00a      	b.n	800701e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007008:	f7fd fd88 	bl	8004b1c <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007016:	4293      	cmp	r3, r2
 8007018:	d901      	bls.n	800701e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800701a:	2303      	movs	r3, #3
 800701c:	e0cb      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800701e:	4b49      	ldr	r3, [pc, #292]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8007020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007022:	f003 0302 	and.w	r3, r3, #2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d0ee      	beq.n	8007008 <HAL_RCC_OscConfig+0x334>
 800702a:	e014      	b.n	8007056 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800702c:	f7fd fd76 	bl	8004b1c <HAL_GetTick>
 8007030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007032:	e00a      	b.n	800704a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007034:	f7fd fd72 	bl	8004b1c <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007042:	4293      	cmp	r3, r2
 8007044:	d901      	bls.n	800704a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e0b5      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800704a:	4b3e      	ldr	r3, [pc, #248]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 800704c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1ee      	bne.n	8007034 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007056:	7dfb      	ldrb	r3, [r7, #23]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d105      	bne.n	8007068 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800705c:	4b39      	ldr	r3, [pc, #228]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 800705e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007060:	4a38      	ldr	r2, [pc, #224]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8007062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007066:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 80a1 	beq.w	80071b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007072:	4b34      	ldr	r3, [pc, #208]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 030c 	and.w	r3, r3, #12
 800707a:	2b08      	cmp	r3, #8
 800707c:	d05c      	beq.n	8007138 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	2b02      	cmp	r3, #2
 8007084:	d141      	bne.n	800710a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007086:	4b31      	ldr	r3, [pc, #196]	@ (800714c <HAL_RCC_OscConfig+0x478>)
 8007088:	2200      	movs	r2, #0
 800708a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800708c:	f7fd fd46 	bl	8004b1c <HAL_GetTick>
 8007090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007092:	e008      	b.n	80070a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007094:	f7fd fd42 	bl	8004b1c <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d901      	bls.n	80070a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e087      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070a6:	4b27      	ldr	r3, [pc, #156]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1f0      	bne.n	8007094 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	69da      	ldr	r2, [r3, #28]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c0:	019b      	lsls	r3, r3, #6
 80070c2:	431a      	orrs	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c8:	085b      	lsrs	r3, r3, #1
 80070ca:	3b01      	subs	r3, #1
 80070cc:	041b      	lsls	r3, r3, #16
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d4:	061b      	lsls	r3, r3, #24
 80070d6:	491b      	ldr	r1, [pc, #108]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070dc:	4b1b      	ldr	r3, [pc, #108]	@ (800714c <HAL_RCC_OscConfig+0x478>)
 80070de:	2201      	movs	r2, #1
 80070e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070e2:	f7fd fd1b 	bl	8004b1c <HAL_GetTick>
 80070e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070e8:	e008      	b.n	80070fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070ea:	f7fd fd17 	bl	8004b1c <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d901      	bls.n	80070fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	e05c      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070fc:	4b11      	ldr	r3, [pc, #68]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d0f0      	beq.n	80070ea <HAL_RCC_OscConfig+0x416>
 8007108:	e054      	b.n	80071b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800710a:	4b10      	ldr	r3, [pc, #64]	@ (800714c <HAL_RCC_OscConfig+0x478>)
 800710c:	2200      	movs	r2, #0
 800710e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007110:	f7fd fd04 	bl	8004b1c <HAL_GetTick>
 8007114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007116:	e008      	b.n	800712a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007118:	f7fd fd00 	bl	8004b1c <HAL_GetTick>
 800711c:	4602      	mov	r2, r0
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	2b02      	cmp	r3, #2
 8007124:	d901      	bls.n	800712a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007126:	2303      	movs	r3, #3
 8007128:	e045      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800712a:	4b06      	ldr	r3, [pc, #24]	@ (8007144 <HAL_RCC_OscConfig+0x470>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1f0      	bne.n	8007118 <HAL_RCC_OscConfig+0x444>
 8007136:	e03d      	b.n	80071b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d107      	bne.n	8007150 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e038      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
 8007144:	40023800 	.word	0x40023800
 8007148:	40007000 	.word	0x40007000
 800714c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007150:	4b1b      	ldr	r3, [pc, #108]	@ (80071c0 <HAL_RCC_OscConfig+0x4ec>)
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d028      	beq.n	80071b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007168:	429a      	cmp	r2, r3
 800716a:	d121      	bne.n	80071b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007176:	429a      	cmp	r2, r3
 8007178:	d11a      	bne.n	80071b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007180:	4013      	ands	r3, r2
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007186:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007188:	4293      	cmp	r3, r2
 800718a:	d111      	bne.n	80071b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007196:	085b      	lsrs	r3, r3, #1
 8007198:	3b01      	subs	r3, #1
 800719a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800719c:	429a      	cmp	r2, r3
 800719e:	d107      	bne.n	80071b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d001      	beq.n	80071b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e000      	b.n	80071b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	40023800 	.word	0x40023800

080071c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e0cc      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071d8:	4b68      	ldr	r3, [pc, #416]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d90c      	bls.n	8007200 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071e6:	4b65      	ldr	r3, [pc, #404]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	b2d2      	uxtb	r2, r2
 80071ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071ee:	4b63      	ldr	r3, [pc, #396]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	683a      	ldr	r2, [r7, #0]
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d001      	beq.n	8007200 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e0b8      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d020      	beq.n	800724e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0304 	and.w	r3, r3, #4
 8007214:	2b00      	cmp	r3, #0
 8007216:	d005      	beq.n	8007224 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007218:	4b59      	ldr	r3, [pc, #356]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	4a58      	ldr	r2, [pc, #352]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 800721e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007222:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 0308 	and.w	r3, r3, #8
 800722c:	2b00      	cmp	r3, #0
 800722e:	d005      	beq.n	800723c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007230:	4b53      	ldr	r3, [pc, #332]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	4a52      	ldr	r2, [pc, #328]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007236:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800723a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800723c:	4b50      	ldr	r3, [pc, #320]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	494d      	ldr	r1, [pc, #308]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 800724a:	4313      	orrs	r3, r2
 800724c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0301 	and.w	r3, r3, #1
 8007256:	2b00      	cmp	r3, #0
 8007258:	d044      	beq.n	80072e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d107      	bne.n	8007272 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007262:	4b47      	ldr	r3, [pc, #284]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d119      	bne.n	80072a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e07f      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	2b02      	cmp	r3, #2
 8007278:	d003      	beq.n	8007282 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800727e:	2b03      	cmp	r3, #3
 8007280:	d107      	bne.n	8007292 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007282:	4b3f      	ldr	r3, [pc, #252]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d109      	bne.n	80072a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e06f      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007292:	4b3b      	ldr	r3, [pc, #236]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e067      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072a2:	4b37      	ldr	r3, [pc, #220]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f023 0203 	bic.w	r2, r3, #3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	4934      	ldr	r1, [pc, #208]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072b4:	f7fd fc32 	bl	8004b1c <HAL_GetTick>
 80072b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ba:	e00a      	b.n	80072d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072bc:	f7fd fc2e 	bl	8004b1c <HAL_GetTick>
 80072c0:	4602      	mov	r2, r0
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	1ad3      	subs	r3, r2, r3
 80072c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e04f      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 020c 	and.w	r2, r3, #12
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d1eb      	bne.n	80072bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072e4:	4b25      	ldr	r3, [pc, #148]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d20c      	bcs.n	800730c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072f2:	4b22      	ldr	r3, [pc, #136]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80072f4:	683a      	ldr	r2, [r7, #0]
 80072f6:	b2d2      	uxtb	r2, r2
 80072f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072fa:	4b20      	ldr	r3, [pc, #128]	@ (800737c <HAL_RCC_ClockConfig+0x1b8>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	683a      	ldr	r2, [r7, #0]
 8007304:	429a      	cmp	r2, r3
 8007306:	d001      	beq.n	800730c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e032      	b.n	8007372 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0304 	and.w	r3, r3, #4
 8007314:	2b00      	cmp	r3, #0
 8007316:	d008      	beq.n	800732a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007318:	4b19      	ldr	r3, [pc, #100]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	4916      	ldr	r1, [pc, #88]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007326:	4313      	orrs	r3, r2
 8007328:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b00      	cmp	r3, #0
 8007334:	d009      	beq.n	800734a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007336:	4b12      	ldr	r3, [pc, #72]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	00db      	lsls	r3, r3, #3
 8007344:	490e      	ldr	r1, [pc, #56]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007346:	4313      	orrs	r3, r2
 8007348:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800734a:	f000 f821 	bl	8007390 <HAL_RCC_GetSysClockFreq>
 800734e:	4602      	mov	r2, r0
 8007350:	4b0b      	ldr	r3, [pc, #44]	@ (8007380 <HAL_RCC_ClockConfig+0x1bc>)
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	091b      	lsrs	r3, r3, #4
 8007356:	f003 030f 	and.w	r3, r3, #15
 800735a:	490a      	ldr	r1, [pc, #40]	@ (8007384 <HAL_RCC_ClockConfig+0x1c0>)
 800735c:	5ccb      	ldrb	r3, [r1, r3]
 800735e:	fa22 f303 	lsr.w	r3, r2, r3
 8007362:	4a09      	ldr	r2, [pc, #36]	@ (8007388 <HAL_RCC_ClockConfig+0x1c4>)
 8007364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007366:	4b09      	ldr	r3, [pc, #36]	@ (800738c <HAL_RCC_ClockConfig+0x1c8>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4618      	mov	r0, r3
 800736c:	f7fd fb92 	bl	8004a94 <HAL_InitTick>

  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	40023c00 	.word	0x40023c00
 8007380:	40023800 	.word	0x40023800
 8007384:	080106b4 	.word	0x080106b4
 8007388:	20000004 	.word	0x20000004
 800738c:	20000030 	.word	0x20000030

08007390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007394:	b090      	sub	sp, #64	@ 0x40
 8007396:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80073a4:	2300      	movs	r3, #0
 80073a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073a8:	4b59      	ldr	r3, [pc, #356]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 030c 	and.w	r3, r3, #12
 80073b0:	2b08      	cmp	r3, #8
 80073b2:	d00d      	beq.n	80073d0 <HAL_RCC_GetSysClockFreq+0x40>
 80073b4:	2b08      	cmp	r3, #8
 80073b6:	f200 80a1 	bhi.w	80074fc <HAL_RCC_GetSysClockFreq+0x16c>
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d002      	beq.n	80073c4 <HAL_RCC_GetSysClockFreq+0x34>
 80073be:	2b04      	cmp	r3, #4
 80073c0:	d003      	beq.n	80073ca <HAL_RCC_GetSysClockFreq+0x3a>
 80073c2:	e09b      	b.n	80074fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073c4:	4b53      	ldr	r3, [pc, #332]	@ (8007514 <HAL_RCC_GetSysClockFreq+0x184>)
 80073c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073c8:	e09b      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073ca:	4b53      	ldr	r3, [pc, #332]	@ (8007518 <HAL_RCC_GetSysClockFreq+0x188>)
 80073cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073ce:	e098      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073d0:	4b4f      	ldr	r3, [pc, #316]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073da:	4b4d      	ldr	r3, [pc, #308]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d028      	beq.n	8007438 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073e6:	4b4a      	ldr	r3, [pc, #296]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	099b      	lsrs	r3, r3, #6
 80073ec:	2200      	movs	r2, #0
 80073ee:	623b      	str	r3, [r7, #32]
 80073f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80073f2:	6a3b      	ldr	r3, [r7, #32]
 80073f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80073f8:	2100      	movs	r1, #0
 80073fa:	4b47      	ldr	r3, [pc, #284]	@ (8007518 <HAL_RCC_GetSysClockFreq+0x188>)
 80073fc:	fb03 f201 	mul.w	r2, r3, r1
 8007400:	2300      	movs	r3, #0
 8007402:	fb00 f303 	mul.w	r3, r0, r3
 8007406:	4413      	add	r3, r2
 8007408:	4a43      	ldr	r2, [pc, #268]	@ (8007518 <HAL_RCC_GetSysClockFreq+0x188>)
 800740a:	fba0 1202 	umull	r1, r2, r0, r2
 800740e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007410:	460a      	mov	r2, r1
 8007412:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007414:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007416:	4413      	add	r3, r2
 8007418:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800741a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741c:	2200      	movs	r2, #0
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	61fa      	str	r2, [r7, #28]
 8007422:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007426:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800742a:	f7f8 ff31 	bl	8000290 <__aeabi_uldivmod>
 800742e:	4602      	mov	r2, r0
 8007430:	460b      	mov	r3, r1
 8007432:	4613      	mov	r3, r2
 8007434:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007436:	e053      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007438:	4b35      	ldr	r3, [pc, #212]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	099b      	lsrs	r3, r3, #6
 800743e:	2200      	movs	r2, #0
 8007440:	613b      	str	r3, [r7, #16]
 8007442:	617a      	str	r2, [r7, #20]
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800744a:	f04f 0b00 	mov.w	fp, #0
 800744e:	4652      	mov	r2, sl
 8007450:	465b      	mov	r3, fp
 8007452:	f04f 0000 	mov.w	r0, #0
 8007456:	f04f 0100 	mov.w	r1, #0
 800745a:	0159      	lsls	r1, r3, #5
 800745c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007460:	0150      	lsls	r0, r2, #5
 8007462:	4602      	mov	r2, r0
 8007464:	460b      	mov	r3, r1
 8007466:	ebb2 080a 	subs.w	r8, r2, sl
 800746a:	eb63 090b 	sbc.w	r9, r3, fp
 800746e:	f04f 0200 	mov.w	r2, #0
 8007472:	f04f 0300 	mov.w	r3, #0
 8007476:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800747a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800747e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007482:	ebb2 0408 	subs.w	r4, r2, r8
 8007486:	eb63 0509 	sbc.w	r5, r3, r9
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	00eb      	lsls	r3, r5, #3
 8007494:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007498:	00e2      	lsls	r2, r4, #3
 800749a:	4614      	mov	r4, r2
 800749c:	461d      	mov	r5, r3
 800749e:	eb14 030a 	adds.w	r3, r4, sl
 80074a2:	603b      	str	r3, [r7, #0]
 80074a4:	eb45 030b 	adc.w	r3, r5, fp
 80074a8:	607b      	str	r3, [r7, #4]
 80074aa:	f04f 0200 	mov.w	r2, #0
 80074ae:	f04f 0300 	mov.w	r3, #0
 80074b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074b6:	4629      	mov	r1, r5
 80074b8:	028b      	lsls	r3, r1, #10
 80074ba:	4621      	mov	r1, r4
 80074bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074c0:	4621      	mov	r1, r4
 80074c2:	028a      	lsls	r2, r1, #10
 80074c4:	4610      	mov	r0, r2
 80074c6:	4619      	mov	r1, r3
 80074c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ca:	2200      	movs	r2, #0
 80074cc:	60bb      	str	r3, [r7, #8]
 80074ce:	60fa      	str	r2, [r7, #12]
 80074d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074d4:	f7f8 fedc 	bl	8000290 <__aeabi_uldivmod>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4613      	mov	r3, r2
 80074de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80074e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x180>)
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	0c1b      	lsrs	r3, r3, #16
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	3301      	adds	r3, #1
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80074f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80074fa:	e002      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074fc:	4b05      	ldr	r3, [pc, #20]	@ (8007514 <HAL_RCC_GetSysClockFreq+0x184>)
 80074fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007504:	4618      	mov	r0, r3
 8007506:	3740      	adds	r7, #64	@ 0x40
 8007508:	46bd      	mov	sp, r7
 800750a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800750e:	bf00      	nop
 8007510:	40023800 	.word	0x40023800
 8007514:	00f42400 	.word	0x00f42400
 8007518:	017d7840 	.word	0x017d7840

0800751c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800751c:	b480      	push	{r7}
 800751e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007520:	4b03      	ldr	r3, [pc, #12]	@ (8007530 <HAL_RCC_GetHCLKFreq+0x14>)
 8007522:	681b      	ldr	r3, [r3, #0]
}
 8007524:	4618      	mov	r0, r3
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	20000004 	.word	0x20000004

08007534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e07b      	b.n	800763e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754a:	2b00      	cmp	r3, #0
 800754c:	d108      	bne.n	8007560 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007556:	d009      	beq.n	800756c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	61da      	str	r2, [r3, #28]
 800755e:	e005      	b.n	800756c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007578:	b2db      	uxtb	r3, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d106      	bne.n	800758c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f7fa fc48 	bl	8001e1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80075b4:	431a      	orrs	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075be:	431a      	orrs	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	f003 0302 	and.w	r3, r3, #2
 80075c8:	431a      	orrs	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075dc:	431a      	orrs	r2, r3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	69db      	ldr	r3, [r3, #28]
 80075e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075e6:	431a      	orrs	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075f0:	ea42 0103 	orr.w	r1, r2, r3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	f003 0104 	and.w	r1, r3, #4
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007612:	f003 0210 	and.w	r2, r3, #16
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	69da      	ldr	r2, [r3, #28]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800762c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b088      	sub	sp, #32
 800764a:	af00      	add	r7, sp, #0
 800764c:	60f8      	str	r0, [r7, #12]
 800764e:	60b9      	str	r1, [r7, #8]
 8007650:	603b      	str	r3, [r7, #0]
 8007652:	4613      	mov	r3, r2
 8007654:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007656:	f7fd fa61 	bl	8004b1c <HAL_GetTick>
 800765a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800765c:	88fb      	ldrh	r3, [r7, #6]
 800765e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b01      	cmp	r3, #1
 800766a:	d001      	beq.n	8007670 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800766c:	2302      	movs	r3, #2
 800766e:	e12a      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d002      	beq.n	800767c <HAL_SPI_Transmit+0x36>
 8007676:	88fb      	ldrh	r3, [r7, #6]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e122      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007686:	2b01      	cmp	r3, #1
 8007688:	d101      	bne.n	800768e <HAL_SPI_Transmit+0x48>
 800768a:	2302      	movs	r3, #2
 800768c:	e11b      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2203      	movs	r2, #3
 800769a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	88fa      	ldrh	r2, [r7, #6]
 80076ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	88fa      	ldrh	r2, [r7, #6]
 80076b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2200      	movs	r2, #0
 80076c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076dc:	d10f      	bne.n	80076fe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007708:	2b40      	cmp	r3, #64	@ 0x40
 800770a:	d007      	beq.n	800771c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800771a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007724:	d152      	bne.n	80077cc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d002      	beq.n	8007734 <HAL_SPI_Transmit+0xee>
 800772e:	8b7b      	ldrh	r3, [r7, #26]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d145      	bne.n	80077c0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007738:	881a      	ldrh	r2, [r3, #0]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007744:	1c9a      	adds	r2, r3, #2
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800774e:	b29b      	uxth	r3, r3
 8007750:	3b01      	subs	r3, #1
 8007752:	b29a      	uxth	r2, r3
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007758:	e032      	b.n	80077c0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f003 0302 	and.w	r3, r3, #2
 8007764:	2b02      	cmp	r3, #2
 8007766:	d112      	bne.n	800778e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800776c:	881a      	ldrh	r2, [r3, #0]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007778:	1c9a      	adds	r2, r3, #2
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b01      	subs	r3, #1
 8007786:	b29a      	uxth	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800778c:	e018      	b.n	80077c0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800778e:	f7fd f9c5 	bl	8004b1c <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	429a      	cmp	r2, r3
 800779c:	d803      	bhi.n	80077a6 <HAL_SPI_Transmit+0x160>
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077a4:	d102      	bne.n	80077ac <HAL_SPI_Transmit+0x166>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d109      	bne.n	80077c0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e082      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1c7      	bne.n	800775a <HAL_SPI_Transmit+0x114>
 80077ca:	e053      	b.n	8007874 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <HAL_SPI_Transmit+0x194>
 80077d4:	8b7b      	ldrh	r3, [r7, #26]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d147      	bne.n	800786a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	330c      	adds	r3, #12
 80077e4:	7812      	ldrb	r2, [r2, #0]
 80077e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ec:	1c5a      	adds	r2, r3, #1
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	3b01      	subs	r3, #1
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007800:	e033      	b.n	800786a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b02      	cmp	r3, #2
 800780e:	d113      	bne.n	8007838 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	330c      	adds	r3, #12
 800781a:	7812      	ldrb	r2, [r2, #0]
 800781c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29a      	uxth	r2, r3
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007836:	e018      	b.n	800786a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007838:	f7fd f970 	bl	8004b1c <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	429a      	cmp	r2, r3
 8007846:	d803      	bhi.n	8007850 <HAL_SPI_Transmit+0x20a>
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800784e:	d102      	bne.n	8007856 <HAL_SPI_Transmit+0x210>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d109      	bne.n	800786a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e02d      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800786e:	b29b      	uxth	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1c6      	bne.n	8007802 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	6839      	ldr	r1, [r7, #0]
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f000 fd21 	bl	80082c0 <SPI_EndRxTxTransaction>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2220      	movs	r2, #32
 8007888:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007892:	2300      	movs	r3, #0
 8007894:	617b      	str	r3, [r7, #20]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	617b      	str	r3, [r7, #20]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	617b      	str	r3, [r7, #20]
 80078a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e000      	b.n	80078c6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80078c4:	2300      	movs	r3, #0
  }
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3720      	adds	r7, #32
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b088      	sub	sp, #32
 80078d2:	af02      	add	r7, sp, #8
 80078d4:	60f8      	str	r0, [r7, #12]
 80078d6:	60b9      	str	r1, [r7, #8]
 80078d8:	603b      	str	r3, [r7, #0]
 80078da:	4613      	mov	r3, r2
 80078dc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d001      	beq.n	80078ee <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80078ea:	2302      	movs	r3, #2
 80078ec:	e104      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078f6:	d112      	bne.n	800791e <HAL_SPI_Receive+0x50>
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10e      	bne.n	800791e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2204      	movs	r2, #4
 8007904:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007908:	88fa      	ldrh	r2, [r7, #6]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	9300      	str	r3, [sp, #0]
 800790e:	4613      	mov	r3, r2
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	68b9      	ldr	r1, [r7, #8]
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f000 f8f3 	bl	8007b00 <HAL_SPI_TransmitReceive>
 800791a:	4603      	mov	r3, r0
 800791c:	e0ec      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800791e:	f7fd f8fd 	bl	8004b1c <HAL_GetTick>
 8007922:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d002      	beq.n	8007930 <HAL_SPI_Receive+0x62>
 800792a:	88fb      	ldrh	r3, [r7, #6]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	e0e1      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800793a:	2b01      	cmp	r3, #1
 800793c:	d101      	bne.n	8007942 <HAL_SPI_Receive+0x74>
 800793e:	2302      	movs	r3, #2
 8007940:	e0da      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2204      	movs	r2, #4
 800794e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	88fa      	ldrh	r2, [r7, #6]
 8007962:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	88fa      	ldrh	r2, [r7, #6]
 8007968:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007990:	d10f      	bne.n	80079b2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80079b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079bc:	2b40      	cmp	r3, #64	@ 0x40
 80079be:	d007      	beq.n	80079d0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d170      	bne.n	8007aba <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80079d8:	e035      	b.n	8007a46 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d115      	bne.n	8007a14 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f103 020c 	add.w	r2, r3, #12
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f4:	7812      	ldrb	r2, [r2, #0]
 80079f6:	b2d2      	uxtb	r2, r2
 80079f8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a12:	e018      	b.n	8007a46 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a14:	f7fd f882 	bl	8004b1c <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	683a      	ldr	r2, [r7, #0]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d803      	bhi.n	8007a2c <HAL_SPI_Receive+0x15e>
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a2a:	d102      	bne.n	8007a32 <HAL_SPI_Receive+0x164>
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d109      	bne.n	8007a46 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a42:	2303      	movs	r3, #3
 8007a44:	e058      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1c4      	bne.n	80079da <HAL_SPI_Receive+0x10c>
 8007a50:	e038      	b.n	8007ac4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f003 0301 	and.w	r3, r3, #1
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d113      	bne.n	8007a88 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68da      	ldr	r2, [r3, #12]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a6a:	b292      	uxth	r2, r2
 8007a6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a72:	1c9a      	adds	r2, r3, #2
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a86:	e018      	b.n	8007aba <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a88:	f7fd f848 	bl	8004b1c <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d803      	bhi.n	8007aa0 <HAL_SPI_Receive+0x1d2>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a9e:	d102      	bne.n	8007aa6 <HAL_SPI_Receive+0x1d8>
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d109      	bne.n	8007aba <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007ab6:	2303      	movs	r3, #3
 8007ab8:	e01e      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1c6      	bne.n	8007a52 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	6839      	ldr	r1, [r7, #0]
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 fb93 	bl	80081f4 <SPI_EndRxTransaction>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d002      	beq.n	8007ada <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2201      	movs	r2, #1
 8007ade:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e000      	b.n	8007af8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007af6:	2300      	movs	r3, #0
  }
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3718      	adds	r7, #24
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08a      	sub	sp, #40	@ 0x28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
 8007b0c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b12:	f7fd f803 	bl	8004b1c <HAL_GetTick>
 8007b16:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b1e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b26:	887b      	ldrh	r3, [r7, #2]
 8007b28:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b2a:	7ffb      	ldrb	r3, [r7, #31]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d00c      	beq.n	8007b4a <HAL_SPI_TransmitReceive+0x4a>
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b36:	d106      	bne.n	8007b46 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d102      	bne.n	8007b46 <HAL_SPI_TransmitReceive+0x46>
 8007b40:	7ffb      	ldrb	r3, [r7, #31]
 8007b42:	2b04      	cmp	r3, #4
 8007b44:	d001      	beq.n	8007b4a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007b46:	2302      	movs	r3, #2
 8007b48:	e17f      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_SPI_TransmitReceive+0x5c>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <HAL_SPI_TransmitReceive+0x5c>
 8007b56:	887b      	ldrh	r3, [r7, #2]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d101      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e174      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d101      	bne.n	8007b6e <HAL_SPI_TransmitReceive+0x6e>
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	e16d      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	d003      	beq.n	8007b8a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2205      	movs	r2, #5
 8007b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	887a      	ldrh	r2, [r7, #2]
 8007b9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	887a      	ldrh	r2, [r7, #2]
 8007ba0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	887a      	ldrh	r2, [r7, #2]
 8007bac:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	887a      	ldrh	r2, [r7, #2]
 8007bb2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bca:	2b40      	cmp	r3, #64	@ 0x40
 8007bcc:	d007      	beq.n	8007bde <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007be6:	d17e      	bne.n	8007ce6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d002      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0xf6>
 8007bf0:	8afb      	ldrh	r3, [r7, #22]
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d16c      	bne.n	8007cd0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bfa:	881a      	ldrh	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c06:	1c9a      	adds	r2, r3, #2
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	3b01      	subs	r3, #1
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c1a:	e059      	b.n	8007cd0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d11b      	bne.n	8007c62 <HAL_SPI_TransmitReceive+0x162>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d016      	beq.n	8007c62 <HAL_SPI_TransmitReceive+0x162>
 8007c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d113      	bne.n	8007c62 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c3e:	881a      	ldrh	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c4a:	1c9a      	adds	r2, r3, #2
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	3b01      	subs	r3, #1
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f003 0301 	and.w	r3, r3, #1
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d119      	bne.n	8007ca4 <HAL_SPI_TransmitReceive+0x1a4>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d014      	beq.n	8007ca4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68da      	ldr	r2, [r3, #12]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c84:	b292      	uxth	r2, r2
 8007c86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8c:	1c9a      	adds	r2, r3, #2
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ca4:	f7fc ff3a 	bl	8004b1c <HAL_GetTick>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	1ad3      	subs	r3, r2, r3
 8007cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d80d      	bhi.n	8007cd0 <HAL_SPI_TransmitReceive+0x1d0>
 8007cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cba:	d009      	beq.n	8007cd0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e0bc      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1a0      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x11c>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d19b      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x11c>
 8007ce4:	e082      	b.n	8007dec <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d002      	beq.n	8007cf4 <HAL_SPI_TransmitReceive+0x1f4>
 8007cee:	8afb      	ldrh	r3, [r7, #22]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d171      	bne.n	8007dd8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	330c      	adds	r3, #12
 8007cfe:	7812      	ldrb	r2, [r2, #0]
 8007d00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	3b01      	subs	r3, #1
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d1a:	e05d      	b.n	8007dd8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f003 0302 	and.w	r3, r3, #2
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d11c      	bne.n	8007d64 <HAL_SPI_TransmitReceive+0x264>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d017      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0x264>
 8007d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d114      	bne.n	8007d64 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	7812      	ldrb	r2, [r2, #0]
 8007d46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d119      	bne.n	8007da6 <HAL_SPI_TransmitReceive+0x2a6>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d014      	beq.n	8007da6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68da      	ldr	r2, [r3, #12]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d86:	b2d2      	uxtb	r2, r2
 8007d88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d8e:	1c5a      	adds	r2, r3, #1
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007da2:	2301      	movs	r3, #1
 8007da4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007da6:	f7fc feb9 	bl	8004b1c <HAL_GetTick>
 8007daa:	4602      	mov	r2, r0
 8007dac:	6a3b      	ldr	r3, [r7, #32]
 8007dae:	1ad3      	subs	r3, r2, r3
 8007db0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d803      	bhi.n	8007dbe <HAL_SPI_TransmitReceive+0x2be>
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007dbc:	d102      	bne.n	8007dc4 <HAL_SPI_TransmitReceive+0x2c4>
 8007dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d109      	bne.n	8007dd8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e038      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d19c      	bne.n	8007d1c <HAL_SPI_TransmitReceive+0x21c>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d197      	bne.n	8007d1c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007dec:	6a3a      	ldr	r2, [r7, #32]
 8007dee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 fa65 	bl	80082c0 <SPI_EndRxTxTransaction>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d008      	beq.n	8007e0e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e01d      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10a      	bne.n	8007e2c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e16:	2300      	movs	r3, #0
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	613b      	str	r3, [r7, #16]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	613b      	str	r3, [r7, #16]
 8007e2a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e000      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007e48:	2300      	movs	r3, #0
  }
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3728      	adds	r7, #40	@ 0x28
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
	...

08007e54 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d001      	beq.n	8007e72 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8007e6e:	2302      	movs	r3, #2
 8007e70:	e097      	b.n	8007fa2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d002      	beq.n	8007e7e <HAL_SPI_Transmit_DMA+0x2a>
 8007e78:	88fb      	ldrh	r3, [r7, #6]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d101      	bne.n	8007e82 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e08f      	b.n	8007fa2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d101      	bne.n	8007e90 <HAL_SPI_Transmit_DMA+0x3c>
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	e088      	b.n	8007fa2 <HAL_SPI_Transmit_DMA+0x14e>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2203      	movs	r2, #3
 8007e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	88fa      	ldrh	r2, [r7, #6]
 8007eb0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	88fa      	ldrh	r2, [r7, #6]
 8007eb6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ede:	d10f      	bne.n	8007f00 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007eee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007efe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f04:	4a29      	ldr	r2, [pc, #164]	@ (8007fac <HAL_SPI_Transmit_DMA+0x158>)
 8007f06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f0c:	4a28      	ldr	r2, [pc, #160]	@ (8007fb0 <HAL_SPI_Transmit_DMA+0x15c>)
 8007f0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f14:	4a27      	ldr	r2, [pc, #156]	@ (8007fb4 <HAL_SPI_Transmit_DMA+0x160>)
 8007f16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f28:	4619      	mov	r1, r3
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	330c      	adds	r3, #12
 8007f30:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f36:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007f38:	f7fc ffe0 	bl	8004efc <HAL_DMA_Start_IT>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d00b      	beq.n	8007f5a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f46:	f043 0210 	orr.w	r2, r3, #16
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e023      	b.n	8007fa2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f64:	2b40      	cmp	r3, #64	@ 0x40
 8007f66:	d007      	beq.n	8007f78 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f76:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0220 	orr.w	r2, r2, #32
 8007f8e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0202 	orr.w	r2, r2, #2
 8007f9e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	08008089 	.word	0x08008089
 8007fb0:	08007fe1 	.word	0x08007fe1
 8007fb4:	080080a5 	.word	0x080080a5

08007fb8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fee:	f7fc fd95 	bl	8004b1c <HAL_GetTick>
 8007ff2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008002:	d03b      	beq.n	800807c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	685a      	ldr	r2, [r3, #4]
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0220 	bic.w	r2, r2, #32
 8008012:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f022 0202 	bic.w	r2, r2, #2
 8008022:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	2164      	movs	r1, #100	@ 0x64
 8008028:	6978      	ldr	r0, [r7, #20]
 800802a:	f000 f949 	bl	80082c0 <SPI_EndRxTxTransaction>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d005      	beq.n	8008040 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008038:	f043 0220 	orr.w	r2, r3, #32
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10a      	bne.n	800805e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	60fb      	str	r3, [r7, #12]
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	60fb      	str	r3, [r7, #12]
 800805c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	2200      	movs	r2, #0
 8008062:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008070:	2b00      	cmp	r3, #0
 8008072:	d003      	beq.n	800807c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008074:	6978      	ldr	r0, [r7, #20]
 8008076:	f7ff ffa9 	bl	8007fcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800807a:	e002      	b.n	8008082 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800807c:	6978      	ldr	r0, [r7, #20]
 800807e:	f7fa f9ef 	bl	8002460 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008094:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7ff ff8e 	bl	8007fb8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800809c:	bf00      	nop
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080b0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	685a      	ldr	r2, [r3, #4]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f022 0203 	bic.w	r2, r2, #3
 80080c0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080c6:	f043 0210 	orr.w	r2, r3, #16
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f7ff ff78 	bl	8007fcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80080dc:	bf00      	nop
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	603b      	str	r3, [r7, #0]
 80080f0:	4613      	mov	r3, r2
 80080f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80080f4:	f7fc fd12 	bl	8004b1c <HAL_GetTick>
 80080f8:	4602      	mov	r2, r0
 80080fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fc:	1a9b      	subs	r3, r3, r2
 80080fe:	683a      	ldr	r2, [r7, #0]
 8008100:	4413      	add	r3, r2
 8008102:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008104:	f7fc fd0a 	bl	8004b1c <HAL_GetTick>
 8008108:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800810a:	4b39      	ldr	r3, [pc, #228]	@ (80081f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	015b      	lsls	r3, r3, #5
 8008110:	0d1b      	lsrs	r3, r3, #20
 8008112:	69fa      	ldr	r2, [r7, #28]
 8008114:	fb02 f303 	mul.w	r3, r2, r3
 8008118:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800811a:	e054      	b.n	80081c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008122:	d050      	beq.n	80081c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008124:	f7fc fcfa 	bl	8004b1c <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	429a      	cmp	r2, r3
 8008132:	d902      	bls.n	800813a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d13d      	bne.n	80081b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008148:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008152:	d111      	bne.n	8008178 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800815c:	d004      	beq.n	8008168 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008166:	d107      	bne.n	8008178 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800817c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008180:	d10f      	bne.n	80081a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008190:	601a      	str	r2, [r3, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80081a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80081b2:	2303      	movs	r3, #3
 80081b4:	e017      	b.n	80081e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d101      	bne.n	80081c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80081bc:	2300      	movs	r3, #0
 80081be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	3b01      	subs	r3, #1
 80081c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	689a      	ldr	r2, [r3, #8]
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	4013      	ands	r3, r2
 80081d0:	68ba      	ldr	r2, [r7, #8]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	bf0c      	ite	eq
 80081d6:	2301      	moveq	r3, #1
 80081d8:	2300      	movne	r3, #0
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	461a      	mov	r2, r3
 80081de:	79fb      	ldrb	r3, [r7, #7]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d19b      	bne.n	800811c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3720      	adds	r7, #32
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	20000004 	.word	0x20000004

080081f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af02      	add	r7, sp, #8
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008208:	d111      	bne.n	800822e <SPI_EndRxTransaction+0x3a>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008212:	d004      	beq.n	800821e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800821c:	d107      	bne.n	800822e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800822c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008236:	d12a      	bne.n	800828e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008240:	d012      	beq.n	8008268 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	2200      	movs	r2, #0
 800824a:	2180      	movs	r1, #128	@ 0x80
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f7ff ff49 	bl	80080e4 <SPI_WaitFlagStateUntilTimeout>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d02d      	beq.n	80082b4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800825c:	f043 0220 	orr.w	r2, r3, #32
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008264:	2303      	movs	r3, #3
 8008266:	e026      	b.n	80082b6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	2200      	movs	r2, #0
 8008270:	2101      	movs	r1, #1
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f7ff ff36 	bl	80080e4 <SPI_WaitFlagStateUntilTimeout>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d01a      	beq.n	80082b4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008282:	f043 0220 	orr.w	r2, r3, #32
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e013      	b.n	80082b6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	9300      	str	r3, [sp, #0]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2200      	movs	r2, #0
 8008296:	2101      	movs	r1, #1
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	f7ff ff23 	bl	80080e4 <SPI_WaitFlagStateUntilTimeout>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d007      	beq.n	80082b4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082a8:	f043 0220 	orr.w	r2, r3, #32
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e000      	b.n	80082b6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
	...

080082c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b088      	sub	sp, #32
 80082c4:	af02      	add	r7, sp, #8
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	60b9      	str	r1, [r7, #8]
 80082ca:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	2201      	movs	r2, #1
 80082d4:	2102      	movs	r1, #2
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f7ff ff04 	bl	80080e4 <SPI_WaitFlagStateUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d007      	beq.n	80082f2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e6:	f043 0220 	orr.w	r2, r3, #32
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e032      	b.n	8008358 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80082f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008360 <SPI_EndRxTxTransaction+0xa0>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a1b      	ldr	r2, [pc, #108]	@ (8008364 <SPI_EndRxTxTransaction+0xa4>)
 80082f8:	fba2 2303 	umull	r2, r3, r2, r3
 80082fc:	0d5b      	lsrs	r3, r3, #21
 80082fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008302:	fb02 f303 	mul.w	r3, r2, r3
 8008306:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008310:	d112      	bne.n	8008338 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	9300      	str	r3, [sp, #0]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2200      	movs	r2, #0
 800831a:	2180      	movs	r1, #128	@ 0x80
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff fee1 	bl	80080e4 <SPI_WaitFlagStateUntilTimeout>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d016      	beq.n	8008356 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800832c:	f043 0220 	orr.w	r2, r3, #32
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008334:	2303      	movs	r3, #3
 8008336:	e00f      	b.n	8008358 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00a      	beq.n	8008354 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	3b01      	subs	r3, #1
 8008342:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800834e:	2b80      	cmp	r3, #128	@ 0x80
 8008350:	d0f2      	beq.n	8008338 <SPI_EndRxTxTransaction+0x78>
 8008352:	e000      	b.n	8008356 <SPI_EndRxTxTransaction+0x96>
        break;
 8008354:	bf00      	nop
  }

  return HAL_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3718      	adds	r7, #24
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	20000004 	.word	0x20000004
 8008364:	165e9f81 	.word	0x165e9f81

08008368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d101      	bne.n	800837a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e041      	b.n	80083fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b00      	cmp	r3, #0
 8008384:	d106      	bne.n	8008394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7f9 ff9e 	bl	80022d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2202      	movs	r2, #2
 8008398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	3304      	adds	r3, #4
 80083a4:	4619      	mov	r1, r3
 80083a6:	4610      	mov	r0, r2
 80083a8:	f000 fd6a 	bl	8008e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3708      	adds	r7, #8
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b082      	sub	sp, #8
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e041      	b.n	800849c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	d106      	bne.n	8008432 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 f839 	bl	80084a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2202      	movs	r2, #2
 8008436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	3304      	adds	r3, #4
 8008442:	4619      	mov	r1, r3
 8008444:	4610      	mov	r0, r2
 8008446:	f000 fd1b 	bl	8008e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80084ac:	bf00      	nop
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b086      	sub	sp, #24
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]
 80084c4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80084c6:	2300      	movs	r3, #0
 80084c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d109      	bne.n	80084e4 <HAL_TIM_PWM_Start_DMA+0x2c>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	2b02      	cmp	r3, #2
 80084da:	bf0c      	ite	eq
 80084dc:	2301      	moveq	r3, #1
 80084de:	2300      	movne	r3, #0
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	e022      	b.n	800852a <HAL_TIM_PWM_Start_DMA+0x72>
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	2b04      	cmp	r3, #4
 80084e8:	d109      	bne.n	80084fe <HAL_TIM_PWM_Start_DMA+0x46>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	bf0c      	ite	eq
 80084f6:	2301      	moveq	r3, #1
 80084f8:	2300      	movne	r3, #0
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	e015      	b.n	800852a <HAL_TIM_PWM_Start_DMA+0x72>
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2b08      	cmp	r3, #8
 8008502:	d109      	bne.n	8008518 <HAL_TIM_PWM_Start_DMA+0x60>
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800850a:	b2db      	uxtb	r3, r3
 800850c:	2b02      	cmp	r3, #2
 800850e:	bf0c      	ite	eq
 8008510:	2301      	moveq	r3, #1
 8008512:	2300      	movne	r3, #0
 8008514:	b2db      	uxtb	r3, r3
 8008516:	e008      	b.n	800852a <HAL_TIM_PWM_Start_DMA+0x72>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800851e:	b2db      	uxtb	r3, r3
 8008520:	2b02      	cmp	r3, #2
 8008522:	bf0c      	ite	eq
 8008524:	2301      	moveq	r3, #1
 8008526:	2300      	movne	r3, #0
 8008528:	b2db      	uxtb	r3, r3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d001      	beq.n	8008532 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800852e:	2302      	movs	r3, #2
 8008530:	e15d      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d109      	bne.n	800854c <HAL_TIM_PWM_Start_DMA+0x94>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800853e:	b2db      	uxtb	r3, r3
 8008540:	2b01      	cmp	r3, #1
 8008542:	bf0c      	ite	eq
 8008544:	2301      	moveq	r3, #1
 8008546:	2300      	movne	r3, #0
 8008548:	b2db      	uxtb	r3, r3
 800854a:	e022      	b.n	8008592 <HAL_TIM_PWM_Start_DMA+0xda>
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	2b04      	cmp	r3, #4
 8008550:	d109      	bne.n	8008566 <HAL_TIM_PWM_Start_DMA+0xae>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b01      	cmp	r3, #1
 800855c:	bf0c      	ite	eq
 800855e:	2301      	moveq	r3, #1
 8008560:	2300      	movne	r3, #0
 8008562:	b2db      	uxtb	r3, r3
 8008564:	e015      	b.n	8008592 <HAL_TIM_PWM_Start_DMA+0xda>
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	2b08      	cmp	r3, #8
 800856a:	d109      	bne.n	8008580 <HAL_TIM_PWM_Start_DMA+0xc8>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b01      	cmp	r3, #1
 8008576:	bf0c      	ite	eq
 8008578:	2301      	moveq	r3, #1
 800857a:	2300      	movne	r3, #0
 800857c:	b2db      	uxtb	r3, r3
 800857e:	e008      	b.n	8008592 <HAL_TIM_PWM_Start_DMA+0xda>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b01      	cmp	r3, #1
 800858a:	bf0c      	ite	eq
 800858c:	2301      	moveq	r3, #1
 800858e:	2300      	movne	r3, #0
 8008590:	b2db      	uxtb	r3, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	d024      	beq.n	80085e0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d002      	beq.n	80085a2 <HAL_TIM_PWM_Start_DMA+0xea>
 800859c:	887b      	ldrh	r3, [r7, #2]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d101      	bne.n	80085a6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e123      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d104      	bne.n	80085b6 <HAL_TIM_PWM_Start_DMA+0xfe>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085b4:	e016      	b.n	80085e4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d104      	bne.n	80085c6 <HAL_TIM_PWM_Start_DMA+0x10e>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2202      	movs	r2, #2
 80085c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085c4:	e00e      	b.n	80085e4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b08      	cmp	r3, #8
 80085ca:	d104      	bne.n	80085d6 <HAL_TIM_PWM_Start_DMA+0x11e>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085d4:	e006      	b.n	80085e4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2202      	movs	r2, #2
 80085da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80085de:	e001      	b.n	80085e4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e104      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	2b0c      	cmp	r3, #12
 80085e8:	f200 80ae 	bhi.w	8008748 <HAL_TIM_PWM_Start_DMA+0x290>
 80085ec:	a201      	add	r2, pc, #4	@ (adr r2, 80085f4 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80085ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f2:	bf00      	nop
 80085f4:	08008629 	.word	0x08008629
 80085f8:	08008749 	.word	0x08008749
 80085fc:	08008749 	.word	0x08008749
 8008600:	08008749 	.word	0x08008749
 8008604:	08008671 	.word	0x08008671
 8008608:	08008749 	.word	0x08008749
 800860c:	08008749 	.word	0x08008749
 8008610:	08008749 	.word	0x08008749
 8008614:	080086b9 	.word	0x080086b9
 8008618:	08008749 	.word	0x08008749
 800861c:	08008749 	.word	0x08008749
 8008620:	08008749 	.word	0x08008749
 8008624:	08008701 	.word	0x08008701
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800862c:	4a72      	ldr	r2, [pc, #456]	@ (80087f8 <HAL_TIM_PWM_Start_DMA+0x340>)
 800862e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008634:	4a71      	ldr	r2, [pc, #452]	@ (80087fc <HAL_TIM_PWM_Start_DMA+0x344>)
 8008636:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800863c:	4a70      	ldr	r2, [pc, #448]	@ (8008800 <HAL_TIM_PWM_Start_DMA+0x348>)
 800863e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	3334      	adds	r3, #52	@ 0x34
 800864c:	461a      	mov	r2, r3
 800864e:	887b      	ldrh	r3, [r7, #2]
 8008650:	f7fc fc54 	bl	8004efc <HAL_DMA_Start_IT>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e0c7      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68da      	ldr	r2, [r3, #12]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800866c:	60da      	str	r2, [r3, #12]
      break;
 800866e:	e06e      	b.n	800874e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008674:	4a60      	ldr	r2, [pc, #384]	@ (80087f8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8008676:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867c:	4a5f      	ldr	r2, [pc, #380]	@ (80087fc <HAL_TIM_PWM_Start_DMA+0x344>)
 800867e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008684:	4a5e      	ldr	r2, [pc, #376]	@ (8008800 <HAL_TIM_PWM_Start_DMA+0x348>)
 8008686:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800868c:	6879      	ldr	r1, [r7, #4]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3338      	adds	r3, #56	@ 0x38
 8008694:	461a      	mov	r2, r3
 8008696:	887b      	ldrh	r3, [r7, #2]
 8008698:	f7fc fc30 	bl	8004efc <HAL_DMA_Start_IT>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d001      	beq.n	80086a6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	e0a3      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68da      	ldr	r2, [r3, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80086b4:	60da      	str	r2, [r3, #12]
      break;
 80086b6:	e04a      	b.n	800874e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086bc:	4a4e      	ldr	r2, [pc, #312]	@ (80087f8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80086be:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c4:	4a4d      	ldr	r2, [pc, #308]	@ (80087fc <HAL_TIM_PWM_Start_DMA+0x344>)
 80086c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086cc:	4a4c      	ldr	r2, [pc, #304]	@ (8008800 <HAL_TIM_PWM_Start_DMA+0x348>)
 80086ce:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80086d4:	6879      	ldr	r1, [r7, #4]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	333c      	adds	r3, #60	@ 0x3c
 80086dc:	461a      	mov	r2, r3
 80086de:	887b      	ldrh	r3, [r7, #2]
 80086e0:	f7fc fc0c 	bl	8004efc <HAL_DMA_Start_IT>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d001      	beq.n	80086ee <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e07f      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68da      	ldr	r2, [r3, #12]
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086fc:	60da      	str	r2, [r3, #12]
      break;
 80086fe:	e026      	b.n	800874e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008704:	4a3c      	ldr	r2, [pc, #240]	@ (80087f8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8008706:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800870c:	4a3b      	ldr	r2, [pc, #236]	@ (80087fc <HAL_TIM_PWM_Start_DMA+0x344>)
 800870e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008714:	4a3a      	ldr	r2, [pc, #232]	@ (8008800 <HAL_TIM_PWM_Start_DMA+0x348>)
 8008716:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800871c:	6879      	ldr	r1, [r7, #4]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3340      	adds	r3, #64	@ 0x40
 8008724:	461a      	mov	r2, r3
 8008726:	887b      	ldrh	r3, [r7, #2]
 8008728:	f7fc fbe8 	bl	8004efc <HAL_DMA_Start_IT>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e05b      	b.n	80087ee <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68da      	ldr	r2, [r3, #12]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008744:	60da      	str	r2, [r3, #12]
      break;
 8008746:	e002      	b.n	800874e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	75fb      	strb	r3, [r7, #23]
      break;
 800874c:	bf00      	nop
  }

  if (status == HAL_OK)
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d14b      	bne.n	80087ec <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2201      	movs	r2, #1
 800875a:	68b9      	ldr	r1, [r7, #8]
 800875c:	4618      	mov	r0, r3
 800875e:	f000 fe41 	bl	80093e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a27      	ldr	r2, [pc, #156]	@ (8008804 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d107      	bne.n	800877c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800877a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a20      	ldr	r2, [pc, #128]	@ (8008804 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d018      	beq.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x300>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878e:	d013      	beq.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x300>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a1c      	ldr	r2, [pc, #112]	@ (8008808 <HAL_TIM_PWM_Start_DMA+0x350>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d00e      	beq.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x300>
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a1b      	ldr	r2, [pc, #108]	@ (800880c <HAL_TIM_PWM_Start_DMA+0x354>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d009      	beq.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x300>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a19      	ldr	r2, [pc, #100]	@ (8008810 <HAL_TIM_PWM_Start_DMA+0x358>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d004      	beq.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x300>
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a18      	ldr	r2, [pc, #96]	@ (8008814 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d111      	bne.n	80087dc <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f003 0307 	and.w	r3, r3, #7
 80087c2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	2b06      	cmp	r3, #6
 80087c8:	d010      	beq.n	80087ec <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f042 0201 	orr.w	r2, r2, #1
 80087d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087da:	e007      	b.n	80087ec <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f042 0201 	orr.w	r2, r2, #1
 80087ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80087ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3718      	adds	r7, #24
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	08008d71 	.word	0x08008d71
 80087fc:	08008e19 	.word	0x08008e19
 8008800:	08008cdf 	.word	0x08008cdf
 8008804:	40010000 	.word	0x40010000
 8008808:	40000400 	.word	0x40000400
 800880c:	40000800 	.word	0x40000800
 8008810:	40000c00 	.word	0x40000c00
 8008814:	40014000 	.word	0x40014000

08008818 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008822:	2300      	movs	r3, #0
 8008824:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	2b0c      	cmp	r3, #12
 800882a:	d855      	bhi.n	80088d8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800882c:	a201      	add	r2, pc, #4	@ (adr r2, 8008834 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800882e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008832:	bf00      	nop
 8008834:	08008869 	.word	0x08008869
 8008838:	080088d9 	.word	0x080088d9
 800883c:	080088d9 	.word	0x080088d9
 8008840:	080088d9 	.word	0x080088d9
 8008844:	08008885 	.word	0x08008885
 8008848:	080088d9 	.word	0x080088d9
 800884c:	080088d9 	.word	0x080088d9
 8008850:	080088d9 	.word	0x080088d9
 8008854:	080088a1 	.word	0x080088a1
 8008858:	080088d9 	.word	0x080088d9
 800885c:	080088d9 	.word	0x080088d9
 8008860:	080088d9 	.word	0x080088d9
 8008864:	080088bd 	.word	0x080088bd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68da      	ldr	r2, [r3, #12]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008876:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887c:	4618      	mov	r0, r3
 800887e:	f7fc fb95 	bl	8004fac <HAL_DMA_Abort_IT>
      break;
 8008882:	e02c      	b.n	80088de <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68da      	ldr	r2, [r3, #12]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008892:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008898:	4618      	mov	r0, r3
 800889a:	f7fc fb87 	bl	8004fac <HAL_DMA_Abort_IT>
      break;
 800889e:	e01e      	b.n	80088de <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68da      	ldr	r2, [r3, #12]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80088ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7fc fb79 	bl	8004fac <HAL_DMA_Abort_IT>
      break;
 80088ba:	e010      	b.n	80088de <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68da      	ldr	r2, [r3, #12]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80088ca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7fc fb6b 	bl	8004fac <HAL_DMA_Abort_IT>
      break;
 80088d6:	e002      	b.n	80088de <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	73fb      	strb	r3, [r7, #15]
      break;
 80088dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d157      	bne.n	8008994 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2200      	movs	r2, #0
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 fd79 	bl	80093e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a2a      	ldr	r2, [pc, #168]	@ (80089a0 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d117      	bne.n	800892c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6a1a      	ldr	r2, [r3, #32]
 8008902:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008906:	4013      	ands	r3, r2
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10f      	bne.n	800892c <HAL_TIM_PWM_Stop_DMA+0x114>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6a1a      	ldr	r2, [r3, #32]
 8008912:	f240 4344 	movw	r3, #1092	@ 0x444
 8008916:	4013      	ands	r3, r2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d107      	bne.n	800892c <HAL_TIM_PWM_Stop_DMA+0x114>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800892a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6a1a      	ldr	r2, [r3, #32]
 8008932:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008936:	4013      	ands	r3, r2
 8008938:	2b00      	cmp	r3, #0
 800893a:	d10f      	bne.n	800895c <HAL_TIM_PWM_Stop_DMA+0x144>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6a1a      	ldr	r2, [r3, #32]
 8008942:	f240 4344 	movw	r3, #1092	@ 0x444
 8008946:	4013      	ands	r3, r2
 8008948:	2b00      	cmp	r3, #0
 800894a:	d107      	bne.n	800895c <HAL_TIM_PWM_Stop_DMA+0x144>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f022 0201 	bic.w	r2, r2, #1
 800895a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d104      	bne.n	800896c <HAL_TIM_PWM_Stop_DMA+0x154>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800896a:	e013      	b.n	8008994 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	2b04      	cmp	r3, #4
 8008970:	d104      	bne.n	800897c <HAL_TIM_PWM_Stop_DMA+0x164>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800897a:	e00b      	b.n	8008994 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	2b08      	cmp	r3, #8
 8008980:	d104      	bne.n	800898c <HAL_TIM_PWM_Stop_DMA+0x174>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800898a:	e003      	b.n	8008994 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8008994:	7bfb      	ldrb	r3, [r7, #15]
}
 8008996:	4618      	mov	r0, r3
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	40010000 	.word	0x40010000

080089a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b086      	sub	sp, #24
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089b0:	2300      	movs	r3, #0
 80089b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d101      	bne.n	80089c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80089be:	2302      	movs	r3, #2
 80089c0:	e0ae      	b.n	8008b20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2b0c      	cmp	r3, #12
 80089ce:	f200 809f 	bhi.w	8008b10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80089d2:	a201      	add	r2, pc, #4	@ (adr r2, 80089d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d8:	08008a0d 	.word	0x08008a0d
 80089dc:	08008b11 	.word	0x08008b11
 80089e0:	08008b11 	.word	0x08008b11
 80089e4:	08008b11 	.word	0x08008b11
 80089e8:	08008a4d 	.word	0x08008a4d
 80089ec:	08008b11 	.word	0x08008b11
 80089f0:	08008b11 	.word	0x08008b11
 80089f4:	08008b11 	.word	0x08008b11
 80089f8:	08008a8f 	.word	0x08008a8f
 80089fc:	08008b11 	.word	0x08008b11
 8008a00:	08008b11 	.word	0x08008b11
 8008a04:	08008b11 	.word	0x08008b11
 8008a08:	08008acf 	.word	0x08008acf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68b9      	ldr	r1, [r7, #8]
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 fac0 	bl	8008f98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	699a      	ldr	r2, [r3, #24]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f042 0208 	orr.w	r2, r2, #8
 8008a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	699a      	ldr	r2, [r3, #24]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f022 0204 	bic.w	r2, r2, #4
 8008a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6999      	ldr	r1, [r3, #24]
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	430a      	orrs	r2, r1
 8008a48:	619a      	str	r2, [r3, #24]
      break;
 8008a4a:	e064      	b.n	8008b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68b9      	ldr	r1, [r7, #8]
 8008a52:	4618      	mov	r0, r3
 8008a54:	f000 fb06 	bl	8009064 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	699a      	ldr	r2, [r3, #24]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6999      	ldr	r1, [r3, #24]
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	021a      	lsls	r2, r3, #8
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	430a      	orrs	r2, r1
 8008a8a:	619a      	str	r2, [r3, #24]
      break;
 8008a8c:	e043      	b.n	8008b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68b9      	ldr	r1, [r7, #8]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f000 fb51 	bl	800913c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	69da      	ldr	r2, [r3, #28]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f042 0208 	orr.w	r2, r2, #8
 8008aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	69da      	ldr	r2, [r3, #28]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 0204 	bic.w	r2, r2, #4
 8008ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	69d9      	ldr	r1, [r3, #28]
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	691a      	ldr	r2, [r3, #16]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	61da      	str	r2, [r3, #28]
      break;
 8008acc:	e023      	b.n	8008b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68b9      	ldr	r1, [r7, #8]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 fb9b 	bl	8009210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	69da      	ldr	r2, [r3, #28]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	69da      	ldr	r2, [r3, #28]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	69d9      	ldr	r1, [r3, #28]
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	021a      	lsls	r2, r3, #8
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	61da      	str	r2, [r3, #28]
      break;
 8008b0e:	e002      	b.n	8008b16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008b10:	2301      	movs	r3, #1
 8008b12:	75fb      	strb	r3, [r7, #23]
      break;
 8008b14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b32:	2300      	movs	r3, #0
 8008b34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d101      	bne.n	8008b44 <HAL_TIM_ConfigClockSource+0x1c>
 8008b40:	2302      	movs	r3, #2
 8008b42:	e0b4      	b.n	8008cae <HAL_TIM_ConfigClockSource+0x186>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2202      	movs	r2, #2
 8008b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b7c:	d03e      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0xd4>
 8008b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b82:	f200 8087 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b8a:	f000 8086 	beq.w	8008c9a <HAL_TIM_ConfigClockSource+0x172>
 8008b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b92:	d87f      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008b94:	2b70      	cmp	r3, #112	@ 0x70
 8008b96:	d01a      	beq.n	8008bce <HAL_TIM_ConfigClockSource+0xa6>
 8008b98:	2b70      	cmp	r3, #112	@ 0x70
 8008b9a:	d87b      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008b9c:	2b60      	cmp	r3, #96	@ 0x60
 8008b9e:	d050      	beq.n	8008c42 <HAL_TIM_ConfigClockSource+0x11a>
 8008ba0:	2b60      	cmp	r3, #96	@ 0x60
 8008ba2:	d877      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008ba4:	2b50      	cmp	r3, #80	@ 0x50
 8008ba6:	d03c      	beq.n	8008c22 <HAL_TIM_ConfigClockSource+0xfa>
 8008ba8:	2b50      	cmp	r3, #80	@ 0x50
 8008baa:	d873      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008bac:	2b40      	cmp	r3, #64	@ 0x40
 8008bae:	d058      	beq.n	8008c62 <HAL_TIM_ConfigClockSource+0x13a>
 8008bb0:	2b40      	cmp	r3, #64	@ 0x40
 8008bb2:	d86f      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008bb4:	2b30      	cmp	r3, #48	@ 0x30
 8008bb6:	d064      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x15a>
 8008bb8:	2b30      	cmp	r3, #48	@ 0x30
 8008bba:	d86b      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008bbc:	2b20      	cmp	r3, #32
 8008bbe:	d060      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x15a>
 8008bc0:	2b20      	cmp	r3, #32
 8008bc2:	d867      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d05c      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x15a>
 8008bc8:	2b10      	cmp	r3, #16
 8008bca:	d05a      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x15a>
 8008bcc:	e062      	b.n	8008c94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008bde:	f000 fbe1 	bl	80093a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	609a      	str	r2, [r3, #8]
      break;
 8008bfa:	e04f      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c0c:	f000 fbca 	bl	80093a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689a      	ldr	r2, [r3, #8]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c1e:	609a      	str	r2, [r3, #8]
      break;
 8008c20:	e03c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2e:	461a      	mov	r2, r3
 8008c30:	f000 fb3e 	bl	80092b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2150      	movs	r1, #80	@ 0x50
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f000 fb97 	bl	800936e <TIM_ITRx_SetConfig>
      break;
 8008c40:	e02c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f000 fb5d 	bl	800930e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2160      	movs	r1, #96	@ 0x60
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f000 fb87 	bl	800936e <TIM_ITRx_SetConfig>
      break;
 8008c60:	e01c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6e:	461a      	mov	r2, r3
 8008c70:	f000 fb1e 	bl	80092b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2140      	movs	r1, #64	@ 0x40
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 fb77 	bl	800936e <TIM_ITRx_SetConfig>
      break;
 8008c80:	e00c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f000 fb6e 	bl	800936e <TIM_ITRx_SetConfig>
      break;
 8008c92:	e003      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	73fb      	strb	r3, [r7, #15]
      break;
 8008c98:	e000      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008cb6:	b480      	push	{r7}
 8008cb8:	b083      	sub	sp, #12
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008cbe:	bf00      	nop
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr

08008cca <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008cca:	b480      	push	{r7}
 8008ccc:	b083      	sub	sp, #12
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008cd2:	bf00      	nop
 8008cd4:	370c      	adds	r7, #12
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr

08008cde <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cea:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d107      	bne.n	8008d06 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d04:	e02a      	b.n	8008d5c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d107      	bne.n	8008d20 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2202      	movs	r2, #2
 8008d14:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d1e:	e01d      	b.n	8008d5c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d107      	bne.n	8008d3a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2204      	movs	r2, #4
 8008d2e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d38:	e010      	b.n	8008d5c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d107      	bne.n	8008d54 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2208      	movs	r2, #8
 8008d48:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d52:	e003      	b.n	8008d5c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f7ff ffb4 	bl	8008cca <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	771a      	strb	r2, [r3, #28]
}
 8008d68:	bf00      	nop
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d7c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d10b      	bne.n	8008da0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	69db      	ldr	r3, [r3, #28]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d136      	bne.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d9e:	e031      	b.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d10b      	bne.n	8008dc2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2202      	movs	r2, #2
 8008dae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	69db      	ldr	r3, [r3, #28]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d125      	bne.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008dc0:	e020      	b.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d10b      	bne.n	8008de4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2204      	movs	r2, #4
 8008dd0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	69db      	ldr	r3, [r3, #28]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d114      	bne.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008de2:	e00f      	b.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d10a      	bne.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2208      	movs	r2, #8
 8008df2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	69db      	ldr	r3, [r3, #28]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d103      	bne.n	8008e04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e04:	68f8      	ldr	r0, [r7, #12]
 8008e06:	f7f8 fe57 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	771a      	strb	r2, [r3, #28]
}
 8008e10:	bf00      	nop
 8008e12:	3710      	adds	r7, #16
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e24:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d103      	bne.n	8008e38 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2201      	movs	r2, #1
 8008e34:	771a      	strb	r2, [r3, #28]
 8008e36:	e019      	b.n	8008e6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d103      	bne.n	8008e4a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2202      	movs	r2, #2
 8008e46:	771a      	strb	r2, [r3, #28]
 8008e48:	e010      	b.n	8008e6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d103      	bne.n	8008e5c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2204      	movs	r2, #4
 8008e58:	771a      	strb	r2, [r3, #28]
 8008e5a:	e007      	b.n	8008e6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d102      	bne.n	8008e6c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2208      	movs	r2, #8
 8008e6a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008e6c:	68f8      	ldr	r0, [r7, #12]
 8008e6e:	f7ff ff22 	bl	8008cb6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2200      	movs	r2, #0
 8008e76:	771a      	strb	r2, [r3, #28]
}
 8008e78:	bf00      	nop
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a3a      	ldr	r2, [pc, #232]	@ (8008f7c <TIM_Base_SetConfig+0xfc>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d00f      	beq.n	8008eb8 <TIM_Base_SetConfig+0x38>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e9e:	d00b      	beq.n	8008eb8 <TIM_Base_SetConfig+0x38>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a37      	ldr	r2, [pc, #220]	@ (8008f80 <TIM_Base_SetConfig+0x100>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d007      	beq.n	8008eb8 <TIM_Base_SetConfig+0x38>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	4a36      	ldr	r2, [pc, #216]	@ (8008f84 <TIM_Base_SetConfig+0x104>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d003      	beq.n	8008eb8 <TIM_Base_SetConfig+0x38>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	4a35      	ldr	r2, [pc, #212]	@ (8008f88 <TIM_Base_SetConfig+0x108>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d108      	bne.n	8008eca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8008f7c <TIM_Base_SetConfig+0xfc>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d01b      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ed8:	d017      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a28      	ldr	r2, [pc, #160]	@ (8008f80 <TIM_Base_SetConfig+0x100>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d013      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a27      	ldr	r2, [pc, #156]	@ (8008f84 <TIM_Base_SetConfig+0x104>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d00f      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a26      	ldr	r2, [pc, #152]	@ (8008f88 <TIM_Base_SetConfig+0x108>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d00b      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a25      	ldr	r2, [pc, #148]	@ (8008f8c <TIM_Base_SetConfig+0x10c>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d007      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a24      	ldr	r2, [pc, #144]	@ (8008f90 <TIM_Base_SetConfig+0x110>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d003      	beq.n	8008f0a <TIM_Base_SetConfig+0x8a>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a23      	ldr	r2, [pc, #140]	@ (8008f94 <TIM_Base_SetConfig+0x114>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d108      	bne.n	8008f1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	695b      	ldr	r3, [r3, #20]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	68fa      	ldr	r2, [r7, #12]
 8008f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	689a      	ldr	r2, [r3, #8]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a0e      	ldr	r2, [pc, #56]	@ (8008f7c <TIM_Base_SetConfig+0xfc>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d103      	bne.n	8008f50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	691a      	ldr	r2, [r3, #16]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	691b      	ldr	r3, [r3, #16]
 8008f5a:	f003 0301 	and.w	r3, r3, #1
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d105      	bne.n	8008f6e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	f023 0201 	bic.w	r2, r3, #1
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	611a      	str	r2, [r3, #16]
  }
}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	40010000 	.word	0x40010000
 8008f80:	40000400 	.word	0x40000400
 8008f84:	40000800 	.word	0x40000800
 8008f88:	40000c00 	.word	0x40000c00
 8008f8c:	40014000 	.word	0x40014000
 8008f90:	40014400 	.word	0x40014400
 8008f94:	40014800 	.word	0x40014800

08008f98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6a1b      	ldr	r3, [r3, #32]
 8008fac:	f023 0201 	bic.w	r2, r3, #1
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f023 0303 	bic.w	r3, r3, #3
 8008fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	f023 0302 	bic.w	r3, r3, #2
 8008fe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a1c      	ldr	r2, [pc, #112]	@ (8009060 <TIM_OC1_SetConfig+0xc8>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d10c      	bne.n	800900e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	f023 0308 	bic.w	r3, r3, #8
 8008ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	f023 0304 	bic.w	r3, r3, #4
 800900c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a13      	ldr	r2, [pc, #76]	@ (8009060 <TIM_OC1_SetConfig+0xc8>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d111      	bne.n	800903a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800901c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009024:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	695b      	ldr	r3, [r3, #20]
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	4313      	orrs	r3, r2
 800902e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	4313      	orrs	r3, r2
 8009038:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	693a      	ldr	r2, [r7, #16]
 800903e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	685a      	ldr	r2, [r3, #4]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	697a      	ldr	r2, [r7, #20]
 8009052:	621a      	str	r2, [r3, #32]
}
 8009054:	bf00      	nop
 8009056:	371c      	adds	r7, #28
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr
 8009060:	40010000 	.word	0x40010000

08009064 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009064:	b480      	push	{r7}
 8009066:	b087      	sub	sp, #28
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a1b      	ldr	r3, [r3, #32]
 8009072:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	f023 0210 	bic.w	r2, r3, #16
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	699b      	ldr	r3, [r3, #24]
 800908a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800909a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	021b      	lsls	r3, r3, #8
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	4313      	orrs	r3, r2
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	f023 0320 	bic.w	r3, r3, #32
 80090ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	011b      	lsls	r3, r3, #4
 80090b6:	697a      	ldr	r2, [r7, #20]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a1e      	ldr	r2, [pc, #120]	@ (8009138 <TIM_OC2_SetConfig+0xd4>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d10d      	bne.n	80090e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	011b      	lsls	r3, r3, #4
 80090d2:	697a      	ldr	r2, [r7, #20]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a15      	ldr	r2, [pc, #84]	@ (8009138 <TIM_OC2_SetConfig+0xd4>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d113      	bne.n	8009110 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	4313      	orrs	r3, r2
 8009102:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	4313      	orrs	r3, r2
 800910e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	68fa      	ldr	r2, [r7, #12]
 800911a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	685a      	ldr	r2, [r3, #4]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	621a      	str	r2, [r3, #32]
}
 800912a:	bf00      	nop
 800912c:	371c      	adds	r7, #28
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	40010000 	.word	0x40010000

0800913c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800913c:	b480      	push	{r7}
 800913e:	b087      	sub	sp, #28
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a1b      	ldr	r3, [r3, #32]
 800914a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a1b      	ldr	r3, [r3, #32]
 8009150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	69db      	ldr	r3, [r3, #28]
 8009162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800916a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f023 0303 	bic.w	r3, r3, #3
 8009172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68fa      	ldr	r2, [r7, #12]
 800917a:	4313      	orrs	r3, r2
 800917c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	021b      	lsls	r3, r3, #8
 800918c:	697a      	ldr	r2, [r7, #20]
 800918e:	4313      	orrs	r3, r2
 8009190:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a1d      	ldr	r2, [pc, #116]	@ (800920c <TIM_OC3_SetConfig+0xd0>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d10d      	bne.n	80091b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	021b      	lsls	r3, r3, #8
 80091a8:	697a      	ldr	r2, [r7, #20]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a14      	ldr	r2, [pc, #80]	@ (800920c <TIM_OC3_SetConfig+0xd0>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d113      	bne.n	80091e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	695b      	ldr	r3, [r3, #20]
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	011b      	lsls	r3, r3, #4
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685a      	ldr	r2, [r3, #4]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	621a      	str	r2, [r3, #32]
}
 8009200:	bf00      	nop
 8009202:	371c      	adds	r7, #28
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr
 800920c:	40010000 	.word	0x40010000

08009210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009210:	b480      	push	{r7}
 8009212:	b087      	sub	sp, #28
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6a1b      	ldr	r3, [r3, #32]
 8009224:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	69db      	ldr	r3, [r3, #28]
 8009236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800923e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	021b      	lsls	r3, r3, #8
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	4313      	orrs	r3, r2
 8009252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800925a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	031b      	lsls	r3, r3, #12
 8009262:	693a      	ldr	r2, [r7, #16]
 8009264:	4313      	orrs	r3, r2
 8009266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a10      	ldr	r2, [pc, #64]	@ (80092ac <TIM_OC4_SetConfig+0x9c>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d109      	bne.n	8009284 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009276:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	695b      	ldr	r3, [r3, #20]
 800927c:	019b      	lsls	r3, r3, #6
 800927e:	697a      	ldr	r2, [r7, #20]
 8009280:	4313      	orrs	r3, r2
 8009282:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	693a      	ldr	r2, [r7, #16]
 800929c:	621a      	str	r2, [r3, #32]
}
 800929e:	bf00      	nop
 80092a0:	371c      	adds	r7, #28
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	40010000 	.word	0x40010000

080092b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6a1b      	ldr	r3, [r3, #32]
 80092c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6a1b      	ldr	r3, [r3, #32]
 80092c6:	f023 0201 	bic.w	r2, r3, #1
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	699b      	ldr	r3, [r3, #24]
 80092d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	011b      	lsls	r3, r3, #4
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	f023 030a 	bic.w	r3, r3, #10
 80092ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80092ee:	697a      	ldr	r2, [r7, #20]
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	4313      	orrs	r3, r2
 80092f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	693a      	ldr	r2, [r7, #16]
 80092fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	697a      	ldr	r2, [r7, #20]
 8009300:	621a      	str	r2, [r3, #32]
}
 8009302:	bf00      	nop
 8009304:	371c      	adds	r7, #28
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800930e:	b480      	push	{r7}
 8009310:	b087      	sub	sp, #28
 8009312:	af00      	add	r7, sp, #0
 8009314:	60f8      	str	r0, [r7, #12]
 8009316:	60b9      	str	r1, [r7, #8]
 8009318:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6a1b      	ldr	r3, [r3, #32]
 800931e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a1b      	ldr	r3, [r3, #32]
 8009324:	f023 0210 	bic.w	r2, r3, #16
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	699b      	ldr	r3, [r3, #24]
 8009330:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009338:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	031b      	lsls	r3, r3, #12
 800933e:	693a      	ldr	r2, [r7, #16]
 8009340:	4313      	orrs	r3, r2
 8009342:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800934a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	011b      	lsls	r3, r3, #4
 8009350:	697a      	ldr	r2, [r7, #20]
 8009352:	4313      	orrs	r3, r2
 8009354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	693a      	ldr	r2, [r7, #16]
 800935a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	621a      	str	r2, [r3, #32]
}
 8009362:	bf00      	nop
 8009364:	371c      	adds	r7, #28
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800936e:	b480      	push	{r7}
 8009370:	b085      	sub	sp, #20
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
 8009376:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009384:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009386:	683a      	ldr	r2, [r7, #0]
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	4313      	orrs	r3, r2
 800938c:	f043 0307 	orr.w	r3, r3, #7
 8009390:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	609a      	str	r2, [r3, #8]
}
 8009398:	bf00      	nop
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b087      	sub	sp, #28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]
 80093b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	021a      	lsls	r2, r3, #8
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	431a      	orrs	r2, r3
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	697a      	ldr	r2, [r7, #20]
 80093d6:	609a      	str	r2, [r3, #8]
}
 80093d8:	bf00      	nop
 80093da:	371c      	adds	r7, #28
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b087      	sub	sp, #28
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	f003 031f 	and.w	r3, r3, #31
 80093f6:	2201      	movs	r2, #1
 80093f8:	fa02 f303 	lsl.w	r3, r2, r3
 80093fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	6a1a      	ldr	r2, [r3, #32]
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	43db      	mvns	r3, r3
 8009406:	401a      	ands	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6a1a      	ldr	r2, [r3, #32]
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f003 031f 	and.w	r3, r3, #31
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	fa01 f303 	lsl.w	r3, r1, r3
 800941c:	431a      	orrs	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	621a      	str	r2, [r3, #32]
}
 8009422:	bf00      	nop
 8009424:	371c      	adds	r7, #28
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr
	...

08009430 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009430:	b480      	push	{r7}
 8009432:	b085      	sub	sp, #20
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009440:	2b01      	cmp	r3, #1
 8009442:	d101      	bne.n	8009448 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009444:	2302      	movs	r3, #2
 8009446:	e050      	b.n	80094ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2202      	movs	r2, #2
 8009454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800946e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	4313      	orrs	r3, r2
 8009478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a1c      	ldr	r2, [pc, #112]	@ (80094f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d018      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009494:	d013      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a18      	ldr	r2, [pc, #96]	@ (80094fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d00e      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a16      	ldr	r2, [pc, #88]	@ (8009500 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d009      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a15      	ldr	r2, [pc, #84]	@ (8009504 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d004      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a13      	ldr	r2, [pc, #76]	@ (8009508 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d10c      	bne.n	80094d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3714      	adds	r7, #20
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop
 80094f8:	40010000 	.word	0x40010000
 80094fc:	40000400 	.word	0x40000400
 8009500:	40000800 	.word	0x40000800
 8009504:	40000c00 	.word	0x40000c00
 8009508:	40014000 	.word	0x40014000

0800950c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800950c:	b084      	sub	sp, #16
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	f107 001c 	add.w	r0, r7, #28
 800951a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800951e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009522:	2b01      	cmp	r3, #1
 8009524:	d123      	bne.n	800956e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800953a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800954e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009552:	2b01      	cmp	r3, #1
 8009554:	d105      	bne.n	8009562 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f001 fae8 	bl	800ab38 <USB_CoreReset>
 8009568:	4603      	mov	r3, r0
 800956a:	73fb      	strb	r3, [r7, #15]
 800956c:	e01b      	b.n	80095a6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f001 fadc 	bl	800ab38 <USB_CoreReset>
 8009580:	4603      	mov	r3, r0
 8009582:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009584:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009588:	2b00      	cmp	r3, #0
 800958a:	d106      	bne.n	800959a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009590:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	639a      	str	r2, [r3, #56]	@ 0x38
 8009598:	e005      	b.n	80095a6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800959e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80095a6:	7fbb      	ldrb	r3, [r7, #30]
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d10b      	bne.n	80095c4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	f043 0206 	orr.w	r2, r3, #6
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	f043 0220 	orr.w	r2, r3, #32
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80095c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3710      	adds	r7, #16
 80095ca:	46bd      	mov	sp, r7
 80095cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095d0:	b004      	add	sp, #16
 80095d2:	4770      	bx	lr

080095d4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b087      	sub	sp, #28
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	4613      	mov	r3, r2
 80095e0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80095e2:	79fb      	ldrb	r3, [r7, #7]
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	d165      	bne.n	80096b4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	4a41      	ldr	r2, [pc, #260]	@ (80096f0 <USB_SetTurnaroundTime+0x11c>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d906      	bls.n	80095fe <USB_SetTurnaroundTime+0x2a>
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	4a40      	ldr	r2, [pc, #256]	@ (80096f4 <USB_SetTurnaroundTime+0x120>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d202      	bcs.n	80095fe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80095f8:	230f      	movs	r3, #15
 80095fa:	617b      	str	r3, [r7, #20]
 80095fc:	e062      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	4a3c      	ldr	r2, [pc, #240]	@ (80096f4 <USB_SetTurnaroundTime+0x120>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d306      	bcc.n	8009614 <USB_SetTurnaroundTime+0x40>
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	4a3b      	ldr	r2, [pc, #236]	@ (80096f8 <USB_SetTurnaroundTime+0x124>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d202      	bcs.n	8009614 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800960e:	230e      	movs	r3, #14
 8009610:	617b      	str	r3, [r7, #20]
 8009612:	e057      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	4a38      	ldr	r2, [pc, #224]	@ (80096f8 <USB_SetTurnaroundTime+0x124>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d306      	bcc.n	800962a <USB_SetTurnaroundTime+0x56>
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	4a37      	ldr	r2, [pc, #220]	@ (80096fc <USB_SetTurnaroundTime+0x128>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d202      	bcs.n	800962a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009624:	230d      	movs	r3, #13
 8009626:	617b      	str	r3, [r7, #20]
 8009628:	e04c      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	4a33      	ldr	r2, [pc, #204]	@ (80096fc <USB_SetTurnaroundTime+0x128>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d306      	bcc.n	8009640 <USB_SetTurnaroundTime+0x6c>
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	4a32      	ldr	r2, [pc, #200]	@ (8009700 <USB_SetTurnaroundTime+0x12c>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d802      	bhi.n	8009640 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800963a:	230c      	movs	r3, #12
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	e041      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4a2f      	ldr	r2, [pc, #188]	@ (8009700 <USB_SetTurnaroundTime+0x12c>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d906      	bls.n	8009656 <USB_SetTurnaroundTime+0x82>
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	4a2e      	ldr	r2, [pc, #184]	@ (8009704 <USB_SetTurnaroundTime+0x130>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d802      	bhi.n	8009656 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009650:	230b      	movs	r3, #11
 8009652:	617b      	str	r3, [r7, #20]
 8009654:	e036      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	4a2a      	ldr	r2, [pc, #168]	@ (8009704 <USB_SetTurnaroundTime+0x130>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d906      	bls.n	800966c <USB_SetTurnaroundTime+0x98>
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	4a29      	ldr	r2, [pc, #164]	@ (8009708 <USB_SetTurnaroundTime+0x134>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d802      	bhi.n	800966c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009666:	230a      	movs	r3, #10
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e02b      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	4a26      	ldr	r2, [pc, #152]	@ (8009708 <USB_SetTurnaroundTime+0x134>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d906      	bls.n	8009682 <USB_SetTurnaroundTime+0xae>
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	4a25      	ldr	r2, [pc, #148]	@ (800970c <USB_SetTurnaroundTime+0x138>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d202      	bcs.n	8009682 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800967c:	2309      	movs	r3, #9
 800967e:	617b      	str	r3, [r7, #20]
 8009680:	e020      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	4a21      	ldr	r2, [pc, #132]	@ (800970c <USB_SetTurnaroundTime+0x138>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d306      	bcc.n	8009698 <USB_SetTurnaroundTime+0xc4>
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	4a20      	ldr	r2, [pc, #128]	@ (8009710 <USB_SetTurnaroundTime+0x13c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d802      	bhi.n	8009698 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009692:	2308      	movs	r3, #8
 8009694:	617b      	str	r3, [r7, #20]
 8009696:	e015      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	4a1d      	ldr	r2, [pc, #116]	@ (8009710 <USB_SetTurnaroundTime+0x13c>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d906      	bls.n	80096ae <USB_SetTurnaroundTime+0xda>
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4a1c      	ldr	r2, [pc, #112]	@ (8009714 <USB_SetTurnaroundTime+0x140>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d202      	bcs.n	80096ae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80096a8:	2307      	movs	r3, #7
 80096aa:	617b      	str	r3, [r7, #20]
 80096ac:	e00a      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80096ae:	2306      	movs	r3, #6
 80096b0:	617b      	str	r3, [r7, #20]
 80096b2:	e007      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80096b4:	79fb      	ldrb	r3, [r7, #7]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d102      	bne.n	80096c0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80096ba:	2309      	movs	r3, #9
 80096bc:	617b      	str	r3, [r7, #20]
 80096be:	e001      	b.n	80096c4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80096c0:	2309      	movs	r3, #9
 80096c2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	68da      	ldr	r2, [r3, #12]
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	029b      	lsls	r3, r3, #10
 80096d8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80096dc:	431a      	orrs	r2, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	371c      	adds	r7, #28
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr
 80096f0:	00d8acbf 	.word	0x00d8acbf
 80096f4:	00e4e1c0 	.word	0x00e4e1c0
 80096f8:	00f42400 	.word	0x00f42400
 80096fc:	01067380 	.word	0x01067380
 8009700:	011a499f 	.word	0x011a499f
 8009704:	01312cff 	.word	0x01312cff
 8009708:	014ca43f 	.word	0x014ca43f
 800970c:	016e3600 	.word	0x016e3600
 8009710:	01a6ab1f 	.word	0x01a6ab1f
 8009714:	01e84800 	.word	0x01e84800

08009718 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	689b      	ldr	r3, [r3, #8]
 8009724:	f043 0201 	orr.w	r2, r3, #1
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	370c      	adds	r7, #12
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr

0800973a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800973a:	b480      	push	{r7}
 800973c:	b083      	sub	sp, #12
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f023 0201 	bic.w	r2, r3, #1
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	460b      	mov	r3, r1
 8009766:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009768:	2300      	movs	r3, #0
 800976a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009778:	78fb      	ldrb	r3, [r7, #3]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d115      	bne.n	80097aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800978a:	200a      	movs	r0, #10
 800978c:	f7fb f9d2 	bl	8004b34 <HAL_Delay>
      ms += 10U;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	330a      	adds	r3, #10
 8009794:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f001 f93f 	bl	800aa1a <USB_GetMode>
 800979c:	4603      	mov	r3, r0
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d01e      	beq.n	80097e0 <USB_SetCurrentMode+0x84>
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80097a6:	d9f0      	bls.n	800978a <USB_SetCurrentMode+0x2e>
 80097a8:	e01a      	b.n	80097e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80097aa:	78fb      	ldrb	r3, [r7, #3]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d115      	bne.n	80097dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80097bc:	200a      	movs	r0, #10
 80097be:	f7fb f9b9 	bl	8004b34 <HAL_Delay>
      ms += 10U;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	330a      	adds	r3, #10
 80097c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 f926 	bl	800aa1a <USB_GetMode>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d005      	beq.n	80097e0 <USB_SetCurrentMode+0x84>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2bc7      	cmp	r3, #199	@ 0xc7
 80097d8:	d9f0      	bls.n	80097bc <USB_SetCurrentMode+0x60>
 80097da:	e001      	b.n	80097e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	e005      	b.n	80097ec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2bc8      	cmp	r3, #200	@ 0xc8
 80097e4:	d101      	bne.n	80097ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e000      	b.n	80097ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80097f4:	b084      	sub	sp, #16
 80097f6:	b580      	push	{r7, lr}
 80097f8:	b086      	sub	sp, #24
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
 80097fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009802:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800980e:	2300      	movs	r3, #0
 8009810:	613b      	str	r3, [r7, #16]
 8009812:	e009      	b.n	8009828 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	3340      	adds	r3, #64	@ 0x40
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	4413      	add	r3, r2
 800981e:	2200      	movs	r2, #0
 8009820:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	3301      	adds	r3, #1
 8009826:	613b      	str	r3, [r7, #16]
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	2b0e      	cmp	r3, #14
 800982c:	d9f2      	bls.n	8009814 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800982e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009832:	2b00      	cmp	r3, #0
 8009834:	d11c      	bne.n	8009870 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800983c:	685b      	ldr	r3, [r3, #4]
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009844:	f043 0302 	orr.w	r3, r3, #2
 8009848:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800984e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800985a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009866:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	639a      	str	r2, [r3, #56]	@ 0x38
 800986e:	e00b      	b.n	8009888 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009874:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009880:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800988e:	461a      	mov	r2, r3
 8009890:	2300      	movs	r3, #0
 8009892:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009894:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009898:	2b01      	cmp	r3, #1
 800989a:	d10d      	bne.n	80098b8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800989c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d104      	bne.n	80098ae <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80098a4:	2100      	movs	r1, #0
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f968 	bl	8009b7c <USB_SetDevSpeed>
 80098ac:	e008      	b.n	80098c0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80098ae:	2101      	movs	r1, #1
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f963 	bl	8009b7c <USB_SetDevSpeed>
 80098b6:	e003      	b.n	80098c0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80098b8:	2103      	movs	r1, #3
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f95e 	bl	8009b7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80098c0:	2110      	movs	r1, #16
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 f8fa 	bl	8009abc <USB_FlushTxFifo>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d001      	beq.n	80098d2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80098ce:	2301      	movs	r3, #1
 80098d0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 f924 	bl	8009b20 <USB_FlushRxFifo>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d001      	beq.n	80098e2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80098de:	2301      	movs	r3, #1
 80098e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e8:	461a      	mov	r2, r3
 80098ea:	2300      	movs	r3, #0
 80098ec:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098f4:	461a      	mov	r2, r3
 80098f6:	2300      	movs	r3, #0
 80098f8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009900:	461a      	mov	r2, r3
 8009902:	2300      	movs	r3, #0
 8009904:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009906:	2300      	movs	r3, #0
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	e043      	b.n	8009994 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	4413      	add	r3, r2
 8009914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800991e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009922:	d118      	bne.n	8009956 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d10a      	bne.n	8009940 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	015a      	lsls	r2, r3, #5
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	4413      	add	r3, r2
 8009932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009936:	461a      	mov	r2, r3
 8009938:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800993c:	6013      	str	r3, [r2, #0]
 800993e:	e013      	b.n	8009968 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	015a      	lsls	r2, r3, #5
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	4413      	add	r3, r2
 8009948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800994c:	461a      	mov	r2, r3
 800994e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009952:	6013      	str	r3, [r2, #0]
 8009954:	e008      	b.n	8009968 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	015a      	lsls	r2, r3, #5
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	4413      	add	r3, r2
 800995e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009962:	461a      	mov	r2, r3
 8009964:	2300      	movs	r3, #0
 8009966:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	015a      	lsls	r2, r3, #5
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	4413      	add	r3, r2
 8009970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009974:	461a      	mov	r2, r3
 8009976:	2300      	movs	r3, #0
 8009978:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	015a      	lsls	r2, r3, #5
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	4413      	add	r3, r2
 8009982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009986:	461a      	mov	r2, r3
 8009988:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800998c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	3301      	adds	r3, #1
 8009992:	613b      	str	r3, [r7, #16]
 8009994:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009998:	461a      	mov	r2, r3
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	4293      	cmp	r3, r2
 800999e:	d3b5      	bcc.n	800990c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099a0:	2300      	movs	r3, #0
 80099a2:	613b      	str	r3, [r7, #16]
 80099a4:	e043      	b.n	8009a2e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	015a      	lsls	r2, r3, #5
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	4413      	add	r3, r2
 80099ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099bc:	d118      	bne.n	80099f0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10a      	bne.n	80099da <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	015a      	lsls	r2, r3, #5
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	4413      	add	r3, r2
 80099cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099d0:	461a      	mov	r2, r3
 80099d2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80099d6:	6013      	str	r3, [r2, #0]
 80099d8:	e013      	b.n	8009a02 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	015a      	lsls	r2, r3, #5
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	4413      	add	r3, r2
 80099e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099e6:	461a      	mov	r2, r3
 80099e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80099ec:	6013      	str	r3, [r2, #0]
 80099ee:	e008      	b.n	8009a02 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	015a      	lsls	r2, r3, #5
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	4413      	add	r3, r2
 80099f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099fc:	461a      	mov	r2, r3
 80099fe:	2300      	movs	r3, #0
 8009a00:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	015a      	lsls	r2, r3, #5
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	4413      	add	r3, r2
 8009a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a0e:	461a      	mov	r2, r3
 8009a10:	2300      	movs	r3, #0
 8009a12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	015a      	lsls	r2, r3, #5
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	4413      	add	r3, r2
 8009a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a20:	461a      	mov	r2, r3
 8009a22:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009a26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	613b      	str	r3, [r7, #16]
 8009a2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009a32:	461a      	mov	r2, r3
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d3b5      	bcc.n	80099a6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	68fa      	ldr	r2, [r7, #12]
 8009a44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a4c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009a5a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009a5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d105      	bne.n	8009a70 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	699b      	ldr	r3, [r3, #24]
 8009a68:	f043 0210 	orr.w	r2, r3, #16
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	699a      	ldr	r2, [r3, #24]
 8009a74:	4b10      	ldr	r3, [pc, #64]	@ (8009ab8 <USB_DevInit+0x2c4>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	687a      	ldr	r2, [r7, #4]
 8009a7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d005      	beq.n	8009a90 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	699b      	ldr	r3, [r3, #24]
 8009a88:	f043 0208 	orr.w	r2, r3, #8
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d107      	bne.n	8009aa8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009aa0:	f043 0304 	orr.w	r3, r3, #4
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3718      	adds	r7, #24
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ab4:	b004      	add	sp, #16
 8009ab6:	4770      	bx	lr
 8009ab8:	803c3800 	.word	0x803c3800

08009abc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3301      	adds	r3, #1
 8009ace:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ad6:	d901      	bls.n	8009adc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	e01b      	b.n	8009b14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	daf2      	bge.n	8009aca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	019b      	lsls	r3, r3, #6
 8009aec:	f043 0220 	orr.w	r2, r3, #32
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	3301      	adds	r3, #1
 8009af8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b00:	d901      	bls.n	8009b06 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009b02:	2303      	movs	r3, #3
 8009b04:	e006      	b.n	8009b14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	f003 0320 	and.w	r3, r3, #32
 8009b0e:	2b20      	cmp	r3, #32
 8009b10:	d0f0      	beq.n	8009af4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3714      	adds	r7, #20
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b085      	sub	sp, #20
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b38:	d901      	bls.n	8009b3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009b3a:	2303      	movs	r3, #3
 8009b3c:	e018      	b.n	8009b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	daf2      	bge.n	8009b2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009b46:	2300      	movs	r3, #0
 8009b48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2210      	movs	r2, #16
 8009b4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	3301      	adds	r3, #1
 8009b54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b5c:	d901      	bls.n	8009b62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e006      	b.n	8009b70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	f003 0310 	and.w	r3, r3, #16
 8009b6a:	2b10      	cmp	r3, #16
 8009b6c:	d0f0      	beq.n	8009b50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3714      	adds	r7, #20
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	460b      	mov	r3, r1
 8009b86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	78fb      	ldrb	r3, [r7, #3]
 8009b96:	68f9      	ldr	r1, [r7, #12]
 8009b98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b9c:	4313      	orrs	r3, r2
 8009b9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bae:	b480      	push	{r7}
 8009bb0:	b087      	sub	sp, #28
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f003 0306 	and.w	r3, r3, #6
 8009bc6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d102      	bne.n	8009bd4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	75fb      	strb	r3, [r7, #23]
 8009bd2:	e00a      	b.n	8009bea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d002      	beq.n	8009be0 <USB_GetDevSpeed+0x32>
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2b06      	cmp	r3, #6
 8009bde:	d102      	bne.n	8009be6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009be0:	2302      	movs	r3, #2
 8009be2:	75fb      	strb	r3, [r7, #23]
 8009be4:	e001      	b.n	8009bea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009be6:	230f      	movs	r3, #15
 8009be8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	371c      	adds	r7, #28
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	785b      	ldrb	r3, [r3, #1]
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	d13a      	bne.n	8009c8a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c1a:	69da      	ldr	r2, [r3, #28]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	f003 030f 	and.w	r3, r3, #15
 8009c24:	2101      	movs	r1, #1
 8009c26:	fa01 f303 	lsl.w	r3, r1, r3
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	68f9      	ldr	r1, [r7, #12]
 8009c2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c32:	4313      	orrs	r3, r2
 8009c34:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	015a      	lsls	r2, r3, #5
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d155      	bne.n	8009cf8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	015a      	lsls	r2, r3, #5
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	4413      	add	r3, r2
 8009c54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	791b      	ldrb	r3, [r3, #4]
 8009c66:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c68:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	059b      	lsls	r3, r3, #22
 8009c6e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c70:	4313      	orrs	r3, r2
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	0151      	lsls	r1, r2, #5
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	440a      	add	r2, r1
 8009c7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c86:	6013      	str	r3, [r2, #0]
 8009c88:	e036      	b.n	8009cf8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c90:	69da      	ldr	r2, [r3, #28]
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	f003 030f 	and.w	r3, r3, #15
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8009ca0:	041b      	lsls	r3, r3, #16
 8009ca2:	68f9      	ldr	r1, [r7, #12]
 8009ca4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	015a      	lsls	r2, r3, #5
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d11a      	bne.n	8009cf8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	015a      	lsls	r2, r3, #5
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	4413      	add	r3, r2
 8009cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	791b      	ldrb	r3, [r3, #4]
 8009cdc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009cde:	430b      	orrs	r3, r1
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	68ba      	ldr	r2, [r7, #8]
 8009ce4:	0151      	lsls	r1, r2, #5
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	440a      	add	r2, r1
 8009cea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cf6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3714      	adds	r7, #20
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr
	...

08009d08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	785b      	ldrb	r3, [r3, #1]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d161      	bne.n	8009de8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d3a:	d11f      	bne.n	8009d7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	015a      	lsls	r2, r3, #5
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	4413      	add	r3, r2
 8009d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	68ba      	ldr	r2, [r7, #8]
 8009d4c:	0151      	lsls	r1, r2, #5
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	440a      	add	r2, r1
 8009d52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009d5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	015a      	lsls	r2, r3, #5
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	4413      	add	r3, r2
 8009d64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68ba      	ldr	r2, [r7, #8]
 8009d6c:	0151      	lsls	r1, r2, #5
 8009d6e:	68fa      	ldr	r2, [r7, #12]
 8009d70:	440a      	add	r2, r1
 8009d72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	f003 030f 	and.w	r3, r3, #15
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	43db      	mvns	r3, r3
 8009d96:	68f9      	ldr	r1, [r7, #12]
 8009d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d9c:	4013      	ands	r3, r2
 8009d9e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da6:	69da      	ldr	r2, [r3, #28]
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	f003 030f 	and.w	r3, r3, #15
 8009db0:	2101      	movs	r1, #1
 8009db2:	fa01 f303 	lsl.w	r3, r1, r3
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	43db      	mvns	r3, r3
 8009dba:	68f9      	ldr	r1, [r7, #12]
 8009dbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009dc0:	4013      	ands	r3, r2
 8009dc2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	015a      	lsls	r2, r3, #5
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	4413      	add	r3, r2
 8009dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	0159      	lsls	r1, r3, #5
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	440b      	add	r3, r1
 8009dda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dde:	4619      	mov	r1, r3
 8009de0:	4b35      	ldr	r3, [pc, #212]	@ (8009eb8 <USB_DeactivateEndpoint+0x1b0>)
 8009de2:	4013      	ands	r3, r2
 8009de4:	600b      	str	r3, [r1, #0]
 8009de6:	e060      	b.n	8009eaa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	015a      	lsls	r2, r3, #5
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	4413      	add	r3, r2
 8009df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009dfe:	d11f      	bne.n	8009e40 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	015a      	lsls	r2, r3, #5
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	4413      	add	r3, r2
 8009e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	0151      	lsls	r1, r2, #5
 8009e12:	68fa      	ldr	r2, [r7, #12]
 8009e14:	440a      	add	r2, r1
 8009e16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009e1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	015a      	lsls	r2, r3, #5
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	4413      	add	r3, r2
 8009e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	68ba      	ldr	r2, [r7, #8]
 8009e30:	0151      	lsls	r1, r2, #5
 8009e32:	68fa      	ldr	r2, [r7, #12]
 8009e34:	440a      	add	r2, r1
 8009e36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	f003 030f 	and.w	r3, r3, #15
 8009e50:	2101      	movs	r1, #1
 8009e52:	fa01 f303 	lsl.w	r3, r1, r3
 8009e56:	041b      	lsls	r3, r3, #16
 8009e58:	43db      	mvns	r3, r3
 8009e5a:	68f9      	ldr	r1, [r7, #12]
 8009e5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e60:	4013      	ands	r3, r2
 8009e62:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e6a:	69da      	ldr	r2, [r3, #28]
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	f003 030f 	and.w	r3, r3, #15
 8009e74:	2101      	movs	r1, #1
 8009e76:	fa01 f303 	lsl.w	r3, r1, r3
 8009e7a:	041b      	lsls	r3, r3, #16
 8009e7c:	43db      	mvns	r3, r3
 8009e7e:	68f9      	ldr	r1, [r7, #12]
 8009e80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e84:	4013      	ands	r3, r2
 8009e86:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	0159      	lsls	r1, r3, #5
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	440b      	add	r3, r1
 8009e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	4b05      	ldr	r3, [pc, #20]	@ (8009ebc <USB_DeactivateEndpoint+0x1b4>)
 8009ea6:	4013      	ands	r3, r2
 8009ea8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009eaa:	2300      	movs	r3, #0
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr
 8009eb8:	ec337800 	.word	0xec337800
 8009ebc:	eff37800 	.word	0xeff37800

08009ec0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b08a      	sub	sp, #40	@ 0x28
 8009ec4:	af02      	add	r7, sp, #8
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	4613      	mov	r3, r2
 8009ecc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	781b      	ldrb	r3, [r3, #0]
 8009ed6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	785b      	ldrb	r3, [r3, #1]
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	f040 817f 	bne.w	800a1e0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d132      	bne.n	8009f50 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	015a      	lsls	r2, r3, #5
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	69ba      	ldr	r2, [r7, #24]
 8009efa:	0151      	lsls	r1, r2, #5
 8009efc:	69fa      	ldr	r2, [r7, #28]
 8009efe:	440a      	add	r2, r1
 8009f00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f04:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009f08:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009f0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	015a      	lsls	r2, r3, #5
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	4413      	add	r3, r2
 8009f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f1a:	691b      	ldr	r3, [r3, #16]
 8009f1c:	69ba      	ldr	r2, [r7, #24]
 8009f1e:	0151      	lsls	r1, r2, #5
 8009f20:	69fa      	ldr	r2, [r7, #28]
 8009f22:	440a      	add	r2, r1
 8009f24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f28:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f2e:	69bb      	ldr	r3, [r7, #24]
 8009f30:	015a      	lsls	r2, r3, #5
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	4413      	add	r3, r2
 8009f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f3a:	691b      	ldr	r3, [r3, #16]
 8009f3c:	69ba      	ldr	r2, [r7, #24]
 8009f3e:	0151      	lsls	r1, r2, #5
 8009f40:	69fa      	ldr	r2, [r7, #28]
 8009f42:	440a      	add	r2, r1
 8009f44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f48:	0cdb      	lsrs	r3, r3, #19
 8009f4a:	04db      	lsls	r3, r3, #19
 8009f4c:	6113      	str	r3, [r2, #16]
 8009f4e:	e097      	b.n	800a080 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	015a      	lsls	r2, r3, #5
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	4413      	add	r3, r2
 8009f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	69ba      	ldr	r2, [r7, #24]
 8009f60:	0151      	lsls	r1, r2, #5
 8009f62:	69fa      	ldr	r2, [r7, #28]
 8009f64:	440a      	add	r2, r1
 8009f66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f6a:	0cdb      	lsrs	r3, r3, #19
 8009f6c:	04db      	lsls	r3, r3, #19
 8009f6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f70:	69bb      	ldr	r3, [r7, #24]
 8009f72:	015a      	lsls	r2, r3, #5
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	4413      	add	r3, r2
 8009f78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	69ba      	ldr	r2, [r7, #24]
 8009f80:	0151      	lsls	r1, r2, #5
 8009f82:	69fa      	ldr	r2, [r7, #28]
 8009f84:	440a      	add	r2, r1
 8009f86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f8a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009f8e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009f92:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d11a      	bne.n	8009fd0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	691a      	ldr	r2, [r3, #16]
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d903      	bls.n	8009fae <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	689a      	ldr	r2, [r3, #8]
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009fae:	69bb      	ldr	r3, [r7, #24]
 8009fb0:	015a      	lsls	r2, r3, #5
 8009fb2:	69fb      	ldr	r3, [r7, #28]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	69ba      	ldr	r2, [r7, #24]
 8009fbe:	0151      	lsls	r1, r2, #5
 8009fc0:	69fa      	ldr	r2, [r7, #28]
 8009fc2:	440a      	add	r2, r1
 8009fc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009fcc:	6113      	str	r3, [r2, #16]
 8009fce:	e044      	b.n	800a05a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	691a      	ldr	r2, [r3, #16]
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	4413      	add	r3, r2
 8009fda:	1e5a      	subs	r2, r3, #1
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fe4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8009fe6:	69bb      	ldr	r3, [r7, #24]
 8009fe8:	015a      	lsls	r2, r3, #5
 8009fea:	69fb      	ldr	r3, [r7, #28]
 8009fec:	4413      	add	r3, r2
 8009fee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ff2:	691a      	ldr	r2, [r3, #16]
 8009ff4:	8afb      	ldrh	r3, [r7, #22]
 8009ff6:	04d9      	lsls	r1, r3, #19
 8009ff8:	4ba4      	ldr	r3, [pc, #656]	@ (800a28c <USB_EPStartXfer+0x3cc>)
 8009ffa:	400b      	ands	r3, r1
 8009ffc:	69b9      	ldr	r1, [r7, #24]
 8009ffe:	0148      	lsls	r0, r1, #5
 800a000:	69f9      	ldr	r1, [r7, #28]
 800a002:	4401      	add	r1, r0
 800a004:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a008:	4313      	orrs	r3, r2
 800a00a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	791b      	ldrb	r3, [r3, #4]
 800a010:	2b01      	cmp	r3, #1
 800a012:	d122      	bne.n	800a05a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	015a      	lsls	r2, r3, #5
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	4413      	add	r3, r2
 800a01c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	69ba      	ldr	r2, [r7, #24]
 800a024:	0151      	lsls	r1, r2, #5
 800a026:	69fa      	ldr	r2, [r7, #28]
 800a028:	440a      	add	r2, r1
 800a02a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a02e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a032:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800a034:	69bb      	ldr	r3, [r7, #24]
 800a036:	015a      	lsls	r2, r3, #5
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	4413      	add	r3, r2
 800a03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a040:	691a      	ldr	r2, [r3, #16]
 800a042:	8afb      	ldrh	r3, [r7, #22]
 800a044:	075b      	lsls	r3, r3, #29
 800a046:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a04a:	69b9      	ldr	r1, [r7, #24]
 800a04c:	0148      	lsls	r0, r1, #5
 800a04e:	69f9      	ldr	r1, [r7, #28]
 800a050:	4401      	add	r1, r0
 800a052:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a056:	4313      	orrs	r3, r2
 800a058:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	015a      	lsls	r2, r3, #5
 800a05e:	69fb      	ldr	r3, [r7, #28]
 800a060:	4413      	add	r3, r2
 800a062:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a066:	691a      	ldr	r2, [r3, #16]
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	691b      	ldr	r3, [r3, #16]
 800a06c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a070:	69b9      	ldr	r1, [r7, #24]
 800a072:	0148      	lsls	r0, r1, #5
 800a074:	69f9      	ldr	r1, [r7, #28]
 800a076:	4401      	add	r1, r0
 800a078:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a07c:	4313      	orrs	r3, r2
 800a07e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a080:	79fb      	ldrb	r3, [r7, #7]
 800a082:	2b01      	cmp	r3, #1
 800a084:	d14b      	bne.n	800a11e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	69db      	ldr	r3, [r3, #28]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d009      	beq.n	800a0a2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a08e:	69bb      	ldr	r3, [r7, #24]
 800a090:	015a      	lsls	r2, r3, #5
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	4413      	add	r3, r2
 800a096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a09a:	461a      	mov	r2, r3
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	69db      	ldr	r3, [r3, #28]
 800a0a0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	791b      	ldrb	r3, [r3, #4]
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d128      	bne.n	800a0fc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d110      	bne.n	800a0dc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a0ba:	69bb      	ldr	r3, [r7, #24]
 800a0bc:	015a      	lsls	r2, r3, #5
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	0151      	lsls	r1, r2, #5
 800a0cc:	69fa      	ldr	r2, [r7, #28]
 800a0ce:	440a      	add	r2, r1
 800a0d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a0d8:	6013      	str	r3, [r2, #0]
 800a0da:	e00f      	b.n	800a0fc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a0dc:	69bb      	ldr	r3, [r7, #24]
 800a0de:	015a      	lsls	r2, r3, #5
 800a0e0:	69fb      	ldr	r3, [r7, #28]
 800a0e2:	4413      	add	r3, r2
 800a0e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	69ba      	ldr	r2, [r7, #24]
 800a0ec:	0151      	lsls	r1, r2, #5
 800a0ee:	69fa      	ldr	r2, [r7, #28]
 800a0f0:	440a      	add	r2, r1
 800a0f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0fa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	015a      	lsls	r2, r3, #5
 800a100:	69fb      	ldr	r3, [r7, #28]
 800a102:	4413      	add	r3, r2
 800a104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69ba      	ldr	r2, [r7, #24]
 800a10c:	0151      	lsls	r1, r2, #5
 800a10e:	69fa      	ldr	r2, [r7, #28]
 800a110:	440a      	add	r2, r1
 800a112:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a116:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a11a:	6013      	str	r3, [r2, #0]
 800a11c:	e166      	b.n	800a3ec <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	015a      	lsls	r2, r3, #5
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	4413      	add	r3, r2
 800a126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	0151      	lsls	r1, r2, #5
 800a130:	69fa      	ldr	r2, [r7, #28]
 800a132:	440a      	add	r2, r1
 800a134:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a138:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a13c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	791b      	ldrb	r3, [r3, #4]
 800a142:	2b01      	cmp	r3, #1
 800a144:	d015      	beq.n	800a172 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 814e 	beq.w	800a3ec <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	f003 030f 	and.w	r3, r3, #15
 800a160:	2101      	movs	r1, #1
 800a162:	fa01 f303 	lsl.w	r3, r1, r3
 800a166:	69f9      	ldr	r1, [r7, #28]
 800a168:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a16c:	4313      	orrs	r3, r2
 800a16e:	634b      	str	r3, [r1, #52]	@ 0x34
 800a170:	e13c      	b.n	800a3ec <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d110      	bne.n	800a1a4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	015a      	lsls	r2, r3, #5
 800a186:	69fb      	ldr	r3, [r7, #28]
 800a188:	4413      	add	r3, r2
 800a18a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	69ba      	ldr	r2, [r7, #24]
 800a192:	0151      	lsls	r1, r2, #5
 800a194:	69fa      	ldr	r2, [r7, #28]
 800a196:	440a      	add	r2, r1
 800a198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a19c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a1a0:	6013      	str	r3, [r2, #0]
 800a1a2:	e00f      	b.n	800a1c4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	015a      	lsls	r2, r3, #5
 800a1a8:	69fb      	ldr	r3, [r7, #28]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	69ba      	ldr	r2, [r7, #24]
 800a1b4:	0151      	lsls	r1, r2, #5
 800a1b6:	69fa      	ldr	r2, [r7, #28]
 800a1b8:	440a      	add	r2, r1
 800a1ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a1be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1c2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	68d9      	ldr	r1, [r3, #12]
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	781a      	ldrb	r2, [r3, #0]
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	691b      	ldr	r3, [r3, #16]
 800a1d0:	b298      	uxth	r0, r3
 800a1d2:	79fb      	ldrb	r3, [r7, #7]
 800a1d4:	9300      	str	r3, [sp, #0]
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	68f8      	ldr	r0, [r7, #12]
 800a1da:	f000 f9b9 	bl	800a550 <USB_WritePacket>
 800a1de:	e105      	b.n	800a3ec <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	015a      	lsls	r2, r3, #5
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	69ba      	ldr	r2, [r7, #24]
 800a1f0:	0151      	lsls	r1, r2, #5
 800a1f2:	69fa      	ldr	r2, [r7, #28]
 800a1f4:	440a      	add	r2, r1
 800a1f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1fa:	0cdb      	lsrs	r3, r3, #19
 800a1fc:	04db      	lsls	r3, r3, #19
 800a1fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	015a      	lsls	r2, r3, #5
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	4413      	add	r3, r2
 800a208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a20c:	691b      	ldr	r3, [r3, #16]
 800a20e:	69ba      	ldr	r2, [r7, #24]
 800a210:	0151      	lsls	r1, r2, #5
 800a212:	69fa      	ldr	r2, [r7, #28]
 800a214:	440a      	add	r2, r1
 800a216:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a21a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a21e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a222:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d132      	bne.n	800a290 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d003      	beq.n	800a23a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	689a      	ldr	r2, [r3, #8]
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	689a      	ldr	r2, [r3, #8]
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	015a      	lsls	r2, r3, #5
 800a246:	69fb      	ldr	r3, [r7, #28]
 800a248:	4413      	add	r3, r2
 800a24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a24e:	691a      	ldr	r2, [r3, #16]
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	6a1b      	ldr	r3, [r3, #32]
 800a254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a258:	69b9      	ldr	r1, [r7, #24]
 800a25a:	0148      	lsls	r0, r1, #5
 800a25c:	69f9      	ldr	r1, [r7, #28]
 800a25e:	4401      	add	r1, r0
 800a260:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a264:	4313      	orrs	r3, r2
 800a266:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	015a      	lsls	r2, r3, #5
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a274:	691b      	ldr	r3, [r3, #16]
 800a276:	69ba      	ldr	r2, [r7, #24]
 800a278:	0151      	lsls	r1, r2, #5
 800a27a:	69fa      	ldr	r2, [r7, #28]
 800a27c:	440a      	add	r2, r1
 800a27e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a282:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a286:	6113      	str	r3, [r2, #16]
 800a288:	e062      	b.n	800a350 <USB_EPStartXfer+0x490>
 800a28a:	bf00      	nop
 800a28c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d123      	bne.n	800a2e0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	015a      	lsls	r2, r3, #5
 800a29c:	69fb      	ldr	r3, [r7, #28]
 800a29e:	4413      	add	r3, r2
 800a2a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2a4:	691a      	ldr	r2, [r3, #16]
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	689b      	ldr	r3, [r3, #8]
 800a2aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2ae:	69b9      	ldr	r1, [r7, #24]
 800a2b0:	0148      	lsls	r0, r1, #5
 800a2b2:	69f9      	ldr	r1, [r7, #28]
 800a2b4:	4401      	add	r1, r0
 800a2b6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	015a      	lsls	r2, r3, #5
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	4413      	add	r3, r2
 800a2c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2ca:	691b      	ldr	r3, [r3, #16]
 800a2cc:	69ba      	ldr	r2, [r7, #24]
 800a2ce:	0151      	lsls	r1, r2, #5
 800a2d0:	69fa      	ldr	r2, [r7, #28]
 800a2d2:	440a      	add	r2, r1
 800a2d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a2dc:	6113      	str	r3, [r2, #16]
 800a2de:	e037      	b.n	800a350 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	691a      	ldr	r2, [r3, #16]
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	4413      	add	r3, r2
 800a2ea:	1e5a      	subs	r2, r3, #1
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2f4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	8afa      	ldrh	r2, [r7, #22]
 800a2fc:	fb03 f202 	mul.w	r2, r3, r2
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a310:	691a      	ldr	r2, [r3, #16]
 800a312:	8afb      	ldrh	r3, [r7, #22]
 800a314:	04d9      	lsls	r1, r3, #19
 800a316:	4b38      	ldr	r3, [pc, #224]	@ (800a3f8 <USB_EPStartXfer+0x538>)
 800a318:	400b      	ands	r3, r1
 800a31a:	69b9      	ldr	r1, [r7, #24]
 800a31c:	0148      	lsls	r0, r1, #5
 800a31e:	69f9      	ldr	r1, [r7, #28]
 800a320:	4401      	add	r1, r0
 800a322:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a326:	4313      	orrs	r3, r2
 800a328:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	015a      	lsls	r2, r3, #5
 800a32e:	69fb      	ldr	r3, [r7, #28]
 800a330:	4413      	add	r3, r2
 800a332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a336:	691a      	ldr	r2, [r3, #16]
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	6a1b      	ldr	r3, [r3, #32]
 800a33c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a340:	69b9      	ldr	r1, [r7, #24]
 800a342:	0148      	lsls	r0, r1, #5
 800a344:	69f9      	ldr	r1, [r7, #28]
 800a346:	4401      	add	r1, r0
 800a348:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a34c:	4313      	orrs	r3, r2
 800a34e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a350:	79fb      	ldrb	r3, [r7, #7]
 800a352:	2b01      	cmp	r3, #1
 800a354:	d10d      	bne.n	800a372 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d009      	beq.n	800a372 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	68d9      	ldr	r1, [r3, #12]
 800a362:	69bb      	ldr	r3, [r7, #24]
 800a364:	015a      	lsls	r2, r3, #5
 800a366:	69fb      	ldr	r3, [r7, #28]
 800a368:	4413      	add	r3, r2
 800a36a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a36e:	460a      	mov	r2, r1
 800a370:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	791b      	ldrb	r3, [r3, #4]
 800a376:	2b01      	cmp	r3, #1
 800a378:	d128      	bne.n	800a3cc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a386:	2b00      	cmp	r3, #0
 800a388:	d110      	bne.n	800a3ac <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	015a      	lsls	r2, r3, #5
 800a38e:	69fb      	ldr	r3, [r7, #28]
 800a390:	4413      	add	r3, r2
 800a392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	69ba      	ldr	r2, [r7, #24]
 800a39a:	0151      	lsls	r1, r2, #5
 800a39c:	69fa      	ldr	r2, [r7, #28]
 800a39e:	440a      	add	r2, r1
 800a3a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a3a8:	6013      	str	r3, [r2, #0]
 800a3aa:	e00f      	b.n	800a3cc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	015a      	lsls	r2, r3, #5
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	69ba      	ldr	r2, [r7, #24]
 800a3bc:	0151      	lsls	r1, r2, #5
 800a3be:	69fa      	ldr	r2, [r7, #28]
 800a3c0:	440a      	add	r2, r1
 800a3c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a3ca:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	69fb      	ldr	r3, [r7, #28]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	69ba      	ldr	r2, [r7, #24]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	69fa      	ldr	r2, [r7, #28]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3e6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a3ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3720      	adds	r7, #32
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	1ff80000 	.word	0x1ff80000

0800a3fc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b087      	sub	sp, #28
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a406:	2300      	movs	r3, #0
 800a408:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	785b      	ldrb	r3, [r3, #1]
 800a416:	2b01      	cmp	r3, #1
 800a418:	d14a      	bne.n	800a4b0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	015a      	lsls	r2, r3, #5
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	4413      	add	r3, r2
 800a424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a42e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a432:	f040 8086 	bne.w	800a542 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	015a      	lsls	r2, r3, #5
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	4413      	add	r3, r2
 800a440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	7812      	ldrb	r2, [r2, #0]
 800a44a:	0151      	lsls	r1, r2, #5
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	440a      	add	r2, r1
 800a450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a454:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a458:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	015a      	lsls	r2, r3, #5
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	4413      	add	r3, r2
 800a464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	683a      	ldr	r2, [r7, #0]
 800a46c:	7812      	ldrb	r2, [r2, #0]
 800a46e:	0151      	lsls	r1, r2, #5
 800a470:	693a      	ldr	r2, [r7, #16]
 800a472:	440a      	add	r2, r1
 800a474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a478:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a47c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	3301      	adds	r3, #1
 800a482:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d902      	bls.n	800a494 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	75fb      	strb	r3, [r7, #23]
          break;
 800a492:	e056      	b.n	800a542 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	015a      	lsls	r2, r3, #5
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	4413      	add	r3, r2
 800a49e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4ac:	d0e7      	beq.n	800a47e <USB_EPStopXfer+0x82>
 800a4ae:	e048      	b.n	800a542 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	015a      	lsls	r2, r3, #5
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	4413      	add	r3, r2
 800a4ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4c8:	d13b      	bne.n	800a542 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	7812      	ldrb	r2, [r2, #0]
 800a4de:	0151      	lsls	r1, r2, #5
 800a4e0:	693a      	ldr	r2, [r7, #16]
 800a4e2:	440a      	add	r2, r1
 800a4e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a4ec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	015a      	lsls	r2, r3, #5
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	7812      	ldrb	r2, [r2, #0]
 800a502:	0151      	lsls	r1, r2, #5
 800a504:	693a      	ldr	r2, [r7, #16]
 800a506:	440a      	add	r2, r1
 800a508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a50c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a510:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	3301      	adds	r3, #1
 800a516:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a51e:	4293      	cmp	r3, r2
 800a520:	d902      	bls.n	800a528 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	75fb      	strb	r3, [r7, #23]
          break;
 800a526:	e00c      	b.n	800a542 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	015a      	lsls	r2, r3, #5
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	4413      	add	r3, r2
 800a532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a53c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a540:	d0e7      	beq.n	800a512 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a542:	7dfb      	ldrb	r3, [r7, #23]
}
 800a544:	4618      	mov	r0, r3
 800a546:	371c      	adds	r7, #28
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a550:	b480      	push	{r7}
 800a552:	b089      	sub	sp, #36	@ 0x24
 800a554:	af00      	add	r7, sp, #0
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	60b9      	str	r1, [r7, #8]
 800a55a:	4611      	mov	r1, r2
 800a55c:	461a      	mov	r2, r3
 800a55e:	460b      	mov	r3, r1
 800a560:	71fb      	strb	r3, [r7, #7]
 800a562:	4613      	mov	r3, r2
 800a564:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a56e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a572:	2b00      	cmp	r3, #0
 800a574:	d123      	bne.n	800a5be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a576:	88bb      	ldrh	r3, [r7, #4]
 800a578:	3303      	adds	r3, #3
 800a57a:	089b      	lsrs	r3, r3, #2
 800a57c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a57e:	2300      	movs	r3, #0
 800a580:	61bb      	str	r3, [r7, #24]
 800a582:	e018      	b.n	800a5b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a584:	79fb      	ldrb	r3, [r7, #7]
 800a586:	031a      	lsls	r2, r3, #12
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	4413      	add	r3, r2
 800a58c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a590:	461a      	mov	r2, r3
 800a592:	69fb      	ldr	r3, [r7, #28]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a598:	69fb      	ldr	r3, [r7, #28]
 800a59a:	3301      	adds	r3, #1
 800a59c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a5b0:	69bb      	ldr	r3, [r7, #24]
 800a5b2:	3301      	adds	r3, #1
 800a5b4:	61bb      	str	r3, [r7, #24]
 800a5b6:	69ba      	ldr	r2, [r7, #24]
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d3e2      	bcc.n	800a584 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3724      	adds	r7, #36	@ 0x24
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr

0800a5cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b08b      	sub	sp, #44	@ 0x2c
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	60b9      	str	r1, [r7, #8]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a5e2:	88fb      	ldrh	r3, [r7, #6]
 800a5e4:	089b      	lsrs	r3, r3, #2
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a5ea:	88fb      	ldrh	r3, [r7, #6]
 800a5ec:	f003 0303 	and.w	r3, r3, #3
 800a5f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	623b      	str	r3, [r7, #32]
 800a5f6:	e014      	b.n	800a622 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a602:	601a      	str	r2, [r3, #0]
    pDest++;
 800a604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a606:	3301      	adds	r3, #1
 800a608:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60c:	3301      	adds	r3, #1
 800a60e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a612:	3301      	adds	r3, #1
 800a614:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a618:	3301      	adds	r3, #1
 800a61a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a61c:	6a3b      	ldr	r3, [r7, #32]
 800a61e:	3301      	adds	r3, #1
 800a620:	623b      	str	r3, [r7, #32]
 800a622:	6a3a      	ldr	r2, [r7, #32]
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	429a      	cmp	r2, r3
 800a628:	d3e6      	bcc.n	800a5f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a62a:	8bfb      	ldrh	r3, [r7, #30]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d01e      	beq.n	800a66e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a630:	2300      	movs	r3, #0
 800a632:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a634:	69bb      	ldr	r3, [r7, #24]
 800a636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a63a:	461a      	mov	r2, r3
 800a63c:	f107 0310 	add.w	r3, r7, #16
 800a640:	6812      	ldr	r2, [r2, #0]
 800a642:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a644:	693a      	ldr	r2, [r7, #16]
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	fa22 f303 	lsr.w	r3, r2, r3
 800a650:	b2da      	uxtb	r2, r3
 800a652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a654:	701a      	strb	r2, [r3, #0]
      i++;
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	3301      	adds	r3, #1
 800a65a:	623b      	str	r3, [r7, #32]
      pDest++;
 800a65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65e:	3301      	adds	r3, #1
 800a660:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a662:	8bfb      	ldrh	r3, [r7, #30]
 800a664:	3b01      	subs	r3, #1
 800a666:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a668:	8bfb      	ldrh	r3, [r7, #30]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1ea      	bne.n	800a644 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a670:	4618      	mov	r0, r3
 800a672:	372c      	adds	r7, #44	@ 0x2c
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr

0800a67c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	785b      	ldrb	r3, [r3, #1]
 800a694:	2b01      	cmp	r3, #1
 800a696:	d12c      	bne.n	800a6f2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	015a      	lsls	r2, r3, #5
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4413      	add	r3, r2
 800a6a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	db12      	blt.n	800a6d0 <USB_EPSetStall+0x54>
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d00f      	beq.n	800a6d0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	015a      	lsls	r2, r3, #5
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	0151      	lsls	r1, r2, #5
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	440a      	add	r2, r1
 800a6c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a6ce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	015a      	lsls	r2, r3, #5
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	4413      	add	r3, r2
 800a6d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	68ba      	ldr	r2, [r7, #8]
 800a6e0:	0151      	lsls	r1, r2, #5
 800a6e2:	68fa      	ldr	r2, [r7, #12]
 800a6e4:	440a      	add	r2, r1
 800a6e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a6ee:	6013      	str	r3, [r2, #0]
 800a6f0:	e02b      	b.n	800a74a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	015a      	lsls	r2, r3, #5
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	db12      	blt.n	800a72a <USB_EPSetStall+0xae>
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00f      	beq.n	800a72a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	015a      	lsls	r2, r3, #5
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	4413      	add	r3, r2
 800a712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	68ba      	ldr	r2, [r7, #8]
 800a71a:	0151      	lsls	r1, r2, #5
 800a71c:	68fa      	ldr	r2, [r7, #12]
 800a71e:	440a      	add	r2, r1
 800a720:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a724:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a728:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	015a      	lsls	r2, r3, #5
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	4413      	add	r3, r2
 800a732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	0151      	lsls	r1, r2, #5
 800a73c:	68fa      	ldr	r2, [r7, #12]
 800a73e:	440a      	add	r2, r1
 800a740:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a744:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a748:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a74a:	2300      	movs	r3, #0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3714      	adds	r7, #20
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	785b      	ldrb	r3, [r3, #1]
 800a770:	2b01      	cmp	r3, #1
 800a772:	d128      	bne.n	800a7c6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	015a      	lsls	r2, r3, #5
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	4413      	add	r3, r2
 800a77c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	0151      	lsls	r1, r2, #5
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	440a      	add	r2, r1
 800a78a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a78e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a792:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	791b      	ldrb	r3, [r3, #4]
 800a798:	2b03      	cmp	r3, #3
 800a79a:	d003      	beq.n	800a7a4 <USB_EPClearStall+0x4c>
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	791b      	ldrb	r3, [r3, #4]
 800a7a0:	2b02      	cmp	r3, #2
 800a7a2:	d138      	bne.n	800a816 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	015a      	lsls	r2, r3, #5
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	68ba      	ldr	r2, [r7, #8]
 800a7b4:	0151      	lsls	r1, r2, #5
 800a7b6:	68fa      	ldr	r2, [r7, #12]
 800a7b8:	440a      	add	r2, r1
 800a7ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7c2:	6013      	str	r3, [r2, #0]
 800a7c4:	e027      	b.n	800a816 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	015a      	lsls	r2, r3, #5
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68ba      	ldr	r2, [r7, #8]
 800a7d6:	0151      	lsls	r1, r2, #5
 800a7d8:	68fa      	ldr	r2, [r7, #12]
 800a7da:	440a      	add	r2, r1
 800a7dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a7e4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	791b      	ldrb	r3, [r3, #4]
 800a7ea:	2b03      	cmp	r3, #3
 800a7ec:	d003      	beq.n	800a7f6 <USB_EPClearStall+0x9e>
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	791b      	ldrb	r3, [r3, #4]
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d10f      	bne.n	800a816 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	015a      	lsls	r2, r3, #5
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	68ba      	ldr	r2, [r7, #8]
 800a806:	0151      	lsls	r1, r2, #5
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	440a      	add	r2, r1
 800a80c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a814:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a816:	2300      	movs	r3, #0
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3714      	adds	r7, #20
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a824:	b480      	push	{r7}
 800a826:	b085      	sub	sp, #20
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	460b      	mov	r3, r1
 800a82e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a842:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a846:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	78fb      	ldrb	r3, [r7, #3]
 800a852:	011b      	lsls	r3, r3, #4
 800a854:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a858:	68f9      	ldr	r1, [r7, #12]
 800a85a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a85e:	4313      	orrs	r3, r2
 800a860:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	3714      	adds	r7, #20
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a870:	b480      	push	{r7}
 800a872:	b085      	sub	sp, #20
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	68fa      	ldr	r2, [r7, #12]
 800a886:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a88a:	f023 0303 	bic.w	r3, r3, #3
 800a88e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a896:	685b      	ldr	r3, [r3, #4]
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a89e:	f023 0302 	bic.w	r3, r3, #2
 800a8a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3714      	adds	r7, #20
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr

0800a8b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b085      	sub	sp, #20
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	68fa      	ldr	r2, [r7, #12]
 800a8c8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a8cc:	f023 0303 	bic.w	r3, r3, #3
 800a8d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a8e0:	f043 0302 	orr.w	r3, r3, #2
 800a8e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a8e6:	2300      	movs	r3, #0
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3714      	adds	r7, #20
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f2:	4770      	bx	lr

0800a8f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	695b      	ldr	r3, [r3, #20]
 800a900:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	68fa      	ldr	r2, [r7, #12]
 800a908:	4013      	ands	r3, r2
 800a90a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a90c:	68fb      	ldr	r3, [r7, #12]
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3714      	adds	r7, #20
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr

0800a91a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a91a:	b480      	push	{r7}
 800a91c:	b085      	sub	sp, #20
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a92c:	699b      	ldr	r3, [r3, #24]
 800a92e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	68ba      	ldr	r2, [r7, #8]
 800a93a:	4013      	ands	r3, r2
 800a93c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	0c1b      	lsrs	r3, r3, #16
}
 800a942:	4618      	mov	r0, r3
 800a944:	3714      	adds	r7, #20
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr

0800a94e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a94e:	b480      	push	{r7}
 800a950:	b085      	sub	sp, #20
 800a952:	af00      	add	r7, sp, #0
 800a954:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a960:	699b      	ldr	r3, [r3, #24]
 800a962:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a96a:	69db      	ldr	r3, [r3, #28]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	4013      	ands	r3, r2
 800a970:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	b29b      	uxth	r3, r3
}
 800a976:	4618      	mov	r0, r3
 800a978:	3714      	adds	r7, #20
 800a97a:	46bd      	mov	sp, r7
 800a97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a980:	4770      	bx	lr

0800a982 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a982:	b480      	push	{r7}
 800a984:	b085      	sub	sp, #20
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
 800a98a:	460b      	mov	r3, r1
 800a98c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a992:	78fb      	ldrb	r3, [r7, #3]
 800a994:	015a      	lsls	r2, r3, #5
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	4413      	add	r3, r2
 800a99a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9a8:	695b      	ldr	r3, [r3, #20]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a9b0:	68bb      	ldr	r3, [r7, #8]
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3714      	adds	r7, #20
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr

0800a9be <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a9be:	b480      	push	{r7}
 800a9c0:	b087      	sub	sp, #28
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9d4:	691b      	ldr	r3, [r3, #16]
 800a9d6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9e0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a9e2:	78fb      	ldrb	r3, [r7, #3]
 800a9e4:	f003 030f 	and.w	r3, r3, #15
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ee:	01db      	lsls	r3, r3, #7
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	693a      	ldr	r2, [r7, #16]
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a9f8:	78fb      	ldrb	r3, [r7, #3]
 800a9fa:	015a      	lsls	r2, r3, #5
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	4413      	add	r3, r2
 800aa00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	693a      	ldr	r2, [r7, #16]
 800aa08:	4013      	ands	r3, r2
 800aa0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aa0c:	68bb      	ldr	r3, [r7, #8]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	371c      	adds	r7, #28
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr

0800aa1a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800aa1a:	b480      	push	{r7}
 800aa1c:	b083      	sub	sp, #12
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	695b      	ldr	r3, [r3, #20]
 800aa26:	f003 0301 	and.w	r3, r3, #1
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	370c      	adds	r7, #12
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa34:	4770      	bx	lr

0800aa36 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800aa36:	b480      	push	{r7}
 800aa38:	b085      	sub	sp, #20
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa50:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800aa54:	f023 0307 	bic.w	r3, r3, #7
 800aa58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	68fa      	ldr	r2, [r7, #12]
 800aa64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa6e:	2300      	movs	r3, #0
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3714      	adds	r7, #20
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b087      	sub	sp, #28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	460b      	mov	r3, r1
 800aa86:	607a      	str	r2, [r7, #4]
 800aa88:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	333c      	adds	r3, #60	@ 0x3c
 800aa92:	3304      	adds	r3, #4
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	4a26      	ldr	r2, [pc, #152]	@ (800ab34 <USB_EP0_OutStart+0xb8>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d90a      	bls.n	800aab6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aaac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aab0:	d101      	bne.n	800aab6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aab2:	2300      	movs	r3, #0
 800aab4:	e037      	b.n	800ab26 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aabc:	461a      	mov	r2, r3
 800aabe:	2300      	movs	r3, #0
 800aac0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	697a      	ldr	r2, [r7, #20]
 800aacc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aad0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aad4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aadc:	691b      	ldr	r3, [r3, #16]
 800aade:	697a      	ldr	r2, [r7, #20]
 800aae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aae4:	f043 0318 	orr.w	r3, r3, #24
 800aae8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaf0:	691b      	ldr	r3, [r3, #16]
 800aaf2:	697a      	ldr	r2, [r7, #20]
 800aaf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaf8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800aafc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aafe:	7afb      	ldrb	r3, [r7, #11]
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d10f      	bne.n	800ab24 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	697a      	ldr	r2, [r7, #20]
 800ab1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab1e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ab22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	371c      	adds	r7, #28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop
 800ab34:	4f54300a 	.word	0x4f54300a

0800ab38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ab40:	2300      	movs	r3, #0
 800ab42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	3301      	adds	r3, #1
 800ab48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab50:	d901      	bls.n	800ab56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ab52:	2303      	movs	r3, #3
 800ab54:	e01b      	b.n	800ab8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	daf2      	bge.n	800ab44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	f043 0201 	orr.w	r2, r3, #1
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	3301      	adds	r3, #1
 800ab72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab7a:	d901      	bls.n	800ab80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ab7c:	2303      	movs	r3, #3
 800ab7e:	e006      	b.n	800ab8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	691b      	ldr	r3, [r3, #16]
 800ab84:	f003 0301 	and.w	r3, r3, #1
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d0f0      	beq.n	800ab6e <USB_CoreReset+0x36>

  return HAL_OK;
 800ab8c:	2300      	movs	r3, #0
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3714      	adds	r7, #20
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr
	...

0800ab9c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800aba0:	4904      	ldr	r1, [pc, #16]	@ (800abb4 <MX_FATFS_Init+0x18>)
 800aba2:	4805      	ldr	r0, [pc, #20]	@ (800abb8 <MX_FATFS_Init+0x1c>)
 800aba4:	f004 f9ae 	bl	800ef04 <FATFS_LinkDriver>
 800aba8:	4603      	mov	r3, r0
 800abaa:	461a      	mov	r2, r3
 800abac:	4b03      	ldr	r3, [pc, #12]	@ (800abbc <MX_FATFS_Init+0x20>)
 800abae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800abb0:	bf00      	nop
 800abb2:	bd80      	pop	{r7, pc}
 800abb4:	20000420 	.word	0x20000420
 800abb8:	20000038 	.word	0x20000038
 800abbc:	2000041c 	.word	0x2000041c

0800abc0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800abc0:	b480      	push	{r7}
 800abc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800abc4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	4603      	mov	r3, r0
 800abd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800abda:	79fb      	ldrb	r3, [r7, #7]
 800abdc:	4618      	mov	r0, r3
 800abde:	f7f5 fed7 	bl	8000990 <SD_disk_initialize>
 800abe2:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END INIT */
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3708      	adds	r7, #8
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	4603      	mov	r3, r0
 800abf4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800abf6:	79fb      	ldrb	r3, [r7, #7]
 800abf8:	4618      	mov	r0, r3
 800abfa:	f7f5 ffaf 	bl	8000b5c <SD_disk_status>
 800abfe:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END STATUS */
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	60b9      	str	r1, [r7, #8]
 800ac10:	607a      	str	r2, [r7, #4]
 800ac12:	603b      	str	r3, [r7, #0]
 800ac14:	4603      	mov	r3, r0
 800ac16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 800ac18:	7bf8      	ldrb	r0, [r7, #15]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	68b9      	ldr	r1, [r7, #8]
 800ac20:	f7f5 ffb2 	bl	8000b88 <SD_disk_read>
 800ac24:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END READ */
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b084      	sub	sp, #16
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	60b9      	str	r1, [r7, #8]
 800ac36:	607a      	str	r2, [r7, #4]
 800ac38:	603b      	str	r3, [r7, #0]
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 800ac3e:	7bf8      	ldrb	r0, [r7, #15]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	68b9      	ldr	r1, [r7, #8]
 800ac46:	f7f6 f809 	bl	8000c5c <SD_disk_write>
 800ac4a:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	603a      	str	r2, [r7, #0]
 800ac5e:	71fb      	strb	r3, [r7, #7]
 800ac60:	460b      	mov	r3, r1
 800ac62:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800ac64:	79b9      	ldrb	r1, [r7, #6]
 800ac66:	79fb      	ldrb	r3, [r7, #7]
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f7f6 f87a 	bl	8000d64 <SD_disk_ioctl>
 800ac70:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3708      	adds	r7, #8
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
	...

0800ac7c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b084      	sub	sp, #16
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
 800ac84:	460b      	mov	r3, r1
 800ac86:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ac88:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ac8c:	f004 fe16 	bl	800f8bc <USBD_static_malloc>
 800ac90:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d109      	bne.n	800acac <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	32b0      	adds	r2, #176	@ 0xb0
 800aca2:	2100      	movs	r1, #0
 800aca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aca8:	2302      	movs	r3, #2
 800acaa:	e0d4      	b.n	800ae56 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800acac:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800acb0:	2100      	movs	r1, #0
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	f004 ffc2 	bl	800fc3c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	32b0      	adds	r2, #176	@ 0xb0
 800acc2:	68f9      	ldr	r1, [r7, #12]
 800acc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	32b0      	adds	r2, #176	@ 0xb0
 800acd2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	7c1b      	ldrb	r3, [r3, #16]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d138      	bne.n	800ad56 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ace4:	4b5e      	ldr	r3, [pc, #376]	@ (800ae60 <USBD_CDC_Init+0x1e4>)
 800ace6:	7819      	ldrb	r1, [r3, #0]
 800ace8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800acec:	2202      	movs	r2, #2
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f004 fcc1 	bl	800f676 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800acf4:	4b5a      	ldr	r3, [pc, #360]	@ (800ae60 <USBD_CDC_Init+0x1e4>)
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	f003 020f 	and.w	r2, r3, #15
 800acfc:	6879      	ldr	r1, [r7, #4]
 800acfe:	4613      	mov	r3, r2
 800ad00:	009b      	lsls	r3, r3, #2
 800ad02:	4413      	add	r3, r2
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	440b      	add	r3, r1
 800ad08:	3324      	adds	r3, #36	@ 0x24
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ad0e:	4b55      	ldr	r3, [pc, #340]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ad10:	7819      	ldrb	r1, [r3, #0]
 800ad12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ad16:	2202      	movs	r2, #2
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f004 fcac 	bl	800f676 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ad1e:	4b51      	ldr	r3, [pc, #324]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	f003 020f 	and.w	r2, r3, #15
 800ad26:	6879      	ldr	r1, [r7, #4]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	4413      	add	r3, r2
 800ad2e:	009b      	lsls	r3, r3, #2
 800ad30:	440b      	add	r3, r1
 800ad32:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ad36:	2201      	movs	r2, #1
 800ad38:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ad3a:	4b4b      	ldr	r3, [pc, #300]	@ (800ae68 <USBD_CDC_Init+0x1ec>)
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	f003 020f 	and.w	r2, r3, #15
 800ad42:	6879      	ldr	r1, [r7, #4]
 800ad44:	4613      	mov	r3, r2
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	4413      	add	r3, r2
 800ad4a:	009b      	lsls	r3, r3, #2
 800ad4c:	440b      	add	r3, r1
 800ad4e:	3326      	adds	r3, #38	@ 0x26
 800ad50:	2210      	movs	r2, #16
 800ad52:	801a      	strh	r2, [r3, #0]
 800ad54:	e035      	b.n	800adc2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ad56:	4b42      	ldr	r3, [pc, #264]	@ (800ae60 <USBD_CDC_Init+0x1e4>)
 800ad58:	7819      	ldrb	r1, [r3, #0]
 800ad5a:	2340      	movs	r3, #64	@ 0x40
 800ad5c:	2202      	movs	r2, #2
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f004 fc89 	bl	800f676 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ad64:	4b3e      	ldr	r3, [pc, #248]	@ (800ae60 <USBD_CDC_Init+0x1e4>)
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	f003 020f 	and.w	r2, r3, #15
 800ad6c:	6879      	ldr	r1, [r7, #4]
 800ad6e:	4613      	mov	r3, r2
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	4413      	add	r3, r2
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	440b      	add	r3, r1
 800ad78:	3324      	adds	r3, #36	@ 0x24
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ad7e:	4b39      	ldr	r3, [pc, #228]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ad80:	7819      	ldrb	r1, [r3, #0]
 800ad82:	2340      	movs	r3, #64	@ 0x40
 800ad84:	2202      	movs	r2, #2
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f004 fc75 	bl	800f676 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ad8c:	4b35      	ldr	r3, [pc, #212]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	f003 020f 	and.w	r2, r3, #15
 800ad94:	6879      	ldr	r1, [r7, #4]
 800ad96:	4613      	mov	r3, r2
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	4413      	add	r3, r2
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	440b      	add	r3, r1
 800ada0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ada4:	2201      	movs	r2, #1
 800ada6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ada8:	4b2f      	ldr	r3, [pc, #188]	@ (800ae68 <USBD_CDC_Init+0x1ec>)
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	f003 020f 	and.w	r2, r3, #15
 800adb0:	6879      	ldr	r1, [r7, #4]
 800adb2:	4613      	mov	r3, r2
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	4413      	add	r3, r2
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	440b      	add	r3, r1
 800adbc:	3326      	adds	r3, #38	@ 0x26
 800adbe:	2210      	movs	r2, #16
 800adc0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800adc2:	4b29      	ldr	r3, [pc, #164]	@ (800ae68 <USBD_CDC_Init+0x1ec>)
 800adc4:	7819      	ldrb	r1, [r3, #0]
 800adc6:	2308      	movs	r3, #8
 800adc8:	2203      	movs	r2, #3
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f004 fc53 	bl	800f676 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800add0:	4b25      	ldr	r3, [pc, #148]	@ (800ae68 <USBD_CDC_Init+0x1ec>)
 800add2:	781b      	ldrb	r3, [r3, #0]
 800add4:	f003 020f 	and.w	r2, r3, #15
 800add8:	6879      	ldr	r1, [r7, #4]
 800adda:	4613      	mov	r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	4413      	add	r3, r2
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	440b      	add	r3, r1
 800ade4:	3324      	adds	r3, #36	@ 0x24
 800ade6:	2201      	movs	r2, #1
 800ade8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	33b0      	adds	r3, #176	@ 0xb0
 800adfc:	009b      	lsls	r3, r3, #2
 800adfe:	4413      	add	r3, r2
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2200      	movs	r2, #0
 800ae12:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d101      	bne.n	800ae24 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800ae20:	2302      	movs	r3, #2
 800ae22:	e018      	b.n	800ae56 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	7c1b      	ldrb	r3, [r3, #16]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d10a      	bne.n	800ae42 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ae2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ae2e:	7819      	ldrb	r1, [r3, #0]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ae36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f004 fd0a 	bl	800f854 <USBD_LL_PrepareReceive>
 800ae40:	e008      	b.n	800ae54 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ae42:	4b08      	ldr	r3, [pc, #32]	@ (800ae64 <USBD_CDC_Init+0x1e8>)
 800ae44:	7819      	ldrb	r1, [r3, #0]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ae4c:	2340      	movs	r3, #64	@ 0x40
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f004 fd00 	bl	800f854 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	200000d3 	.word	0x200000d3
 800ae64:	200000d4 	.word	0x200000d4
 800ae68:	200000d5 	.word	0x200000d5

0800ae6c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b082      	sub	sp, #8
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	460b      	mov	r3, r1
 800ae76:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ae78:	4b3a      	ldr	r3, [pc, #232]	@ (800af64 <USBD_CDC_DeInit+0xf8>)
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f004 fc1f 	bl	800f6c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ae84:	4b37      	ldr	r3, [pc, #220]	@ (800af64 <USBD_CDC_DeInit+0xf8>)
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	f003 020f 	and.w	r2, r3, #15
 800ae8c:	6879      	ldr	r1, [r7, #4]
 800ae8e:	4613      	mov	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4413      	add	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	440b      	add	r3, r1
 800ae98:	3324      	adds	r3, #36	@ 0x24
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ae9e:	4b32      	ldr	r3, [pc, #200]	@ (800af68 <USBD_CDC_DeInit+0xfc>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	4619      	mov	r1, r3
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f004 fc0c 	bl	800f6c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800aeaa:	4b2f      	ldr	r3, [pc, #188]	@ (800af68 <USBD_CDC_DeInit+0xfc>)
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	f003 020f 	and.w	r2, r3, #15
 800aeb2:	6879      	ldr	r1, [r7, #4]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	4413      	add	r3, r2
 800aeba:	009b      	lsls	r3, r3, #2
 800aebc:	440b      	add	r3, r1
 800aebe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aec2:	2200      	movs	r2, #0
 800aec4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800aec6:	4b29      	ldr	r3, [pc, #164]	@ (800af6c <USBD_CDC_DeInit+0x100>)
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	4619      	mov	r1, r3
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f004 fbf8 	bl	800f6c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800aed2:	4b26      	ldr	r3, [pc, #152]	@ (800af6c <USBD_CDC_DeInit+0x100>)
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	f003 020f 	and.w	r2, r3, #15
 800aeda:	6879      	ldr	r1, [r7, #4]
 800aedc:	4613      	mov	r3, r2
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	4413      	add	r3, r2
 800aee2:	009b      	lsls	r3, r3, #2
 800aee4:	440b      	add	r3, r1
 800aee6:	3324      	adds	r3, #36	@ 0x24
 800aee8:	2200      	movs	r2, #0
 800aeea:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800aeec:	4b1f      	ldr	r3, [pc, #124]	@ (800af6c <USBD_CDC_DeInit+0x100>)
 800aeee:	781b      	ldrb	r3, [r3, #0]
 800aef0:	f003 020f 	and.w	r2, r3, #15
 800aef4:	6879      	ldr	r1, [r7, #4]
 800aef6:	4613      	mov	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	440b      	add	r3, r1
 800af00:	3326      	adds	r3, #38	@ 0x26
 800af02:	2200      	movs	r2, #0
 800af04:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	32b0      	adds	r2, #176	@ 0xb0
 800af10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d01f      	beq.n	800af58 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	33b0      	adds	r3, #176	@ 0xb0
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	32b0      	adds	r2, #176	@ 0xb0
 800af36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f004 fccc 	bl	800f8d8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	32b0      	adds	r2, #176	@ 0xb0
 800af4a:	2100      	movs	r1, #0
 800af4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2200      	movs	r2, #0
 800af54:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3708      	adds	r7, #8
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}
 800af62:	bf00      	nop
 800af64:	200000d3 	.word	0x200000d3
 800af68:	200000d4 	.word	0x200000d4
 800af6c:	200000d5 	.word	0x200000d5

0800af70 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	32b0      	adds	r2, #176	@ 0xb0
 800af84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af88:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800af8a:	2300      	movs	r3, #0
 800af8c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800af8e:	2300      	movs	r3, #0
 800af90:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800af92:	2300      	movs	r3, #0
 800af94:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d101      	bne.n	800afa0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800af9c:	2303      	movs	r3, #3
 800af9e:	e0bf      	b.n	800b120 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d050      	beq.n	800b04e <USBD_CDC_Setup+0xde>
 800afac:	2b20      	cmp	r3, #32
 800afae:	f040 80af 	bne.w	800b110 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	88db      	ldrh	r3, [r3, #6]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d03a      	beq.n	800b030 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	b25b      	sxtb	r3, r3
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	da1b      	bge.n	800affc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	33b0      	adds	r3, #176	@ 0xb0
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	4413      	add	r3, r2
 800afd2:	685b      	ldr	r3, [r3, #4]
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	683a      	ldr	r2, [r7, #0]
 800afd8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800afda:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800afdc:	683a      	ldr	r2, [r7, #0]
 800afde:	88d2      	ldrh	r2, [r2, #6]
 800afe0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	88db      	ldrh	r3, [r3, #6]
 800afe6:	2b07      	cmp	r3, #7
 800afe8:	bf28      	it	cs
 800afea:	2307      	movcs	r3, #7
 800afec:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	89fa      	ldrh	r2, [r7, #14]
 800aff2:	4619      	mov	r1, r3
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f001 fd93 	bl	800cb20 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800affa:	e090      	b.n	800b11e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	785a      	ldrb	r2, [r3, #1]
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	88db      	ldrh	r3, [r3, #6]
 800b00a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b00c:	d803      	bhi.n	800b016 <USBD_CDC_Setup+0xa6>
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	88db      	ldrh	r3, [r3, #6]
 800b012:	b2da      	uxtb	r2, r3
 800b014:	e000      	b.n	800b018 <USBD_CDC_Setup+0xa8>
 800b016:	2240      	movs	r2, #64	@ 0x40
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b01e:	6939      	ldr	r1, [r7, #16]
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b026:	461a      	mov	r2, r3
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f001 fda5 	bl	800cb78 <USBD_CtlPrepareRx>
      break;
 800b02e:	e076      	b.n	800b11e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	33b0      	adds	r3, #176	@ 0xb0
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	683a      	ldr	r2, [r7, #0]
 800b044:	7850      	ldrb	r0, [r2, #1]
 800b046:	2200      	movs	r2, #0
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	4798      	blx	r3
      break;
 800b04c:	e067      	b.n	800b11e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	785b      	ldrb	r3, [r3, #1]
 800b052:	2b0b      	cmp	r3, #11
 800b054:	d851      	bhi.n	800b0fa <USBD_CDC_Setup+0x18a>
 800b056:	a201      	add	r2, pc, #4	@ (adr r2, 800b05c <USBD_CDC_Setup+0xec>)
 800b058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b05c:	0800b08d 	.word	0x0800b08d
 800b060:	0800b109 	.word	0x0800b109
 800b064:	0800b0fb 	.word	0x0800b0fb
 800b068:	0800b0fb 	.word	0x0800b0fb
 800b06c:	0800b0fb 	.word	0x0800b0fb
 800b070:	0800b0fb 	.word	0x0800b0fb
 800b074:	0800b0fb 	.word	0x0800b0fb
 800b078:	0800b0fb 	.word	0x0800b0fb
 800b07c:	0800b0fb 	.word	0x0800b0fb
 800b080:	0800b0fb 	.word	0x0800b0fb
 800b084:	0800b0b7 	.word	0x0800b0b7
 800b088:	0800b0e1 	.word	0x0800b0e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b092:	b2db      	uxtb	r3, r3
 800b094:	2b03      	cmp	r3, #3
 800b096:	d107      	bne.n	800b0a8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b098:	f107 030a 	add.w	r3, r7, #10
 800b09c:	2202      	movs	r2, #2
 800b09e:	4619      	mov	r1, r3
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f001 fd3d 	bl	800cb20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b0a6:	e032      	b.n	800b10e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f001 fcbb 	bl	800ca26 <USBD_CtlError>
            ret = USBD_FAIL;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	75fb      	strb	r3, [r7, #23]
          break;
 800b0b4:	e02b      	b.n	800b10e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0bc:	b2db      	uxtb	r3, r3
 800b0be:	2b03      	cmp	r3, #3
 800b0c0:	d107      	bne.n	800b0d2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b0c2:	f107 030d 	add.w	r3, r7, #13
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f001 fd28 	bl	800cb20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b0d0:	e01d      	b.n	800b10e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b0d2:	6839      	ldr	r1, [r7, #0]
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f001 fca6 	bl	800ca26 <USBD_CtlError>
            ret = USBD_FAIL;
 800b0da:	2303      	movs	r3, #3
 800b0dc:	75fb      	strb	r3, [r7, #23]
          break;
 800b0de:	e016      	b.n	800b10e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	2b03      	cmp	r3, #3
 800b0ea:	d00f      	beq.n	800b10c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b0ec:	6839      	ldr	r1, [r7, #0]
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f001 fc99 	bl	800ca26 <USBD_CtlError>
            ret = USBD_FAIL;
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b0f8:	e008      	b.n	800b10c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b0fa:	6839      	ldr	r1, [r7, #0]
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f001 fc92 	bl	800ca26 <USBD_CtlError>
          ret = USBD_FAIL;
 800b102:	2303      	movs	r3, #3
 800b104:	75fb      	strb	r3, [r7, #23]
          break;
 800b106:	e002      	b.n	800b10e <USBD_CDC_Setup+0x19e>
          break;
 800b108:	bf00      	nop
 800b10a:	e008      	b.n	800b11e <USBD_CDC_Setup+0x1ae>
          break;
 800b10c:	bf00      	nop
      }
      break;
 800b10e:	e006      	b.n	800b11e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b110:	6839      	ldr	r1, [r7, #0]
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f001 fc87 	bl	800ca26 <USBD_CtlError>
      ret = USBD_FAIL;
 800b118:	2303      	movs	r3, #3
 800b11a:	75fb      	strb	r3, [r7, #23]
      break;
 800b11c:	bf00      	nop
  }

  return (uint8_t)ret;
 800b11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3718      	adds	r7, #24
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	460b      	mov	r3, r1
 800b132:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b13a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	32b0      	adds	r2, #176	@ 0xb0
 800b146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d101      	bne.n	800b152 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b14e:	2303      	movs	r3, #3
 800b150:	e065      	b.n	800b21e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	32b0      	adds	r2, #176	@ 0xb0
 800b15c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b160:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b162:	78fb      	ldrb	r3, [r7, #3]
 800b164:	f003 020f 	and.w	r2, r3, #15
 800b168:	6879      	ldr	r1, [r7, #4]
 800b16a:	4613      	mov	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	440b      	add	r3, r1
 800b174:	3318      	adds	r3, #24
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d02f      	beq.n	800b1dc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b17c:	78fb      	ldrb	r3, [r7, #3]
 800b17e:	f003 020f 	and.w	r2, r3, #15
 800b182:	6879      	ldr	r1, [r7, #4]
 800b184:	4613      	mov	r3, r2
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	4413      	add	r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	440b      	add	r3, r1
 800b18e:	3318      	adds	r3, #24
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	78fb      	ldrb	r3, [r7, #3]
 800b194:	f003 010f 	and.w	r1, r3, #15
 800b198:	68f8      	ldr	r0, [r7, #12]
 800b19a:	460b      	mov	r3, r1
 800b19c:	00db      	lsls	r3, r3, #3
 800b19e:	440b      	add	r3, r1
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	4403      	add	r3, r0
 800b1a4:	331c      	adds	r3, #28
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	fbb2 f1f3 	udiv	r1, r2, r3
 800b1ac:	fb01 f303 	mul.w	r3, r1, r3
 800b1b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d112      	bne.n	800b1dc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b1b6:	78fb      	ldrb	r3, [r7, #3]
 800b1b8:	f003 020f 	and.w	r2, r3, #15
 800b1bc:	6879      	ldr	r1, [r7, #4]
 800b1be:	4613      	mov	r3, r2
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	4413      	add	r3, r2
 800b1c4:	009b      	lsls	r3, r3, #2
 800b1c6:	440b      	add	r3, r1
 800b1c8:	3318      	adds	r3, #24
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b1ce:	78f9      	ldrb	r1, [r7, #3]
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f004 fb1c 	bl	800f812 <USBD_LL_Transmit>
 800b1da:	e01f      	b.n	800b21c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	33b0      	adds	r3, #176	@ 0xb0
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	4413      	add	r3, r2
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	691b      	ldr	r3, [r3, #16]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d010      	beq.n	800b21c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b200:	687a      	ldr	r2, [r7, #4]
 800b202:	33b0      	adds	r3, #176	@ 0xb0
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	685b      	ldr	r3, [r3, #4]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b212:	68ba      	ldr	r2, [r7, #8]
 800b214:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b218:	78fa      	ldrb	r2, [r7, #3]
 800b21a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b084      	sub	sp, #16
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
 800b22e:	460b      	mov	r3, r1
 800b230:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	32b0      	adds	r2, #176	@ 0xb0
 800b23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b240:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	32b0      	adds	r2, #176	@ 0xb0
 800b24c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d101      	bne.n	800b258 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b254:	2303      	movs	r3, #3
 800b256:	e01a      	b.n	800b28e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b258:	78fb      	ldrb	r3, [r7, #3]
 800b25a:	4619      	mov	r1, r3
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f004 fb1a 	bl	800f896 <USBD_LL_GetRxDataSize>
 800b262:	4602      	mov	r2, r0
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	33b0      	adds	r3, #176	@ 0xb0
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	4413      	add	r3, r2
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b282:	68fa      	ldr	r2, [r7, #12]
 800b284:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b288:	4611      	mov	r1, r2
 800b28a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b28c:	2300      	movs	r3, #0
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3710      	adds	r7, #16
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b296:	b580      	push	{r7, lr}
 800b298:	b084      	sub	sp, #16
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	32b0      	adds	r2, #176	@ 0xb0
 800b2a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d101      	bne.n	800b2b8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b2b4:	2303      	movs	r3, #3
 800b2b6:	e024      	b.n	800b302 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	33b0      	adds	r3, #176	@ 0xb0
 800b2c2:	009b      	lsls	r3, r3, #2
 800b2c4:	4413      	add	r3, r2
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d019      	beq.n	800b300 <USBD_CDC_EP0_RxReady+0x6a>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b2d2:	2bff      	cmp	r3, #255	@ 0xff
 800b2d4:	d014      	beq.n	800b300 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	33b0      	adds	r3, #176	@ 0xb0
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	4413      	add	r3, r2
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b2ee:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b2f0:	68fa      	ldr	r2, [r7, #12]
 800b2f2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b2f6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	22ff      	movs	r2, #255	@ 0xff
 800b2fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
	...

0800b30c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b086      	sub	sp, #24
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b314:	2182      	movs	r1, #130	@ 0x82
 800b316:	4818      	ldr	r0, [pc, #96]	@ (800b378 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b318:	f000 fd4f 	bl	800bdba <USBD_GetEpDesc>
 800b31c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b31e:	2101      	movs	r1, #1
 800b320:	4815      	ldr	r0, [pc, #84]	@ (800b378 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b322:	f000 fd4a 	bl	800bdba <USBD_GetEpDesc>
 800b326:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b328:	2181      	movs	r1, #129	@ 0x81
 800b32a:	4813      	ldr	r0, [pc, #76]	@ (800b378 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b32c:	f000 fd45 	bl	800bdba <USBD_GetEpDesc>
 800b330:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d002      	beq.n	800b33e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	2210      	movs	r2, #16
 800b33c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d006      	beq.n	800b352 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	2200      	movs	r2, #0
 800b348:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b34c:	711a      	strb	r2, [r3, #4]
 800b34e:	2200      	movs	r2, #0
 800b350:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d006      	beq.n	800b366 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2200      	movs	r2, #0
 800b35c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b360:	711a      	strb	r2, [r3, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	2243      	movs	r2, #67	@ 0x43
 800b36a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b36c:	4b02      	ldr	r3, [pc, #8]	@ (800b378 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3718      	adds	r7, #24
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	20000090 	.word	0x20000090

0800b37c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b384:	2182      	movs	r1, #130	@ 0x82
 800b386:	4818      	ldr	r0, [pc, #96]	@ (800b3e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b388:	f000 fd17 	bl	800bdba <USBD_GetEpDesc>
 800b38c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b38e:	2101      	movs	r1, #1
 800b390:	4815      	ldr	r0, [pc, #84]	@ (800b3e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b392:	f000 fd12 	bl	800bdba <USBD_GetEpDesc>
 800b396:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b398:	2181      	movs	r1, #129	@ 0x81
 800b39a:	4813      	ldr	r0, [pc, #76]	@ (800b3e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b39c:	f000 fd0d 	bl	800bdba <USBD_GetEpDesc>
 800b3a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d002      	beq.n	800b3ae <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	2210      	movs	r2, #16
 800b3ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d006      	beq.n	800b3c2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	711a      	strb	r2, [r3, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f042 0202 	orr.w	r2, r2, #2
 800b3c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d006      	beq.n	800b3d6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	711a      	strb	r2, [r3, #4]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f042 0202 	orr.w	r2, r2, #2
 800b3d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2243      	movs	r2, #67	@ 0x43
 800b3da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b3dc:	4b02      	ldr	r3, [pc, #8]	@ (800b3e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3718      	adds	r7, #24
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20000090 	.word	0x20000090

0800b3ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b086      	sub	sp, #24
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b3f4:	2182      	movs	r1, #130	@ 0x82
 800b3f6:	4818      	ldr	r0, [pc, #96]	@ (800b458 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b3f8:	f000 fcdf 	bl	800bdba <USBD_GetEpDesc>
 800b3fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b3fe:	2101      	movs	r1, #1
 800b400:	4815      	ldr	r0, [pc, #84]	@ (800b458 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b402:	f000 fcda 	bl	800bdba <USBD_GetEpDesc>
 800b406:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b408:	2181      	movs	r1, #129	@ 0x81
 800b40a:	4813      	ldr	r0, [pc, #76]	@ (800b458 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b40c:	f000 fcd5 	bl	800bdba <USBD_GetEpDesc>
 800b410:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d002      	beq.n	800b41e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	2210      	movs	r2, #16
 800b41c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d006      	beq.n	800b432 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	2200      	movs	r2, #0
 800b428:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b42c:	711a      	strb	r2, [r3, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d006      	beq.n	800b446 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2200      	movs	r2, #0
 800b43c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b440:	711a      	strb	r2, [r3, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2243      	movs	r2, #67	@ 0x43
 800b44a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b44c:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3718      	adds	r7, #24
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
 800b456:	bf00      	nop
 800b458:	20000090 	.word	0x20000090

0800b45c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	220a      	movs	r2, #10
 800b468:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b46a:	4b03      	ldr	r3, [pc, #12]	@ (800b478 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	370c      	adds	r7, #12
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr
 800b478:	2000004c 	.word	0x2000004c

0800b47c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b47c:	b480      	push	{r7}
 800b47e:	b083      	sub	sp, #12
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d101      	bne.n	800b490 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b48c:	2303      	movs	r3, #3
 800b48e:	e009      	b.n	800b4a4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	33b0      	adds	r3, #176	@ 0xb0
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	4413      	add	r3, r2
 800b49e:	683a      	ldr	r2, [r7, #0]
 800b4a0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b4a2:	2300      	movs	r3, #0
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	370c      	adds	r7, #12
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b087      	sub	sp, #28
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	32b0      	adds	r2, #176	@ 0xb0
 800b4c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4ca:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d101      	bne.n	800b4d6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b4d2:	2303      	movs	r3, #3
 800b4d4:	e008      	b.n	800b4e8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	371c      	adds	r7, #28
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	32b0      	adds	r2, #176	@ 0xb0
 800b508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b50c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b514:	2303      	movs	r3, #3
 800b516:	e004      	b.n	800b522 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	683a      	ldr	r2, [r7, #0]
 800b51c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b520:	2300      	movs	r3, #0
}
 800b522:	4618      	mov	r0, r3
 800b524:	3714      	adds	r7, #20
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr
	...

0800b530 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	32b0      	adds	r2, #176	@ 0xb0
 800b542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b546:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b548:	2301      	movs	r3, #1
 800b54a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b552:	2303      	movs	r3, #3
 800b554:	e025      	b.n	800b5a2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d11f      	bne.n	800b5a0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	2201      	movs	r2, #1
 800b564:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b568:	4b10      	ldr	r3, [pc, #64]	@ (800b5ac <USBD_CDC_TransmitPacket+0x7c>)
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	f003 020f 	and.w	r2, r3, #15
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	4613      	mov	r3, r2
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	4413      	add	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	4403      	add	r3, r0
 800b582:	3318      	adds	r3, #24
 800b584:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b586:	4b09      	ldr	r3, [pc, #36]	@ (800b5ac <USBD_CDC_TransmitPacket+0x7c>)
 800b588:	7819      	ldrb	r1, [r3, #0]
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f004 f93b 	bl	800f812 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b59c:	2300      	movs	r3, #0
 800b59e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b5a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3710      	adds	r7, #16
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
 800b5aa:	bf00      	nop
 800b5ac:	200000d3 	.word	0x200000d3

0800b5b0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	32b0      	adds	r2, #176	@ 0xb0
 800b5c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5c6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	32b0      	adds	r2, #176	@ 0xb0
 800b5d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d101      	bne.n	800b5de <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b5da:	2303      	movs	r3, #3
 800b5dc:	e018      	b.n	800b610 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	7c1b      	ldrb	r3, [r3, #16]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d10a      	bne.n	800b5fc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b5e6:	4b0c      	ldr	r3, [pc, #48]	@ (800b618 <USBD_CDC_ReceivePacket+0x68>)
 800b5e8:	7819      	ldrb	r1, [r3, #0]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b5f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f004 f92d 	bl	800f854 <USBD_LL_PrepareReceive>
 800b5fa:	e008      	b.n	800b60e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b5fc:	4b06      	ldr	r3, [pc, #24]	@ (800b618 <USBD_CDC_ReceivePacket+0x68>)
 800b5fe:	7819      	ldrb	r1, [r3, #0]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b606:	2340      	movs	r3, #64	@ 0x40
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f004 f923 	bl	800f854 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b60e:	2300      	movs	r3, #0
}
 800b610:	4618      	mov	r0, r3
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}
 800b618:	200000d4 	.word	0x200000d4

0800b61c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b086      	sub	sp, #24
 800b620:	af00      	add	r7, sp, #0
 800b622:	60f8      	str	r0, [r7, #12]
 800b624:	60b9      	str	r1, [r7, #8]
 800b626:	4613      	mov	r3, r2
 800b628:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d101      	bne.n	800b634 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b630:	2303      	movs	r3, #3
 800b632:	e01f      	b.n	800b674 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2200      	movs	r2, #0
 800b638:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	2200      	movs	r2, #0
 800b640:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2200      	movs	r2, #0
 800b648:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d003      	beq.n	800b65a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	68ba      	ldr	r2, [r7, #8]
 800b656:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2201      	movs	r2, #1
 800b65e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	79fa      	ldrb	r2, [r7, #7]
 800b666:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	f003 ff9d 	bl	800f5a8 <USBD_LL_Init>
 800b66e:	4603      	mov	r3, r0
 800b670:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b672:	7dfb      	ldrb	r3, [r7, #23]
}
 800b674:	4618      	mov	r0, r3
 800b676:	3718      	adds	r7, #24
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b686:	2300      	movs	r3, #0
 800b688:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d101      	bne.n	800b694 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b690:	2303      	movs	r3, #3
 800b692:	e025      	b.n	800b6e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	683a      	ldr	r2, [r7, #0]
 800b698:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	32ae      	adds	r2, #174	@ 0xae
 800b6a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00f      	beq.n	800b6d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	32ae      	adds	r2, #174	@ 0xae
 800b6ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c0:	f107 020e 	add.w	r2, r7, #14
 800b6c4:	4610      	mov	r0, r2
 800b6c6:	4798      	blx	r3
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b6d6:	1c5a      	adds	r2, r3, #1
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b6de:	2300      	movs	r3, #0
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3710      	adds	r7, #16
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f003 ffa5 	bl	800f640 <USBD_LL_Start>
 800b6f6:	4603      	mov	r3, r0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3708      	adds	r7, #8
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b708:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	370c      	adds	r7, #12
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr

0800b716 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b716:	b580      	push	{r7, lr}
 800b718:	b084      	sub	sp, #16
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
 800b71e:	460b      	mov	r3, r1
 800b720:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b722:	2300      	movs	r3, #0
 800b724:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d009      	beq.n	800b744 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	78fa      	ldrb	r2, [r7, #3]
 800b73a:	4611      	mov	r1, r2
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	4798      	blx	r3
 800b740:	4603      	mov	r3, r0
 800b742:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b744:	7bfb      	ldrb	r3, [r7, #15]
}
 800b746:	4618      	mov	r0, r3
 800b748:	3710      	adds	r7, #16
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}

0800b74e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b74e:	b580      	push	{r7, lr}
 800b750:	b084      	sub	sp, #16
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
 800b756:	460b      	mov	r3, r1
 800b758:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b75a:	2300      	movs	r3, #0
 800b75c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	78fa      	ldrb	r2, [r7, #3]
 800b768:	4611      	mov	r1, r2
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	4798      	blx	r3
 800b76e:	4603      	mov	r3, r0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d001      	beq.n	800b778 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b774:	2303      	movs	r3, #3
 800b776:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b778:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3710      	adds	r7, #16
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}

0800b782 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b782:	b580      	push	{r7, lr}
 800b784:	b084      	sub	sp, #16
 800b786:	af00      	add	r7, sp, #0
 800b788:	6078      	str	r0, [r7, #4]
 800b78a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b792:	6839      	ldr	r1, [r7, #0]
 800b794:	4618      	mov	r0, r3
 800b796:	f001 f90c 	bl	800c9b2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2201      	movs	r2, #1
 800b79e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b7b6:	f003 031f 	and.w	r3, r3, #31
 800b7ba:	2b02      	cmp	r3, #2
 800b7bc:	d01a      	beq.n	800b7f4 <USBD_LL_SetupStage+0x72>
 800b7be:	2b02      	cmp	r3, #2
 800b7c0:	d822      	bhi.n	800b808 <USBD_LL_SetupStage+0x86>
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d002      	beq.n	800b7cc <USBD_LL_SetupStage+0x4a>
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d00a      	beq.n	800b7e0 <USBD_LL_SetupStage+0x5e>
 800b7ca:	e01d      	b.n	800b808 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f000 fb63 	bl	800bea0 <USBD_StdDevReq>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	73fb      	strb	r3, [r7, #15]
      break;
 800b7de:	e020      	b.n	800b822 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 fbcb 	bl	800bf84 <USBD_StdItfReq>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	73fb      	strb	r3, [r7, #15]
      break;
 800b7f2:	e016      	b.n	800b822 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 fc2d 	bl	800c05c <USBD_StdEPReq>
 800b802:	4603      	mov	r3, r0
 800b804:	73fb      	strb	r3, [r7, #15]
      break;
 800b806:	e00c      	b.n	800b822 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b80e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b812:	b2db      	uxtb	r3, r3
 800b814:	4619      	mov	r1, r3
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f003 ff72 	bl	800f700 <USBD_LL_StallEP>
 800b81c:	4603      	mov	r3, r0
 800b81e:	73fb      	strb	r3, [r7, #15]
      break;
 800b820:	bf00      	nop
  }

  return ret;
 800b822:	7bfb      	ldrb	r3, [r7, #15]
}
 800b824:	4618      	mov	r0, r3
 800b826:	3710      	adds	r7, #16
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b086      	sub	sp, #24
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	460b      	mov	r3, r1
 800b836:	607a      	str	r2, [r7, #4]
 800b838:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b83e:	7afb      	ldrb	r3, [r7, #11]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d16e      	bne.n	800b922 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b84a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b852:	2b03      	cmp	r3, #3
 800b854:	f040 8098 	bne.w	800b988 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	689a      	ldr	r2, [r3, #8]
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	429a      	cmp	r2, r3
 800b862:	d913      	bls.n	800b88c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	689a      	ldr	r2, [r3, #8]
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	1ad2      	subs	r2, r2, r3
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	68da      	ldr	r2, [r3, #12]
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	689b      	ldr	r3, [r3, #8]
 800b87a:	4293      	cmp	r3, r2
 800b87c:	bf28      	it	cs
 800b87e:	4613      	movcs	r3, r2
 800b880:	461a      	mov	r2, r3
 800b882:	6879      	ldr	r1, [r7, #4]
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f001 f994 	bl	800cbb2 <USBD_CtlContinueRx>
 800b88a:	e07d      	b.n	800b988 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b892:	f003 031f 	and.w	r3, r3, #31
 800b896:	2b02      	cmp	r3, #2
 800b898:	d014      	beq.n	800b8c4 <USBD_LL_DataOutStage+0x98>
 800b89a:	2b02      	cmp	r3, #2
 800b89c:	d81d      	bhi.n	800b8da <USBD_LL_DataOutStage+0xae>
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d002      	beq.n	800b8a8 <USBD_LL_DataOutStage+0x7c>
 800b8a2:	2b01      	cmp	r3, #1
 800b8a4:	d003      	beq.n	800b8ae <USBD_LL_DataOutStage+0x82>
 800b8a6:	e018      	b.n	800b8da <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	75bb      	strb	r3, [r7, #22]
            break;
 800b8ac:	e018      	b.n	800b8e0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f000 fa64 	bl	800bd86 <USBD_CoreFindIF>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	75bb      	strb	r3, [r7, #22]
            break;
 800b8c2:	e00d      	b.n	800b8e0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b8ca:	b2db      	uxtb	r3, r3
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 fa66 	bl	800bda0 <USBD_CoreFindEP>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	75bb      	strb	r3, [r7, #22]
            break;
 800b8d8:	e002      	b.n	800b8e0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	75bb      	strb	r3, [r7, #22]
            break;
 800b8de:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b8e0:	7dbb      	ldrb	r3, [r7, #22]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d119      	bne.n	800b91a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	2b03      	cmp	r3, #3
 800b8f0:	d113      	bne.n	800b91a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b8f2:	7dba      	ldrb	r2, [r7, #22]
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	32ae      	adds	r2, #174	@ 0xae
 800b8f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00b      	beq.n	800b91a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b902:	7dba      	ldrb	r2, [r7, #22]
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b90a:	7dba      	ldrb	r2, [r7, #22]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	32ae      	adds	r2, #174	@ 0xae
 800b910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b914:	691b      	ldr	r3, [r3, #16]
 800b916:	68f8      	ldr	r0, [r7, #12]
 800b918:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b91a:	68f8      	ldr	r0, [r7, #12]
 800b91c:	f001 f95a 	bl	800cbd4 <USBD_CtlSendStatus>
 800b920:	e032      	b.n	800b988 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b922:	7afb      	ldrb	r3, [r7, #11]
 800b924:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	4619      	mov	r1, r3
 800b92c:	68f8      	ldr	r0, [r7, #12]
 800b92e:	f000 fa37 	bl	800bda0 <USBD_CoreFindEP>
 800b932:	4603      	mov	r3, r0
 800b934:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b936:	7dbb      	ldrb	r3, [r7, #22]
 800b938:	2bff      	cmp	r3, #255	@ 0xff
 800b93a:	d025      	beq.n	800b988 <USBD_LL_DataOutStage+0x15c>
 800b93c:	7dbb      	ldrb	r3, [r7, #22]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d122      	bne.n	800b988 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	2b03      	cmp	r3, #3
 800b94c:	d117      	bne.n	800b97e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b94e:	7dba      	ldrb	r2, [r7, #22]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	32ae      	adds	r2, #174	@ 0xae
 800b954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b958:	699b      	ldr	r3, [r3, #24]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d00f      	beq.n	800b97e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b95e:	7dba      	ldrb	r2, [r7, #22]
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b966:	7dba      	ldrb	r2, [r7, #22]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	32ae      	adds	r2, #174	@ 0xae
 800b96c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b970:	699b      	ldr	r3, [r3, #24]
 800b972:	7afa      	ldrb	r2, [r7, #11]
 800b974:	4611      	mov	r1, r2
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	4798      	blx	r3
 800b97a:	4603      	mov	r3, r0
 800b97c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b97e:	7dfb      	ldrb	r3, [r7, #23]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d001      	beq.n	800b988 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b984:	7dfb      	ldrb	r3, [r7, #23]
 800b986:	e000      	b.n	800b98a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b988:	2300      	movs	r3, #0
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3718      	adds	r7, #24
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}

0800b992 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b086      	sub	sp, #24
 800b996:	af00      	add	r7, sp, #0
 800b998:	60f8      	str	r0, [r7, #12]
 800b99a:	460b      	mov	r3, r1
 800b99c:	607a      	str	r2, [r7, #4]
 800b99e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b9a0:	7afb      	ldrb	r3, [r7, #11]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d16f      	bne.n	800ba86 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	3314      	adds	r3, #20
 800b9aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b9b2:	2b02      	cmp	r3, #2
 800b9b4:	d15a      	bne.n	800ba6c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	689a      	ldr	r2, [r3, #8]
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d914      	bls.n	800b9ec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	689a      	ldr	r2, [r3, #8]
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	1ad2      	subs	r2, r2, r3
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	6879      	ldr	r1, [r7, #4]
 800b9d8:	68f8      	ldr	r0, [r7, #12]
 800b9da:	f001 f8bc 	bl	800cb56 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9de:	2300      	movs	r3, #0
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f003 ff35 	bl	800f854 <USBD_LL_PrepareReceive>
 800b9ea:	e03f      	b.n	800ba6c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	68da      	ldr	r2, [r3, #12]
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	689b      	ldr	r3, [r3, #8]
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d11c      	bne.n	800ba32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b9f8:	693b      	ldr	r3, [r7, #16]
 800b9fa:	685a      	ldr	r2, [r3, #4]
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ba00:	429a      	cmp	r2, r3
 800ba02:	d316      	bcc.n	800ba32 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	685a      	ldr	r2, [r3, #4]
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ba0e:	429a      	cmp	r2, r3
 800ba10:	d20f      	bcs.n	800ba32 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ba12:	2200      	movs	r2, #0
 800ba14:	2100      	movs	r1, #0
 800ba16:	68f8      	ldr	r0, [r7, #12]
 800ba18:	f001 f89d 	bl	800cb56 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ba24:	2300      	movs	r3, #0
 800ba26:	2200      	movs	r2, #0
 800ba28:	2100      	movs	r1, #0
 800ba2a:	68f8      	ldr	r0, [r7, #12]
 800ba2c:	f003 ff12 	bl	800f854 <USBD_LL_PrepareReceive>
 800ba30:	e01c      	b.n	800ba6c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba38:	b2db      	uxtb	r3, r3
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d10f      	bne.n	800ba5e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba44:	68db      	ldr	r3, [r3, #12]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d009      	beq.n	800ba5e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba58:	68db      	ldr	r3, [r3, #12]
 800ba5a:	68f8      	ldr	r0, [r7, #12]
 800ba5c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba5e:	2180      	movs	r1, #128	@ 0x80
 800ba60:	68f8      	ldr	r0, [r7, #12]
 800ba62:	f003 fe4d 	bl	800f700 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ba66:	68f8      	ldr	r0, [r7, #12]
 800ba68:	f001 f8c7 	bl	800cbfa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d03a      	beq.n	800baec <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f7ff fe42 	bl	800b700 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ba84:	e032      	b.n	800baec <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ba86:	7afb      	ldrb	r3, [r7, #11]
 800ba88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ba8c:	b2db      	uxtb	r3, r3
 800ba8e:	4619      	mov	r1, r3
 800ba90:	68f8      	ldr	r0, [r7, #12]
 800ba92:	f000 f985 	bl	800bda0 <USBD_CoreFindEP>
 800ba96:	4603      	mov	r3, r0
 800ba98:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba9a:	7dfb      	ldrb	r3, [r7, #23]
 800ba9c:	2bff      	cmp	r3, #255	@ 0xff
 800ba9e:	d025      	beq.n	800baec <USBD_LL_DataInStage+0x15a>
 800baa0:	7dfb      	ldrb	r3, [r7, #23]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d122      	bne.n	800baec <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800baac:	b2db      	uxtb	r3, r3
 800baae:	2b03      	cmp	r3, #3
 800bab0:	d11c      	bne.n	800baec <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bab2:	7dfa      	ldrb	r2, [r7, #23]
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	32ae      	adds	r2, #174	@ 0xae
 800bab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800babc:	695b      	ldr	r3, [r3, #20]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d014      	beq.n	800baec <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bac2:	7dfa      	ldrb	r2, [r7, #23]
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800baca:	7dfa      	ldrb	r2, [r7, #23]
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	32ae      	adds	r2, #174	@ 0xae
 800bad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bad4:	695b      	ldr	r3, [r3, #20]
 800bad6:	7afa      	ldrb	r2, [r7, #11]
 800bad8:	4611      	mov	r1, r2
 800bada:	68f8      	ldr	r0, [r7, #12]
 800badc:	4798      	blx	r3
 800bade:	4603      	mov	r3, r0
 800bae0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bae2:	7dbb      	ldrb	r3, [r7, #22]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d001      	beq.n	800baec <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bae8:	7dbb      	ldrb	r3, [r7, #22]
 800baea:	e000      	b.n	800baee <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800baec:	2300      	movs	r3, #0
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3718      	adds	r7, #24
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800baf6:	b580      	push	{r7, lr}
 800baf8:	b084      	sub	sp, #16
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bafe:	2300      	movs	r3, #0
 800bb00:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2201      	movs	r2, #1
 800bb06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d014      	beq.n	800bb5c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d00e      	beq.n	800bb5c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	6852      	ldr	r2, [r2, #4]
 800bb4a:	b2d2      	uxtb	r2, r2
 800bb4c:	4611      	mov	r1, r2
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	4798      	blx	r3
 800bb52:	4603      	mov	r3, r0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d001      	beq.n	800bb5c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bb58:	2303      	movs	r3, #3
 800bb5a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb5c:	2340      	movs	r3, #64	@ 0x40
 800bb5e:	2200      	movs	r2, #0
 800bb60:	2100      	movs	r1, #0
 800bb62:	6878      	ldr	r0, [r7, #4]
 800bb64:	f003 fd87 	bl	800f676 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2240      	movs	r2, #64	@ 0x40
 800bb74:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb78:	2340      	movs	r3, #64	@ 0x40
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	2180      	movs	r1, #128	@ 0x80
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f003 fd79 	bl	800f676 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2201      	movs	r2, #1
 800bb88:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2240      	movs	r2, #64	@ 0x40
 800bb8e:	621a      	str	r2, [r3, #32]

  return ret;
 800bb90:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3710      	adds	r7, #16
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b083      	sub	sp, #12
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
 800bba2:	460b      	mov	r3, r1
 800bba4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	78fa      	ldrb	r2, [r7, #3]
 800bbaa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bbac:	2300      	movs	r3, #0
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	370c      	adds	r7, #12
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb8:	4770      	bx	lr

0800bbba <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bbba:	b480      	push	{r7}
 800bbbc:	b083      	sub	sp, #12
 800bbbe:	af00      	add	r7, sp, #0
 800bbc0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b04      	cmp	r3, #4
 800bbcc:	d006      	beq.n	800bbdc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbd4:	b2da      	uxtb	r2, r3
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2204      	movs	r2, #4
 800bbe0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bbe4:	2300      	movs	r3, #0
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	370c      	adds	r7, #12
 800bbea:	46bd      	mov	sp, r7
 800bbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf0:	4770      	bx	lr

0800bbf2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bbf2:	b480      	push	{r7}
 800bbf4:	b083      	sub	sp, #12
 800bbf6:	af00      	add	r7, sp, #0
 800bbf8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc00:	b2db      	uxtb	r3, r3
 800bc02:	2b04      	cmp	r3, #4
 800bc04:	d106      	bne.n	800bc14 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bc0c:	b2da      	uxtb	r2, r3
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bc14:	2300      	movs	r3, #0
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	370c      	adds	r7, #12
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc20:	4770      	bx	lr

0800bc22 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bc22:	b580      	push	{r7, lr}
 800bc24:	b082      	sub	sp, #8
 800bc26:	af00      	add	r7, sp, #0
 800bc28:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	2b03      	cmp	r3, #3
 800bc34:	d110      	bne.n	800bc58 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00b      	beq.n	800bc58 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc46:	69db      	ldr	r3, [r3, #28]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d005      	beq.n	800bc58 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3708      	adds	r7, #8
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}

0800bc62 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bc62:	b580      	push	{r7, lr}
 800bc64:	b082      	sub	sp, #8
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	32ae      	adds	r2, #174	@ 0xae
 800bc78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d101      	bne.n	800bc84 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bc80:	2303      	movs	r3, #3
 800bc82:	e01c      	b.n	800bcbe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	2b03      	cmp	r3, #3
 800bc8e:	d115      	bne.n	800bcbc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	32ae      	adds	r2, #174	@ 0xae
 800bc9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc9e:	6a1b      	ldr	r3, [r3, #32]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d00b      	beq.n	800bcbc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	32ae      	adds	r2, #174	@ 0xae
 800bcae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcb2:	6a1b      	ldr	r3, [r3, #32]
 800bcb4:	78fa      	ldrb	r2, [r7, #3]
 800bcb6:	4611      	mov	r1, r2
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bcbc:	2300      	movs	r3, #0
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}

0800bcc6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bcc6:	b580      	push	{r7, lr}
 800bcc8:	b082      	sub	sp, #8
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
 800bcce:	460b      	mov	r3, r1
 800bcd0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	32ae      	adds	r2, #174	@ 0xae
 800bcdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d101      	bne.n	800bce8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bce4:	2303      	movs	r3, #3
 800bce6:	e01c      	b.n	800bd22 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	2b03      	cmp	r3, #3
 800bcf2:	d115      	bne.n	800bd20 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	32ae      	adds	r2, #174	@ 0xae
 800bcfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d00b      	beq.n	800bd20 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	32ae      	adds	r2, #174	@ 0xae
 800bd12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd18:	78fa      	ldrb	r2, [r7, #3]
 800bd1a:	4611      	mov	r1, r2
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bd20:	2300      	movs	r3, #0
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3708      	adds	r7, #8
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}

0800bd2a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bd2a:	b480      	push	{r7}
 800bd2c:	b083      	sub	sp, #12
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bd32:	2300      	movs	r3, #0
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d00e      	beq.n	800bd7c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	6852      	ldr	r2, [r2, #4]
 800bd6a:	b2d2      	uxtb	r2, r2
 800bd6c:	4611      	mov	r1, r2
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	4798      	blx	r3
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d001      	beq.n	800bd7c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bd86:	b480      	push	{r7}
 800bd88:	b083      	sub	sp, #12
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	6078      	str	r0, [r7, #4]
 800bd8e:	460b      	mov	r3, r1
 800bd90:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bd92:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	370c      	adds	r7, #12
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9e:	4770      	bx	lr

0800bda0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	460b      	mov	r3, r1
 800bdaa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bdac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	370c      	adds	r7, #12
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb8:	4770      	bx	lr

0800bdba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bdba:	b580      	push	{r7, lr}
 800bdbc:	b086      	sub	sp, #24
 800bdbe:	af00      	add	r7, sp, #0
 800bdc0:	6078      	str	r0, [r7, #4]
 800bdc2:	460b      	mov	r3, r1
 800bdc4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	885b      	ldrh	r3, [r3, #2]
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	68fa      	ldr	r2, [r7, #12]
 800bdda:	7812      	ldrb	r2, [r2, #0]
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d91f      	bls.n	800be20 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bde6:	e013      	b.n	800be10 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bde8:	f107 030a 	add.w	r3, r7, #10
 800bdec:	4619      	mov	r1, r3
 800bdee:	6978      	ldr	r0, [r7, #20]
 800bdf0:	f000 f81b 	bl	800be2a <USBD_GetNextDesc>
 800bdf4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	785b      	ldrb	r3, [r3, #1]
 800bdfa:	2b05      	cmp	r3, #5
 800bdfc:	d108      	bne.n	800be10 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	789b      	ldrb	r3, [r3, #2]
 800be06:	78fa      	ldrb	r2, [r7, #3]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d008      	beq.n	800be1e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800be0c:	2300      	movs	r3, #0
 800be0e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	885b      	ldrh	r3, [r3, #2]
 800be14:	b29a      	uxth	r2, r3
 800be16:	897b      	ldrh	r3, [r7, #10]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d8e5      	bhi.n	800bde8 <USBD_GetEpDesc+0x2e>
 800be1c:	e000      	b.n	800be20 <USBD_GetEpDesc+0x66>
          break;
 800be1e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800be20:	693b      	ldr	r3, [r7, #16]
}
 800be22:	4618      	mov	r0, r3
 800be24:	3718      	adds	r7, #24
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}

0800be2a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800be2a:	b480      	push	{r7}
 800be2c:	b085      	sub	sp, #20
 800be2e:	af00      	add	r7, sp, #0
 800be30:	6078      	str	r0, [r7, #4]
 800be32:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	881b      	ldrh	r3, [r3, #0]
 800be3c:	68fa      	ldr	r2, [r7, #12]
 800be3e:	7812      	ldrb	r2, [r2, #0]
 800be40:	4413      	add	r3, r2
 800be42:	b29a      	uxth	r2, r3
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	461a      	mov	r2, r3
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	4413      	add	r3, r2
 800be52:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800be54:	68fb      	ldr	r3, [r7, #12]
}
 800be56:	4618      	mov	r0, r3
 800be58:	3714      	adds	r7, #20
 800be5a:	46bd      	mov	sp, r7
 800be5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be60:	4770      	bx	lr

0800be62 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800be62:	b480      	push	{r7}
 800be64:	b087      	sub	sp, #28
 800be66:	af00      	add	r7, sp, #0
 800be68:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	781b      	ldrb	r3, [r3, #0]
 800be72:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	3301      	adds	r3, #1
 800be78:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800be80:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800be84:	021b      	lsls	r3, r3, #8
 800be86:	b21a      	sxth	r2, r3
 800be88:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800be8c:	4313      	orrs	r3, r2
 800be8e:	b21b      	sxth	r3, r3
 800be90:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800be92:	89fb      	ldrh	r3, [r7, #14]
}
 800be94:	4618      	mov	r0, r3
 800be96:	371c      	adds	r7, #28
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr

0800bea0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
 800bea8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800beaa:	2300      	movs	r3, #0
 800beac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800beb6:	2b40      	cmp	r3, #64	@ 0x40
 800beb8:	d005      	beq.n	800bec6 <USBD_StdDevReq+0x26>
 800beba:	2b40      	cmp	r3, #64	@ 0x40
 800bebc:	d857      	bhi.n	800bf6e <USBD_StdDevReq+0xce>
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d00f      	beq.n	800bee2 <USBD_StdDevReq+0x42>
 800bec2:	2b20      	cmp	r3, #32
 800bec4:	d153      	bne.n	800bf6e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	32ae      	adds	r2, #174	@ 0xae
 800bed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed4:	689b      	ldr	r3, [r3, #8]
 800bed6:	6839      	ldr	r1, [r7, #0]
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	4798      	blx	r3
 800bedc:	4603      	mov	r3, r0
 800bede:	73fb      	strb	r3, [r7, #15]
      break;
 800bee0:	e04a      	b.n	800bf78 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	785b      	ldrb	r3, [r3, #1]
 800bee6:	2b09      	cmp	r3, #9
 800bee8:	d83b      	bhi.n	800bf62 <USBD_StdDevReq+0xc2>
 800beea:	a201      	add	r2, pc, #4	@ (adr r2, 800bef0 <USBD_StdDevReq+0x50>)
 800beec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef0:	0800bf45 	.word	0x0800bf45
 800bef4:	0800bf59 	.word	0x0800bf59
 800bef8:	0800bf63 	.word	0x0800bf63
 800befc:	0800bf4f 	.word	0x0800bf4f
 800bf00:	0800bf63 	.word	0x0800bf63
 800bf04:	0800bf23 	.word	0x0800bf23
 800bf08:	0800bf19 	.word	0x0800bf19
 800bf0c:	0800bf63 	.word	0x0800bf63
 800bf10:	0800bf3b 	.word	0x0800bf3b
 800bf14:	0800bf2d 	.word	0x0800bf2d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bf18:	6839      	ldr	r1, [r7, #0]
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fa3c 	bl	800c398 <USBD_GetDescriptor>
          break;
 800bf20:	e024      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bf22:	6839      	ldr	r1, [r7, #0]
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 fba1 	bl	800c66c <USBD_SetAddress>
          break;
 800bf2a:	e01f      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bf2c:	6839      	ldr	r1, [r7, #0]
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 fbe0 	bl	800c6f4 <USBD_SetConfig>
 800bf34:	4603      	mov	r3, r0
 800bf36:	73fb      	strb	r3, [r7, #15]
          break;
 800bf38:	e018      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bf3a:	6839      	ldr	r1, [r7, #0]
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	f000 fc83 	bl	800c848 <USBD_GetConfig>
          break;
 800bf42:	e013      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bf44:	6839      	ldr	r1, [r7, #0]
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 fcb4 	bl	800c8b4 <USBD_GetStatus>
          break;
 800bf4c:	e00e      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bf4e:	6839      	ldr	r1, [r7, #0]
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f000 fce3 	bl	800c91c <USBD_SetFeature>
          break;
 800bf56:	e009      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bf58:	6839      	ldr	r1, [r7, #0]
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 fd07 	bl	800c96e <USBD_ClrFeature>
          break;
 800bf60:	e004      	b.n	800bf6c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bf62:	6839      	ldr	r1, [r7, #0]
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f000 fd5e 	bl	800ca26 <USBD_CtlError>
          break;
 800bf6a:	bf00      	nop
      }
      break;
 800bf6c:	e004      	b.n	800bf78 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bf6e:	6839      	ldr	r1, [r7, #0]
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f000 fd58 	bl	800ca26 <USBD_CtlError>
      break;
 800bf76:	bf00      	nop
  }

  return ret;
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop

0800bf84 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	781b      	ldrb	r3, [r3, #0]
 800bf96:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bf9a:	2b40      	cmp	r3, #64	@ 0x40
 800bf9c:	d005      	beq.n	800bfaa <USBD_StdItfReq+0x26>
 800bf9e:	2b40      	cmp	r3, #64	@ 0x40
 800bfa0:	d852      	bhi.n	800c048 <USBD_StdItfReq+0xc4>
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d001      	beq.n	800bfaa <USBD_StdItfReq+0x26>
 800bfa6:	2b20      	cmp	r3, #32
 800bfa8:	d14e      	bne.n	800c048 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfb0:	b2db      	uxtb	r3, r3
 800bfb2:	3b01      	subs	r3, #1
 800bfb4:	2b02      	cmp	r3, #2
 800bfb6:	d840      	bhi.n	800c03a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	889b      	ldrh	r3, [r3, #4]
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	2b01      	cmp	r3, #1
 800bfc0:	d836      	bhi.n	800c030 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	889b      	ldrh	r3, [r3, #4]
 800bfc6:	b2db      	uxtb	r3, r3
 800bfc8:	4619      	mov	r1, r3
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f7ff fedb 	bl	800bd86 <USBD_CoreFindIF>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bfd4:	7bbb      	ldrb	r3, [r7, #14]
 800bfd6:	2bff      	cmp	r3, #255	@ 0xff
 800bfd8:	d01d      	beq.n	800c016 <USBD_StdItfReq+0x92>
 800bfda:	7bbb      	ldrb	r3, [r7, #14]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d11a      	bne.n	800c016 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bfe0:	7bba      	ldrb	r2, [r7, #14]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	32ae      	adds	r2, #174	@ 0xae
 800bfe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00f      	beq.n	800c010 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bff0:	7bba      	ldrb	r2, [r7, #14]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bff8:	7bba      	ldrb	r2, [r7, #14]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	32ae      	adds	r2, #174	@ 0xae
 800bffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	6839      	ldr	r1, [r7, #0]
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	4798      	blx	r3
 800c00a:	4603      	mov	r3, r0
 800c00c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c00e:	e004      	b.n	800c01a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c010:	2303      	movs	r3, #3
 800c012:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c014:	e001      	b.n	800c01a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c016:	2303      	movs	r3, #3
 800c018:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	88db      	ldrh	r3, [r3, #6]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d110      	bne.n	800c044 <USBD_StdItfReq+0xc0>
 800c022:	7bfb      	ldrb	r3, [r7, #15]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d10d      	bne.n	800c044 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f000 fdd3 	bl	800cbd4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c02e:	e009      	b.n	800c044 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c030:	6839      	ldr	r1, [r7, #0]
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 fcf7 	bl	800ca26 <USBD_CtlError>
          break;
 800c038:	e004      	b.n	800c044 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c03a:	6839      	ldr	r1, [r7, #0]
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 fcf2 	bl	800ca26 <USBD_CtlError>
          break;
 800c042:	e000      	b.n	800c046 <USBD_StdItfReq+0xc2>
          break;
 800c044:	bf00      	nop
      }
      break;
 800c046:	e004      	b.n	800c052 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c048:	6839      	ldr	r1, [r7, #0]
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f000 fceb 	bl	800ca26 <USBD_CtlError>
      break;
 800c050:	bf00      	nop
  }

  return ret;
 800c052:	7bfb      	ldrb	r3, [r7, #15]
}
 800c054:	4618      	mov	r0, r3
 800c056:	3710      	adds	r7, #16
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b084      	sub	sp, #16
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c066:	2300      	movs	r3, #0
 800c068:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	889b      	ldrh	r3, [r3, #4]
 800c06e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c078:	2b40      	cmp	r3, #64	@ 0x40
 800c07a:	d007      	beq.n	800c08c <USBD_StdEPReq+0x30>
 800c07c:	2b40      	cmp	r3, #64	@ 0x40
 800c07e:	f200 817f 	bhi.w	800c380 <USBD_StdEPReq+0x324>
 800c082:	2b00      	cmp	r3, #0
 800c084:	d02a      	beq.n	800c0dc <USBD_StdEPReq+0x80>
 800c086:	2b20      	cmp	r3, #32
 800c088:	f040 817a 	bne.w	800c380 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c08c:	7bbb      	ldrb	r3, [r7, #14]
 800c08e:	4619      	mov	r1, r3
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f7ff fe85 	bl	800bda0 <USBD_CoreFindEP>
 800c096:	4603      	mov	r3, r0
 800c098:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c09a:	7b7b      	ldrb	r3, [r7, #13]
 800c09c:	2bff      	cmp	r3, #255	@ 0xff
 800c09e:	f000 8174 	beq.w	800c38a <USBD_StdEPReq+0x32e>
 800c0a2:	7b7b      	ldrb	r3, [r7, #13]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	f040 8170 	bne.w	800c38a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c0aa:	7b7a      	ldrb	r2, [r7, #13]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c0b2:	7b7a      	ldrb	r2, [r7, #13]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	32ae      	adds	r2, #174	@ 0xae
 800c0b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	f000 8163 	beq.w	800c38a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c0c4:	7b7a      	ldrb	r2, [r7, #13]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	32ae      	adds	r2, #174	@ 0xae
 800c0ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	6839      	ldr	r1, [r7, #0]
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	4798      	blx	r3
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c0da:	e156      	b.n	800c38a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	785b      	ldrb	r3, [r3, #1]
 800c0e0:	2b03      	cmp	r3, #3
 800c0e2:	d008      	beq.n	800c0f6 <USBD_StdEPReq+0x9a>
 800c0e4:	2b03      	cmp	r3, #3
 800c0e6:	f300 8145 	bgt.w	800c374 <USBD_StdEPReq+0x318>
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f000 809b 	beq.w	800c226 <USBD_StdEPReq+0x1ca>
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d03c      	beq.n	800c16e <USBD_StdEPReq+0x112>
 800c0f4:	e13e      	b.n	800c374 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	2b02      	cmp	r3, #2
 800c100:	d002      	beq.n	800c108 <USBD_StdEPReq+0xac>
 800c102:	2b03      	cmp	r3, #3
 800c104:	d016      	beq.n	800c134 <USBD_StdEPReq+0xd8>
 800c106:	e02c      	b.n	800c162 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c108:	7bbb      	ldrb	r3, [r7, #14]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d00d      	beq.n	800c12a <USBD_StdEPReq+0xce>
 800c10e:	7bbb      	ldrb	r3, [r7, #14]
 800c110:	2b80      	cmp	r3, #128	@ 0x80
 800c112:	d00a      	beq.n	800c12a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c114:	7bbb      	ldrb	r3, [r7, #14]
 800c116:	4619      	mov	r1, r3
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f003 faf1 	bl	800f700 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c11e:	2180      	movs	r1, #128	@ 0x80
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f003 faed 	bl	800f700 <USBD_LL_StallEP>
 800c126:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c128:	e020      	b.n	800c16c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c12a:	6839      	ldr	r1, [r7, #0]
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 fc7a 	bl	800ca26 <USBD_CtlError>
              break;
 800c132:	e01b      	b.n	800c16c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	885b      	ldrh	r3, [r3, #2]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d10e      	bne.n	800c15a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c13c:	7bbb      	ldrb	r3, [r7, #14]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d00b      	beq.n	800c15a <USBD_StdEPReq+0xfe>
 800c142:	7bbb      	ldrb	r3, [r7, #14]
 800c144:	2b80      	cmp	r3, #128	@ 0x80
 800c146:	d008      	beq.n	800c15a <USBD_StdEPReq+0xfe>
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	88db      	ldrh	r3, [r3, #6]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d104      	bne.n	800c15a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c150:	7bbb      	ldrb	r3, [r7, #14]
 800c152:	4619      	mov	r1, r3
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f003 fad3 	bl	800f700 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 fd3a 	bl	800cbd4 <USBD_CtlSendStatus>

              break;
 800c160:	e004      	b.n	800c16c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c162:	6839      	ldr	r1, [r7, #0]
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f000 fc5e 	bl	800ca26 <USBD_CtlError>
              break;
 800c16a:	bf00      	nop
          }
          break;
 800c16c:	e107      	b.n	800c37e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c174:	b2db      	uxtb	r3, r3
 800c176:	2b02      	cmp	r3, #2
 800c178:	d002      	beq.n	800c180 <USBD_StdEPReq+0x124>
 800c17a:	2b03      	cmp	r3, #3
 800c17c:	d016      	beq.n	800c1ac <USBD_StdEPReq+0x150>
 800c17e:	e04b      	b.n	800c218 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c180:	7bbb      	ldrb	r3, [r7, #14]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d00d      	beq.n	800c1a2 <USBD_StdEPReq+0x146>
 800c186:	7bbb      	ldrb	r3, [r7, #14]
 800c188:	2b80      	cmp	r3, #128	@ 0x80
 800c18a:	d00a      	beq.n	800c1a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c18c:	7bbb      	ldrb	r3, [r7, #14]
 800c18e:	4619      	mov	r1, r3
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f003 fab5 	bl	800f700 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c196:	2180      	movs	r1, #128	@ 0x80
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f003 fab1 	bl	800f700 <USBD_LL_StallEP>
 800c19e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c1a0:	e040      	b.n	800c224 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c1a2:	6839      	ldr	r1, [r7, #0]
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 fc3e 	bl	800ca26 <USBD_CtlError>
              break;
 800c1aa:	e03b      	b.n	800c224 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	885b      	ldrh	r3, [r3, #2]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d136      	bne.n	800c222 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c1b4:	7bbb      	ldrb	r3, [r7, #14]
 800c1b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d004      	beq.n	800c1c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c1be:	7bbb      	ldrb	r3, [r7, #14]
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	6878      	ldr	r0, [r7, #4]
 800c1c4:	f003 fabb 	bl	800f73e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f000 fd03 	bl	800cbd4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c1ce:	7bbb      	ldrb	r3, [r7, #14]
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f7ff fde4 	bl	800bda0 <USBD_CoreFindEP>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c1dc:	7b7b      	ldrb	r3, [r7, #13]
 800c1de:	2bff      	cmp	r3, #255	@ 0xff
 800c1e0:	d01f      	beq.n	800c222 <USBD_StdEPReq+0x1c6>
 800c1e2:	7b7b      	ldrb	r3, [r7, #13]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d11c      	bne.n	800c222 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c1e8:	7b7a      	ldrb	r2, [r7, #13]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c1f0:	7b7a      	ldrb	r2, [r7, #13]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	32ae      	adds	r2, #174	@ 0xae
 800c1f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d010      	beq.n	800c222 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c200:	7b7a      	ldrb	r2, [r7, #13]
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	32ae      	adds	r2, #174	@ 0xae
 800c206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	6839      	ldr	r1, [r7, #0]
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	4798      	blx	r3
 800c212:	4603      	mov	r3, r0
 800c214:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c216:	e004      	b.n	800c222 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c218:	6839      	ldr	r1, [r7, #0]
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 fc03 	bl	800ca26 <USBD_CtlError>
              break;
 800c220:	e000      	b.n	800c224 <USBD_StdEPReq+0x1c8>
              break;
 800c222:	bf00      	nop
          }
          break;
 800c224:	e0ab      	b.n	800c37e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c22c:	b2db      	uxtb	r3, r3
 800c22e:	2b02      	cmp	r3, #2
 800c230:	d002      	beq.n	800c238 <USBD_StdEPReq+0x1dc>
 800c232:	2b03      	cmp	r3, #3
 800c234:	d032      	beq.n	800c29c <USBD_StdEPReq+0x240>
 800c236:	e097      	b.n	800c368 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c238:	7bbb      	ldrb	r3, [r7, #14]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d007      	beq.n	800c24e <USBD_StdEPReq+0x1f2>
 800c23e:	7bbb      	ldrb	r3, [r7, #14]
 800c240:	2b80      	cmp	r3, #128	@ 0x80
 800c242:	d004      	beq.n	800c24e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c244:	6839      	ldr	r1, [r7, #0]
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f000 fbed 	bl	800ca26 <USBD_CtlError>
                break;
 800c24c:	e091      	b.n	800c372 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c24e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c252:	2b00      	cmp	r3, #0
 800c254:	da0b      	bge.n	800c26e <USBD_StdEPReq+0x212>
 800c256:	7bbb      	ldrb	r3, [r7, #14]
 800c258:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c25c:	4613      	mov	r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	4413      	add	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	3310      	adds	r3, #16
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	4413      	add	r3, r2
 800c26a:	3304      	adds	r3, #4
 800c26c:	e00b      	b.n	800c286 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c26e:	7bbb      	ldrb	r3, [r7, #14]
 800c270:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c274:	4613      	mov	r3, r2
 800c276:	009b      	lsls	r3, r3, #2
 800c278:	4413      	add	r3, r2
 800c27a:	009b      	lsls	r3, r3, #2
 800c27c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	4413      	add	r3, r2
 800c284:	3304      	adds	r3, #4
 800c286:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	2200      	movs	r2, #0
 800c28c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	2202      	movs	r2, #2
 800c292:	4619      	mov	r1, r3
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 fc43 	bl	800cb20 <USBD_CtlSendData>
              break;
 800c29a:	e06a      	b.n	800c372 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c29c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	da11      	bge.n	800c2c8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c2a4:	7bbb      	ldrb	r3, [r7, #14]
 800c2a6:	f003 020f 	and.w	r2, r3, #15
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	4613      	mov	r3, r2
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	4413      	add	r3, r2
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	440b      	add	r3, r1
 800c2b6:	3324      	adds	r3, #36	@ 0x24
 800c2b8:	881b      	ldrh	r3, [r3, #0]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d117      	bne.n	800c2ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c2be:	6839      	ldr	r1, [r7, #0]
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	f000 fbb0 	bl	800ca26 <USBD_CtlError>
                  break;
 800c2c6:	e054      	b.n	800c372 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c2c8:	7bbb      	ldrb	r3, [r7, #14]
 800c2ca:	f003 020f 	and.w	r2, r3, #15
 800c2ce:	6879      	ldr	r1, [r7, #4]
 800c2d0:	4613      	mov	r3, r2
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	4413      	add	r3, r2
 800c2d6:	009b      	lsls	r3, r3, #2
 800c2d8:	440b      	add	r3, r1
 800c2da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c2de:	881b      	ldrh	r3, [r3, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d104      	bne.n	800c2ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c2e4:	6839      	ldr	r1, [r7, #0]
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 fb9d 	bl	800ca26 <USBD_CtlError>
                  break;
 800c2ec:	e041      	b.n	800c372 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c2ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	da0b      	bge.n	800c30e <USBD_StdEPReq+0x2b2>
 800c2f6:	7bbb      	ldrb	r3, [r7, #14]
 800c2f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c2fc:	4613      	mov	r3, r2
 800c2fe:	009b      	lsls	r3, r3, #2
 800c300:	4413      	add	r3, r2
 800c302:	009b      	lsls	r3, r3, #2
 800c304:	3310      	adds	r3, #16
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	4413      	add	r3, r2
 800c30a:	3304      	adds	r3, #4
 800c30c:	e00b      	b.n	800c326 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c30e:	7bbb      	ldrb	r3, [r7, #14]
 800c310:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c314:	4613      	mov	r3, r2
 800c316:	009b      	lsls	r3, r3, #2
 800c318:	4413      	add	r3, r2
 800c31a:	009b      	lsls	r3, r3, #2
 800c31c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	4413      	add	r3, r2
 800c324:	3304      	adds	r3, #4
 800c326:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c328:	7bbb      	ldrb	r3, [r7, #14]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d002      	beq.n	800c334 <USBD_StdEPReq+0x2d8>
 800c32e:	7bbb      	ldrb	r3, [r7, #14]
 800c330:	2b80      	cmp	r3, #128	@ 0x80
 800c332:	d103      	bne.n	800c33c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	2200      	movs	r2, #0
 800c338:	601a      	str	r2, [r3, #0]
 800c33a:	e00e      	b.n	800c35a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c33c:	7bbb      	ldrb	r3, [r7, #14]
 800c33e:	4619      	mov	r1, r3
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	f003 fa1b 	bl	800f77c <USBD_LL_IsStallEP>
 800c346:	4603      	mov	r3, r0
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d003      	beq.n	800c354 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	2201      	movs	r2, #1
 800c350:	601a      	str	r2, [r3, #0]
 800c352:	e002      	b.n	800c35a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	2200      	movs	r2, #0
 800c358:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	2202      	movs	r2, #2
 800c35e:	4619      	mov	r1, r3
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fbdd 	bl	800cb20 <USBD_CtlSendData>
              break;
 800c366:	e004      	b.n	800c372 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c368:	6839      	ldr	r1, [r7, #0]
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f000 fb5b 	bl	800ca26 <USBD_CtlError>
              break;
 800c370:	bf00      	nop
          }
          break;
 800c372:	e004      	b.n	800c37e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c374:	6839      	ldr	r1, [r7, #0]
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 fb55 	bl	800ca26 <USBD_CtlError>
          break;
 800c37c:	bf00      	nop
      }
      break;
 800c37e:	e005      	b.n	800c38c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 fb4f 	bl	800ca26 <USBD_CtlError>
      break;
 800c388:	e000      	b.n	800c38c <USBD_StdEPReq+0x330>
      break;
 800c38a:	bf00      	nop
  }

  return ret;
 800c38c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3710      	adds	r7, #16
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
	...

0800c398 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	885b      	ldrh	r3, [r3, #2]
 800c3b2:	0a1b      	lsrs	r3, r3, #8
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	2b06      	cmp	r3, #6
 800c3ba:	f200 8128 	bhi.w	800c60e <USBD_GetDescriptor+0x276>
 800c3be:	a201      	add	r2, pc, #4	@ (adr r2, 800c3c4 <USBD_GetDescriptor+0x2c>)
 800c3c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3c4:	0800c3e1 	.word	0x0800c3e1
 800c3c8:	0800c3f9 	.word	0x0800c3f9
 800c3cc:	0800c439 	.word	0x0800c439
 800c3d0:	0800c60f 	.word	0x0800c60f
 800c3d4:	0800c60f 	.word	0x0800c60f
 800c3d8:	0800c5af 	.word	0x0800c5af
 800c3dc:	0800c5db 	.word	0x0800c5db
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	7c12      	ldrb	r2, [r2, #16]
 800c3ec:	f107 0108 	add.w	r1, r7, #8
 800c3f0:	4610      	mov	r0, r2
 800c3f2:	4798      	blx	r3
 800c3f4:	60f8      	str	r0, [r7, #12]
      break;
 800c3f6:	e112      	b.n	800c61e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	7c1b      	ldrb	r3, [r3, #16]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10d      	bne.n	800c41c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c408:	f107 0208 	add.w	r2, r7, #8
 800c40c:	4610      	mov	r0, r2
 800c40e:	4798      	blx	r3
 800c410:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	3301      	adds	r3, #1
 800c416:	2202      	movs	r2, #2
 800c418:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c41a:	e100      	b.n	800c61e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c424:	f107 0208 	add.w	r2, r7, #8
 800c428:	4610      	mov	r0, r2
 800c42a:	4798      	blx	r3
 800c42c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	3301      	adds	r3, #1
 800c432:	2202      	movs	r2, #2
 800c434:	701a      	strb	r2, [r3, #0]
      break;
 800c436:	e0f2      	b.n	800c61e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	885b      	ldrh	r3, [r3, #2]
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	2b05      	cmp	r3, #5
 800c440:	f200 80ac 	bhi.w	800c59c <USBD_GetDescriptor+0x204>
 800c444:	a201      	add	r2, pc, #4	@ (adr r2, 800c44c <USBD_GetDescriptor+0xb4>)
 800c446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c44a:	bf00      	nop
 800c44c:	0800c465 	.word	0x0800c465
 800c450:	0800c499 	.word	0x0800c499
 800c454:	0800c4cd 	.word	0x0800c4cd
 800c458:	0800c501 	.word	0x0800c501
 800c45c:	0800c535 	.word	0x0800c535
 800c460:	0800c569 	.word	0x0800c569
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c46a:	685b      	ldr	r3, [r3, #4]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d00b      	beq.n	800c488 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c476:	685b      	ldr	r3, [r3, #4]
 800c478:	687a      	ldr	r2, [r7, #4]
 800c47a:	7c12      	ldrb	r2, [r2, #16]
 800c47c:	f107 0108 	add.w	r1, r7, #8
 800c480:	4610      	mov	r0, r2
 800c482:	4798      	blx	r3
 800c484:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c486:	e091      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c488:	6839      	ldr	r1, [r7, #0]
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f000 facb 	bl	800ca26 <USBD_CtlError>
            err++;
 800c490:	7afb      	ldrb	r3, [r7, #11]
 800c492:	3301      	adds	r3, #1
 800c494:	72fb      	strb	r3, [r7, #11]
          break;
 800c496:	e089      	b.n	800c5ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d00b      	beq.n	800c4bc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	687a      	ldr	r2, [r7, #4]
 800c4ae:	7c12      	ldrb	r2, [r2, #16]
 800c4b0:	f107 0108 	add.w	r1, r7, #8
 800c4b4:	4610      	mov	r0, r2
 800c4b6:	4798      	blx	r3
 800c4b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c4ba:	e077      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c4bc:	6839      	ldr	r1, [r7, #0]
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f000 fab1 	bl	800ca26 <USBD_CtlError>
            err++;
 800c4c4:	7afb      	ldrb	r3, [r7, #11]
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	72fb      	strb	r3, [r7, #11]
          break;
 800c4ca:	e06f      	b.n	800c5ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c4d2:	68db      	ldr	r3, [r3, #12]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d00b      	beq.n	800c4f0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c4de:	68db      	ldr	r3, [r3, #12]
 800c4e0:	687a      	ldr	r2, [r7, #4]
 800c4e2:	7c12      	ldrb	r2, [r2, #16]
 800c4e4:	f107 0108 	add.w	r1, r7, #8
 800c4e8:	4610      	mov	r0, r2
 800c4ea:	4798      	blx	r3
 800c4ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c4ee:	e05d      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c4f0:	6839      	ldr	r1, [r7, #0]
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f000 fa97 	bl	800ca26 <USBD_CtlError>
            err++;
 800c4f8:	7afb      	ldrb	r3, [r7, #11]
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	72fb      	strb	r3, [r7, #11]
          break;
 800c4fe:	e055      	b.n	800c5ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c506:	691b      	ldr	r3, [r3, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d00b      	beq.n	800c524 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c512:	691b      	ldr	r3, [r3, #16]
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	7c12      	ldrb	r2, [r2, #16]
 800c518:	f107 0108 	add.w	r1, r7, #8
 800c51c:	4610      	mov	r0, r2
 800c51e:	4798      	blx	r3
 800c520:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c522:	e043      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c524:	6839      	ldr	r1, [r7, #0]
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f000 fa7d 	bl	800ca26 <USBD_CtlError>
            err++;
 800c52c:	7afb      	ldrb	r3, [r7, #11]
 800c52e:	3301      	adds	r3, #1
 800c530:	72fb      	strb	r3, [r7, #11]
          break;
 800c532:	e03b      	b.n	800c5ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c53a:	695b      	ldr	r3, [r3, #20]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d00b      	beq.n	800c558 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c546:	695b      	ldr	r3, [r3, #20]
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	7c12      	ldrb	r2, [r2, #16]
 800c54c:	f107 0108 	add.w	r1, r7, #8
 800c550:	4610      	mov	r0, r2
 800c552:	4798      	blx	r3
 800c554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c556:	e029      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c558:	6839      	ldr	r1, [r7, #0]
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f000 fa63 	bl	800ca26 <USBD_CtlError>
            err++;
 800c560:	7afb      	ldrb	r3, [r7, #11]
 800c562:	3301      	adds	r3, #1
 800c564:	72fb      	strb	r3, [r7, #11]
          break;
 800c566:	e021      	b.n	800c5ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c56e:	699b      	ldr	r3, [r3, #24]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d00b      	beq.n	800c58c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c57a:	699b      	ldr	r3, [r3, #24]
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	7c12      	ldrb	r2, [r2, #16]
 800c580:	f107 0108 	add.w	r1, r7, #8
 800c584:	4610      	mov	r0, r2
 800c586:	4798      	blx	r3
 800c588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c58a:	e00f      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c58c:	6839      	ldr	r1, [r7, #0]
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 fa49 	bl	800ca26 <USBD_CtlError>
            err++;
 800c594:	7afb      	ldrb	r3, [r7, #11]
 800c596:	3301      	adds	r3, #1
 800c598:	72fb      	strb	r3, [r7, #11]
          break;
 800c59a:	e007      	b.n	800c5ac <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c59c:	6839      	ldr	r1, [r7, #0]
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f000 fa41 	bl	800ca26 <USBD_CtlError>
          err++;
 800c5a4:	7afb      	ldrb	r3, [r7, #11]
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c5aa:	bf00      	nop
      }
      break;
 800c5ac:	e037      	b.n	800c61e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	7c1b      	ldrb	r3, [r3, #16]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d109      	bne.n	800c5ca <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5be:	f107 0208 	add.w	r2, r7, #8
 800c5c2:	4610      	mov	r0, r2
 800c5c4:	4798      	blx	r3
 800c5c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c5c8:	e029      	b.n	800c61e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c5ca:	6839      	ldr	r1, [r7, #0]
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f000 fa2a 	bl	800ca26 <USBD_CtlError>
        err++;
 800c5d2:	7afb      	ldrb	r3, [r7, #11]
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	72fb      	strb	r3, [r7, #11]
      break;
 800c5d8:	e021      	b.n	800c61e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	7c1b      	ldrb	r3, [r3, #16]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d10d      	bne.n	800c5fe <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5ea:	f107 0208 	add.w	r2, r7, #8
 800c5ee:	4610      	mov	r0, r2
 800c5f0:	4798      	blx	r3
 800c5f2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	2207      	movs	r2, #7
 800c5fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c5fc:	e00f      	b.n	800c61e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c5fe:	6839      	ldr	r1, [r7, #0]
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f000 fa10 	bl	800ca26 <USBD_CtlError>
        err++;
 800c606:	7afb      	ldrb	r3, [r7, #11]
 800c608:	3301      	adds	r3, #1
 800c60a:	72fb      	strb	r3, [r7, #11]
      break;
 800c60c:	e007      	b.n	800c61e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c60e:	6839      	ldr	r1, [r7, #0]
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 fa08 	bl	800ca26 <USBD_CtlError>
      err++;
 800c616:	7afb      	ldrb	r3, [r7, #11]
 800c618:	3301      	adds	r3, #1
 800c61a:	72fb      	strb	r3, [r7, #11]
      break;
 800c61c:	bf00      	nop
  }

  if (err != 0U)
 800c61e:	7afb      	ldrb	r3, [r7, #11]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d11e      	bne.n	800c662 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	88db      	ldrh	r3, [r3, #6]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d016      	beq.n	800c65a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c62c:	893b      	ldrh	r3, [r7, #8]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00e      	beq.n	800c650 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	88da      	ldrh	r2, [r3, #6]
 800c636:	893b      	ldrh	r3, [r7, #8]
 800c638:	4293      	cmp	r3, r2
 800c63a:	bf28      	it	cs
 800c63c:	4613      	movcs	r3, r2
 800c63e:	b29b      	uxth	r3, r3
 800c640:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c642:	893b      	ldrh	r3, [r7, #8]
 800c644:	461a      	mov	r2, r3
 800c646:	68f9      	ldr	r1, [r7, #12]
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 fa69 	bl	800cb20 <USBD_CtlSendData>
 800c64e:	e009      	b.n	800c664 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c650:	6839      	ldr	r1, [r7, #0]
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f000 f9e7 	bl	800ca26 <USBD_CtlError>
 800c658:	e004      	b.n	800c664 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 faba 	bl	800cbd4 <USBD_CtlSendStatus>
 800c660:	e000      	b.n	800c664 <USBD_GetDescriptor+0x2cc>
    return;
 800c662:	bf00      	nop
  }
}
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop

0800c66c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	889b      	ldrh	r3, [r3, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d131      	bne.n	800c6e2 <USBD_SetAddress+0x76>
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	88db      	ldrh	r3, [r3, #6]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d12d      	bne.n	800c6e2 <USBD_SetAddress+0x76>
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	885b      	ldrh	r3, [r3, #2]
 800c68a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c68c:	d829      	bhi.n	800c6e2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	885b      	ldrh	r3, [r3, #2]
 800c692:	b2db      	uxtb	r3, r3
 800c694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c698:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6a0:	b2db      	uxtb	r3, r3
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	d104      	bne.n	800c6b0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c6a6:	6839      	ldr	r1, [r7, #0]
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f000 f9bc 	bl	800ca26 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6ae:	e01d      	b.n	800c6ec <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	7bfa      	ldrb	r2, [r7, #15]
 800c6b4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ba:	4619      	mov	r1, r3
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f003 f889 	bl	800f7d4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 fa86 	bl	800cbd4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c6c8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d004      	beq.n	800c6d8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2202      	movs	r2, #2
 800c6d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6d6:	e009      	b.n	800c6ec <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2201      	movs	r2, #1
 800c6dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6e0:	e004      	b.n	800c6ec <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c6e2:	6839      	ldr	r1, [r7, #0]
 800c6e4:	6878      	ldr	r0, [r7, #4]
 800c6e6:	f000 f99e 	bl	800ca26 <USBD_CtlError>
  }
}
 800c6ea:	bf00      	nop
 800c6ec:	bf00      	nop
 800c6ee:	3710      	adds	r7, #16
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}

0800c6f4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b084      	sub	sp, #16
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6fe:	2300      	movs	r3, #0
 800c700:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	885b      	ldrh	r3, [r3, #2]
 800c706:	b2da      	uxtb	r2, r3
 800c708:	4b4e      	ldr	r3, [pc, #312]	@ (800c844 <USBD_SetConfig+0x150>)
 800c70a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c70c:	4b4d      	ldr	r3, [pc, #308]	@ (800c844 <USBD_SetConfig+0x150>)
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	2b01      	cmp	r3, #1
 800c712:	d905      	bls.n	800c720 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c714:	6839      	ldr	r1, [r7, #0]
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 f985 	bl	800ca26 <USBD_CtlError>
    return USBD_FAIL;
 800c71c:	2303      	movs	r3, #3
 800c71e:	e08c      	b.n	800c83a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c726:	b2db      	uxtb	r3, r3
 800c728:	2b02      	cmp	r3, #2
 800c72a:	d002      	beq.n	800c732 <USBD_SetConfig+0x3e>
 800c72c:	2b03      	cmp	r3, #3
 800c72e:	d029      	beq.n	800c784 <USBD_SetConfig+0x90>
 800c730:	e075      	b.n	800c81e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c732:	4b44      	ldr	r3, [pc, #272]	@ (800c844 <USBD_SetConfig+0x150>)
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d020      	beq.n	800c77c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c73a:	4b42      	ldr	r3, [pc, #264]	@ (800c844 <USBD_SetConfig+0x150>)
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	461a      	mov	r2, r3
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c744:	4b3f      	ldr	r3, [pc, #252]	@ (800c844 <USBD_SetConfig+0x150>)
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	4619      	mov	r1, r3
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f7fe ffe3 	bl	800b716 <USBD_SetClassConfig>
 800c750:	4603      	mov	r3, r0
 800c752:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d008      	beq.n	800c76c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c75a:	6839      	ldr	r1, [r7, #0]
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f000 f962 	bl	800ca26 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2202      	movs	r2, #2
 800c766:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c76a:	e065      	b.n	800c838 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f000 fa31 	bl	800cbd4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2203      	movs	r2, #3
 800c776:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c77a:	e05d      	b.n	800c838 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f000 fa29 	bl	800cbd4 <USBD_CtlSendStatus>
      break;
 800c782:	e059      	b.n	800c838 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c784:	4b2f      	ldr	r3, [pc, #188]	@ (800c844 <USBD_SetConfig+0x150>)
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d112      	bne.n	800c7b2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2202      	movs	r2, #2
 800c790:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c794:	4b2b      	ldr	r3, [pc, #172]	@ (800c844 <USBD_SetConfig+0x150>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	461a      	mov	r2, r3
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c79e:	4b29      	ldr	r3, [pc, #164]	@ (800c844 <USBD_SetConfig+0x150>)
 800c7a0:	781b      	ldrb	r3, [r3, #0]
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f7fe ffd2 	bl	800b74e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 fa12 	bl	800cbd4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c7b0:	e042      	b.n	800c838 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c7b2:	4b24      	ldr	r3, [pc, #144]	@ (800c844 <USBD_SetConfig+0x150>)
 800c7b4:	781b      	ldrb	r3, [r3, #0]
 800c7b6:	461a      	mov	r2, r3
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	d02a      	beq.n	800c816 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f7fe ffc0 	bl	800b74e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c7ce:	4b1d      	ldr	r3, [pc, #116]	@ (800c844 <USBD_SetConfig+0x150>)
 800c7d0:	781b      	ldrb	r3, [r3, #0]
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c7d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c844 <USBD_SetConfig+0x150>)
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	4619      	mov	r1, r3
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f7fe ff99 	bl	800b716 <USBD_SetClassConfig>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00f      	beq.n	800c80e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c7ee:	6839      	ldr	r1, [r7, #0]
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f000 f918 	bl	800ca26 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	b2db      	uxtb	r3, r3
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f7fe ffa5 	bl	800b74e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2202      	movs	r2, #2
 800c808:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c80c:	e014      	b.n	800c838 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 f9e0 	bl	800cbd4 <USBD_CtlSendStatus>
      break;
 800c814:	e010      	b.n	800c838 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f000 f9dc 	bl	800cbd4 <USBD_CtlSendStatus>
      break;
 800c81c:	e00c      	b.n	800c838 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c81e:	6839      	ldr	r1, [r7, #0]
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f000 f900 	bl	800ca26 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c826:	4b07      	ldr	r3, [pc, #28]	@ (800c844 <USBD_SetConfig+0x150>)
 800c828:	781b      	ldrb	r3, [r3, #0]
 800c82a:	4619      	mov	r1, r3
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f7fe ff8e 	bl	800b74e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c832:	2303      	movs	r3, #3
 800c834:	73fb      	strb	r3, [r7, #15]
      break;
 800c836:	bf00      	nop
  }

  return ret;
 800c838:	7bfb      	ldrb	r3, [r7, #15]
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3710      	adds	r7, #16
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}
 800c842:	bf00      	nop
 800c844:	20000424 	.word	0x20000424

0800c848 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b082      	sub	sp, #8
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	88db      	ldrh	r3, [r3, #6]
 800c856:	2b01      	cmp	r3, #1
 800c858:	d004      	beq.n	800c864 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c85a:	6839      	ldr	r1, [r7, #0]
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f000 f8e2 	bl	800ca26 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c862:	e023      	b.n	800c8ac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	2b02      	cmp	r3, #2
 800c86e:	dc02      	bgt.n	800c876 <USBD_GetConfig+0x2e>
 800c870:	2b00      	cmp	r3, #0
 800c872:	dc03      	bgt.n	800c87c <USBD_GetConfig+0x34>
 800c874:	e015      	b.n	800c8a2 <USBD_GetConfig+0x5a>
 800c876:	2b03      	cmp	r3, #3
 800c878:	d00b      	beq.n	800c892 <USBD_GetConfig+0x4a>
 800c87a:	e012      	b.n	800c8a2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2200      	movs	r2, #0
 800c880:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	3308      	adds	r3, #8
 800c886:	2201      	movs	r2, #1
 800c888:	4619      	mov	r1, r3
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 f948 	bl	800cb20 <USBD_CtlSendData>
        break;
 800c890:	e00c      	b.n	800c8ac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	3304      	adds	r3, #4
 800c896:	2201      	movs	r2, #1
 800c898:	4619      	mov	r1, r3
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 f940 	bl	800cb20 <USBD_CtlSendData>
        break;
 800c8a0:	e004      	b.n	800c8ac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c8a2:	6839      	ldr	r1, [r7, #0]
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f000 f8be 	bl	800ca26 <USBD_CtlError>
        break;
 800c8aa:	bf00      	nop
}
 800c8ac:	bf00      	nop
 800c8ae:	3708      	adds	r7, #8
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8c4:	b2db      	uxtb	r3, r3
 800c8c6:	3b01      	subs	r3, #1
 800c8c8:	2b02      	cmp	r3, #2
 800c8ca:	d81e      	bhi.n	800c90a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	88db      	ldrh	r3, [r3, #6]
 800c8d0:	2b02      	cmp	r3, #2
 800c8d2:	d004      	beq.n	800c8de <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c8d4:	6839      	ldr	r1, [r7, #0]
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 f8a5 	bl	800ca26 <USBD_CtlError>
        break;
 800c8dc:	e01a      	b.n	800c914 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d005      	beq.n	800c8fa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	68db      	ldr	r3, [r3, #12]
 800c8f2:	f043 0202 	orr.w	r2, r3, #2
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	330c      	adds	r3, #12
 800c8fe:	2202      	movs	r2, #2
 800c900:	4619      	mov	r1, r3
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 f90c 	bl	800cb20 <USBD_CtlSendData>
      break;
 800c908:	e004      	b.n	800c914 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c90a:	6839      	ldr	r1, [r7, #0]
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f000 f88a 	bl	800ca26 <USBD_CtlError>
      break;
 800c912:	bf00      	nop
  }
}
 800c914:	bf00      	nop
 800c916:	3708      	adds	r7, #8
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}

0800c91c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b082      	sub	sp, #8
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	885b      	ldrh	r3, [r3, #2]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d107      	bne.n	800c93e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 f94c 	bl	800cbd4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c93c:	e013      	b.n	800c966 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	885b      	ldrh	r3, [r3, #2]
 800c942:	2b02      	cmp	r3, #2
 800c944:	d10b      	bne.n	800c95e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	889b      	ldrh	r3, [r3, #4]
 800c94a:	0a1b      	lsrs	r3, r3, #8
 800c94c:	b29b      	uxth	r3, r3
 800c94e:	b2da      	uxtb	r2, r3
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f000 f93c 	bl	800cbd4 <USBD_CtlSendStatus>
}
 800c95c:	e003      	b.n	800c966 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c95e:	6839      	ldr	r1, [r7, #0]
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f000 f860 	bl	800ca26 <USBD_CtlError>
}
 800c966:	bf00      	nop
 800c968:	3708      	adds	r7, #8
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b082      	sub	sp, #8
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
 800c976:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	3b01      	subs	r3, #1
 800c982:	2b02      	cmp	r3, #2
 800c984:	d80b      	bhi.n	800c99e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	885b      	ldrh	r3, [r3, #2]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d10c      	bne.n	800c9a8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2200      	movs	r2, #0
 800c992:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f000 f91c 	bl	800cbd4 <USBD_CtlSendStatus>
      }
      break;
 800c99c:	e004      	b.n	800c9a8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c99e:	6839      	ldr	r1, [r7, #0]
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f000 f840 	bl	800ca26 <USBD_CtlError>
      break;
 800c9a6:	e000      	b.n	800c9aa <USBD_ClrFeature+0x3c>
      break;
 800c9a8:	bf00      	nop
  }
}
 800c9aa:	bf00      	nop
 800c9ac:	3708      	adds	r7, #8
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}

0800c9b2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c9b2:	b580      	push	{r7, lr}
 800c9b4:	b084      	sub	sp, #16
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	6078      	str	r0, [r7, #4]
 800c9ba:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	781a      	ldrb	r2, [r3, #0]
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	781a      	ldrb	r2, [r3, #0]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c9dc:	68f8      	ldr	r0, [r7, #12]
 800c9de:	f7ff fa40 	bl	800be62 <SWAPBYTE>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	461a      	mov	r2, r3
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c9f6:	68f8      	ldr	r0, [r7, #12]
 800c9f8:	f7ff fa33 	bl	800be62 <SWAPBYTE>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	461a      	mov	r2, r3
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	3301      	adds	r3, #1
 800ca08:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	f7ff fa26 	bl	800be62 <SWAPBYTE>
 800ca16:	4603      	mov	r3, r0
 800ca18:	461a      	mov	r2, r3
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	80da      	strh	r2, [r3, #6]
}
 800ca1e:	bf00      	nop
 800ca20:	3710      	adds	r7, #16
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}

0800ca26 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca26:	b580      	push	{r7, lr}
 800ca28:	b082      	sub	sp, #8
 800ca2a:	af00      	add	r7, sp, #0
 800ca2c:	6078      	str	r0, [r7, #4]
 800ca2e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca30:	2180      	movs	r1, #128	@ 0x80
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f002 fe64 	bl	800f700 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ca38:	2100      	movs	r1, #0
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f002 fe60 	bl	800f700 <USBD_LL_StallEP>
}
 800ca40:	bf00      	nop
 800ca42:	3708      	adds	r7, #8
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}

0800ca48 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b086      	sub	sp, #24
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ca54:	2300      	movs	r3, #0
 800ca56:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d042      	beq.n	800cae4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ca62:	6938      	ldr	r0, [r7, #16]
 800ca64:	f000 f842 	bl	800caec <USBD_GetLen>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	3301      	adds	r3, #1
 800ca6c:	005b      	lsls	r3, r3, #1
 800ca6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca72:	d808      	bhi.n	800ca86 <USBD_GetString+0x3e>
 800ca74:	6938      	ldr	r0, [r7, #16]
 800ca76:	f000 f839 	bl	800caec <USBD_GetLen>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	3301      	adds	r3, #1
 800ca7e:	b29b      	uxth	r3, r3
 800ca80:	005b      	lsls	r3, r3, #1
 800ca82:	b29a      	uxth	r2, r3
 800ca84:	e001      	b.n	800ca8a <USBD_GetString+0x42>
 800ca86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ca8e:	7dfb      	ldrb	r3, [r7, #23]
 800ca90:	68ba      	ldr	r2, [r7, #8]
 800ca92:	4413      	add	r3, r2
 800ca94:	687a      	ldr	r2, [r7, #4]
 800ca96:	7812      	ldrb	r2, [r2, #0]
 800ca98:	701a      	strb	r2, [r3, #0]
  idx++;
 800ca9a:	7dfb      	ldrb	r3, [r7, #23]
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800caa0:	7dfb      	ldrb	r3, [r7, #23]
 800caa2:	68ba      	ldr	r2, [r7, #8]
 800caa4:	4413      	add	r3, r2
 800caa6:	2203      	movs	r2, #3
 800caa8:	701a      	strb	r2, [r3, #0]
  idx++;
 800caaa:	7dfb      	ldrb	r3, [r7, #23]
 800caac:	3301      	adds	r3, #1
 800caae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cab0:	e013      	b.n	800cada <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800cab2:	7dfb      	ldrb	r3, [r7, #23]
 800cab4:	68ba      	ldr	r2, [r7, #8]
 800cab6:	4413      	add	r3, r2
 800cab8:	693a      	ldr	r2, [r7, #16]
 800caba:	7812      	ldrb	r2, [r2, #0]
 800cabc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	3301      	adds	r3, #1
 800cac2:	613b      	str	r3, [r7, #16]
    idx++;
 800cac4:	7dfb      	ldrb	r3, [r7, #23]
 800cac6:	3301      	adds	r3, #1
 800cac8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800caca:	7dfb      	ldrb	r3, [r7, #23]
 800cacc:	68ba      	ldr	r2, [r7, #8]
 800cace:	4413      	add	r3, r2
 800cad0:	2200      	movs	r2, #0
 800cad2:	701a      	strb	r2, [r3, #0]
    idx++;
 800cad4:	7dfb      	ldrb	r3, [r7, #23]
 800cad6:	3301      	adds	r3, #1
 800cad8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d1e7      	bne.n	800cab2 <USBD_GetString+0x6a>
 800cae2:	e000      	b.n	800cae6 <USBD_GetString+0x9e>
    return;
 800cae4:	bf00      	nop
  }
}
 800cae6:	3718      	adds	r7, #24
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}

0800caec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800caec:	b480      	push	{r7}
 800caee:	b085      	sub	sp, #20
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800caf4:	2300      	movs	r3, #0
 800caf6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cafc:	e005      	b.n	800cb0a <USBD_GetLen+0x1e>
  {
    len++;
 800cafe:	7bfb      	ldrb	r3, [r7, #15]
 800cb00:	3301      	adds	r3, #1
 800cb02:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	3301      	adds	r3, #1
 800cb08:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d1f5      	bne.n	800cafe <USBD_GetLen+0x12>
  }

  return len;
 800cb12:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb14:	4618      	mov	r0, r3
 800cb16:	3714      	adds	r7, #20
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b084      	sub	sp, #16
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2202      	movs	r2, #2
 800cb30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	687a      	ldr	r2, [r7, #4]
 800cb38:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	68ba      	ldr	r2, [r7, #8]
 800cb44:	2100      	movs	r1, #0
 800cb46:	68f8      	ldr	r0, [r7, #12]
 800cb48:	f002 fe63 	bl	800f812 <USBD_LL_Transmit>

  return USBD_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3710      	adds	r7, #16
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}

0800cb56 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	60f8      	str	r0, [r7, #12]
 800cb5e:	60b9      	str	r1, [r7, #8]
 800cb60:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	68ba      	ldr	r2, [r7, #8]
 800cb66:	2100      	movs	r1, #0
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	f002 fe52 	bl	800f812 <USBD_LL_Transmit>

  return USBD_OK;
 800cb6e:	2300      	movs	r3, #0
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	2203      	movs	r2, #3
 800cb88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	687a      	ldr	r2, [r7, #4]
 800cb98:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	68ba      	ldr	r2, [r7, #8]
 800cba0:	2100      	movs	r1, #0
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f002 fe56 	bl	800f854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cba8:	2300      	movs	r3, #0
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3710      	adds	r7, #16
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b084      	sub	sp, #16
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	60f8      	str	r0, [r7, #12]
 800cbba:	60b9      	str	r1, [r7, #8]
 800cbbc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	68ba      	ldr	r2, [r7, #8]
 800cbc2:	2100      	movs	r1, #0
 800cbc4:	68f8      	ldr	r0, [r7, #12]
 800cbc6:	f002 fe45 	bl	800f854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cbca:	2300      	movs	r3, #0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b082      	sub	sp, #8
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2204      	movs	r2, #4
 800cbe0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	2100      	movs	r1, #0
 800cbea:	6878      	ldr	r0, [r7, #4]
 800cbec:	f002 fe11 	bl	800f812 <USBD_LL_Transmit>

  return USBD_OK;
 800cbf0:	2300      	movs	r3, #0
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3708      	adds	r7, #8
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b082      	sub	sp, #8
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2205      	movs	r2, #5
 800cc06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	2100      	movs	r1, #0
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f002 fe1f 	bl	800f854 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cc16:	2300      	movs	r3, #0
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3708      	adds	r7, #8
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	4603      	mov	r3, r0
 800cc28:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cc2a:	79fb      	ldrb	r3, [r7, #7]
 800cc2c:	4a08      	ldr	r2, [pc, #32]	@ (800cc50 <disk_status+0x30>)
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	4413      	add	r3, r2
 800cc32:	685b      	ldr	r3, [r3, #4]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	79fa      	ldrb	r2, [r7, #7]
 800cc38:	4905      	ldr	r1, [pc, #20]	@ (800cc50 <disk_status+0x30>)
 800cc3a:	440a      	add	r2, r1
 800cc3c:	7a12      	ldrb	r2, [r2, #8]
 800cc3e:	4610      	mov	r0, r2
 800cc40:	4798      	blx	r3
 800cc42:	4603      	mov	r3, r0
 800cc44:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cc46:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3710      	adds	r7, #16
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	20000450 	.word	0x20000450

0800cc54 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cc62:	79fb      	ldrb	r3, [r7, #7]
 800cc64:	4a0e      	ldr	r2, [pc, #56]	@ (800cca0 <disk_initialize+0x4c>)
 800cc66:	5cd3      	ldrb	r3, [r2, r3]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d114      	bne.n	800cc96 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cc6c:	79fb      	ldrb	r3, [r7, #7]
 800cc6e:	4a0c      	ldr	r2, [pc, #48]	@ (800cca0 <disk_initialize+0x4c>)
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	4413      	add	r3, r2
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	79fa      	ldrb	r2, [r7, #7]
 800cc7a:	4909      	ldr	r1, [pc, #36]	@ (800cca0 <disk_initialize+0x4c>)
 800cc7c:	440a      	add	r2, r1
 800cc7e:	7a12      	ldrb	r2, [r2, #8]
 800cc80:	4610      	mov	r0, r2
 800cc82:	4798      	blx	r3
 800cc84:	4603      	mov	r3, r0
 800cc86:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800cc88:	7bfb      	ldrb	r3, [r7, #15]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d103      	bne.n	800cc96 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800cc8e:	79fb      	ldrb	r3, [r7, #7]
 800cc90:	4a03      	ldr	r2, [pc, #12]	@ (800cca0 <disk_initialize+0x4c>)
 800cc92:	2101      	movs	r1, #1
 800cc94:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800cc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3710      	adds	r7, #16
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}
 800cca0:	20000450 	.word	0x20000450

0800cca4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cca4:	b590      	push	{r4, r7, lr}
 800cca6:	b087      	sub	sp, #28
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	60b9      	str	r1, [r7, #8]
 800ccac:	607a      	str	r2, [r7, #4]
 800ccae:	603b      	str	r3, [r7, #0]
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ccb4:	7bfb      	ldrb	r3, [r7, #15]
 800ccb6:	4a0a      	ldr	r2, [pc, #40]	@ (800cce0 <disk_read+0x3c>)
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	4413      	add	r3, r2
 800ccbc:	685b      	ldr	r3, [r3, #4]
 800ccbe:	689c      	ldr	r4, [r3, #8]
 800ccc0:	7bfb      	ldrb	r3, [r7, #15]
 800ccc2:	4a07      	ldr	r2, [pc, #28]	@ (800cce0 <disk_read+0x3c>)
 800ccc4:	4413      	add	r3, r2
 800ccc6:	7a18      	ldrb	r0, [r3, #8]
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	687a      	ldr	r2, [r7, #4]
 800cccc:	68b9      	ldr	r1, [r7, #8]
 800ccce:	47a0      	blx	r4
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	75fb      	strb	r3, [r7, #23]
  return res;
 800ccd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	371c      	adds	r7, #28
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd90      	pop	{r4, r7, pc}
 800ccde:	bf00      	nop
 800cce0:	20000450 	.word	0x20000450

0800cce4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cce4:	b590      	push	{r4, r7, lr}
 800cce6:	b087      	sub	sp, #28
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	60b9      	str	r1, [r7, #8]
 800ccec:	607a      	str	r2, [r7, #4]
 800ccee:	603b      	str	r3, [r7, #0]
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ccf4:	7bfb      	ldrb	r3, [r7, #15]
 800ccf6:	4a0a      	ldr	r2, [pc, #40]	@ (800cd20 <disk_write+0x3c>)
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	4413      	add	r3, r2
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	68dc      	ldr	r4, [r3, #12]
 800cd00:	7bfb      	ldrb	r3, [r7, #15]
 800cd02:	4a07      	ldr	r2, [pc, #28]	@ (800cd20 <disk_write+0x3c>)
 800cd04:	4413      	add	r3, r2
 800cd06:	7a18      	ldrb	r0, [r3, #8]
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	68b9      	ldr	r1, [r7, #8]
 800cd0e:	47a0      	blx	r4
 800cd10:	4603      	mov	r3, r0
 800cd12:	75fb      	strb	r3, [r7, #23]
  return res;
 800cd14:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	371c      	adds	r7, #28
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd90      	pop	{r4, r7, pc}
 800cd1e:	bf00      	nop
 800cd20:	20000450 	.word	0x20000450

0800cd24 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	603a      	str	r2, [r7, #0]
 800cd2e:	71fb      	strb	r3, [r7, #7]
 800cd30:	460b      	mov	r3, r1
 800cd32:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cd34:	79fb      	ldrb	r3, [r7, #7]
 800cd36:	4a09      	ldr	r2, [pc, #36]	@ (800cd5c <disk_ioctl+0x38>)
 800cd38:	009b      	lsls	r3, r3, #2
 800cd3a:	4413      	add	r3, r2
 800cd3c:	685b      	ldr	r3, [r3, #4]
 800cd3e:	691b      	ldr	r3, [r3, #16]
 800cd40:	79fa      	ldrb	r2, [r7, #7]
 800cd42:	4906      	ldr	r1, [pc, #24]	@ (800cd5c <disk_ioctl+0x38>)
 800cd44:	440a      	add	r2, r1
 800cd46:	7a10      	ldrb	r0, [r2, #8]
 800cd48:	79b9      	ldrb	r1, [r7, #6]
 800cd4a:	683a      	ldr	r2, [r7, #0]
 800cd4c:	4798      	blx	r3
 800cd4e:	4603      	mov	r3, r0
 800cd50:	73fb      	strb	r3, [r7, #15]
  return res;
 800cd52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3710      	adds	r7, #16
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}
 800cd5c:	20000450 	.word	0x20000450

0800cd60 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cd60:	b480      	push	{r7}
 800cd62:	b085      	sub	sp, #20
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	781b      	ldrb	r3, [r3, #0]
 800cd6e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cd70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800cd74:	021b      	lsls	r3, r3, #8
 800cd76:	b21a      	sxth	r2, r3
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	781b      	ldrb	r3, [r3, #0]
 800cd7c:	b21b      	sxth	r3, r3
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	b21b      	sxth	r3, r3
 800cd82:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cd84:	89fb      	ldrh	r3, [r7, #14]
}
 800cd86:	4618      	mov	r0, r3
 800cd88:	3714      	adds	r7, #20
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd90:	4770      	bx	lr

0800cd92 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cd92:	b480      	push	{r7}
 800cd94:	b085      	sub	sp, #20
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	3303      	adds	r3, #3
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	021b      	lsls	r3, r3, #8
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	3202      	adds	r2, #2
 800cdaa:	7812      	ldrb	r2, [r2, #0]
 800cdac:	4313      	orrs	r3, r2
 800cdae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	021b      	lsls	r3, r3, #8
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	3201      	adds	r2, #1
 800cdb8:	7812      	ldrb	r2, [r2, #0]
 800cdba:	4313      	orrs	r3, r2
 800cdbc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	021b      	lsls	r3, r3, #8
 800cdc2:	687a      	ldr	r2, [r7, #4]
 800cdc4:	7812      	ldrb	r2, [r2, #0]
 800cdc6:	4313      	orrs	r3, r2
 800cdc8:	60fb      	str	r3, [r7, #12]
	return rv;
 800cdca:	68fb      	ldr	r3, [r7, #12]
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3714      	adds	r7, #20
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr

0800cdd8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	460b      	mov	r3, r1
 800cde2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	1c5a      	adds	r2, r3, #1
 800cde8:	607a      	str	r2, [r7, #4]
 800cdea:	887a      	ldrh	r2, [r7, #2]
 800cdec:	b2d2      	uxtb	r2, r2
 800cdee:	701a      	strb	r2, [r3, #0]
 800cdf0:	887b      	ldrh	r3, [r7, #2]
 800cdf2:	0a1b      	lsrs	r3, r3, #8
 800cdf4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	1c5a      	adds	r2, r3, #1
 800cdfa:	607a      	str	r2, [r7, #4]
 800cdfc:	887a      	ldrh	r2, [r7, #2]
 800cdfe:	b2d2      	uxtb	r2, r2
 800ce00:	701a      	strb	r2, [r3, #0]
}
 800ce02:	bf00      	nop
 800ce04:	370c      	adds	r7, #12
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr

0800ce0e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ce0e:	b480      	push	{r7}
 800ce10:	b083      	sub	sp, #12
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	6078      	str	r0, [r7, #4]
 800ce16:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	1c5a      	adds	r2, r3, #1
 800ce1c:	607a      	str	r2, [r7, #4]
 800ce1e:	683a      	ldr	r2, [r7, #0]
 800ce20:	b2d2      	uxtb	r2, r2
 800ce22:	701a      	strb	r2, [r3, #0]
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	0a1b      	lsrs	r3, r3, #8
 800ce28:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	1c5a      	adds	r2, r3, #1
 800ce2e:	607a      	str	r2, [r7, #4]
 800ce30:	683a      	ldr	r2, [r7, #0]
 800ce32:	b2d2      	uxtb	r2, r2
 800ce34:	701a      	strb	r2, [r3, #0]
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	0a1b      	lsrs	r3, r3, #8
 800ce3a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	1c5a      	adds	r2, r3, #1
 800ce40:	607a      	str	r2, [r7, #4]
 800ce42:	683a      	ldr	r2, [r7, #0]
 800ce44:	b2d2      	uxtb	r2, r2
 800ce46:	701a      	strb	r2, [r3, #0]
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	0a1b      	lsrs	r3, r3, #8
 800ce4c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	1c5a      	adds	r2, r3, #1
 800ce52:	607a      	str	r2, [r7, #4]
 800ce54:	683a      	ldr	r2, [r7, #0]
 800ce56:	b2d2      	uxtb	r2, r2
 800ce58:	701a      	strb	r2, [r3, #0]
}
 800ce5a:	bf00      	nop
 800ce5c:	370c      	adds	r7, #12
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce64:	4770      	bx	lr

0800ce66 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ce66:	b480      	push	{r7}
 800ce68:	b087      	sub	sp, #28
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	60f8      	str	r0, [r7, #12]
 800ce6e:	60b9      	str	r1, [r7, #8]
 800ce70:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d00d      	beq.n	800ce9c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ce80:	693a      	ldr	r2, [r7, #16]
 800ce82:	1c53      	adds	r3, r2, #1
 800ce84:	613b      	str	r3, [r7, #16]
 800ce86:	697b      	ldr	r3, [r7, #20]
 800ce88:	1c59      	adds	r1, r3, #1
 800ce8a:	6179      	str	r1, [r7, #20]
 800ce8c:	7812      	ldrb	r2, [r2, #0]
 800ce8e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	3b01      	subs	r3, #1
 800ce94:	607b      	str	r3, [r7, #4]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d1f1      	bne.n	800ce80 <mem_cpy+0x1a>
	}
}
 800ce9c:	bf00      	nop
 800ce9e:	371c      	adds	r7, #28
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr

0800cea8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800cea8:	b480      	push	{r7}
 800ceaa:	b087      	sub	sp, #28
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	60f8      	str	r0, [r7, #12]
 800ceb0:	60b9      	str	r1, [r7, #8]
 800ceb2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	1c5a      	adds	r2, r3, #1
 800cebc:	617a      	str	r2, [r7, #20]
 800cebe:	68ba      	ldr	r2, [r7, #8]
 800cec0:	b2d2      	uxtb	r2, r2
 800cec2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	3b01      	subs	r3, #1
 800cec8:	607b      	str	r3, [r7, #4]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d1f3      	bne.n	800ceb8 <mem_set+0x10>
}
 800ced0:	bf00      	nop
 800ced2:	bf00      	nop
 800ced4:	371c      	adds	r7, #28
 800ced6:	46bd      	mov	sp, r7
 800ced8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cedc:	4770      	bx	lr

0800cede <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800cede:	b480      	push	{r7}
 800cee0:	b089      	sub	sp, #36	@ 0x24
 800cee2:	af00      	add	r7, sp, #0
 800cee4:	60f8      	str	r0, [r7, #12]
 800cee6:	60b9      	str	r1, [r7, #8]
 800cee8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	61fb      	str	r3, [r7, #28]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cef2:	2300      	movs	r3, #0
 800cef4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	1c5a      	adds	r2, r3, #1
 800cefa:	61fa      	str	r2, [r7, #28]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	4619      	mov	r1, r3
 800cf00:	69bb      	ldr	r3, [r7, #24]
 800cf02:	1c5a      	adds	r2, r3, #1
 800cf04:	61ba      	str	r2, [r7, #24]
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	1acb      	subs	r3, r1, r3
 800cf0a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	3b01      	subs	r3, #1
 800cf10:	607b      	str	r3, [r7, #4]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d002      	beq.n	800cf1e <mem_cmp+0x40>
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d0eb      	beq.n	800cef6 <mem_cmp+0x18>

	return r;
 800cf1e:	697b      	ldr	r3, [r7, #20]
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3724      	adds	r7, #36	@ 0x24
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr

0800cf2c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cf2c:	b480      	push	{r7}
 800cf2e:	b083      	sub	sp, #12
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cf36:	e002      	b.n	800cf3e <chk_chr+0x12>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	607b      	str	r3, [r7, #4]
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	781b      	ldrb	r3, [r3, #0]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d005      	beq.n	800cf52 <chk_chr+0x26>
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	461a      	mov	r2, r3
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d1f2      	bne.n	800cf38 <chk_chr+0xc>
	return *str;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	781b      	ldrb	r3, [r3, #0]
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	370c      	adds	r7, #12
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf60:	4770      	bx	lr
	...

0800cf64 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cf64:	b480      	push	{r7}
 800cf66:	b085      	sub	sp, #20
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cf6e:	2300      	movs	r3, #0
 800cf70:	60bb      	str	r3, [r7, #8]
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	60fb      	str	r3, [r7, #12]
 800cf76:	e029      	b.n	800cfcc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cf78:	4a27      	ldr	r2, [pc, #156]	@ (800d018 <chk_lock+0xb4>)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	011b      	lsls	r3, r3, #4
 800cf7e:	4413      	add	r3, r2
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d01d      	beq.n	800cfc2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cf86:	4a24      	ldr	r2, [pc, #144]	@ (800d018 <chk_lock+0xb4>)
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	011b      	lsls	r3, r3, #4
 800cf8c:	4413      	add	r3, r2
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	429a      	cmp	r2, r3
 800cf96:	d116      	bne.n	800cfc6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cf98:	4a1f      	ldr	r2, [pc, #124]	@ (800d018 <chk_lock+0xb4>)
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	011b      	lsls	r3, r3, #4
 800cf9e:	4413      	add	r3, r2
 800cfa0:	3304      	adds	r3, #4
 800cfa2:	681a      	ldr	r2, [r3, #0]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d10c      	bne.n	800cfc6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cfac:	4a1a      	ldr	r2, [pc, #104]	@ (800d018 <chk_lock+0xb4>)
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	011b      	lsls	r3, r3, #4
 800cfb2:	4413      	add	r3, r2
 800cfb4:	3308      	adds	r3, #8
 800cfb6:	681a      	ldr	r2, [r3, #0]
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	d102      	bne.n	800cfc6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cfc0:	e007      	b.n	800cfd2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	3301      	adds	r3, #1
 800cfca:	60fb      	str	r3, [r7, #12]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	d9d2      	bls.n	800cf78 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	d109      	bne.n	800cfec <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d102      	bne.n	800cfe4 <chk_lock+0x80>
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	2b02      	cmp	r3, #2
 800cfe2:	d101      	bne.n	800cfe8 <chk_lock+0x84>
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	e010      	b.n	800d00a <chk_lock+0xa6>
 800cfe8:	2312      	movs	r3, #18
 800cfea:	e00e      	b.n	800d00a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d108      	bne.n	800d004 <chk_lock+0xa0>
 800cff2:	4a09      	ldr	r2, [pc, #36]	@ (800d018 <chk_lock+0xb4>)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	011b      	lsls	r3, r3, #4
 800cff8:	4413      	add	r3, r2
 800cffa:	330c      	adds	r3, #12
 800cffc:	881b      	ldrh	r3, [r3, #0]
 800cffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d002:	d101      	bne.n	800d008 <chk_lock+0xa4>
 800d004:	2310      	movs	r3, #16
 800d006:	e000      	b.n	800d00a <chk_lock+0xa6>
 800d008:	2300      	movs	r3, #0
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3714      	adds	r7, #20
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr
 800d016:	bf00      	nop
 800d018:	20000430 	.word	0x20000430

0800d01c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d022:	2300      	movs	r3, #0
 800d024:	607b      	str	r3, [r7, #4]
 800d026:	e002      	b.n	800d02e <enq_lock+0x12>
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	3301      	adds	r3, #1
 800d02c:	607b      	str	r3, [r7, #4]
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2b01      	cmp	r3, #1
 800d032:	d806      	bhi.n	800d042 <enq_lock+0x26>
 800d034:	4a09      	ldr	r2, [pc, #36]	@ (800d05c <enq_lock+0x40>)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	011b      	lsls	r3, r3, #4
 800d03a:	4413      	add	r3, r2
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d1f2      	bne.n	800d028 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2b02      	cmp	r3, #2
 800d046:	bf14      	ite	ne
 800d048:	2301      	movne	r3, #1
 800d04a:	2300      	moveq	r3, #0
 800d04c:	b2db      	uxtb	r3, r3
}
 800d04e:	4618      	mov	r0, r3
 800d050:	370c      	adds	r7, #12
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	20000430 	.word	0x20000430

0800d060 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d060:	b480      	push	{r7}
 800d062:	b085      	sub	sp, #20
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d06a:	2300      	movs	r3, #0
 800d06c:	60fb      	str	r3, [r7, #12]
 800d06e:	e01f      	b.n	800d0b0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d070:	4a41      	ldr	r2, [pc, #260]	@ (800d178 <inc_lock+0x118>)
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	011b      	lsls	r3, r3, #4
 800d076:	4413      	add	r3, r2
 800d078:	681a      	ldr	r2, [r3, #0]
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d113      	bne.n	800d0aa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d082:	4a3d      	ldr	r2, [pc, #244]	@ (800d178 <inc_lock+0x118>)
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	011b      	lsls	r3, r3, #4
 800d088:	4413      	add	r3, r2
 800d08a:	3304      	adds	r3, #4
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d092:	429a      	cmp	r2, r3
 800d094:	d109      	bne.n	800d0aa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d096:	4a38      	ldr	r2, [pc, #224]	@ (800d178 <inc_lock+0x118>)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	011b      	lsls	r3, r3, #4
 800d09c:	4413      	add	r3, r2
 800d09e:	3308      	adds	r3, #8
 800d0a0:	681a      	ldr	r2, [r3, #0]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d0a6:	429a      	cmp	r2, r3
 800d0a8:	d006      	beq.n	800d0b8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	3301      	adds	r3, #1
 800d0ae:	60fb      	str	r3, [r7, #12]
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	2b01      	cmp	r3, #1
 800d0b4:	d9dc      	bls.n	800d070 <inc_lock+0x10>
 800d0b6:	e000      	b.n	800d0ba <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d0b8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2b02      	cmp	r3, #2
 800d0be:	d132      	bne.n	800d126 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	60fb      	str	r3, [r7, #12]
 800d0c4:	e002      	b.n	800d0cc <inc_lock+0x6c>
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	60fb      	str	r3, [r7, #12]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	d806      	bhi.n	800d0e0 <inc_lock+0x80>
 800d0d2:	4a29      	ldr	r2, [pc, #164]	@ (800d178 <inc_lock+0x118>)
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	011b      	lsls	r3, r3, #4
 800d0d8:	4413      	add	r3, r2
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d1f2      	bne.n	800d0c6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	d101      	bne.n	800d0ea <inc_lock+0x8a>
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	e040      	b.n	800d16c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	4922      	ldr	r1, [pc, #136]	@ (800d178 <inc_lock+0x118>)
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	011b      	lsls	r3, r3, #4
 800d0f4:	440b      	add	r3, r1
 800d0f6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	689a      	ldr	r2, [r3, #8]
 800d0fc:	491e      	ldr	r1, [pc, #120]	@ (800d178 <inc_lock+0x118>)
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	011b      	lsls	r3, r3, #4
 800d102:	440b      	add	r3, r1
 800d104:	3304      	adds	r3, #4
 800d106:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	695a      	ldr	r2, [r3, #20]
 800d10c:	491a      	ldr	r1, [pc, #104]	@ (800d178 <inc_lock+0x118>)
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	011b      	lsls	r3, r3, #4
 800d112:	440b      	add	r3, r1
 800d114:	3308      	adds	r3, #8
 800d116:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d118:	4a17      	ldr	r2, [pc, #92]	@ (800d178 <inc_lock+0x118>)
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	011b      	lsls	r3, r3, #4
 800d11e:	4413      	add	r3, r2
 800d120:	330c      	adds	r3, #12
 800d122:	2200      	movs	r2, #0
 800d124:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d009      	beq.n	800d140 <inc_lock+0xe0>
 800d12c:	4a12      	ldr	r2, [pc, #72]	@ (800d178 <inc_lock+0x118>)
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	011b      	lsls	r3, r3, #4
 800d132:	4413      	add	r3, r2
 800d134:	330c      	adds	r3, #12
 800d136:	881b      	ldrh	r3, [r3, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d001      	beq.n	800d140 <inc_lock+0xe0>
 800d13c:	2300      	movs	r3, #0
 800d13e:	e015      	b.n	800d16c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d108      	bne.n	800d158 <inc_lock+0xf8>
 800d146:	4a0c      	ldr	r2, [pc, #48]	@ (800d178 <inc_lock+0x118>)
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	011b      	lsls	r3, r3, #4
 800d14c:	4413      	add	r3, r2
 800d14e:	330c      	adds	r3, #12
 800d150:	881b      	ldrh	r3, [r3, #0]
 800d152:	3301      	adds	r3, #1
 800d154:	b29a      	uxth	r2, r3
 800d156:	e001      	b.n	800d15c <inc_lock+0xfc>
 800d158:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d15c:	4906      	ldr	r1, [pc, #24]	@ (800d178 <inc_lock+0x118>)
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	011b      	lsls	r3, r3, #4
 800d162:	440b      	add	r3, r1
 800d164:	330c      	adds	r3, #12
 800d166:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	3301      	adds	r3, #1
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3714      	adds	r7, #20
 800d170:	46bd      	mov	sp, r7
 800d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d176:	4770      	bx	lr
 800d178:	20000430 	.word	0x20000430

0800d17c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b085      	sub	sp, #20
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	3b01      	subs	r3, #1
 800d188:	607b      	str	r3, [r7, #4]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d825      	bhi.n	800d1dc <dec_lock+0x60>
		n = Files[i].ctr;
 800d190:	4a17      	ldr	r2, [pc, #92]	@ (800d1f0 <dec_lock+0x74>)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	011b      	lsls	r3, r3, #4
 800d196:	4413      	add	r3, r2
 800d198:	330c      	adds	r3, #12
 800d19a:	881b      	ldrh	r3, [r3, #0]
 800d19c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d19e:	89fb      	ldrh	r3, [r7, #14]
 800d1a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1a4:	d101      	bne.n	800d1aa <dec_lock+0x2e>
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d1aa:	89fb      	ldrh	r3, [r7, #14]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d002      	beq.n	800d1b6 <dec_lock+0x3a>
 800d1b0:	89fb      	ldrh	r3, [r7, #14]
 800d1b2:	3b01      	subs	r3, #1
 800d1b4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d1b6:	4a0e      	ldr	r2, [pc, #56]	@ (800d1f0 <dec_lock+0x74>)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	011b      	lsls	r3, r3, #4
 800d1bc:	4413      	add	r3, r2
 800d1be:	330c      	adds	r3, #12
 800d1c0:	89fa      	ldrh	r2, [r7, #14]
 800d1c2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d1c4:	89fb      	ldrh	r3, [r7, #14]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d105      	bne.n	800d1d6 <dec_lock+0x5a>
 800d1ca:	4a09      	ldr	r2, [pc, #36]	@ (800d1f0 <dec_lock+0x74>)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	011b      	lsls	r3, r3, #4
 800d1d0:	4413      	add	r3, r2
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	737b      	strb	r3, [r7, #13]
 800d1da:	e001      	b.n	800d1e0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d1dc:	2302      	movs	r3, #2
 800d1de:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d1e0:	7b7b      	ldrb	r3, [r7, #13]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	20000430 	.word	0x20000430

0800d1f4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	60fb      	str	r3, [r7, #12]
 800d200:	e010      	b.n	800d224 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d202:	4a0d      	ldr	r2, [pc, #52]	@ (800d238 <clear_lock+0x44>)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	011b      	lsls	r3, r3, #4
 800d208:	4413      	add	r3, r2
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	687a      	ldr	r2, [r7, #4]
 800d20e:	429a      	cmp	r2, r3
 800d210:	d105      	bne.n	800d21e <clear_lock+0x2a>
 800d212:	4a09      	ldr	r2, [pc, #36]	@ (800d238 <clear_lock+0x44>)
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	011b      	lsls	r3, r3, #4
 800d218:	4413      	add	r3, r2
 800d21a:	2200      	movs	r2, #0
 800d21c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	3301      	adds	r3, #1
 800d222:	60fb      	str	r3, [r7, #12]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	2b01      	cmp	r3, #1
 800d228:	d9eb      	bls.n	800d202 <clear_lock+0xe>
	}
}
 800d22a:	bf00      	nop
 800d22c:	bf00      	nop
 800d22e:	3714      	adds	r7, #20
 800d230:	46bd      	mov	sp, r7
 800d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d236:	4770      	bx	lr
 800d238:	20000430 	.word	0x20000430

0800d23c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b086      	sub	sp, #24
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d244:	2300      	movs	r3, #0
 800d246:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	78db      	ldrb	r3, [r3, #3]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d034      	beq.n	800d2ba <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d254:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	7858      	ldrb	r0, [r3, #1]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d260:	2301      	movs	r3, #1
 800d262:	697a      	ldr	r2, [r7, #20]
 800d264:	f7ff fd3e 	bl	800cce4 <disk_write>
 800d268:	4603      	mov	r3, r0
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d002      	beq.n	800d274 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d26e:	2301      	movs	r3, #1
 800d270:	73fb      	strb	r3, [r7, #15]
 800d272:	e022      	b.n	800d2ba <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	6a1b      	ldr	r3, [r3, #32]
 800d27e:	697a      	ldr	r2, [r7, #20]
 800d280:	1ad2      	subs	r2, r2, r3
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	699b      	ldr	r3, [r3, #24]
 800d286:	429a      	cmp	r2, r3
 800d288:	d217      	bcs.n	800d2ba <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	789b      	ldrb	r3, [r3, #2]
 800d28e:	613b      	str	r3, [r7, #16]
 800d290:	e010      	b.n	800d2b4 <sync_window+0x78>
					wsect += fs->fsize;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	699b      	ldr	r3, [r3, #24]
 800d296:	697a      	ldr	r2, [r7, #20]
 800d298:	4413      	add	r3, r2
 800d29a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	7858      	ldrb	r0, [r3, #1]
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	697a      	ldr	r2, [r7, #20]
 800d2aa:	f7ff fd1b 	bl	800cce4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	3b01      	subs	r3, #1
 800d2b2:	613b      	str	r3, [r7, #16]
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d8eb      	bhi.n	800d292 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d2ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3718      	adds	r7, #24
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b084      	sub	sp, #16
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2d6:	683a      	ldr	r2, [r7, #0]
 800d2d8:	429a      	cmp	r2, r3
 800d2da:	d01b      	beq.n	800d314 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f7ff ffad 	bl	800d23c <sync_window>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d2e6:	7bfb      	ldrb	r3, [r7, #15]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d113      	bne.n	800d314 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	7858      	ldrb	r0, [r3, #1]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	683a      	ldr	r2, [r7, #0]
 800d2fa:	f7ff fcd3 	bl	800cca4 <disk_read>
 800d2fe:	4603      	mov	r3, r0
 800d300:	2b00      	cmp	r3, #0
 800d302:	d004      	beq.n	800d30e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d304:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d308:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d30a:	2301      	movs	r3, #1
 800d30c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	683a      	ldr	r2, [r7, #0]
 800d312:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800d314:	7bfb      	ldrb	r3, [r7, #15]
}
 800d316:	4618      	mov	r0, r3
 800d318:	3710      	adds	r7, #16
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}
	...

0800d320 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b084      	sub	sp, #16
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f7ff ff87 	bl	800d23c <sync_window>
 800d32e:	4603      	mov	r3, r0
 800d330:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d332:	7bfb      	ldrb	r3, [r7, #15]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d158      	bne.n	800d3ea <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	2b03      	cmp	r3, #3
 800d33e:	d148      	bne.n	800d3d2 <sync_fs+0xb2>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	791b      	ldrb	r3, [r3, #4]
 800d344:	2b01      	cmp	r3, #1
 800d346:	d144      	bne.n	800d3d2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	3330      	adds	r3, #48	@ 0x30
 800d34c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d350:	2100      	movs	r1, #0
 800d352:	4618      	mov	r0, r3
 800d354:	f7ff fda8 	bl	800cea8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	3330      	adds	r3, #48	@ 0x30
 800d35c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d360:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d364:	4618      	mov	r0, r3
 800d366:	f7ff fd37 	bl	800cdd8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	3330      	adds	r3, #48	@ 0x30
 800d36e:	4921      	ldr	r1, [pc, #132]	@ (800d3f4 <sync_fs+0xd4>)
 800d370:	4618      	mov	r0, r3
 800d372:	f7ff fd4c 	bl	800ce0e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3330      	adds	r3, #48	@ 0x30
 800d37a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d37e:	491e      	ldr	r1, [pc, #120]	@ (800d3f8 <sync_fs+0xd8>)
 800d380:	4618      	mov	r0, r3
 800d382:	f7ff fd44 	bl	800ce0e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	3330      	adds	r3, #48	@ 0x30
 800d38a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	691b      	ldr	r3, [r3, #16]
 800d392:	4619      	mov	r1, r3
 800d394:	4610      	mov	r0, r2
 800d396:	f7ff fd3a 	bl	800ce0e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	3330      	adds	r3, #48	@ 0x30
 800d39e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	68db      	ldr	r3, [r3, #12]
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	f7ff fd30 	bl	800ce0e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	69db      	ldr	r3, [r3, #28]
 800d3b2:	1c5a      	adds	r2, r3, #1
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	7858      	ldrb	r0, [r3, #1]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	f7ff fc8c 	bl	800cce4 <disk_write>
			fs->fsi_flag = 0;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	785b      	ldrb	r3, [r3, #1]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	2100      	movs	r1, #0
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f7ff fca2 	bl	800cd24 <disk_ioctl>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d001      	beq.n	800d3ea <sync_fs+0xca>
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3710      	adds	r7, #16
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}
 800d3f4:	41615252 	.word	0x41615252
 800d3f8:	61417272 	.word	0x61417272

0800d3fc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	3b02      	subs	r3, #2
 800d40a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	695b      	ldr	r3, [r3, #20]
 800d410:	3b02      	subs	r3, #2
 800d412:	683a      	ldr	r2, [r7, #0]
 800d414:	429a      	cmp	r2, r3
 800d416:	d301      	bcc.n	800d41c <clust2sect+0x20>
 800d418:	2300      	movs	r3, #0
 800d41a:	e008      	b.n	800d42e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	895b      	ldrh	r3, [r3, #10]
 800d420:	461a      	mov	r2, r3
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	fb03 f202 	mul.w	r2, r3, r2
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d42c:	4413      	add	r3, r2
}
 800d42e:	4618      	mov	r0, r3
 800d430:	370c      	adds	r7, #12
 800d432:	46bd      	mov	sp, r7
 800d434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d438:	4770      	bx	lr

0800d43a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d43a:	b580      	push	{r7, lr}
 800d43c:	b086      	sub	sp, #24
 800d43e:	af00      	add	r7, sp, #0
 800d440:	6078      	str	r0, [r7, #4]
 800d442:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d904      	bls.n	800d45a <get_fat+0x20>
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	695b      	ldr	r3, [r3, #20]
 800d454:	683a      	ldr	r2, [r7, #0]
 800d456:	429a      	cmp	r2, r3
 800d458:	d302      	bcc.n	800d460 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d45a:	2301      	movs	r3, #1
 800d45c:	617b      	str	r3, [r7, #20]
 800d45e:	e08e      	b.n	800d57e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d460:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d464:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	2b03      	cmp	r3, #3
 800d46c:	d061      	beq.n	800d532 <get_fat+0xf8>
 800d46e:	2b03      	cmp	r3, #3
 800d470:	dc7b      	bgt.n	800d56a <get_fat+0x130>
 800d472:	2b01      	cmp	r3, #1
 800d474:	d002      	beq.n	800d47c <get_fat+0x42>
 800d476:	2b02      	cmp	r3, #2
 800d478:	d041      	beq.n	800d4fe <get_fat+0xc4>
 800d47a:	e076      	b.n	800d56a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	60fb      	str	r3, [r7, #12]
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	085b      	lsrs	r3, r3, #1
 800d484:	68fa      	ldr	r2, [r7, #12]
 800d486:	4413      	add	r3, r2
 800d488:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	6a1a      	ldr	r2, [r3, #32]
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	0a5b      	lsrs	r3, r3, #9
 800d492:	4413      	add	r3, r2
 800d494:	4619      	mov	r1, r3
 800d496:	6938      	ldr	r0, [r7, #16]
 800d498:	f7ff ff14 	bl	800d2c4 <move_window>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d166      	bne.n	800d570 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	1c5a      	adds	r2, r3, #1
 800d4a6:	60fa      	str	r2, [r7, #12]
 800d4a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ac:	693a      	ldr	r2, [r7, #16]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d4b4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	6a1a      	ldr	r2, [r3, #32]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	0a5b      	lsrs	r3, r3, #9
 800d4be:	4413      	add	r3, r2
 800d4c0:	4619      	mov	r1, r3
 800d4c2:	6938      	ldr	r0, [r7, #16]
 800d4c4:	f7ff fefe 	bl	800d2c4 <move_window>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d152      	bne.n	800d574 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4d4:	693a      	ldr	r2, [r7, #16]
 800d4d6:	4413      	add	r3, r2
 800d4d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d4dc:	021b      	lsls	r3, r3, #8
 800d4de:	68ba      	ldr	r2, [r7, #8]
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	f003 0301 	and.w	r3, r3, #1
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d002      	beq.n	800d4f4 <get_fat+0xba>
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	091b      	lsrs	r3, r3, #4
 800d4f2:	e002      	b.n	800d4fa <get_fat+0xc0>
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d4fa:	617b      	str	r3, [r7, #20]
			break;
 800d4fc:	e03f      	b.n	800d57e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d4fe:	693b      	ldr	r3, [r7, #16]
 800d500:	6a1a      	ldr	r2, [r3, #32]
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	0a1b      	lsrs	r3, r3, #8
 800d506:	4413      	add	r3, r2
 800d508:	4619      	mov	r1, r3
 800d50a:	6938      	ldr	r0, [r7, #16]
 800d50c:	f7ff feda 	bl	800d2c4 <move_window>
 800d510:	4603      	mov	r3, r0
 800d512:	2b00      	cmp	r3, #0
 800d514:	d130      	bne.n	800d578 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	005b      	lsls	r3, r3, #1
 800d520:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d524:	4413      	add	r3, r2
 800d526:	4618      	mov	r0, r3
 800d528:	f7ff fc1a 	bl	800cd60 <ld_word>
 800d52c:	4603      	mov	r3, r0
 800d52e:	617b      	str	r3, [r7, #20]
			break;
 800d530:	e025      	b.n	800d57e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	6a1a      	ldr	r2, [r3, #32]
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	09db      	lsrs	r3, r3, #7
 800d53a:	4413      	add	r3, r2
 800d53c:	4619      	mov	r1, r3
 800d53e:	6938      	ldr	r0, [r7, #16]
 800d540:	f7ff fec0 	bl	800d2c4 <move_window>
 800d544:	4603      	mov	r3, r0
 800d546:	2b00      	cmp	r3, #0
 800d548:	d118      	bne.n	800d57c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	009b      	lsls	r3, r3, #2
 800d554:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d558:	4413      	add	r3, r2
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7ff fc19 	bl	800cd92 <ld_dword>
 800d560:	4603      	mov	r3, r0
 800d562:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d566:	617b      	str	r3, [r7, #20]
			break;
 800d568:	e009      	b.n	800d57e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d56a:	2301      	movs	r3, #1
 800d56c:	617b      	str	r3, [r7, #20]
 800d56e:	e006      	b.n	800d57e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d570:	bf00      	nop
 800d572:	e004      	b.n	800d57e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d574:	bf00      	nop
 800d576:	e002      	b.n	800d57e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d578:	bf00      	nop
 800d57a:	e000      	b.n	800d57e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d57c:	bf00      	nop
		}
	}

	return val;
 800d57e:	697b      	ldr	r3, [r7, #20]
}
 800d580:	4618      	mov	r0, r3
 800d582:	3718      	adds	r7, #24
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}

0800d588 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d588:	b590      	push	{r4, r7, lr}
 800d58a:	b089      	sub	sp, #36	@ 0x24
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	60f8      	str	r0, [r7, #12]
 800d590:	60b9      	str	r1, [r7, #8]
 800d592:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d594:	2302      	movs	r3, #2
 800d596:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	2b01      	cmp	r3, #1
 800d59c:	f240 80d9 	bls.w	800d752 <put_fat+0x1ca>
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	695b      	ldr	r3, [r3, #20]
 800d5a4:	68ba      	ldr	r2, [r7, #8]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	f080 80d3 	bcs.w	800d752 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	2b03      	cmp	r3, #3
 800d5b2:	f000 8096 	beq.w	800d6e2 <put_fat+0x15a>
 800d5b6:	2b03      	cmp	r3, #3
 800d5b8:	f300 80cb 	bgt.w	800d752 <put_fat+0x1ca>
 800d5bc:	2b01      	cmp	r3, #1
 800d5be:	d002      	beq.n	800d5c6 <put_fat+0x3e>
 800d5c0:	2b02      	cmp	r3, #2
 800d5c2:	d06e      	beq.n	800d6a2 <put_fat+0x11a>
 800d5c4:	e0c5      	b.n	800d752 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	61bb      	str	r3, [r7, #24]
 800d5ca:	69bb      	ldr	r3, [r7, #24]
 800d5cc:	085b      	lsrs	r3, r3, #1
 800d5ce:	69ba      	ldr	r2, [r7, #24]
 800d5d0:	4413      	add	r3, r2
 800d5d2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	6a1a      	ldr	r2, [r3, #32]
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	0a5b      	lsrs	r3, r3, #9
 800d5dc:	4413      	add	r3, r2
 800d5de:	4619      	mov	r1, r3
 800d5e0:	68f8      	ldr	r0, [r7, #12]
 800d5e2:	f7ff fe6f 	bl	800d2c4 <move_window>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d5ea:	7ffb      	ldrb	r3, [r7, #31]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	f040 80a9 	bne.w	800d744 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d5f8:	69bb      	ldr	r3, [r7, #24]
 800d5fa:	1c59      	adds	r1, r3, #1
 800d5fc:	61b9      	str	r1, [r7, #24]
 800d5fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d602:	4413      	add	r3, r2
 800d604:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	f003 0301 	and.w	r3, r3, #1
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d00d      	beq.n	800d62c <put_fat+0xa4>
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	781b      	ldrb	r3, [r3, #0]
 800d614:	b25b      	sxtb	r3, r3
 800d616:	f003 030f 	and.w	r3, r3, #15
 800d61a:	b25a      	sxtb	r2, r3
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	b25b      	sxtb	r3, r3
 800d620:	011b      	lsls	r3, r3, #4
 800d622:	b25b      	sxtb	r3, r3
 800d624:	4313      	orrs	r3, r2
 800d626:	b25b      	sxtb	r3, r3
 800d628:	b2db      	uxtb	r3, r3
 800d62a:	e001      	b.n	800d630 <put_fat+0xa8>
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	b2db      	uxtb	r3, r3
 800d630:	697a      	ldr	r2, [r7, #20]
 800d632:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	2201      	movs	r2, #1
 800d638:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	6a1a      	ldr	r2, [r3, #32]
 800d63e:	69bb      	ldr	r3, [r7, #24]
 800d640:	0a5b      	lsrs	r3, r3, #9
 800d642:	4413      	add	r3, r2
 800d644:	4619      	mov	r1, r3
 800d646:	68f8      	ldr	r0, [r7, #12]
 800d648:	f7ff fe3c 	bl	800d2c4 <move_window>
 800d64c:	4603      	mov	r3, r0
 800d64e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d650:	7ffb      	ldrb	r3, [r7, #31]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d178      	bne.n	800d748 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d65c:	69bb      	ldr	r3, [r7, #24]
 800d65e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d662:	4413      	add	r3, r2
 800d664:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	f003 0301 	and.w	r3, r3, #1
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d003      	beq.n	800d678 <put_fat+0xf0>
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	091b      	lsrs	r3, r3, #4
 800d674:	b2db      	uxtb	r3, r3
 800d676:	e00e      	b.n	800d696 <put_fat+0x10e>
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	b25b      	sxtb	r3, r3
 800d67e:	f023 030f 	bic.w	r3, r3, #15
 800d682:	b25a      	sxtb	r2, r3
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	0a1b      	lsrs	r3, r3, #8
 800d688:	b25b      	sxtb	r3, r3
 800d68a:	f003 030f 	and.w	r3, r3, #15
 800d68e:	b25b      	sxtb	r3, r3
 800d690:	4313      	orrs	r3, r2
 800d692:	b25b      	sxtb	r3, r3
 800d694:	b2db      	uxtb	r3, r3
 800d696:	697a      	ldr	r2, [r7, #20]
 800d698:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	2201      	movs	r2, #1
 800d69e:	70da      	strb	r2, [r3, #3]
			break;
 800d6a0:	e057      	b.n	800d752 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	6a1a      	ldr	r2, [r3, #32]
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	0a1b      	lsrs	r3, r3, #8
 800d6aa:	4413      	add	r3, r2
 800d6ac:	4619      	mov	r1, r3
 800d6ae:	68f8      	ldr	r0, [r7, #12]
 800d6b0:	f7ff fe08 	bl	800d2c4 <move_window>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d6b8:	7ffb      	ldrb	r3, [r7, #31]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d146      	bne.n	800d74c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	005b      	lsls	r3, r3, #1
 800d6c8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d6cc:	4413      	add	r3, r2
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	b292      	uxth	r2, r2
 800d6d2:	4611      	mov	r1, r2
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7ff fb7f 	bl	800cdd8 <st_word>
			fs->wflag = 1;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	2201      	movs	r2, #1
 800d6de:	70da      	strb	r2, [r3, #3]
			break;
 800d6e0:	e037      	b.n	800d752 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6a1a      	ldr	r2, [r3, #32]
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	09db      	lsrs	r3, r3, #7
 800d6ea:	4413      	add	r3, r2
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	68f8      	ldr	r0, [r7, #12]
 800d6f0:	f7ff fde8 	bl	800d2c4 <move_window>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d6f8:	7ffb      	ldrb	r3, [r7, #31]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d128      	bne.n	800d750 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	009b      	lsls	r3, r3, #2
 800d70e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d712:	4413      	add	r3, r2
 800d714:	4618      	mov	r0, r3
 800d716:	f7ff fb3c 	bl	800cd92 <ld_dword>
 800d71a:	4603      	mov	r3, r0
 800d71c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d720:	4323      	orrs	r3, r4
 800d722:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	009b      	lsls	r3, r3, #2
 800d72e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d732:	4413      	add	r3, r2
 800d734:	6879      	ldr	r1, [r7, #4]
 800d736:	4618      	mov	r0, r3
 800d738:	f7ff fb69 	bl	800ce0e <st_dword>
			fs->wflag = 1;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2201      	movs	r2, #1
 800d740:	70da      	strb	r2, [r3, #3]
			break;
 800d742:	e006      	b.n	800d752 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d744:	bf00      	nop
 800d746:	e004      	b.n	800d752 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d748:	bf00      	nop
 800d74a:	e002      	b.n	800d752 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d74c:	bf00      	nop
 800d74e:	e000      	b.n	800d752 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d750:	bf00      	nop
		}
	}
	return res;
 800d752:	7ffb      	ldrb	r3, [r7, #31]
}
 800d754:	4618      	mov	r0, r3
 800d756:	3724      	adds	r7, #36	@ 0x24
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd90      	pop	{r4, r7, pc}

0800d75c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b088      	sub	sp, #32
 800d760:	af00      	add	r7, sp, #0
 800d762:	60f8      	str	r0, [r7, #12]
 800d764:	60b9      	str	r1, [r7, #8]
 800d766:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d768:	2300      	movs	r3, #0
 800d76a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	2b01      	cmp	r3, #1
 800d776:	d904      	bls.n	800d782 <remove_chain+0x26>
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	695b      	ldr	r3, [r3, #20]
 800d77c:	68ba      	ldr	r2, [r7, #8]
 800d77e:	429a      	cmp	r2, r3
 800d780:	d301      	bcc.n	800d786 <remove_chain+0x2a>
 800d782:	2302      	movs	r3, #2
 800d784:	e04b      	b.n	800d81e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d00c      	beq.n	800d7a6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d78c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d790:	6879      	ldr	r1, [r7, #4]
 800d792:	69b8      	ldr	r0, [r7, #24]
 800d794:	f7ff fef8 	bl	800d588 <put_fat>
 800d798:	4603      	mov	r3, r0
 800d79a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d79c:	7ffb      	ldrb	r3, [r7, #31]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d001      	beq.n	800d7a6 <remove_chain+0x4a>
 800d7a2:	7ffb      	ldrb	r3, [r7, #31]
 800d7a4:	e03b      	b.n	800d81e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d7a6:	68b9      	ldr	r1, [r7, #8]
 800d7a8:	68f8      	ldr	r0, [r7, #12]
 800d7aa:	f7ff fe46 	bl	800d43a <get_fat>
 800d7ae:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d031      	beq.n	800d81a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d101      	bne.n	800d7c0 <remove_chain+0x64>
 800d7bc:	2302      	movs	r3, #2
 800d7be:	e02e      	b.n	800d81e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d7c0:	697b      	ldr	r3, [r7, #20]
 800d7c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d7c6:	d101      	bne.n	800d7cc <remove_chain+0x70>
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	e028      	b.n	800d81e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	68b9      	ldr	r1, [r7, #8]
 800d7d0:	69b8      	ldr	r0, [r7, #24]
 800d7d2:	f7ff fed9 	bl	800d588 <put_fat>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d7da:	7ffb      	ldrb	r3, [r7, #31]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d001      	beq.n	800d7e4 <remove_chain+0x88>
 800d7e0:	7ffb      	ldrb	r3, [r7, #31]
 800d7e2:	e01c      	b.n	800d81e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d7e4:	69bb      	ldr	r3, [r7, #24]
 800d7e6:	691a      	ldr	r2, [r3, #16]
 800d7e8:	69bb      	ldr	r3, [r7, #24]
 800d7ea:	695b      	ldr	r3, [r3, #20]
 800d7ec:	3b02      	subs	r3, #2
 800d7ee:	429a      	cmp	r2, r3
 800d7f0:	d20b      	bcs.n	800d80a <remove_chain+0xae>
			fs->free_clst++;
 800d7f2:	69bb      	ldr	r3, [r7, #24]
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	1c5a      	adds	r2, r3, #1
 800d7f8:	69bb      	ldr	r3, [r7, #24]
 800d7fa:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d7fc:	69bb      	ldr	r3, [r7, #24]
 800d7fe:	791b      	ldrb	r3, [r3, #4]
 800d800:	f043 0301 	orr.w	r3, r3, #1
 800d804:	b2da      	uxtb	r2, r3
 800d806:	69bb      	ldr	r3, [r7, #24]
 800d808:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d80e:	69bb      	ldr	r3, [r7, #24]
 800d810:	695b      	ldr	r3, [r3, #20]
 800d812:	68ba      	ldr	r2, [r7, #8]
 800d814:	429a      	cmp	r2, r3
 800d816:	d3c6      	bcc.n	800d7a6 <remove_chain+0x4a>
 800d818:	e000      	b.n	800d81c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d81a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d81c:	2300      	movs	r3, #0
}
 800d81e:	4618      	mov	r0, r3
 800d820:	3720      	adds	r7, #32
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}

0800d826 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d826:	b580      	push	{r7, lr}
 800d828:	b088      	sub	sp, #32
 800d82a:	af00      	add	r7, sp, #0
 800d82c:	6078      	str	r0, [r7, #4]
 800d82e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d10d      	bne.n	800d858 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d83c:	693b      	ldr	r3, [r7, #16]
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d842:	69bb      	ldr	r3, [r7, #24]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d004      	beq.n	800d852 <create_chain+0x2c>
 800d848:	693b      	ldr	r3, [r7, #16]
 800d84a:	695b      	ldr	r3, [r3, #20]
 800d84c:	69ba      	ldr	r2, [r7, #24]
 800d84e:	429a      	cmp	r2, r3
 800d850:	d31b      	bcc.n	800d88a <create_chain+0x64>
 800d852:	2301      	movs	r3, #1
 800d854:	61bb      	str	r3, [r7, #24]
 800d856:	e018      	b.n	800d88a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d858:	6839      	ldr	r1, [r7, #0]
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f7ff fded 	bl	800d43a <get_fat>
 800d860:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2b01      	cmp	r3, #1
 800d866:	d801      	bhi.n	800d86c <create_chain+0x46>
 800d868:	2301      	movs	r3, #1
 800d86a:	e070      	b.n	800d94e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d872:	d101      	bne.n	800d878 <create_chain+0x52>
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	e06a      	b.n	800d94e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	695b      	ldr	r3, [r3, #20]
 800d87c:	68fa      	ldr	r2, [r7, #12]
 800d87e:	429a      	cmp	r2, r3
 800d880:	d201      	bcs.n	800d886 <create_chain+0x60>
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	e063      	b.n	800d94e <create_chain+0x128>
		scl = clst;
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d88a:	69bb      	ldr	r3, [r7, #24]
 800d88c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d88e:	69fb      	ldr	r3, [r7, #28]
 800d890:	3301      	adds	r3, #1
 800d892:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	695b      	ldr	r3, [r3, #20]
 800d898:	69fa      	ldr	r2, [r7, #28]
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d307      	bcc.n	800d8ae <create_chain+0x88>
				ncl = 2;
 800d89e:	2302      	movs	r3, #2
 800d8a0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d8a2:	69fa      	ldr	r2, [r7, #28]
 800d8a4:	69bb      	ldr	r3, [r7, #24]
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d901      	bls.n	800d8ae <create_chain+0x88>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	e04f      	b.n	800d94e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d8ae:	69f9      	ldr	r1, [r7, #28]
 800d8b0:	6878      	ldr	r0, [r7, #4]
 800d8b2:	f7ff fdc2 	bl	800d43a <get_fat>
 800d8b6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00e      	beq.n	800d8dc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	2b01      	cmp	r3, #1
 800d8c2:	d003      	beq.n	800d8cc <create_chain+0xa6>
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d8ca:	d101      	bne.n	800d8d0 <create_chain+0xaa>
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	e03e      	b.n	800d94e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d8d0:	69fa      	ldr	r2, [r7, #28]
 800d8d2:	69bb      	ldr	r3, [r7, #24]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d1da      	bne.n	800d88e <create_chain+0x68>
 800d8d8:	2300      	movs	r3, #0
 800d8da:	e038      	b.n	800d94e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d8dc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d8de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d8e2:	69f9      	ldr	r1, [r7, #28]
 800d8e4:	6938      	ldr	r0, [r7, #16]
 800d8e6:	f7ff fe4f 	bl	800d588 <put_fat>
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d8ee:	7dfb      	ldrb	r3, [r7, #23]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d109      	bne.n	800d908 <create_chain+0xe2>
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d006      	beq.n	800d908 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d8fa:	69fa      	ldr	r2, [r7, #28]
 800d8fc:	6839      	ldr	r1, [r7, #0]
 800d8fe:	6938      	ldr	r0, [r7, #16]
 800d900:	f7ff fe42 	bl	800d588 <put_fat>
 800d904:	4603      	mov	r3, r0
 800d906:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d908:	7dfb      	ldrb	r3, [r7, #23]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d116      	bne.n	800d93c <create_chain+0x116>
		fs->last_clst = ncl;
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	69fa      	ldr	r2, [r7, #28]
 800d912:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	691a      	ldr	r2, [r3, #16]
 800d918:	693b      	ldr	r3, [r7, #16]
 800d91a:	695b      	ldr	r3, [r3, #20]
 800d91c:	3b02      	subs	r3, #2
 800d91e:	429a      	cmp	r2, r3
 800d920:	d804      	bhi.n	800d92c <create_chain+0x106>
 800d922:	693b      	ldr	r3, [r7, #16]
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	1e5a      	subs	r2, r3, #1
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	791b      	ldrb	r3, [r3, #4]
 800d930:	f043 0301 	orr.w	r3, r3, #1
 800d934:	b2da      	uxtb	r2, r3
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	711a      	strb	r2, [r3, #4]
 800d93a:	e007      	b.n	800d94c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d93c:	7dfb      	ldrb	r3, [r7, #23]
 800d93e:	2b01      	cmp	r3, #1
 800d940:	d102      	bne.n	800d948 <create_chain+0x122>
 800d942:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d946:	e000      	b.n	800d94a <create_chain+0x124>
 800d948:	2301      	movs	r3, #1
 800d94a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d94c:	69fb      	ldr	r3, [r7, #28]
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3720      	adds	r7, #32
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d956:	b480      	push	{r7}
 800d958:	b087      	sub	sp, #28
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
 800d95e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d96a:	3304      	adds	r3, #4
 800d96c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	0a5b      	lsrs	r3, r3, #9
 800d972:	68fa      	ldr	r2, [r7, #12]
 800d974:	8952      	ldrh	r2, [r2, #10]
 800d976:	fbb3 f3f2 	udiv	r3, r3, r2
 800d97a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	1d1a      	adds	r2, r3, #4
 800d980:	613a      	str	r2, [r7, #16]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d101      	bne.n	800d990 <clmt_clust+0x3a>
 800d98c:	2300      	movs	r3, #0
 800d98e:	e010      	b.n	800d9b2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d990:	697a      	ldr	r2, [r7, #20]
 800d992:	68bb      	ldr	r3, [r7, #8]
 800d994:	429a      	cmp	r2, r3
 800d996:	d307      	bcc.n	800d9a8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d998:	697a      	ldr	r2, [r7, #20]
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	1ad3      	subs	r3, r2, r3
 800d99e:	617b      	str	r3, [r7, #20]
 800d9a0:	693b      	ldr	r3, [r7, #16]
 800d9a2:	3304      	adds	r3, #4
 800d9a4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d9a6:	e7e9      	b.n	800d97c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d9a8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	681a      	ldr	r2, [r3, #0]
 800d9ae:	697b      	ldr	r3, [r7, #20]
 800d9b0:	4413      	add	r3, r2
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	371c      	adds	r7, #28
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr

0800d9be <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d9be:	b580      	push	{r7, lr}
 800d9c0:	b086      	sub	sp, #24
 800d9c2:	af00      	add	r7, sp, #0
 800d9c4:	6078      	str	r0, [r7, #4]
 800d9c6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d9d4:	d204      	bcs.n	800d9e0 <dir_sdi+0x22>
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	f003 031f 	and.w	r3, r3, #31
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d001      	beq.n	800d9e4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d9e0:	2302      	movs	r3, #2
 800d9e2:	e063      	b.n	800daac <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	683a      	ldr	r2, [r7, #0]
 800d9e8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	689b      	ldr	r3, [r3, #8]
 800d9ee:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d106      	bne.n	800da04 <dir_sdi+0x46>
 800d9f6:	693b      	ldr	r3, [r7, #16]
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	2b02      	cmp	r3, #2
 800d9fc:	d902      	bls.n	800da04 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da02:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800da04:	697b      	ldr	r3, [r7, #20]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d10c      	bne.n	800da24 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	095b      	lsrs	r3, r3, #5
 800da0e:	693a      	ldr	r2, [r7, #16]
 800da10:	8912      	ldrh	r2, [r2, #8]
 800da12:	4293      	cmp	r3, r2
 800da14:	d301      	bcc.n	800da1a <dir_sdi+0x5c>
 800da16:	2302      	movs	r3, #2
 800da18:	e048      	b.n	800daac <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	61da      	str	r2, [r3, #28]
 800da22:	e029      	b.n	800da78 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	895b      	ldrh	r3, [r3, #10]
 800da28:	025b      	lsls	r3, r3, #9
 800da2a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800da2c:	e019      	b.n	800da62 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6979      	ldr	r1, [r7, #20]
 800da32:	4618      	mov	r0, r3
 800da34:	f7ff fd01 	bl	800d43a <get_fat>
 800da38:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da40:	d101      	bne.n	800da46 <dir_sdi+0x88>
 800da42:	2301      	movs	r3, #1
 800da44:	e032      	b.n	800daac <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800da46:	697b      	ldr	r3, [r7, #20]
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d904      	bls.n	800da56 <dir_sdi+0x98>
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	695b      	ldr	r3, [r3, #20]
 800da50:	697a      	ldr	r2, [r7, #20]
 800da52:	429a      	cmp	r2, r3
 800da54:	d301      	bcc.n	800da5a <dir_sdi+0x9c>
 800da56:	2302      	movs	r3, #2
 800da58:	e028      	b.n	800daac <dir_sdi+0xee>
			ofs -= csz;
 800da5a:	683a      	ldr	r2, [r7, #0]
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	1ad3      	subs	r3, r2, r3
 800da60:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800da62:	683a      	ldr	r2, [r7, #0]
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	429a      	cmp	r2, r3
 800da68:	d2e1      	bcs.n	800da2e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800da6a:	6979      	ldr	r1, [r7, #20]
 800da6c:	6938      	ldr	r0, [r7, #16]
 800da6e:	f7ff fcc5 	bl	800d3fc <clust2sect>
 800da72:	4602      	mov	r2, r0
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	697a      	ldr	r2, [r7, #20]
 800da7c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	69db      	ldr	r3, [r3, #28]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d101      	bne.n	800da8a <dir_sdi+0xcc>
 800da86:	2302      	movs	r3, #2
 800da88:	e010      	b.n	800daac <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	69da      	ldr	r2, [r3, #28]
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	0a5b      	lsrs	r3, r3, #9
 800da92:	441a      	add	r2, r3
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daa4:	441a      	add	r2, r3
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800daaa:	2300      	movs	r3, #0
}
 800daac:	4618      	mov	r0, r3
 800daae:	3718      	adds	r7, #24
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b086      	sub	sp, #24
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
 800dabc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	695b      	ldr	r3, [r3, #20]
 800dac8:	3320      	adds	r3, #32
 800daca:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	69db      	ldr	r3, [r3, #28]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d003      	beq.n	800dadc <dir_next+0x28>
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dada:	d301      	bcc.n	800dae0 <dir_next+0x2c>
 800dadc:	2304      	movs	r3, #4
 800dade:	e0aa      	b.n	800dc36 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800dae0:	68bb      	ldr	r3, [r7, #8]
 800dae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f040 8098 	bne.w	800dc1c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	69db      	ldr	r3, [r3, #28]
 800daf0:	1c5a      	adds	r2, r3, #1
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	699b      	ldr	r3, [r3, #24]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d10b      	bne.n	800db16 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	095b      	lsrs	r3, r3, #5
 800db02:	68fa      	ldr	r2, [r7, #12]
 800db04:	8912      	ldrh	r2, [r2, #8]
 800db06:	4293      	cmp	r3, r2
 800db08:	f0c0 8088 	bcc.w	800dc1c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2200      	movs	r2, #0
 800db10:	61da      	str	r2, [r3, #28]
 800db12:	2304      	movs	r3, #4
 800db14:	e08f      	b.n	800dc36 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800db16:	68bb      	ldr	r3, [r7, #8]
 800db18:	0a5b      	lsrs	r3, r3, #9
 800db1a:	68fa      	ldr	r2, [r7, #12]
 800db1c:	8952      	ldrh	r2, [r2, #10]
 800db1e:	3a01      	subs	r2, #1
 800db20:	4013      	ands	r3, r2
 800db22:	2b00      	cmp	r3, #0
 800db24:	d17a      	bne.n	800dc1c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800db26:	687a      	ldr	r2, [r7, #4]
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	699b      	ldr	r3, [r3, #24]
 800db2c:	4619      	mov	r1, r3
 800db2e:	4610      	mov	r0, r2
 800db30:	f7ff fc83 	bl	800d43a <get_fat>
 800db34:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800db36:	697b      	ldr	r3, [r7, #20]
 800db38:	2b01      	cmp	r3, #1
 800db3a:	d801      	bhi.n	800db40 <dir_next+0x8c>
 800db3c:	2302      	movs	r3, #2
 800db3e:	e07a      	b.n	800dc36 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800db46:	d101      	bne.n	800db4c <dir_next+0x98>
 800db48:	2301      	movs	r3, #1
 800db4a:	e074      	b.n	800dc36 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	695b      	ldr	r3, [r3, #20]
 800db50:	697a      	ldr	r2, [r7, #20]
 800db52:	429a      	cmp	r2, r3
 800db54:	d358      	bcc.n	800dc08 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d104      	bne.n	800db66 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2200      	movs	r2, #0
 800db60:	61da      	str	r2, [r3, #28]
 800db62:	2304      	movs	r3, #4
 800db64:	e067      	b.n	800dc36 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800db66:	687a      	ldr	r2, [r7, #4]
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	699b      	ldr	r3, [r3, #24]
 800db6c:	4619      	mov	r1, r3
 800db6e:	4610      	mov	r0, r2
 800db70:	f7ff fe59 	bl	800d826 <create_chain>
 800db74:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d101      	bne.n	800db80 <dir_next+0xcc>
 800db7c:	2307      	movs	r3, #7
 800db7e:	e05a      	b.n	800dc36 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	2b01      	cmp	r3, #1
 800db84:	d101      	bne.n	800db8a <dir_next+0xd6>
 800db86:	2302      	movs	r3, #2
 800db88:	e055      	b.n	800dc36 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800db90:	d101      	bne.n	800db96 <dir_next+0xe2>
 800db92:	2301      	movs	r3, #1
 800db94:	e04f      	b.n	800dc36 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800db96:	68f8      	ldr	r0, [r7, #12]
 800db98:	f7ff fb50 	bl	800d23c <sync_window>
 800db9c:	4603      	mov	r3, r0
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d001      	beq.n	800dba6 <dir_next+0xf2>
 800dba2:	2301      	movs	r3, #1
 800dba4:	e047      	b.n	800dc36 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	3330      	adds	r3, #48	@ 0x30
 800dbaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dbae:	2100      	movs	r1, #0
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f7ff f979 	bl	800cea8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	613b      	str	r3, [r7, #16]
 800dbba:	6979      	ldr	r1, [r7, #20]
 800dbbc:	68f8      	ldr	r0, [r7, #12]
 800dbbe:	f7ff fc1d 	bl	800d3fc <clust2sect>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800dbc8:	e012      	b.n	800dbf0 <dir_next+0x13c>
						fs->wflag = 1;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2201      	movs	r2, #1
 800dbce:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800dbd0:	68f8      	ldr	r0, [r7, #12]
 800dbd2:	f7ff fb33 	bl	800d23c <sync_window>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d001      	beq.n	800dbe0 <dir_next+0x12c>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	e02a      	b.n	800dc36 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800dbe0:	693b      	ldr	r3, [r7, #16]
 800dbe2:	3301      	adds	r3, #1
 800dbe4:	613b      	str	r3, [r7, #16]
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbea:	1c5a      	adds	r2, r3, #1
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	62da      	str	r2, [r3, #44]	@ 0x2c
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	895b      	ldrh	r3, [r3, #10]
 800dbf4:	461a      	mov	r2, r3
 800dbf6:	693b      	ldr	r3, [r7, #16]
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d3e6      	bcc.n	800dbca <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	1ad2      	subs	r2, r2, r3
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	697a      	ldr	r2, [r7, #20]
 800dc0c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800dc0e:	6979      	ldr	r1, [r7, #20]
 800dc10:	68f8      	ldr	r0, [r7, #12]
 800dc12:	f7ff fbf3 	bl	800d3fc <clust2sect>
 800dc16:	4602      	mov	r2, r0
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	68ba      	ldr	r2, [r7, #8]
 800dc20:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc2e:	441a      	add	r2, r3
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800dc34:	2300      	movs	r3, #0
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3718      	adds	r7, #24
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}

0800dc3e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800dc3e:	b580      	push	{r7, lr}
 800dc40:	b086      	sub	sp, #24
 800dc42:	af00      	add	r7, sp, #0
 800dc44:	6078      	str	r0, [r7, #4]
 800dc46:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800dc4e:	2100      	movs	r1, #0
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f7ff feb4 	bl	800d9be <dir_sdi>
 800dc56:	4603      	mov	r3, r0
 800dc58:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dc5a:	7dfb      	ldrb	r3, [r7, #23]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d12b      	bne.n	800dcb8 <dir_alloc+0x7a>
		n = 0;
 800dc60:	2300      	movs	r3, #0
 800dc62:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	69db      	ldr	r3, [r3, #28]
 800dc68:	4619      	mov	r1, r3
 800dc6a:	68f8      	ldr	r0, [r7, #12]
 800dc6c:	f7ff fb2a 	bl	800d2c4 <move_window>
 800dc70:	4603      	mov	r3, r0
 800dc72:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dc74:	7dfb      	ldrb	r3, [r7, #23]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d11d      	bne.n	800dcb6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	6a1b      	ldr	r3, [r3, #32]
 800dc7e:	781b      	ldrb	r3, [r3, #0]
 800dc80:	2be5      	cmp	r3, #229	@ 0xe5
 800dc82:	d004      	beq.n	800dc8e <dir_alloc+0x50>
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	6a1b      	ldr	r3, [r3, #32]
 800dc88:	781b      	ldrb	r3, [r3, #0]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d107      	bne.n	800dc9e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800dc8e:	693b      	ldr	r3, [r7, #16]
 800dc90:	3301      	adds	r3, #1
 800dc92:	613b      	str	r3, [r7, #16]
 800dc94:	693a      	ldr	r2, [r7, #16]
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d102      	bne.n	800dca2 <dir_alloc+0x64>
 800dc9c:	e00c      	b.n	800dcb8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800dc9e:	2300      	movs	r3, #0
 800dca0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800dca2:	2101      	movs	r1, #1
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f7ff ff05 	bl	800dab4 <dir_next>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800dcae:	7dfb      	ldrb	r3, [r7, #23]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d0d7      	beq.n	800dc64 <dir_alloc+0x26>
 800dcb4:	e000      	b.n	800dcb8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800dcb6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800dcb8:	7dfb      	ldrb	r3, [r7, #23]
 800dcba:	2b04      	cmp	r3, #4
 800dcbc:	d101      	bne.n	800dcc2 <dir_alloc+0x84>
 800dcbe:	2307      	movs	r3, #7
 800dcc0:	75fb      	strb	r3, [r7, #23]
	return res;
 800dcc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3718      	adds	r7, #24
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b084      	sub	sp, #16
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
 800dcd4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	331a      	adds	r3, #26
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f7ff f840 	bl	800cd60 <ld_word>
 800dce0:	4603      	mov	r3, r0
 800dce2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	781b      	ldrb	r3, [r3, #0]
 800dce8:	2b03      	cmp	r3, #3
 800dcea:	d109      	bne.n	800dd00 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	3314      	adds	r3, #20
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7ff f835 	bl	800cd60 <ld_word>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	041b      	lsls	r3, r3, #16
 800dcfa:	68fa      	ldr	r2, [r7, #12]
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800dd00:	68fb      	ldr	r3, [r7, #12]
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3710      	adds	r7, #16
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}

0800dd0a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800dd0a:	b580      	push	{r7, lr}
 800dd0c:	b084      	sub	sp, #16
 800dd0e:	af00      	add	r7, sp, #0
 800dd10:	60f8      	str	r0, [r7, #12]
 800dd12:	60b9      	str	r1, [r7, #8]
 800dd14:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	331a      	adds	r3, #26
 800dd1a:	687a      	ldr	r2, [r7, #4]
 800dd1c:	b292      	uxth	r2, r2
 800dd1e:	4611      	mov	r1, r2
 800dd20:	4618      	mov	r0, r3
 800dd22:	f7ff f859 	bl	800cdd8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	781b      	ldrb	r3, [r3, #0]
 800dd2a:	2b03      	cmp	r3, #3
 800dd2c:	d109      	bne.n	800dd42 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	f103 0214 	add.w	r2, r3, #20
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	0c1b      	lsrs	r3, r3, #16
 800dd38:	b29b      	uxth	r3, r3
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	4610      	mov	r0, r2
 800dd3e:	f7ff f84b 	bl	800cdd8 <st_word>
	}
}
 800dd42:	bf00      	nop
 800dd44:	3710      	adds	r7, #16
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}

0800dd4a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dd4a:	b580      	push	{r7, lr}
 800dd4c:	b086      	sub	sp, #24
 800dd4e:	af00      	add	r7, sp, #0
 800dd50:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800dd58:	2100      	movs	r1, #0
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7ff fe2f 	bl	800d9be <dir_sdi>
 800dd60:	4603      	mov	r3, r0
 800dd62:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dd64:	7dfb      	ldrb	r3, [r7, #23]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d001      	beq.n	800dd6e <dir_find+0x24>
 800dd6a:	7dfb      	ldrb	r3, [r7, #23]
 800dd6c:	e03e      	b.n	800ddec <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	69db      	ldr	r3, [r3, #28]
 800dd72:	4619      	mov	r1, r3
 800dd74:	6938      	ldr	r0, [r7, #16]
 800dd76:	f7ff faa5 	bl	800d2c4 <move_window>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dd7e:	7dfb      	ldrb	r3, [r7, #23]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d12f      	bne.n	800dde4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6a1b      	ldr	r3, [r3, #32]
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dd8c:	7bfb      	ldrb	r3, [r7, #15]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d102      	bne.n	800dd98 <dir_find+0x4e>
 800dd92:	2304      	movs	r3, #4
 800dd94:	75fb      	strb	r3, [r7, #23]
 800dd96:	e028      	b.n	800ddea <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	6a1b      	ldr	r3, [r3, #32]
 800dd9c:	330b      	adds	r3, #11
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dda4:	b2da      	uxtb	r2, r3
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6a1b      	ldr	r3, [r3, #32]
 800ddae:	330b      	adds	r3, #11
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	f003 0308 	and.w	r3, r3, #8
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d10a      	bne.n	800ddd0 <dir_find+0x86>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6a18      	ldr	r0, [r3, #32]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	3324      	adds	r3, #36	@ 0x24
 800ddc2:	220b      	movs	r2, #11
 800ddc4:	4619      	mov	r1, r3
 800ddc6:	f7ff f88a 	bl	800cede <mem_cmp>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d00b      	beq.n	800dde8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ddd0:	2100      	movs	r1, #0
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f7ff fe6e 	bl	800dab4 <dir_next>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800dddc:	7dfb      	ldrb	r3, [r7, #23]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d0c5      	beq.n	800dd6e <dir_find+0x24>
 800dde2:	e002      	b.n	800ddea <dir_find+0xa0>
		if (res != FR_OK) break;
 800dde4:	bf00      	nop
 800dde6:	e000      	b.n	800ddea <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dde8:	bf00      	nop

	return res;
 800ddea:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	3718      	adds	r7, #24
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}

0800ddf4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800de02:	2101      	movs	r1, #1
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f7ff ff1a 	bl	800dc3e <dir_alloc>
 800de0a:	4603      	mov	r3, r0
 800de0c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800de0e:	7bfb      	ldrb	r3, [r7, #15]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d11c      	bne.n	800de4e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	69db      	ldr	r3, [r3, #28]
 800de18:	4619      	mov	r1, r3
 800de1a:	68b8      	ldr	r0, [r7, #8]
 800de1c:	f7ff fa52 	bl	800d2c4 <move_window>
 800de20:	4603      	mov	r3, r0
 800de22:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800de24:	7bfb      	ldrb	r3, [r7, #15]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d111      	bne.n	800de4e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6a1b      	ldr	r3, [r3, #32]
 800de2e:	2220      	movs	r2, #32
 800de30:	2100      	movs	r1, #0
 800de32:	4618      	mov	r0, r3
 800de34:	f7ff f838 	bl	800cea8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6a18      	ldr	r0, [r3, #32]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	3324      	adds	r3, #36	@ 0x24
 800de40:	220b      	movs	r2, #11
 800de42:	4619      	mov	r1, r3
 800de44:	f7ff f80f 	bl	800ce66 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	2201      	movs	r2, #1
 800de4c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800de4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de50:	4618      	mov	r0, r3
 800de52:	3710      	adds	r7, #16
 800de54:	46bd      	mov	sp, r7
 800de56:	bd80      	pop	{r7, pc}

0800de58 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b088      	sub	sp, #32
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	3324      	adds	r3, #36	@ 0x24
 800de6c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800de6e:	220b      	movs	r2, #11
 800de70:	2120      	movs	r1, #32
 800de72:	68b8      	ldr	r0, [r7, #8]
 800de74:	f7ff f818 	bl	800cea8 <mem_set>
	si = i = 0; ni = 8;
 800de78:	2300      	movs	r3, #0
 800de7a:	613b      	str	r3, [r7, #16]
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	61fb      	str	r3, [r7, #28]
 800de80:	2308      	movs	r3, #8
 800de82:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800de84:	69fb      	ldr	r3, [r7, #28]
 800de86:	1c5a      	adds	r2, r3, #1
 800de88:	61fa      	str	r2, [r7, #28]
 800de8a:	68fa      	ldr	r2, [r7, #12]
 800de8c:	4413      	add	r3, r2
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800de92:	7efb      	ldrb	r3, [r7, #27]
 800de94:	2b20      	cmp	r3, #32
 800de96:	d94e      	bls.n	800df36 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800de98:	7efb      	ldrb	r3, [r7, #27]
 800de9a:	2b2f      	cmp	r3, #47	@ 0x2f
 800de9c:	d006      	beq.n	800deac <create_name+0x54>
 800de9e:	7efb      	ldrb	r3, [r7, #27]
 800dea0:	2b5c      	cmp	r3, #92	@ 0x5c
 800dea2:	d110      	bne.n	800dec6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dea4:	e002      	b.n	800deac <create_name+0x54>
 800dea6:	69fb      	ldr	r3, [r7, #28]
 800dea8:	3301      	adds	r3, #1
 800deaa:	61fb      	str	r3, [r7, #28]
 800deac:	68fa      	ldr	r2, [r7, #12]
 800deae:	69fb      	ldr	r3, [r7, #28]
 800deb0:	4413      	add	r3, r2
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	2b2f      	cmp	r3, #47	@ 0x2f
 800deb6:	d0f6      	beq.n	800dea6 <create_name+0x4e>
 800deb8:	68fa      	ldr	r2, [r7, #12]
 800deba:	69fb      	ldr	r3, [r7, #28]
 800debc:	4413      	add	r3, r2
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	2b5c      	cmp	r3, #92	@ 0x5c
 800dec2:	d0f0      	beq.n	800dea6 <create_name+0x4e>
			break;
 800dec4:	e038      	b.n	800df38 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800dec6:	7efb      	ldrb	r3, [r7, #27]
 800dec8:	2b2e      	cmp	r3, #46	@ 0x2e
 800deca:	d003      	beq.n	800ded4 <create_name+0x7c>
 800decc:	693a      	ldr	r2, [r7, #16]
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d30c      	bcc.n	800deee <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ded4:	697b      	ldr	r3, [r7, #20]
 800ded6:	2b0b      	cmp	r3, #11
 800ded8:	d002      	beq.n	800dee0 <create_name+0x88>
 800deda:	7efb      	ldrb	r3, [r7, #27]
 800dedc:	2b2e      	cmp	r3, #46	@ 0x2e
 800dede:	d001      	beq.n	800dee4 <create_name+0x8c>
 800dee0:	2306      	movs	r3, #6
 800dee2:	e044      	b.n	800df6e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800dee4:	2308      	movs	r3, #8
 800dee6:	613b      	str	r3, [r7, #16]
 800dee8:	230b      	movs	r3, #11
 800deea:	617b      	str	r3, [r7, #20]
			continue;
 800deec:	e022      	b.n	800df34 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800deee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800def2:	2b00      	cmp	r3, #0
 800def4:	da04      	bge.n	800df00 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800def6:	7efb      	ldrb	r3, [r7, #27]
 800def8:	3b80      	subs	r3, #128	@ 0x80
 800defa:	4a1f      	ldr	r2, [pc, #124]	@ (800df78 <create_name+0x120>)
 800defc:	5cd3      	ldrb	r3, [r2, r3]
 800defe:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800df00:	7efb      	ldrb	r3, [r7, #27]
 800df02:	4619      	mov	r1, r3
 800df04:	481d      	ldr	r0, [pc, #116]	@ (800df7c <create_name+0x124>)
 800df06:	f7ff f811 	bl	800cf2c <chk_chr>
 800df0a:	4603      	mov	r3, r0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d001      	beq.n	800df14 <create_name+0xbc>
 800df10:	2306      	movs	r3, #6
 800df12:	e02c      	b.n	800df6e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800df14:	7efb      	ldrb	r3, [r7, #27]
 800df16:	2b60      	cmp	r3, #96	@ 0x60
 800df18:	d905      	bls.n	800df26 <create_name+0xce>
 800df1a:	7efb      	ldrb	r3, [r7, #27]
 800df1c:	2b7a      	cmp	r3, #122	@ 0x7a
 800df1e:	d802      	bhi.n	800df26 <create_name+0xce>
 800df20:	7efb      	ldrb	r3, [r7, #27]
 800df22:	3b20      	subs	r3, #32
 800df24:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	1c5a      	adds	r2, r3, #1
 800df2a:	613a      	str	r2, [r7, #16]
 800df2c:	68ba      	ldr	r2, [r7, #8]
 800df2e:	4413      	add	r3, r2
 800df30:	7efa      	ldrb	r2, [r7, #27]
 800df32:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800df34:	e7a6      	b.n	800de84 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800df36:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800df38:	68fa      	ldr	r2, [r7, #12]
 800df3a:	69fb      	ldr	r3, [r7, #28]
 800df3c:	441a      	add	r2, r3
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800df42:	693b      	ldr	r3, [r7, #16]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d101      	bne.n	800df4c <create_name+0xf4>
 800df48:	2306      	movs	r3, #6
 800df4a:	e010      	b.n	800df6e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	2be5      	cmp	r3, #229	@ 0xe5
 800df52:	d102      	bne.n	800df5a <create_name+0x102>
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	2205      	movs	r2, #5
 800df58:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800df5a:	7efb      	ldrb	r3, [r7, #27]
 800df5c:	2b20      	cmp	r3, #32
 800df5e:	d801      	bhi.n	800df64 <create_name+0x10c>
 800df60:	2204      	movs	r2, #4
 800df62:	e000      	b.n	800df66 <create_name+0x10e>
 800df64:	2200      	movs	r2, #0
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	330b      	adds	r3, #11
 800df6a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800df6c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800df6e:	4618      	mov	r0, r3
 800df70:	3720      	adds	r7, #32
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}
 800df76:	bf00      	nop
 800df78:	08018158 	.word	0x08018158
 800df7c:	08010628 	.word	0x08010628

0800df80 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b086      	sub	sp, #24
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
 800df88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800df8e:	693b      	ldr	r3, [r7, #16]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800df94:	e002      	b.n	800df9c <follow_path+0x1c>
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	3301      	adds	r3, #1
 800df9a:	603b      	str	r3, [r7, #0]
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	781b      	ldrb	r3, [r3, #0]
 800dfa0:	2b2f      	cmp	r3, #47	@ 0x2f
 800dfa2:	d0f8      	beq.n	800df96 <follow_path+0x16>
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	2b5c      	cmp	r3, #92	@ 0x5c
 800dfaa:	d0f4      	beq.n	800df96 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800dfac:	693b      	ldr	r3, [r7, #16]
 800dfae:	2200      	movs	r2, #0
 800dfb0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	2b1f      	cmp	r3, #31
 800dfb8:	d80a      	bhi.n	800dfd0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2280      	movs	r2, #128	@ 0x80
 800dfbe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800dfc2:	2100      	movs	r1, #0
 800dfc4:	6878      	ldr	r0, [r7, #4]
 800dfc6:	f7ff fcfa 	bl	800d9be <dir_sdi>
 800dfca:	4603      	mov	r3, r0
 800dfcc:	75fb      	strb	r3, [r7, #23]
 800dfce:	e043      	b.n	800e058 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dfd0:	463b      	mov	r3, r7
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f7ff ff3f 	bl	800de58 <create_name>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dfde:	7dfb      	ldrb	r3, [r7, #23]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d134      	bne.n	800e04e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f7ff feb0 	bl	800dd4a <dir_find>
 800dfea:	4603      	mov	r3, r0
 800dfec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dff4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dff6:	7dfb      	ldrb	r3, [r7, #23]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00a      	beq.n	800e012 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dffc:	7dfb      	ldrb	r3, [r7, #23]
 800dffe:	2b04      	cmp	r3, #4
 800e000:	d127      	bne.n	800e052 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e002:	7afb      	ldrb	r3, [r7, #11]
 800e004:	f003 0304 	and.w	r3, r3, #4
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d122      	bne.n	800e052 <follow_path+0xd2>
 800e00c:	2305      	movs	r3, #5
 800e00e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e010:	e01f      	b.n	800e052 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e012:	7afb      	ldrb	r3, [r7, #11]
 800e014:	f003 0304 	and.w	r3, r3, #4
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d11c      	bne.n	800e056 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e01c:	693b      	ldr	r3, [r7, #16]
 800e01e:	799b      	ldrb	r3, [r3, #6]
 800e020:	f003 0310 	and.w	r3, r3, #16
 800e024:	2b00      	cmp	r3, #0
 800e026:	d102      	bne.n	800e02e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e028:	2305      	movs	r3, #5
 800e02a:	75fb      	strb	r3, [r7, #23]
 800e02c:	e014      	b.n	800e058 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	695b      	ldr	r3, [r3, #20]
 800e038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e03c:	4413      	add	r3, r2
 800e03e:	4619      	mov	r1, r3
 800e040:	68f8      	ldr	r0, [r7, #12]
 800e042:	f7ff fe43 	bl	800dccc <ld_clust>
 800e046:	4602      	mov	r2, r0
 800e048:	693b      	ldr	r3, [r7, #16]
 800e04a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e04c:	e7c0      	b.n	800dfd0 <follow_path+0x50>
			if (res != FR_OK) break;
 800e04e:	bf00      	nop
 800e050:	e002      	b.n	800e058 <follow_path+0xd8>
				break;
 800e052:	bf00      	nop
 800e054:	e000      	b.n	800e058 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e056:	bf00      	nop
			}
		}
	}

	return res;
 800e058:	7dfb      	ldrb	r3, [r7, #23]
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	3718      	adds	r7, #24
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}

0800e062 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e062:	b480      	push	{r7}
 800e064:	b087      	sub	sp, #28
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e06a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e06e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d031      	beq.n	800e0dc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	617b      	str	r3, [r7, #20]
 800e07e:	e002      	b.n	800e086 <get_ldnumber+0x24>
 800e080:	697b      	ldr	r3, [r7, #20]
 800e082:	3301      	adds	r3, #1
 800e084:	617b      	str	r3, [r7, #20]
 800e086:	697b      	ldr	r3, [r7, #20]
 800e088:	781b      	ldrb	r3, [r3, #0]
 800e08a:	2b20      	cmp	r3, #32
 800e08c:	d903      	bls.n	800e096 <get_ldnumber+0x34>
 800e08e:	697b      	ldr	r3, [r7, #20]
 800e090:	781b      	ldrb	r3, [r3, #0]
 800e092:	2b3a      	cmp	r3, #58	@ 0x3a
 800e094:	d1f4      	bne.n	800e080 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e096:	697b      	ldr	r3, [r7, #20]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b3a      	cmp	r3, #58	@ 0x3a
 800e09c:	d11c      	bne.n	800e0d8 <get_ldnumber+0x76>
			tp = *path;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	1c5a      	adds	r2, r3, #1
 800e0a8:	60fa      	str	r2, [r7, #12]
 800e0aa:	781b      	ldrb	r3, [r3, #0]
 800e0ac:	3b30      	subs	r3, #48	@ 0x30
 800e0ae:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	2b09      	cmp	r3, #9
 800e0b4:	d80e      	bhi.n	800e0d4 <get_ldnumber+0x72>
 800e0b6:	68fa      	ldr	r2, [r7, #12]
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d10a      	bne.n	800e0d4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d107      	bne.n	800e0d4 <get_ldnumber+0x72>
					vol = (int)i;
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	617b      	str	r3, [r7, #20]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	697a      	ldr	r2, [r7, #20]
 800e0d2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e0d4:	693b      	ldr	r3, [r7, #16]
 800e0d6:	e002      	b.n	800e0de <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e0d8:	2300      	movs	r3, #0
 800e0da:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e0dc:	693b      	ldr	r3, [r7, #16]
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	371c      	adds	r7, #28
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e8:	4770      	bx	lr
	...

0800e0ec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	70da      	strb	r2, [r3, #3]
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e102:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e104:	6839      	ldr	r1, [r7, #0]
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f7ff f8dc 	bl	800d2c4 <move_window>
 800e10c:	4603      	mov	r3, r0
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d001      	beq.n	800e116 <check_fs+0x2a>
 800e112:	2304      	movs	r3, #4
 800e114:	e038      	b.n	800e188 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	3330      	adds	r3, #48	@ 0x30
 800e11a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e11e:	4618      	mov	r0, r3
 800e120:	f7fe fe1e 	bl	800cd60 <ld_word>
 800e124:	4603      	mov	r3, r0
 800e126:	461a      	mov	r2, r3
 800e128:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e12c:	429a      	cmp	r2, r3
 800e12e:	d001      	beq.n	800e134 <check_fs+0x48>
 800e130:	2303      	movs	r3, #3
 800e132:	e029      	b.n	800e188 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e13a:	2be9      	cmp	r3, #233	@ 0xe9
 800e13c:	d009      	beq.n	800e152 <check_fs+0x66>
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e144:	2beb      	cmp	r3, #235	@ 0xeb
 800e146:	d11e      	bne.n	800e186 <check_fs+0x9a>
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800e14e:	2b90      	cmp	r3, #144	@ 0x90
 800e150:	d119      	bne.n	800e186 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	3330      	adds	r3, #48	@ 0x30
 800e156:	3336      	adds	r3, #54	@ 0x36
 800e158:	4618      	mov	r0, r3
 800e15a:	f7fe fe1a 	bl	800cd92 <ld_dword>
 800e15e:	4603      	mov	r3, r0
 800e160:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e164:	4a0a      	ldr	r2, [pc, #40]	@ (800e190 <check_fs+0xa4>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d101      	bne.n	800e16e <check_fs+0x82>
 800e16a:	2300      	movs	r3, #0
 800e16c:	e00c      	b.n	800e188 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	3330      	adds	r3, #48	@ 0x30
 800e172:	3352      	adds	r3, #82	@ 0x52
 800e174:	4618      	mov	r0, r3
 800e176:	f7fe fe0c 	bl	800cd92 <ld_dword>
 800e17a:	4603      	mov	r3, r0
 800e17c:	4a05      	ldr	r2, [pc, #20]	@ (800e194 <check_fs+0xa8>)
 800e17e:	4293      	cmp	r3, r2
 800e180:	d101      	bne.n	800e186 <check_fs+0x9a>
 800e182:	2300      	movs	r3, #0
 800e184:	e000      	b.n	800e188 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e186:	2302      	movs	r3, #2
}
 800e188:	4618      	mov	r0, r3
 800e18a:	3708      	adds	r7, #8
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}
 800e190:	00544146 	.word	0x00544146
 800e194:	33544146 	.word	0x33544146

0800e198 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b096      	sub	sp, #88	@ 0x58
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	60f8      	str	r0, [r7, #12]
 800e1a0:	60b9      	str	r1, [r7, #8]
 800e1a2:	4613      	mov	r3, r2
 800e1a4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e1a6:	68bb      	ldr	r3, [r7, #8]
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e1ac:	68f8      	ldr	r0, [r7, #12]
 800e1ae:	f7ff ff58 	bl	800e062 <get_ldnumber>
 800e1b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	da01      	bge.n	800e1be <find_volume+0x26>
 800e1ba:	230b      	movs	r3, #11
 800e1bc:	e22d      	b.n	800e61a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e1be:	4aa1      	ldr	r2, [pc, #644]	@ (800e444 <find_volume+0x2ac>)
 800e1c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1c6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d101      	bne.n	800e1d2 <find_volume+0x3a>
 800e1ce:	230c      	movs	r3, #12
 800e1d0:	e223      	b.n	800e61a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e1d8:	79fb      	ldrb	r3, [r7, #7]
 800e1da:	f023 0301 	bic.w	r3, r3, #1
 800e1de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1e2:	781b      	ldrb	r3, [r3, #0]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d01a      	beq.n	800e21e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ea:	785b      	ldrb	r3, [r3, #1]
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7fe fd17 	bl	800cc20 <disk_status>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e1f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e1fc:	f003 0301 	and.w	r3, r3, #1
 800e200:	2b00      	cmp	r3, #0
 800e202:	d10c      	bne.n	800e21e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e204:	79fb      	ldrb	r3, [r7, #7]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d007      	beq.n	800e21a <find_volume+0x82>
 800e20a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e20e:	f003 0304 	and.w	r3, r3, #4
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e216:	230a      	movs	r3, #10
 800e218:	e1ff      	b.n	800e61a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800e21a:	2300      	movs	r3, #0
 800e21c:	e1fd      	b.n	800e61a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e220:	2200      	movs	r2, #0
 800e222:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e226:	b2da      	uxtb	r2, r3
 800e228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e22a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e22e:	785b      	ldrb	r3, [r3, #1]
 800e230:	4618      	mov	r0, r3
 800e232:	f7fe fd0f 	bl	800cc54 <disk_initialize>
 800e236:	4603      	mov	r3, r0
 800e238:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e23c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e240:	f003 0301 	and.w	r3, r3, #1
 800e244:	2b00      	cmp	r3, #0
 800e246:	d001      	beq.n	800e24c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e248:	2303      	movs	r3, #3
 800e24a:	e1e6      	b.n	800e61a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e24c:	79fb      	ldrb	r3, [r7, #7]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d007      	beq.n	800e262 <find_volume+0xca>
 800e252:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e256:	f003 0304 	and.w	r3, r3, #4
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d001      	beq.n	800e262 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e25e:	230a      	movs	r3, #10
 800e260:	e1db      	b.n	800e61a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e262:	2300      	movs	r3, #0
 800e264:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e266:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e268:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e26a:	f7ff ff3f 	bl	800e0ec <check_fs>
 800e26e:	4603      	mov	r3, r0
 800e270:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e274:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e278:	2b02      	cmp	r3, #2
 800e27a:	d149      	bne.n	800e310 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e27c:	2300      	movs	r3, #0
 800e27e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e280:	e01e      	b.n	800e2c0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e284:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e28a:	011b      	lsls	r3, r3, #4
 800e28c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e290:	4413      	add	r3, r2
 800e292:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e296:	3304      	adds	r3, #4
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d006      	beq.n	800e2ac <find_volume+0x114>
 800e29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2a0:	3308      	adds	r3, #8
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f7fe fd75 	bl	800cd92 <ld_dword>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	e000      	b.n	800e2ae <find_volume+0x116>
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2b0:	009b      	lsls	r3, r3, #2
 800e2b2:	3358      	adds	r3, #88	@ 0x58
 800e2b4:	443b      	add	r3, r7
 800e2b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e2ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2bc:	3301      	adds	r3, #1
 800e2be:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2c2:	2b03      	cmp	r3, #3
 800e2c4:	d9dd      	bls.n	800e282 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e2ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d002      	beq.n	800e2d6 <find_volume+0x13e>
 800e2d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d2:	3b01      	subs	r3, #1
 800e2d4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d8:	009b      	lsls	r3, r3, #2
 800e2da:	3358      	adds	r3, #88	@ 0x58
 800e2dc:	443b      	add	r3, r7
 800e2de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e2e2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d005      	beq.n	800e2f6 <find_volume+0x15e>
 800e2ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e2ee:	f7ff fefd 	bl	800e0ec <check_fs>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	e000      	b.n	800e2f8 <find_volume+0x160>
 800e2f6:	2303      	movs	r3, #3
 800e2f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e300:	2b01      	cmp	r3, #1
 800e302:	d905      	bls.n	800e310 <find_volume+0x178>
 800e304:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e306:	3301      	adds	r3, #1
 800e308:	643b      	str	r3, [r7, #64]	@ 0x40
 800e30a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e30c:	2b03      	cmp	r3, #3
 800e30e:	d9e2      	bls.n	800e2d6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e310:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e314:	2b04      	cmp	r3, #4
 800e316:	d101      	bne.n	800e31c <find_volume+0x184>
 800e318:	2301      	movs	r3, #1
 800e31a:	e17e      	b.n	800e61a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e31c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e320:	2b01      	cmp	r3, #1
 800e322:	d901      	bls.n	800e328 <find_volume+0x190>
 800e324:	230d      	movs	r3, #13
 800e326:	e178      	b.n	800e61a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e32a:	3330      	adds	r3, #48	@ 0x30
 800e32c:	330b      	adds	r3, #11
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fe fd16 	bl	800cd60 <ld_word>
 800e334:	4603      	mov	r3, r0
 800e336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e33a:	d001      	beq.n	800e340 <find_volume+0x1a8>
 800e33c:	230d      	movs	r3, #13
 800e33e:	e16c      	b.n	800e61a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e342:	3330      	adds	r3, #48	@ 0x30
 800e344:	3316      	adds	r3, #22
 800e346:	4618      	mov	r0, r3
 800e348:	f7fe fd0a 	bl	800cd60 <ld_word>
 800e34c:	4603      	mov	r3, r0
 800e34e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e352:	2b00      	cmp	r3, #0
 800e354:	d106      	bne.n	800e364 <find_volume+0x1cc>
 800e356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e358:	3330      	adds	r3, #48	@ 0x30
 800e35a:	3324      	adds	r3, #36	@ 0x24
 800e35c:	4618      	mov	r0, r3
 800e35e:	f7fe fd18 	bl	800cd92 <ld_dword>
 800e362:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e366:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e368:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800e370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e372:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e376:	789b      	ldrb	r3, [r3, #2]
 800e378:	2b01      	cmp	r3, #1
 800e37a:	d005      	beq.n	800e388 <find_volume+0x1f0>
 800e37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37e:	789b      	ldrb	r3, [r3, #2]
 800e380:	2b02      	cmp	r3, #2
 800e382:	d001      	beq.n	800e388 <find_volume+0x1f0>
 800e384:	230d      	movs	r3, #13
 800e386:	e148      	b.n	800e61a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38a:	789b      	ldrb	r3, [r3, #2]
 800e38c:	461a      	mov	r2, r3
 800e38e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e390:	fb02 f303 	mul.w	r3, r2, r3
 800e394:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e39c:	461a      	mov	r2, r3
 800e39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a4:	895b      	ldrh	r3, [r3, #10]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d008      	beq.n	800e3bc <find_volume+0x224>
 800e3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ac:	895b      	ldrh	r3, [r3, #10]
 800e3ae:	461a      	mov	r2, r3
 800e3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b2:	895b      	ldrh	r3, [r3, #10]
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	4013      	ands	r3, r2
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d001      	beq.n	800e3c0 <find_volume+0x228>
 800e3bc:	230d      	movs	r3, #13
 800e3be:	e12c      	b.n	800e61a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c2:	3330      	adds	r3, #48	@ 0x30
 800e3c4:	3311      	adds	r3, #17
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f7fe fcca 	bl	800cd60 <ld_word>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	461a      	mov	r2, r3
 800e3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d6:	891b      	ldrh	r3, [r3, #8]
 800e3d8:	f003 030f 	and.w	r3, r3, #15
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d001      	beq.n	800e3e6 <find_volume+0x24e>
 800e3e2:	230d      	movs	r3, #13
 800e3e4:	e119      	b.n	800e61a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e8:	3330      	adds	r3, #48	@ 0x30
 800e3ea:	3313      	adds	r3, #19
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	f7fe fcb7 	bl	800cd60 <ld_word>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e3f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d106      	bne.n	800e40a <find_volume+0x272>
 800e3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fe:	3330      	adds	r3, #48	@ 0x30
 800e400:	3320      	adds	r3, #32
 800e402:	4618      	mov	r0, r3
 800e404:	f7fe fcc5 	bl	800cd92 <ld_dword>
 800e408:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e40c:	3330      	adds	r3, #48	@ 0x30
 800e40e:	330e      	adds	r3, #14
 800e410:	4618      	mov	r0, r3
 800e412:	f7fe fca5 	bl	800cd60 <ld_word>
 800e416:	4603      	mov	r3, r0
 800e418:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e41a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d101      	bne.n	800e424 <find_volume+0x28c>
 800e420:	230d      	movs	r3, #13
 800e422:	e0fa      	b.n	800e61a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e424:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e428:	4413      	add	r3, r2
 800e42a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e42c:	8912      	ldrh	r2, [r2, #8]
 800e42e:	0912      	lsrs	r2, r2, #4
 800e430:	b292      	uxth	r2, r2
 800e432:	4413      	add	r3, r2
 800e434:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e436:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e43a:	429a      	cmp	r2, r3
 800e43c:	d204      	bcs.n	800e448 <find_volume+0x2b0>
 800e43e:	230d      	movs	r3, #13
 800e440:	e0eb      	b.n	800e61a <find_volume+0x482>
 800e442:	bf00      	nop
 800e444:	20000428 	.word	0x20000428
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e448:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e44a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e44c:	1ad3      	subs	r3, r2, r3
 800e44e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e450:	8952      	ldrh	r2, [r2, #10]
 800e452:	fbb3 f3f2 	udiv	r3, r3, r2
 800e456:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d101      	bne.n	800e462 <find_volume+0x2ca>
 800e45e:	230d      	movs	r3, #13
 800e460:	e0db      	b.n	800e61a <find_volume+0x482>
		fmt = FS_FAT32;
 800e462:	2303      	movs	r3, #3
 800e464:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e46a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e46e:	4293      	cmp	r3, r2
 800e470:	d802      	bhi.n	800e478 <find_volume+0x2e0>
 800e472:	2302      	movs	r3, #2
 800e474:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e47e:	4293      	cmp	r3, r2
 800e480:	d802      	bhi.n	800e488 <find_volume+0x2f0>
 800e482:	2301      	movs	r3, #1
 800e484:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e48a:	1c9a      	adds	r2, r3, #2
 800e48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e48e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e492:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e494:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e496:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e49a:	441a      	add	r2, r3
 800e49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e49e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800e4a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4a4:	441a      	add	r2, r3
 800e4a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800e4aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e4ae:	2b03      	cmp	r3, #3
 800e4b0:	d11e      	bne.n	800e4f0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e4b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4b4:	3330      	adds	r3, #48	@ 0x30
 800e4b6:	332a      	adds	r3, #42	@ 0x2a
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f7fe fc51 	bl	800cd60 <ld_word>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d001      	beq.n	800e4c8 <find_volume+0x330>
 800e4c4:	230d      	movs	r3, #13
 800e4c6:	e0a8      	b.n	800e61a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ca:	891b      	ldrh	r3, [r3, #8]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d001      	beq.n	800e4d4 <find_volume+0x33c>
 800e4d0:	230d      	movs	r3, #13
 800e4d2:	e0a2      	b.n	800e61a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4d6:	3330      	adds	r3, #48	@ 0x30
 800e4d8:	332c      	adds	r3, #44	@ 0x2c
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f7fe fc59 	bl	800cd92 <ld_dword>
 800e4e0:	4602      	mov	r2, r0
 800e4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4e4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4e8:	695b      	ldr	r3, [r3, #20]
 800e4ea:	009b      	lsls	r3, r3, #2
 800e4ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4ee:	e01f      	b.n	800e530 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f2:	891b      	ldrh	r3, [r3, #8]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d101      	bne.n	800e4fc <find_volume+0x364>
 800e4f8:	230d      	movs	r3, #13
 800e4fa:	e08e      	b.n	800e61a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4fe:	6a1a      	ldr	r2, [r3, #32]
 800e500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e502:	441a      	add	r2, r3
 800e504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e506:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e508:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e50c:	2b02      	cmp	r3, #2
 800e50e:	d103      	bne.n	800e518 <find_volume+0x380>
 800e510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e512:	695b      	ldr	r3, [r3, #20]
 800e514:	005b      	lsls	r3, r3, #1
 800e516:	e00a      	b.n	800e52e <find_volume+0x396>
 800e518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e51a:	695a      	ldr	r2, [r3, #20]
 800e51c:	4613      	mov	r3, r2
 800e51e:	005b      	lsls	r3, r3, #1
 800e520:	4413      	add	r3, r2
 800e522:	085a      	lsrs	r2, r3, #1
 800e524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e526:	695b      	ldr	r3, [r3, #20]
 800e528:	f003 0301 	and.w	r3, r3, #1
 800e52c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e52e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e532:	699a      	ldr	r2, [r3, #24]
 800e534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e536:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e53a:	0a5b      	lsrs	r3, r3, #9
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d201      	bcs.n	800e544 <find_volume+0x3ac>
 800e540:	230d      	movs	r3, #13
 800e542:	e06a      	b.n	800e61a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e546:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e54a:	611a      	str	r2, [r3, #16]
 800e54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e54e:	691a      	ldr	r2, [r3, #16]
 800e550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e552:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e556:	2280      	movs	r2, #128	@ 0x80
 800e558:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e55a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e55e:	2b03      	cmp	r3, #3
 800e560:	d149      	bne.n	800e5f6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e564:	3330      	adds	r3, #48	@ 0x30
 800e566:	3330      	adds	r3, #48	@ 0x30
 800e568:	4618      	mov	r0, r3
 800e56a:	f7fe fbf9 	bl	800cd60 <ld_word>
 800e56e:	4603      	mov	r3, r0
 800e570:	2b01      	cmp	r3, #1
 800e572:	d140      	bne.n	800e5f6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e574:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e576:	3301      	adds	r3, #1
 800e578:	4619      	mov	r1, r3
 800e57a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e57c:	f7fe fea2 	bl	800d2c4 <move_window>
 800e580:	4603      	mov	r3, r0
 800e582:	2b00      	cmp	r3, #0
 800e584:	d137      	bne.n	800e5f6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e588:	2200      	movs	r2, #0
 800e58a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e58e:	3330      	adds	r3, #48	@ 0x30
 800e590:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e594:	4618      	mov	r0, r3
 800e596:	f7fe fbe3 	bl	800cd60 <ld_word>
 800e59a:	4603      	mov	r3, r0
 800e59c:	461a      	mov	r2, r3
 800e59e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d127      	bne.n	800e5f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5a8:	3330      	adds	r3, #48	@ 0x30
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7fe fbf1 	bl	800cd92 <ld_dword>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	4a1c      	ldr	r2, [pc, #112]	@ (800e624 <find_volume+0x48c>)
 800e5b4:	4293      	cmp	r3, r2
 800e5b6:	d11e      	bne.n	800e5f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5ba:	3330      	adds	r3, #48	@ 0x30
 800e5bc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7fe fbe6 	bl	800cd92 <ld_dword>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	4a17      	ldr	r2, [pc, #92]	@ (800e628 <find_volume+0x490>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d113      	bne.n	800e5f6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e5ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5d0:	3330      	adds	r3, #48	@ 0x30
 800e5d2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f7fe fbdb 	bl	800cd92 <ld_dword>
 800e5dc:	4602      	mov	r2, r0
 800e5de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e4:	3330      	adds	r3, #48	@ 0x30
 800e5e6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7fe fbd1 	bl	800cd92 <ld_dword>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5f4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5f8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e5fc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e5fe:	4b0b      	ldr	r3, [pc, #44]	@ (800e62c <find_volume+0x494>)
 800e600:	881b      	ldrh	r3, [r3, #0]
 800e602:	3301      	adds	r3, #1
 800e604:	b29a      	uxth	r2, r3
 800e606:	4b09      	ldr	r3, [pc, #36]	@ (800e62c <find_volume+0x494>)
 800e608:	801a      	strh	r2, [r3, #0]
 800e60a:	4b08      	ldr	r3, [pc, #32]	@ (800e62c <find_volume+0x494>)
 800e60c:	881a      	ldrh	r2, [r3, #0]
 800e60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e610:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e612:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e614:	f7fe fdee 	bl	800d1f4 <clear_lock>
#endif
	return FR_OK;
 800e618:	2300      	movs	r3, #0
}
 800e61a:	4618      	mov	r0, r3
 800e61c:	3758      	adds	r7, #88	@ 0x58
 800e61e:	46bd      	mov	sp, r7
 800e620:	bd80      	pop	{r7, pc}
 800e622:	bf00      	nop
 800e624:	41615252 	.word	0x41615252
 800e628:	61417272 	.word	0x61417272
 800e62c:	2000042c 	.word	0x2000042c

0800e630 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b084      	sub	sp, #16
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
 800e638:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e63a:	2309      	movs	r3, #9
 800e63c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d01c      	beq.n	800e67e <validate+0x4e>
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d018      	beq.n	800e67e <validate+0x4e>
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d013      	beq.n	800e67e <validate+0x4e>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	889a      	ldrh	r2, [r3, #4]
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	88db      	ldrh	r3, [r3, #6]
 800e660:	429a      	cmp	r2, r3
 800e662:	d10c      	bne.n	800e67e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	785b      	ldrb	r3, [r3, #1]
 800e66a:	4618      	mov	r0, r3
 800e66c:	f7fe fad8 	bl	800cc20 <disk_status>
 800e670:	4603      	mov	r3, r0
 800e672:	f003 0301 	and.w	r3, r3, #1
 800e676:	2b00      	cmp	r3, #0
 800e678:	d101      	bne.n	800e67e <validate+0x4e>
			res = FR_OK;
 800e67a:	2300      	movs	r3, #0
 800e67c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e67e:	7bfb      	ldrb	r3, [r7, #15]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d102      	bne.n	800e68a <validate+0x5a>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	e000      	b.n	800e68c <validate+0x5c>
 800e68a:	2300      	movs	r3, #0
 800e68c:	683a      	ldr	r2, [r7, #0]
 800e68e:	6013      	str	r3, [r2, #0]
	return res;
 800e690:	7bfb      	ldrb	r3, [r7, #15]
}
 800e692:	4618      	mov	r0, r3
 800e694:	3710      	adds	r7, #16
 800e696:	46bd      	mov	sp, r7
 800e698:	bd80      	pop	{r7, pc}
	...

0800e69c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b088      	sub	sp, #32
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	60b9      	str	r1, [r7, #8]
 800e6a6:	4613      	mov	r3, r2
 800e6a8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e6aa:	68bb      	ldr	r3, [r7, #8]
 800e6ac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e6ae:	f107 0310 	add.w	r3, r7, #16
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7ff fcd5 	bl	800e062 <get_ldnumber>
 800e6b8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e6ba:	69fb      	ldr	r3, [r7, #28]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	da01      	bge.n	800e6c4 <f_mount+0x28>
 800e6c0:	230b      	movs	r3, #11
 800e6c2:	e02b      	b.n	800e71c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e6c4:	4a17      	ldr	r2, [pc, #92]	@ (800e724 <f_mount+0x88>)
 800e6c6:	69fb      	ldr	r3, [r7, #28]
 800e6c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6cc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e6ce:	69bb      	ldr	r3, [r7, #24]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d005      	beq.n	800e6e0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e6d4:	69b8      	ldr	r0, [r7, #24]
 800e6d6:	f7fe fd8d 	bl	800d1f4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e6da:	69bb      	ldr	r3, [r7, #24]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d002      	beq.n	800e6ec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e6ec:	68fa      	ldr	r2, [r7, #12]
 800e6ee:	490d      	ldr	r1, [pc, #52]	@ (800e724 <f_mount+0x88>)
 800e6f0:	69fb      	ldr	r3, [r7, #28]
 800e6f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d002      	beq.n	800e702 <f_mount+0x66>
 800e6fc:	79fb      	ldrb	r3, [r7, #7]
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	d001      	beq.n	800e706 <f_mount+0x6a>
 800e702:	2300      	movs	r3, #0
 800e704:	e00a      	b.n	800e71c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e706:	f107 010c 	add.w	r1, r7, #12
 800e70a:	f107 0308 	add.w	r3, r7, #8
 800e70e:	2200      	movs	r2, #0
 800e710:	4618      	mov	r0, r3
 800e712:	f7ff fd41 	bl	800e198 <find_volume>
 800e716:	4603      	mov	r3, r0
 800e718:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e71a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3720      	adds	r7, #32
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}
 800e724:	20000428 	.word	0x20000428

0800e728 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b098      	sub	sp, #96	@ 0x60
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	60f8      	str	r0, [r7, #12]
 800e730:	60b9      	str	r1, [r7, #8]
 800e732:	4613      	mov	r3, r2
 800e734:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d101      	bne.n	800e740 <f_open+0x18>
 800e73c:	2309      	movs	r3, #9
 800e73e:	e1a9      	b.n	800ea94 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e740:	79fb      	ldrb	r3, [r7, #7]
 800e742:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e746:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e748:	79fa      	ldrb	r2, [r7, #7]
 800e74a:	f107 0110 	add.w	r1, r7, #16
 800e74e:	f107 0308 	add.w	r3, r7, #8
 800e752:	4618      	mov	r0, r3
 800e754:	f7ff fd20 	bl	800e198 <find_volume>
 800e758:	4603      	mov	r3, r0
 800e75a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e75e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e762:	2b00      	cmp	r3, #0
 800e764:	f040 818d 	bne.w	800ea82 <f_open+0x35a>
		dj.obj.fs = fs;
 800e768:	693b      	ldr	r3, [r7, #16]
 800e76a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e76c:	68ba      	ldr	r2, [r7, #8]
 800e76e:	f107 0314 	add.w	r3, r7, #20
 800e772:	4611      	mov	r1, r2
 800e774:	4618      	mov	r0, r3
 800e776:	f7ff fc03 	bl	800df80 <follow_path>
 800e77a:	4603      	mov	r3, r0
 800e77c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e780:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e784:	2b00      	cmp	r3, #0
 800e786:	d118      	bne.n	800e7ba <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e788:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e78c:	b25b      	sxtb	r3, r3
 800e78e:	2b00      	cmp	r3, #0
 800e790:	da03      	bge.n	800e79a <f_open+0x72>
				res = FR_INVALID_NAME;
 800e792:	2306      	movs	r3, #6
 800e794:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e798:	e00f      	b.n	800e7ba <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e79a:	79fb      	ldrb	r3, [r7, #7]
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	bf8c      	ite	hi
 800e7a0:	2301      	movhi	r3, #1
 800e7a2:	2300      	movls	r3, #0
 800e7a4:	b2db      	uxtb	r3, r3
 800e7a6:	461a      	mov	r2, r3
 800e7a8:	f107 0314 	add.w	r3, r7, #20
 800e7ac:	4611      	mov	r1, r2
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	f7fe fbd8 	bl	800cf64 <chk_lock>
 800e7b4:	4603      	mov	r3, r0
 800e7b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e7ba:	79fb      	ldrb	r3, [r7, #7]
 800e7bc:	f003 031c 	and.w	r3, r3, #28
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d07f      	beq.n	800e8c4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e7c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d017      	beq.n	800e7fc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e7cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e7d0:	2b04      	cmp	r3, #4
 800e7d2:	d10e      	bne.n	800e7f2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e7d4:	f7fe fc22 	bl	800d01c <enq_lock>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d006      	beq.n	800e7ec <f_open+0xc4>
 800e7de:	f107 0314 	add.w	r3, r7, #20
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f7ff fb06 	bl	800ddf4 <dir_register>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	e000      	b.n	800e7ee <f_open+0xc6>
 800e7ec:	2312      	movs	r3, #18
 800e7ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e7f2:	79fb      	ldrb	r3, [r7, #7]
 800e7f4:	f043 0308 	orr.w	r3, r3, #8
 800e7f8:	71fb      	strb	r3, [r7, #7]
 800e7fa:	e010      	b.n	800e81e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e7fc:	7ebb      	ldrb	r3, [r7, #26]
 800e7fe:	f003 0311 	and.w	r3, r3, #17
 800e802:	2b00      	cmp	r3, #0
 800e804:	d003      	beq.n	800e80e <f_open+0xe6>
					res = FR_DENIED;
 800e806:	2307      	movs	r3, #7
 800e808:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e80c:	e007      	b.n	800e81e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e80e:	79fb      	ldrb	r3, [r7, #7]
 800e810:	f003 0304 	and.w	r3, r3, #4
 800e814:	2b00      	cmp	r3, #0
 800e816:	d002      	beq.n	800e81e <f_open+0xf6>
 800e818:	2308      	movs	r3, #8
 800e81a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e81e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e822:	2b00      	cmp	r3, #0
 800e824:	d168      	bne.n	800e8f8 <f_open+0x1d0>
 800e826:	79fb      	ldrb	r3, [r7, #7]
 800e828:	f003 0308 	and.w	r3, r3, #8
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d063      	beq.n	800e8f8 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e830:	f7fc f9c6 	bl	800abc0 <get_fattime>
 800e834:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e838:	330e      	adds	r3, #14
 800e83a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e83c:	4618      	mov	r0, r3
 800e83e:	f7fe fae6 	bl	800ce0e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e844:	3316      	adds	r3, #22
 800e846:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e848:	4618      	mov	r0, r3
 800e84a:	f7fe fae0 	bl	800ce0e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e850:	330b      	adds	r3, #11
 800e852:	2220      	movs	r2, #32
 800e854:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e85a:	4611      	mov	r1, r2
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7ff fa35 	bl	800dccc <ld_clust>
 800e862:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e864:	693b      	ldr	r3, [r7, #16]
 800e866:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e868:	2200      	movs	r2, #0
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7ff fa4d 	bl	800dd0a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e872:	331c      	adds	r3, #28
 800e874:	2100      	movs	r1, #0
 800e876:	4618      	mov	r0, r3
 800e878:	f7fe fac9 	bl	800ce0e <st_dword>
					fs->wflag = 1;
 800e87c:	693b      	ldr	r3, [r7, #16]
 800e87e:	2201      	movs	r2, #1
 800e880:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e884:	2b00      	cmp	r3, #0
 800e886:	d037      	beq.n	800e8f8 <f_open+0x1d0>
						dw = fs->winsect;
 800e888:	693b      	ldr	r3, [r7, #16]
 800e88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e88c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e88e:	f107 0314 	add.w	r3, r7, #20
 800e892:	2200      	movs	r2, #0
 800e894:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e896:	4618      	mov	r0, r3
 800e898:	f7fe ff60 	bl	800d75c <remove_chain>
 800e89c:	4603      	mov	r3, r0
 800e89e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e8a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d126      	bne.n	800e8f8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7fe fd08 	bl	800d2c4 <move_window>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e8ba:	693b      	ldr	r3, [r7, #16]
 800e8bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e8be:	3a01      	subs	r2, #1
 800e8c0:	60da      	str	r2, [r3, #12]
 800e8c2:	e019      	b.n	800e8f8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e8c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d115      	bne.n	800e8f8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e8cc:	7ebb      	ldrb	r3, [r7, #26]
 800e8ce:	f003 0310 	and.w	r3, r3, #16
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d003      	beq.n	800e8de <f_open+0x1b6>
					res = FR_NO_FILE;
 800e8d6:	2304      	movs	r3, #4
 800e8d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e8dc:	e00c      	b.n	800e8f8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e8de:	79fb      	ldrb	r3, [r7, #7]
 800e8e0:	f003 0302 	and.w	r3, r3, #2
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d007      	beq.n	800e8f8 <f_open+0x1d0>
 800e8e8:	7ebb      	ldrb	r3, [r7, #26]
 800e8ea:	f003 0301 	and.w	r3, r3, #1
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d002      	beq.n	800e8f8 <f_open+0x1d0>
						res = FR_DENIED;
 800e8f2:	2307      	movs	r3, #7
 800e8f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e8f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d126      	bne.n	800e94e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e900:	79fb      	ldrb	r3, [r7, #7]
 800e902:	f003 0308 	and.w	r3, r3, #8
 800e906:	2b00      	cmp	r3, #0
 800e908:	d003      	beq.n	800e912 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e90a:	79fb      	ldrb	r3, [r7, #7]
 800e90c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e910:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e912:	693b      	ldr	r3, [r7, #16]
 800e914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e91a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e920:	79fb      	ldrb	r3, [r7, #7]
 800e922:	2b01      	cmp	r3, #1
 800e924:	bf8c      	ite	hi
 800e926:	2301      	movhi	r3, #1
 800e928:	2300      	movls	r3, #0
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	461a      	mov	r2, r3
 800e92e:	f107 0314 	add.w	r3, r7, #20
 800e932:	4611      	mov	r1, r2
 800e934:	4618      	mov	r0, r3
 800e936:	f7fe fb93 	bl	800d060 <inc_lock>
 800e93a:	4602      	mov	r2, r0
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	691b      	ldr	r3, [r3, #16]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d102      	bne.n	800e94e <f_open+0x226>
 800e948:	2302      	movs	r3, #2
 800e94a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e94e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e952:	2b00      	cmp	r3, #0
 800e954:	f040 8095 	bne.w	800ea82 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e95c:	4611      	mov	r1, r2
 800e95e:	4618      	mov	r0, r3
 800e960:	f7ff f9b4 	bl	800dccc <ld_clust>
 800e964:	4602      	mov	r2, r0
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e96a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e96c:	331c      	adds	r3, #28
 800e96e:	4618      	mov	r0, r3
 800e970:	f7fe fa0f 	bl	800cd92 <ld_dword>
 800e974:	4602      	mov	r2, r0
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	2200      	movs	r2, #0
 800e97e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e980:	693a      	ldr	r2, [r7, #16]
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	88da      	ldrh	r2, [r3, #6]
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	79fa      	ldrb	r2, [r7, #7]
 800e992:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	2200      	movs	r2, #0
 800e998:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	2200      	movs	r2, #0
 800e99e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	3330      	adds	r3, #48	@ 0x30
 800e9aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e9ae:	2100      	movs	r1, #0
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f7fe fa79 	bl	800cea8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e9b6:	79fb      	ldrb	r3, [r7, #7]
 800e9b8:	f003 0320 	and.w	r3, r3, #32
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d060      	beq.n	800ea82 <f_open+0x35a>
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d05c      	beq.n	800ea82 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	68da      	ldr	r2, [r3, #12]
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e9d0:	693b      	ldr	r3, [r7, #16]
 800e9d2:	895b      	ldrh	r3, [r3, #10]
 800e9d4:	025b      	lsls	r3, r3, #9
 800e9d6:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	689b      	ldr	r3, [r3, #8]
 800e9dc:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	68db      	ldr	r3, [r3, #12]
 800e9e2:	657b      	str	r3, [r7, #84]	@ 0x54
 800e9e4:	e016      	b.n	800ea14 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f7fe fd25 	bl	800d43a <get_fat>
 800e9f0:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e9f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e9f4:	2b01      	cmp	r3, #1
 800e9f6:	d802      	bhi.n	800e9fe <f_open+0x2d6>
 800e9f8:	2302      	movs	r3, #2
 800e9fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e9fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ea00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea04:	d102      	bne.n	800ea0c <f_open+0x2e4>
 800ea06:	2301      	movs	r3, #1
 800ea08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ea0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ea0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea10:	1ad3      	subs	r3, r2, r3
 800ea12:	657b      	str	r3, [r7, #84]	@ 0x54
 800ea14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d103      	bne.n	800ea24 <f_open+0x2fc>
 800ea1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ea1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d8e0      	bhi.n	800e9e6 <f_open+0x2be>
				}
				fp->clust = clst;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ea28:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ea2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d127      	bne.n	800ea82 <f_open+0x35a>
 800ea32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d022      	beq.n	800ea82 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ea3c:	693b      	ldr	r3, [r7, #16]
 800ea3e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ea40:	4618      	mov	r0, r3
 800ea42:	f7fe fcdb 	bl	800d3fc <clust2sect>
 800ea46:	6478      	str	r0, [r7, #68]	@ 0x44
 800ea48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d103      	bne.n	800ea56 <f_open+0x32e>
						res = FR_INT_ERR;
 800ea4e:	2302      	movs	r3, #2
 800ea50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ea54:	e015      	b.n	800ea82 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ea56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea58:	0a5a      	lsrs	r2, r3, #9
 800ea5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea5c:	441a      	add	r2, r3
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ea62:	693b      	ldr	r3, [r7, #16]
 800ea64:	7858      	ldrb	r0, [r3, #1]
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	6a1a      	ldr	r2, [r3, #32]
 800ea70:	2301      	movs	r3, #1
 800ea72:	f7fe f917 	bl	800cca4 <disk_read>
 800ea76:	4603      	mov	r3, r0
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d002      	beq.n	800ea82 <f_open+0x35a>
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ea82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d002      	beq.n	800ea90 <f_open+0x368>
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ea90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3760      	adds	r7, #96	@ 0x60
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b08e      	sub	sp, #56	@ 0x38
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	60f8      	str	r0, [r7, #12]
 800eaa4:	60b9      	str	r1, [r7, #8]
 800eaa6:	607a      	str	r2, [r7, #4]
 800eaa8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	2200      	movs	r2, #0
 800eab2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f107 0214 	add.w	r2, r7, #20
 800eaba:	4611      	mov	r1, r2
 800eabc:	4618      	mov	r0, r3
 800eabe:	f7ff fdb7 	bl	800e630 <validate>
 800eac2:	4603      	mov	r3, r0
 800eac4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800eac8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d107      	bne.n	800eae0 <f_read+0x44>
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	7d5b      	ldrb	r3, [r3, #21]
 800ead4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ead8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d002      	beq.n	800eae6 <f_read+0x4a>
 800eae0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eae4:	e115      	b.n	800ed12 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	7d1b      	ldrb	r3, [r3, #20]
 800eaea:	f003 0301 	and.w	r3, r3, #1
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d101      	bne.n	800eaf6 <f_read+0x5a>
 800eaf2:	2307      	movs	r3, #7
 800eaf4:	e10d      	b.n	800ed12 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	68da      	ldr	r2, [r3, #12]
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	699b      	ldr	r3, [r3, #24]
 800eafe:	1ad3      	subs	r3, r2, r3
 800eb00:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800eb02:	687a      	ldr	r2, [r7, #4]
 800eb04:	6a3b      	ldr	r3, [r7, #32]
 800eb06:	429a      	cmp	r2, r3
 800eb08:	f240 80fe 	bls.w	800ed08 <f_read+0x26c>
 800eb0c:	6a3b      	ldr	r3, [r7, #32]
 800eb0e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800eb10:	e0fa      	b.n	800ed08 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	699b      	ldr	r3, [r3, #24]
 800eb16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	f040 80c6 	bne.w	800ecac <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	699b      	ldr	r3, [r3, #24]
 800eb24:	0a5b      	lsrs	r3, r3, #9
 800eb26:	697a      	ldr	r2, [r7, #20]
 800eb28:	8952      	ldrh	r2, [r2, #10]
 800eb2a:	3a01      	subs	r2, #1
 800eb2c:	4013      	ands	r3, r2
 800eb2e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800eb30:	69fb      	ldr	r3, [r7, #28]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d12f      	bne.n	800eb96 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	699b      	ldr	r3, [r3, #24]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d103      	bne.n	800eb46 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	689b      	ldr	r3, [r3, #8]
 800eb42:	633b      	str	r3, [r7, #48]	@ 0x30
 800eb44:	e013      	b.n	800eb6e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d007      	beq.n	800eb5e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	699b      	ldr	r3, [r3, #24]
 800eb52:	4619      	mov	r1, r3
 800eb54:	68f8      	ldr	r0, [r7, #12]
 800eb56:	f7fe fefe 	bl	800d956 <clmt_clust>
 800eb5a:	6338      	str	r0, [r7, #48]	@ 0x30
 800eb5c:	e007      	b.n	800eb6e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800eb5e:	68fa      	ldr	r2, [r7, #12]
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	69db      	ldr	r3, [r3, #28]
 800eb64:	4619      	mov	r1, r3
 800eb66:	4610      	mov	r0, r2
 800eb68:	f7fe fc67 	bl	800d43a <get_fat>
 800eb6c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800eb6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb70:	2b01      	cmp	r3, #1
 800eb72:	d804      	bhi.n	800eb7e <f_read+0xe2>
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2202      	movs	r2, #2
 800eb78:	755a      	strb	r2, [r3, #21]
 800eb7a:	2302      	movs	r3, #2
 800eb7c:	e0c9      	b.n	800ed12 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eb7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800eb84:	d104      	bne.n	800eb90 <f_read+0xf4>
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2201      	movs	r2, #1
 800eb8a:	755a      	strb	r2, [r3, #21]
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	e0c0      	b.n	800ed12 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb94:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800eb96:	697a      	ldr	r2, [r7, #20]
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	69db      	ldr	r3, [r3, #28]
 800eb9c:	4619      	mov	r1, r3
 800eb9e:	4610      	mov	r0, r2
 800eba0:	f7fe fc2c 	bl	800d3fc <clust2sect>
 800eba4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800eba6:	69bb      	ldr	r3, [r7, #24]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d104      	bne.n	800ebb6 <f_read+0x11a>
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	2202      	movs	r2, #2
 800ebb0:	755a      	strb	r2, [r3, #21]
 800ebb2:	2302      	movs	r3, #2
 800ebb4:	e0ad      	b.n	800ed12 <f_read+0x276>
			sect += csect;
 800ebb6:	69ba      	ldr	r2, [r7, #24]
 800ebb8:	69fb      	ldr	r3, [r7, #28]
 800ebba:	4413      	add	r3, r2
 800ebbc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	0a5b      	lsrs	r3, r3, #9
 800ebc2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ebc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d039      	beq.n	800ec3e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ebca:	69fa      	ldr	r2, [r7, #28]
 800ebcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebce:	4413      	add	r3, r2
 800ebd0:	697a      	ldr	r2, [r7, #20]
 800ebd2:	8952      	ldrh	r2, [r2, #10]
 800ebd4:	4293      	cmp	r3, r2
 800ebd6:	d905      	bls.n	800ebe4 <f_read+0x148>
					cc = fs->csize - csect;
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	895b      	ldrh	r3, [r3, #10]
 800ebdc:	461a      	mov	r2, r3
 800ebde:	69fb      	ldr	r3, [r7, #28]
 800ebe0:	1ad3      	subs	r3, r2, r3
 800ebe2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	7858      	ldrb	r0, [r3, #1]
 800ebe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebea:	69ba      	ldr	r2, [r7, #24]
 800ebec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ebee:	f7fe f859 	bl	800cca4 <disk_read>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d004      	beq.n	800ec02 <f_read+0x166>
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	755a      	strb	r2, [r3, #21]
 800ebfe:	2301      	movs	r3, #1
 800ec00:	e087      	b.n	800ed12 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	7d1b      	ldrb	r3, [r3, #20]
 800ec06:	b25b      	sxtb	r3, r3
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	da14      	bge.n	800ec36 <f_read+0x19a>
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	6a1a      	ldr	r2, [r3, #32]
 800ec10:	69bb      	ldr	r3, [r7, #24]
 800ec12:	1ad3      	subs	r3, r2, r3
 800ec14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec16:	429a      	cmp	r2, r3
 800ec18:	d90d      	bls.n	800ec36 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	6a1a      	ldr	r2, [r3, #32]
 800ec1e:	69bb      	ldr	r3, [r7, #24]
 800ec20:	1ad3      	subs	r3, r2, r3
 800ec22:	025b      	lsls	r3, r3, #9
 800ec24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec26:	18d0      	adds	r0, r2, r3
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	3330      	adds	r3, #48	@ 0x30
 800ec2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ec30:	4619      	mov	r1, r3
 800ec32:	f7fe f918 	bl	800ce66 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ec36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec38:	025b      	lsls	r3, r3, #9
 800ec3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ec3c:	e050      	b.n	800ece0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	6a1b      	ldr	r3, [r3, #32]
 800ec42:	69ba      	ldr	r2, [r7, #24]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d02e      	beq.n	800eca6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	7d1b      	ldrb	r3, [r3, #20]
 800ec4c:	b25b      	sxtb	r3, r3
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	da18      	bge.n	800ec84 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	7858      	ldrb	r0, [r3, #1]
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	6a1a      	ldr	r2, [r3, #32]
 800ec60:	2301      	movs	r3, #1
 800ec62:	f7fe f83f 	bl	800cce4 <disk_write>
 800ec66:	4603      	mov	r3, r0
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d004      	beq.n	800ec76 <f_read+0x1da>
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	755a      	strb	r2, [r3, #21]
 800ec72:	2301      	movs	r3, #1
 800ec74:	e04d      	b.n	800ed12 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	7d1b      	ldrb	r3, [r3, #20]
 800ec7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec7e:	b2da      	uxtb	r2, r3
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ec84:	697b      	ldr	r3, [r7, #20]
 800ec86:	7858      	ldrb	r0, [r3, #1]
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec8e:	2301      	movs	r3, #1
 800ec90:	69ba      	ldr	r2, [r7, #24]
 800ec92:	f7fe f807 	bl	800cca4 <disk_read>
 800ec96:	4603      	mov	r3, r0
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d004      	beq.n	800eca6 <f_read+0x20a>
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2201      	movs	r2, #1
 800eca0:	755a      	strb	r2, [r3, #21]
 800eca2:	2301      	movs	r3, #1
 800eca4:	e035      	b.n	800ed12 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	69ba      	ldr	r2, [r7, #24]
 800ecaa:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	699b      	ldr	r3, [r3, #24]
 800ecb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecb4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ecb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ecba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d901      	bls.n	800ecc6 <f_read+0x22a>
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	699b      	ldr	r3, [r3, #24]
 800ecd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecd4:	4413      	add	r3, r2
 800ecd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecd8:	4619      	mov	r1, r3
 800ecda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ecdc:	f7fe f8c3 	bl	800ce66 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ece0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ece2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ece4:	4413      	add	r3, r2
 800ece6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	699a      	ldr	r2, [r3, #24]
 800ecec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecee:	441a      	add	r2, r3
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	619a      	str	r2, [r3, #24]
 800ecf4:	683b      	ldr	r3, [r7, #0]
 800ecf6:	681a      	ldr	r2, [r3, #0]
 800ecf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecfa:	441a      	add	r2, r3
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	601a      	str	r2, [r3, #0]
 800ed00:	687a      	ldr	r2, [r7, #4]
 800ed02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed04:	1ad3      	subs	r3, r2, r3
 800ed06:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	f47f af01 	bne.w	800eb12 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ed10:	2300      	movs	r3, #0
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	3738      	adds	r7, #56	@ 0x38
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}

0800ed1a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ed1a:	b580      	push	{r7, lr}
 800ed1c:	b086      	sub	sp, #24
 800ed1e:	af00      	add	r7, sp, #0
 800ed20:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f107 0208 	add.w	r2, r7, #8
 800ed28:	4611      	mov	r1, r2
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	f7ff fc80 	bl	800e630 <validate>
 800ed30:	4603      	mov	r3, r0
 800ed32:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ed34:	7dfb      	ldrb	r3, [r7, #23]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d168      	bne.n	800ee0c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	7d1b      	ldrb	r3, [r3, #20]
 800ed3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d062      	beq.n	800ee0c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	7d1b      	ldrb	r3, [r3, #20]
 800ed4a:	b25b      	sxtb	r3, r3
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	da15      	bge.n	800ed7c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ed50:	68bb      	ldr	r3, [r7, #8]
 800ed52:	7858      	ldrb	r0, [r3, #1]
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6a1a      	ldr	r2, [r3, #32]
 800ed5e:	2301      	movs	r3, #1
 800ed60:	f7fd ffc0 	bl	800cce4 <disk_write>
 800ed64:	4603      	mov	r3, r0
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d001      	beq.n	800ed6e <f_sync+0x54>
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	e04f      	b.n	800ee0e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	7d1b      	ldrb	r3, [r3, #20]
 800ed72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed76:	b2da      	uxtb	r2, r3
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ed7c:	f7fb ff20 	bl	800abc0 <get_fattime>
 800ed80:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ed82:	68ba      	ldr	r2, [r7, #8]
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed88:	4619      	mov	r1, r3
 800ed8a:	4610      	mov	r0, r2
 800ed8c:	f7fe fa9a 	bl	800d2c4 <move_window>
 800ed90:	4603      	mov	r3, r0
 800ed92:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ed94:	7dfb      	ldrb	r3, [r7, #23]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d138      	bne.n	800ee0c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed9e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	330b      	adds	r3, #11
 800eda4:	781a      	ldrb	r2, [r3, #0]
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	330b      	adds	r3, #11
 800edaa:	f042 0220 	orr.w	r2, r2, #32
 800edae:	b2d2      	uxtb	r2, r2
 800edb0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6818      	ldr	r0, [r3, #0]
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	689b      	ldr	r3, [r3, #8]
 800edba:	461a      	mov	r2, r3
 800edbc:	68f9      	ldr	r1, [r7, #12]
 800edbe:	f7fe ffa4 	bl	800dd0a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f103 021c 	add.w	r2, r3, #28
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	68db      	ldr	r3, [r3, #12]
 800edcc:	4619      	mov	r1, r3
 800edce:	4610      	mov	r0, r2
 800edd0:	f7fe f81d 	bl	800ce0e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	3316      	adds	r3, #22
 800edd8:	6939      	ldr	r1, [r7, #16]
 800edda:	4618      	mov	r0, r3
 800eddc:	f7fe f817 	bl	800ce0e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	3312      	adds	r3, #18
 800ede4:	2100      	movs	r1, #0
 800ede6:	4618      	mov	r0, r3
 800ede8:	f7fd fff6 	bl	800cdd8 <st_word>
					fs->wflag = 1;
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	2201      	movs	r2, #1
 800edf0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	4618      	mov	r0, r3
 800edf6:	f7fe fa93 	bl	800d320 <sync_fs>
 800edfa:	4603      	mov	r3, r0
 800edfc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	7d1b      	ldrb	r3, [r3, #20]
 800ee02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee06:	b2da      	uxtb	r2, r3
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ee0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3718      	adds	r7, #24
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}

0800ee16 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ee16:	b580      	push	{r7, lr}
 800ee18:	b084      	sub	sp, #16
 800ee1a:	af00      	add	r7, sp, #0
 800ee1c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	f7ff ff7b 	bl	800ed1a <f_sync>
 800ee24:	4603      	mov	r3, r0
 800ee26:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ee28:	7bfb      	ldrb	r3, [r7, #15]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d118      	bne.n	800ee60 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	f107 0208 	add.w	r2, r7, #8
 800ee34:	4611      	mov	r1, r2
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7ff fbfa 	bl	800e630 <validate>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ee40:	7bfb      	ldrb	r3, [r7, #15]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d10c      	bne.n	800ee60 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	691b      	ldr	r3, [r3, #16]
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f7fe f996 	bl	800d17c <dec_lock>
 800ee50:	4603      	mov	r3, r0
 800ee52:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ee54:	7bfb      	ldrb	r3, [r7, #15]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d102      	bne.n	800ee60 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ee60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3710      	adds	r7, #16
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
	...

0800ee6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b087      	sub	sp, #28
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	60f8      	str	r0, [r7, #12]
 800ee74:	60b9      	str	r1, [r7, #8]
 800ee76:	4613      	mov	r3, r2
 800ee78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ee82:	4b1f      	ldr	r3, [pc, #124]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800ee84:	7a5b      	ldrb	r3, [r3, #9]
 800ee86:	b2db      	uxtb	r3, r3
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d131      	bne.n	800eef0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ee8c:	4b1c      	ldr	r3, [pc, #112]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800ee8e:	7a5b      	ldrb	r3, [r3, #9]
 800ee90:	b2db      	uxtb	r3, r3
 800ee92:	461a      	mov	r2, r3
 800ee94:	4b1a      	ldr	r3, [pc, #104]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800ee96:	2100      	movs	r1, #0
 800ee98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ee9a:	4b19      	ldr	r3, [pc, #100]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800ee9c:	7a5b      	ldrb	r3, [r3, #9]
 800ee9e:	b2db      	uxtb	r3, r3
 800eea0:	4a17      	ldr	r2, [pc, #92]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	4413      	add	r3, r2
 800eea6:	68fa      	ldr	r2, [r7, #12]
 800eea8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800eeaa:	4b15      	ldr	r3, [pc, #84]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800eeac:	7a5b      	ldrb	r3, [r3, #9]
 800eeae:	b2db      	uxtb	r3, r3
 800eeb0:	461a      	mov	r2, r3
 800eeb2:	4b13      	ldr	r3, [pc, #76]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800eeb4:	4413      	add	r3, r2
 800eeb6:	79fa      	ldrb	r2, [r7, #7]
 800eeb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800eeba:	4b11      	ldr	r3, [pc, #68]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800eebc:	7a5b      	ldrb	r3, [r3, #9]
 800eebe:	b2db      	uxtb	r3, r3
 800eec0:	1c5a      	adds	r2, r3, #1
 800eec2:	b2d1      	uxtb	r1, r2
 800eec4:	4a0e      	ldr	r2, [pc, #56]	@ (800ef00 <FATFS_LinkDriverEx+0x94>)
 800eec6:	7251      	strb	r1, [r2, #9]
 800eec8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800eeca:	7dbb      	ldrb	r3, [r7, #22]
 800eecc:	3330      	adds	r3, #48	@ 0x30
 800eece:	b2da      	uxtb	r2, r3
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	3301      	adds	r3, #1
 800eed8:	223a      	movs	r2, #58	@ 0x3a
 800eeda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eedc:	68bb      	ldr	r3, [r7, #8]
 800eede:	3302      	adds	r3, #2
 800eee0:	222f      	movs	r2, #47	@ 0x2f
 800eee2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eee4:	68bb      	ldr	r3, [r7, #8]
 800eee6:	3303      	adds	r3, #3
 800eee8:	2200      	movs	r2, #0
 800eeea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800eeec:	2300      	movs	r3, #0
 800eeee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800eef0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eef2:	4618      	mov	r0, r3
 800eef4:	371c      	adds	r7, #28
 800eef6:	46bd      	mov	sp, r7
 800eef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefc:	4770      	bx	lr
 800eefe:	bf00      	nop
 800ef00:	20000450 	.word	0x20000450

0800ef04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b082      	sub	sp, #8
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ef0e:	2200      	movs	r2, #0
 800ef10:	6839      	ldr	r1, [r7, #0]
 800ef12:	6878      	ldr	r0, [r7, #4]
 800ef14:	f7ff ffaa 	bl	800ee6c <FATFS_LinkDriverEx>
 800ef18:	4603      	mov	r3, r0
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3708      	adds	r7, #8
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
	...

0800ef24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ef24:	b580      	push	{r7, lr}
 800ef26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ef28:	2200      	movs	r2, #0
 800ef2a:	4912      	ldr	r1, [pc, #72]	@ (800ef74 <MX_USB_DEVICE_Init+0x50>)
 800ef2c:	4812      	ldr	r0, [pc, #72]	@ (800ef78 <MX_USB_DEVICE_Init+0x54>)
 800ef2e:	f7fc fb75 	bl	800b61c <USBD_Init>
 800ef32:	4603      	mov	r3, r0
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d001      	beq.n	800ef3c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ef38:	f7f2 fc74 	bl	8001824 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ef3c:	490f      	ldr	r1, [pc, #60]	@ (800ef7c <MX_USB_DEVICE_Init+0x58>)
 800ef3e:	480e      	ldr	r0, [pc, #56]	@ (800ef78 <MX_USB_DEVICE_Init+0x54>)
 800ef40:	f7fc fb9c 	bl	800b67c <USBD_RegisterClass>
 800ef44:	4603      	mov	r3, r0
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d001      	beq.n	800ef4e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ef4a:	f7f2 fc6b 	bl	8001824 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ef4e:	490c      	ldr	r1, [pc, #48]	@ (800ef80 <MX_USB_DEVICE_Init+0x5c>)
 800ef50:	4809      	ldr	r0, [pc, #36]	@ (800ef78 <MX_USB_DEVICE_Init+0x54>)
 800ef52:	f7fc fa93 	bl	800b47c <USBD_CDC_RegisterInterface>
 800ef56:	4603      	mov	r3, r0
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d001      	beq.n	800ef60 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ef5c:	f7f2 fc62 	bl	8001824 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ef60:	4805      	ldr	r0, [pc, #20]	@ (800ef78 <MX_USB_DEVICE_Init+0x54>)
 800ef62:	f7fc fbc1 	bl	800b6e8 <USBD_Start>
 800ef66:	4603      	mov	r3, r0
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d001      	beq.n	800ef70 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ef6c:	f7f2 fc5a 	bl	8001824 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ef70:	bf00      	nop
 800ef72:	bd80      	pop	{r7, pc}
 800ef74:	200000ec 	.word	0x200000ec
 800ef78:	2000045c 	.word	0x2000045c
 800ef7c:	20000058 	.word	0x20000058
 800ef80:	200000d8 	.word	0x200000d8

0800ef84 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ef88:	2200      	movs	r2, #0
 800ef8a:	4905      	ldr	r1, [pc, #20]	@ (800efa0 <CDC_Init_FS+0x1c>)
 800ef8c:	4805      	ldr	r0, [pc, #20]	@ (800efa4 <CDC_Init_FS+0x20>)
 800ef8e:	f7fc fa8f 	bl	800b4b0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ef92:	4905      	ldr	r1, [pc, #20]	@ (800efa8 <CDC_Init_FS+0x24>)
 800ef94:	4803      	ldr	r0, [pc, #12]	@ (800efa4 <CDC_Init_FS+0x20>)
 800ef96:	f7fc faad 	bl	800b4f4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ef9a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	bd80      	pop	{r7, pc}
 800efa0:	20000b38 	.word	0x20000b38
 800efa4:	2000045c 	.word	0x2000045c
 800efa8:	20000738 	.word	0x20000738

0800efac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800efac:	b480      	push	{r7}
 800efae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800efb0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	46bd      	mov	sp, r7
 800efb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efba:	4770      	bx	lr

0800efbc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b083      	sub	sp, #12
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	4603      	mov	r3, r0
 800efc4:	6039      	str	r1, [r7, #0]
 800efc6:	71fb      	strb	r3, [r7, #7]
 800efc8:	4613      	mov	r3, r2
 800efca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800efcc:	79fb      	ldrb	r3, [r7, #7]
 800efce:	2b23      	cmp	r3, #35	@ 0x23
 800efd0:	d84a      	bhi.n	800f068 <CDC_Control_FS+0xac>
 800efd2:	a201      	add	r2, pc, #4	@ (adr r2, 800efd8 <CDC_Control_FS+0x1c>)
 800efd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efd8:	0800f069 	.word	0x0800f069
 800efdc:	0800f069 	.word	0x0800f069
 800efe0:	0800f069 	.word	0x0800f069
 800efe4:	0800f069 	.word	0x0800f069
 800efe8:	0800f069 	.word	0x0800f069
 800efec:	0800f069 	.word	0x0800f069
 800eff0:	0800f069 	.word	0x0800f069
 800eff4:	0800f069 	.word	0x0800f069
 800eff8:	0800f069 	.word	0x0800f069
 800effc:	0800f069 	.word	0x0800f069
 800f000:	0800f069 	.word	0x0800f069
 800f004:	0800f069 	.word	0x0800f069
 800f008:	0800f069 	.word	0x0800f069
 800f00c:	0800f069 	.word	0x0800f069
 800f010:	0800f069 	.word	0x0800f069
 800f014:	0800f069 	.word	0x0800f069
 800f018:	0800f069 	.word	0x0800f069
 800f01c:	0800f069 	.word	0x0800f069
 800f020:	0800f069 	.word	0x0800f069
 800f024:	0800f069 	.word	0x0800f069
 800f028:	0800f069 	.word	0x0800f069
 800f02c:	0800f069 	.word	0x0800f069
 800f030:	0800f069 	.word	0x0800f069
 800f034:	0800f069 	.word	0x0800f069
 800f038:	0800f069 	.word	0x0800f069
 800f03c:	0800f069 	.word	0x0800f069
 800f040:	0800f069 	.word	0x0800f069
 800f044:	0800f069 	.word	0x0800f069
 800f048:	0800f069 	.word	0x0800f069
 800f04c:	0800f069 	.word	0x0800f069
 800f050:	0800f069 	.word	0x0800f069
 800f054:	0800f069 	.word	0x0800f069
 800f058:	0800f069 	.word	0x0800f069
 800f05c:	0800f069 	.word	0x0800f069
 800f060:	0800f069 	.word	0x0800f069
 800f064:	0800f069 	.word	0x0800f069
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f068:	bf00      	nop
  }

  return (USBD_OK);
 800f06a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f06c:	4618      	mov	r0, r3
 800f06e:	370c      	adds	r7, #12
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b082      	sub	sp, #8
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
 800f080:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f082:	6879      	ldr	r1, [r7, #4]
 800f084:	4805      	ldr	r0, [pc, #20]	@ (800f09c <CDC_Receive_FS+0x24>)
 800f086:	f7fc fa35 	bl	800b4f4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f08a:	4804      	ldr	r0, [pc, #16]	@ (800f09c <CDC_Receive_FS+0x24>)
 800f08c:	f7fc fa90 	bl	800b5b0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f090:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f092:	4618      	mov	r0, r3
 800f094:	3708      	adds	r7, #8
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}
 800f09a:	bf00      	nop
 800f09c:	2000045c 	.word	0x2000045c

0800f0a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b084      	sub	sp, #16
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
 800f0a8:	460b      	mov	r3, r1
 800f0aa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f0b0:	4b0d      	ldr	r3, [pc, #52]	@ (800f0e8 <CDC_Transmit_FS+0x48>)
 800f0b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0b6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d001      	beq.n	800f0c6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	e00b      	b.n	800f0de <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f0c6:	887b      	ldrh	r3, [r7, #2]
 800f0c8:	461a      	mov	r2, r3
 800f0ca:	6879      	ldr	r1, [r7, #4]
 800f0cc:	4806      	ldr	r0, [pc, #24]	@ (800f0e8 <CDC_Transmit_FS+0x48>)
 800f0ce:	f7fc f9ef 	bl	800b4b0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f0d2:	4805      	ldr	r0, [pc, #20]	@ (800f0e8 <CDC_Transmit_FS+0x48>)
 800f0d4:	f7fc fa2c 	bl	800b530 <USBD_CDC_TransmitPacket>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f0dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	3710      	adds	r7, #16
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}
 800f0e6:	bf00      	nop
 800f0e8:	2000045c 	.word	0x2000045c

0800f0ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f0ec:	b480      	push	{r7}
 800f0ee:	b087      	sub	sp, #28
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	60f8      	str	r0, [r7, #12]
 800f0f4:	60b9      	str	r1, [r7, #8]
 800f0f6:	4613      	mov	r3, r2
 800f0f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f0fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f102:	4618      	mov	r0, r3
 800f104:	371c      	adds	r7, #28
 800f106:	46bd      	mov	sp, r7
 800f108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f10c:	4770      	bx	lr
	...

0800f110 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f110:	b480      	push	{r7}
 800f112:	b083      	sub	sp, #12
 800f114:	af00      	add	r7, sp, #0
 800f116:	4603      	mov	r3, r0
 800f118:	6039      	str	r1, [r7, #0]
 800f11a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	2212      	movs	r2, #18
 800f120:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f122:	4b03      	ldr	r3, [pc, #12]	@ (800f130 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f124:	4618      	mov	r0, r3
 800f126:	370c      	adds	r7, #12
 800f128:	46bd      	mov	sp, r7
 800f12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12e:	4770      	bx	lr
 800f130:	20000108 	.word	0x20000108

0800f134 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f134:	b480      	push	{r7}
 800f136:	b083      	sub	sp, #12
 800f138:	af00      	add	r7, sp, #0
 800f13a:	4603      	mov	r3, r0
 800f13c:	6039      	str	r1, [r7, #0]
 800f13e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	2204      	movs	r2, #4
 800f144:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f146:	4b03      	ldr	r3, [pc, #12]	@ (800f154 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f148:	4618      	mov	r0, r3
 800f14a:	370c      	adds	r7, #12
 800f14c:	46bd      	mov	sp, r7
 800f14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f152:	4770      	bx	lr
 800f154:	2000011c 	.word	0x2000011c

0800f158 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b082      	sub	sp, #8
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	4603      	mov	r3, r0
 800f160:	6039      	str	r1, [r7, #0]
 800f162:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f164:	79fb      	ldrb	r3, [r7, #7]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d105      	bne.n	800f176 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f16a:	683a      	ldr	r2, [r7, #0]
 800f16c:	4907      	ldr	r1, [pc, #28]	@ (800f18c <USBD_FS_ProductStrDescriptor+0x34>)
 800f16e:	4808      	ldr	r0, [pc, #32]	@ (800f190 <USBD_FS_ProductStrDescriptor+0x38>)
 800f170:	f7fd fc6a 	bl	800ca48 <USBD_GetString>
 800f174:	e004      	b.n	800f180 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f176:	683a      	ldr	r2, [r7, #0]
 800f178:	4904      	ldr	r1, [pc, #16]	@ (800f18c <USBD_FS_ProductStrDescriptor+0x34>)
 800f17a:	4805      	ldr	r0, [pc, #20]	@ (800f190 <USBD_FS_ProductStrDescriptor+0x38>)
 800f17c:	f7fd fc64 	bl	800ca48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f180:	4b02      	ldr	r3, [pc, #8]	@ (800f18c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f182:	4618      	mov	r0, r3
 800f184:	3708      	adds	r7, #8
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	20000f38 	.word	0x20000f38
 800f190:	0801066c 	.word	0x0801066c

0800f194 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b082      	sub	sp, #8
 800f198:	af00      	add	r7, sp, #0
 800f19a:	4603      	mov	r3, r0
 800f19c:	6039      	str	r1, [r7, #0]
 800f19e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f1a0:	683a      	ldr	r2, [r7, #0]
 800f1a2:	4904      	ldr	r1, [pc, #16]	@ (800f1b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f1a4:	4804      	ldr	r0, [pc, #16]	@ (800f1b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f1a6:	f7fd fc4f 	bl	800ca48 <USBD_GetString>
  return USBD_StrDesc;
 800f1aa:	4b02      	ldr	r3, [pc, #8]	@ (800f1b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	3708      	adds	r7, #8
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	bd80      	pop	{r7, pc}
 800f1b4:	20000f38 	.word	0x20000f38
 800f1b8:	08010684 	.word	0x08010684

0800f1bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	6039      	str	r1, [r7, #0]
 800f1c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	221a      	movs	r2, #26
 800f1cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f1ce:	f000 f843 	bl	800f258 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f1d2:	4b02      	ldr	r3, [pc, #8]	@ (800f1dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	3708      	adds	r7, #8
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	bd80      	pop	{r7, pc}
 800f1dc:	20000120 	.word	0x20000120

0800f1e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b082      	sub	sp, #8
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	6039      	str	r1, [r7, #0]
 800f1ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f1ec:	79fb      	ldrb	r3, [r7, #7]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d105      	bne.n	800f1fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f1f2:	683a      	ldr	r2, [r7, #0]
 800f1f4:	4907      	ldr	r1, [pc, #28]	@ (800f214 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f1f6:	4808      	ldr	r0, [pc, #32]	@ (800f218 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f1f8:	f7fd fc26 	bl	800ca48 <USBD_GetString>
 800f1fc:	e004      	b.n	800f208 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f1fe:	683a      	ldr	r2, [r7, #0]
 800f200:	4904      	ldr	r1, [pc, #16]	@ (800f214 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f202:	4805      	ldr	r0, [pc, #20]	@ (800f218 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f204:	f7fd fc20 	bl	800ca48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f208:	4b02      	ldr	r3, [pc, #8]	@ (800f214 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f20a:	4618      	mov	r0, r3
 800f20c:	3708      	adds	r7, #8
 800f20e:	46bd      	mov	sp, r7
 800f210:	bd80      	pop	{r7, pc}
 800f212:	bf00      	nop
 800f214:	20000f38 	.word	0x20000f38
 800f218:	08010698 	.word	0x08010698

0800f21c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b082      	sub	sp, #8
 800f220:	af00      	add	r7, sp, #0
 800f222:	4603      	mov	r3, r0
 800f224:	6039      	str	r1, [r7, #0]
 800f226:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f228:	79fb      	ldrb	r3, [r7, #7]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d105      	bne.n	800f23a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f22e:	683a      	ldr	r2, [r7, #0]
 800f230:	4907      	ldr	r1, [pc, #28]	@ (800f250 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f232:	4808      	ldr	r0, [pc, #32]	@ (800f254 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f234:	f7fd fc08 	bl	800ca48 <USBD_GetString>
 800f238:	e004      	b.n	800f244 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f23a:	683a      	ldr	r2, [r7, #0]
 800f23c:	4904      	ldr	r1, [pc, #16]	@ (800f250 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f23e:	4805      	ldr	r0, [pc, #20]	@ (800f254 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f240:	f7fd fc02 	bl	800ca48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f244:	4b02      	ldr	r3, [pc, #8]	@ (800f250 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f246:	4618      	mov	r0, r3
 800f248:	3708      	adds	r7, #8
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop
 800f250:	20000f38 	.word	0x20000f38
 800f254:	080106a4 	.word	0x080106a4

0800f258 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b084      	sub	sp, #16
 800f25c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f25e:	4b0f      	ldr	r3, [pc, #60]	@ (800f29c <Get_SerialNum+0x44>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f264:	4b0e      	ldr	r3, [pc, #56]	@ (800f2a0 <Get_SerialNum+0x48>)
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f26a:	4b0e      	ldr	r3, [pc, #56]	@ (800f2a4 <Get_SerialNum+0x4c>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f270:	68fa      	ldr	r2, [r7, #12]
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	4413      	add	r3, r2
 800f276:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d009      	beq.n	800f292 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f27e:	2208      	movs	r2, #8
 800f280:	4909      	ldr	r1, [pc, #36]	@ (800f2a8 <Get_SerialNum+0x50>)
 800f282:	68f8      	ldr	r0, [r7, #12]
 800f284:	f000 f814 	bl	800f2b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f288:	2204      	movs	r2, #4
 800f28a:	4908      	ldr	r1, [pc, #32]	@ (800f2ac <Get_SerialNum+0x54>)
 800f28c:	68b8      	ldr	r0, [r7, #8]
 800f28e:	f000 f80f 	bl	800f2b0 <IntToUnicode>
  }
}
 800f292:	bf00      	nop
 800f294:	3710      	adds	r7, #16
 800f296:	46bd      	mov	sp, r7
 800f298:	bd80      	pop	{r7, pc}
 800f29a:	bf00      	nop
 800f29c:	1fff7a10 	.word	0x1fff7a10
 800f2a0:	1fff7a14 	.word	0x1fff7a14
 800f2a4:	1fff7a18 	.word	0x1fff7a18
 800f2a8:	20000122 	.word	0x20000122
 800f2ac:	20000132 	.word	0x20000132

0800f2b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b087      	sub	sp, #28
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	4613      	mov	r3, r2
 800f2bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f2be:	2300      	movs	r3, #0
 800f2c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	75fb      	strb	r3, [r7, #23]
 800f2c6:	e027      	b.n	800f318 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	0f1b      	lsrs	r3, r3, #28
 800f2cc:	2b09      	cmp	r3, #9
 800f2ce:	d80b      	bhi.n	800f2e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	0f1b      	lsrs	r3, r3, #28
 800f2d4:	b2da      	uxtb	r2, r3
 800f2d6:	7dfb      	ldrb	r3, [r7, #23]
 800f2d8:	005b      	lsls	r3, r3, #1
 800f2da:	4619      	mov	r1, r3
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	440b      	add	r3, r1
 800f2e0:	3230      	adds	r2, #48	@ 0x30
 800f2e2:	b2d2      	uxtb	r2, r2
 800f2e4:	701a      	strb	r2, [r3, #0]
 800f2e6:	e00a      	b.n	800f2fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	0f1b      	lsrs	r3, r3, #28
 800f2ec:	b2da      	uxtb	r2, r3
 800f2ee:	7dfb      	ldrb	r3, [r7, #23]
 800f2f0:	005b      	lsls	r3, r3, #1
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	68bb      	ldr	r3, [r7, #8]
 800f2f6:	440b      	add	r3, r1
 800f2f8:	3237      	adds	r2, #55	@ 0x37
 800f2fa:	b2d2      	uxtb	r2, r2
 800f2fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	011b      	lsls	r3, r3, #4
 800f302:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f304:	7dfb      	ldrb	r3, [r7, #23]
 800f306:	005b      	lsls	r3, r3, #1
 800f308:	3301      	adds	r3, #1
 800f30a:	68ba      	ldr	r2, [r7, #8]
 800f30c:	4413      	add	r3, r2
 800f30e:	2200      	movs	r2, #0
 800f310:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f312:	7dfb      	ldrb	r3, [r7, #23]
 800f314:	3301      	adds	r3, #1
 800f316:	75fb      	strb	r3, [r7, #23]
 800f318:	7dfa      	ldrb	r2, [r7, #23]
 800f31a:	79fb      	ldrb	r3, [r7, #7]
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d3d3      	bcc.n	800f2c8 <IntToUnicode+0x18>
  }
}
 800f320:	bf00      	nop
 800f322:	bf00      	nop
 800f324:	371c      	adds	r7, #28
 800f326:	46bd      	mov	sp, r7
 800f328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32c:	4770      	bx	lr
	...

0800f330 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b08a      	sub	sp, #40	@ 0x28
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f338:	f107 0314 	add.w	r3, r7, #20
 800f33c:	2200      	movs	r2, #0
 800f33e:	601a      	str	r2, [r3, #0]
 800f340:	605a      	str	r2, [r3, #4]
 800f342:	609a      	str	r2, [r3, #8]
 800f344:	60da      	str	r2, [r3, #12]
 800f346:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f350:	d13a      	bne.n	800f3c8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f352:	2300      	movs	r3, #0
 800f354:	613b      	str	r3, [r7, #16]
 800f356:	4b1e      	ldr	r3, [pc, #120]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f35a:	4a1d      	ldr	r2, [pc, #116]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f35c:	f043 0301 	orr.w	r3, r3, #1
 800f360:	6313      	str	r3, [r2, #48]	@ 0x30
 800f362:	4b1b      	ldr	r3, [pc, #108]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f366:	f003 0301 	and.w	r3, r3, #1
 800f36a:	613b      	str	r3, [r7, #16]
 800f36c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f36e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f374:	2302      	movs	r3, #2
 800f376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f378:	2300      	movs	r3, #0
 800f37a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f37c:	2303      	movs	r3, #3
 800f37e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f380:	230a      	movs	r3, #10
 800f382:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f384:	f107 0314 	add.w	r3, r7, #20
 800f388:	4619      	mov	r1, r3
 800f38a:	4812      	ldr	r0, [pc, #72]	@ (800f3d4 <HAL_PCD_MspInit+0xa4>)
 800f38c:	f7f6 f89a 	bl	80054c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f390:	4b0f      	ldr	r3, [pc, #60]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f394:	4a0e      	ldr	r2, [pc, #56]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f39a:	6353      	str	r3, [r2, #52]	@ 0x34
 800f39c:	2300      	movs	r3, #0
 800f39e:	60fb      	str	r3, [r7, #12]
 800f3a0:	4b0b      	ldr	r3, [pc, #44]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f3a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3a4:	4a0a      	ldr	r2, [pc, #40]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f3a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f3aa:	6453      	str	r3, [r2, #68]	@ 0x44
 800f3ac:	4b08      	ldr	r3, [pc, #32]	@ (800f3d0 <HAL_PCD_MspInit+0xa0>)
 800f3ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f3b4:	60fb      	str	r3, [r7, #12]
 800f3b6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	2100      	movs	r1, #0
 800f3bc:	2043      	movs	r0, #67	@ 0x43
 800f3be:	f7f5 fcb8 	bl	8004d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f3c2:	2043      	movs	r0, #67	@ 0x43
 800f3c4:	f7f5 fcd1 	bl	8004d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f3c8:	bf00      	nop
 800f3ca:	3728      	adds	r7, #40	@ 0x28
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}
 800f3d0:	40023800 	.word	0x40023800
 800f3d4:	40020000 	.word	0x40020000

0800f3d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b082      	sub	sp, #8
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f3ec:	4619      	mov	r1, r3
 800f3ee:	4610      	mov	r0, r2
 800f3f0:	f7fc f9c7 	bl	800b782 <USBD_LL_SetupStage>
}
 800f3f4:	bf00      	nop
 800f3f6:	3708      	adds	r7, #8
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	bd80      	pop	{r7, pc}

0800f3fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b082      	sub	sp, #8
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
 800f404:	460b      	mov	r3, r1
 800f406:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f40e:	78fa      	ldrb	r2, [r7, #3]
 800f410:	6879      	ldr	r1, [r7, #4]
 800f412:	4613      	mov	r3, r2
 800f414:	00db      	lsls	r3, r3, #3
 800f416:	4413      	add	r3, r2
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	440b      	add	r3, r1
 800f41c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f420:	681a      	ldr	r2, [r3, #0]
 800f422:	78fb      	ldrb	r3, [r7, #3]
 800f424:	4619      	mov	r1, r3
 800f426:	f7fc fa01 	bl	800b82c <USBD_LL_DataOutStage>
}
 800f42a:	bf00      	nop
 800f42c:	3708      	adds	r7, #8
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}

0800f432 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f432:	b580      	push	{r7, lr}
 800f434:	b082      	sub	sp, #8
 800f436:	af00      	add	r7, sp, #0
 800f438:	6078      	str	r0, [r7, #4]
 800f43a:	460b      	mov	r3, r1
 800f43c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f444:	78fa      	ldrb	r2, [r7, #3]
 800f446:	6879      	ldr	r1, [r7, #4]
 800f448:	4613      	mov	r3, r2
 800f44a:	00db      	lsls	r3, r3, #3
 800f44c:	4413      	add	r3, r2
 800f44e:	009b      	lsls	r3, r3, #2
 800f450:	440b      	add	r3, r1
 800f452:	3320      	adds	r3, #32
 800f454:	681a      	ldr	r2, [r3, #0]
 800f456:	78fb      	ldrb	r3, [r7, #3]
 800f458:	4619      	mov	r1, r3
 800f45a:	f7fc fa9a 	bl	800b992 <USBD_LL_DataInStage>
}
 800f45e:	bf00      	nop
 800f460:	3708      	adds	r7, #8
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}

0800f466 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f466:	b580      	push	{r7, lr}
 800f468:	b082      	sub	sp, #8
 800f46a:	af00      	add	r7, sp, #0
 800f46c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f474:	4618      	mov	r0, r3
 800f476:	f7fc fbd4 	bl	800bc22 <USBD_LL_SOF>
}
 800f47a:	bf00      	nop
 800f47c:	3708      	adds	r7, #8
 800f47e:	46bd      	mov	sp, r7
 800f480:	bd80      	pop	{r7, pc}

0800f482 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f482:	b580      	push	{r7, lr}
 800f484:	b084      	sub	sp, #16
 800f486:	af00      	add	r7, sp, #0
 800f488:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f48a:	2301      	movs	r3, #1
 800f48c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	79db      	ldrb	r3, [r3, #7]
 800f492:	2b02      	cmp	r3, #2
 800f494:	d001      	beq.n	800f49a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f496:	f7f2 f9c5 	bl	8001824 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4a0:	7bfa      	ldrb	r2, [r7, #15]
 800f4a2:	4611      	mov	r1, r2
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	f7fc fb78 	bl	800bb9a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f7fc fb20 	bl	800baf6 <USBD_LL_Reset>
}
 800f4b6:	bf00      	nop
 800f4b8:	3710      	adds	r7, #16
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
	...

0800f4c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b082      	sub	sp, #8
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7fc fb73 	bl	800bbba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	687a      	ldr	r2, [r7, #4]
 800f4e0:	6812      	ldr	r2, [r2, #0]
 800f4e2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f4e6:	f043 0301 	orr.w	r3, r3, #1
 800f4ea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	7adb      	ldrb	r3, [r3, #11]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d005      	beq.n	800f500 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f4f4:	4b04      	ldr	r3, [pc, #16]	@ (800f508 <HAL_PCD_SuspendCallback+0x48>)
 800f4f6:	691b      	ldr	r3, [r3, #16]
 800f4f8:	4a03      	ldr	r2, [pc, #12]	@ (800f508 <HAL_PCD_SuspendCallback+0x48>)
 800f4fa:	f043 0306 	orr.w	r3, r3, #6
 800f4fe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f500:	bf00      	nop
 800f502:	3708      	adds	r7, #8
 800f504:	46bd      	mov	sp, r7
 800f506:	bd80      	pop	{r7, pc}
 800f508:	e000ed00 	.word	0xe000ed00

0800f50c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b082      	sub	sp, #8
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7fc fb69 	bl	800bbf2 <USBD_LL_Resume>
}
 800f520:	bf00      	nop
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}

0800f528 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b082      	sub	sp, #8
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	6078      	str	r0, [r7, #4]
 800f530:	460b      	mov	r3, r1
 800f532:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f53a:	78fa      	ldrb	r2, [r7, #3]
 800f53c:	4611      	mov	r1, r2
 800f53e:	4618      	mov	r0, r3
 800f540:	f7fc fbc1 	bl	800bcc6 <USBD_LL_IsoOUTIncomplete>
}
 800f544:	bf00      	nop
 800f546:	3708      	adds	r7, #8
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}

0800f54c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b082      	sub	sp, #8
 800f550:	af00      	add	r7, sp, #0
 800f552:	6078      	str	r0, [r7, #4]
 800f554:	460b      	mov	r3, r1
 800f556:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f55e:	78fa      	ldrb	r2, [r7, #3]
 800f560:	4611      	mov	r1, r2
 800f562:	4618      	mov	r0, r3
 800f564:	f7fc fb7d 	bl	800bc62 <USBD_LL_IsoINIncomplete>
}
 800f568:	bf00      	nop
 800f56a:	3708      	adds	r7, #8
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bd80      	pop	{r7, pc}

0800f570 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b082      	sub	sp, #8
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f57e:	4618      	mov	r0, r3
 800f580:	f7fc fbd3 	bl	800bd2a <USBD_LL_DevConnected>
}
 800f584:	bf00      	nop
 800f586:	3708      	adds	r7, #8
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b082      	sub	sp, #8
 800f590:	af00      	add	r7, sp, #0
 800f592:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f59a:	4618      	mov	r0, r3
 800f59c:	f7fc fbd0 	bl	800bd40 <USBD_LL_DevDisconnected>
}
 800f5a0:	bf00      	nop
 800f5a2:	3708      	adds	r7, #8
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bd80      	pop	{r7, pc}

0800f5a8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b082      	sub	sp, #8
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d13c      	bne.n	800f632 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f5b8:	4a20      	ldr	r2, [pc, #128]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	4a1e      	ldr	r2, [pc, #120]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5c4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f5c8:	4b1c      	ldr	r3, [pc, #112]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f5ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f5d0:	4b1a      	ldr	r3, [pc, #104]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5d2:	2204      	movs	r2, #4
 800f5d4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f5d6:	4b19      	ldr	r3, [pc, #100]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5d8:	2202      	movs	r2, #2
 800f5da:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f5dc:	4b17      	ldr	r3, [pc, #92]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5de:	2200      	movs	r2, #0
 800f5e0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f5e2:	4b16      	ldr	r3, [pc, #88]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5e4:	2202      	movs	r2, #2
 800f5e6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f5e8:	4b14      	ldr	r3, [pc, #80]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f5ee:	4b13      	ldr	r3, [pc, #76]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f5f4:	4b11      	ldr	r3, [pc, #68]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f5fa:	4b10      	ldr	r3, [pc, #64]	@ (800f63c <USBD_LL_Init+0x94>)
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f600:	4b0e      	ldr	r3, [pc, #56]	@ (800f63c <USBD_LL_Init+0x94>)
 800f602:	2200      	movs	r2, #0
 800f604:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f606:	480d      	ldr	r0, [pc, #52]	@ (800f63c <USBD_LL_Init+0x94>)
 800f608:	f7f6 f912 	bl	8005830 <HAL_PCD_Init>
 800f60c:	4603      	mov	r3, r0
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d001      	beq.n	800f616 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f612:	f7f2 f907 	bl	8001824 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f616:	2180      	movs	r1, #128	@ 0x80
 800f618:	4808      	ldr	r0, [pc, #32]	@ (800f63c <USBD_LL_Init+0x94>)
 800f61a:	f7f7 fb3e 	bl	8006c9a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f61e:	2240      	movs	r2, #64	@ 0x40
 800f620:	2100      	movs	r1, #0
 800f622:	4806      	ldr	r0, [pc, #24]	@ (800f63c <USBD_LL_Init+0x94>)
 800f624:	f7f7 faf2 	bl	8006c0c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f628:	2280      	movs	r2, #128	@ 0x80
 800f62a:	2101      	movs	r1, #1
 800f62c:	4803      	ldr	r0, [pc, #12]	@ (800f63c <USBD_LL_Init+0x94>)
 800f62e:	f7f7 faed 	bl	8006c0c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f632:	2300      	movs	r3, #0
}
 800f634:	4618      	mov	r0, r3
 800f636:	3708      	adds	r7, #8
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}
 800f63c:	20001138 	.word	0x20001138

0800f640 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b084      	sub	sp, #16
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f648:	2300      	movs	r3, #0
 800f64a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f64c:	2300      	movs	r3, #0
 800f64e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f656:	4618      	mov	r0, r3
 800f658:	f7f6 f9f9 	bl	8005a4e <HAL_PCD_Start>
 800f65c:	4603      	mov	r3, r0
 800f65e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f660:	7bfb      	ldrb	r3, [r7, #15]
 800f662:	4618      	mov	r0, r3
 800f664:	f000 f942 	bl	800f8ec <USBD_Get_USB_Status>
 800f668:	4603      	mov	r3, r0
 800f66a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f66c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f66e:	4618      	mov	r0, r3
 800f670:	3710      	adds	r7, #16
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}

0800f676 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f676:	b580      	push	{r7, lr}
 800f678:	b084      	sub	sp, #16
 800f67a:	af00      	add	r7, sp, #0
 800f67c:	6078      	str	r0, [r7, #4]
 800f67e:	4608      	mov	r0, r1
 800f680:	4611      	mov	r1, r2
 800f682:	461a      	mov	r2, r3
 800f684:	4603      	mov	r3, r0
 800f686:	70fb      	strb	r3, [r7, #3]
 800f688:	460b      	mov	r3, r1
 800f68a:	70bb      	strb	r3, [r7, #2]
 800f68c:	4613      	mov	r3, r2
 800f68e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f690:	2300      	movs	r3, #0
 800f692:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f694:	2300      	movs	r3, #0
 800f696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f69e:	78bb      	ldrb	r3, [r7, #2]
 800f6a0:	883a      	ldrh	r2, [r7, #0]
 800f6a2:	78f9      	ldrb	r1, [r7, #3]
 800f6a4:	f7f6 fecd 	bl	8006442 <HAL_PCD_EP_Open>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6ac:	7bfb      	ldrb	r3, [r7, #15]
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f000 f91c 	bl	800f8ec <USBD_Get_USB_Status>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3710      	adds	r7, #16
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}

0800f6c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f6c2:	b580      	push	{r7, lr}
 800f6c4:	b084      	sub	sp, #16
 800f6c6:	af00      	add	r7, sp, #0
 800f6c8:	6078      	str	r0, [r7, #4]
 800f6ca:	460b      	mov	r3, r1
 800f6cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f6dc:	78fa      	ldrb	r2, [r7, #3]
 800f6de:	4611      	mov	r1, r2
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f7f6 ff18 	bl	8006516 <HAL_PCD_EP_Close>
 800f6e6:	4603      	mov	r3, r0
 800f6e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6ea:	7bfb      	ldrb	r3, [r7, #15]
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f000 f8fd 	bl	800f8ec <USBD_Get_USB_Status>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	3710      	adds	r7, #16
 800f6fc:	46bd      	mov	sp, r7
 800f6fe:	bd80      	pop	{r7, pc}

0800f700 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f700:	b580      	push	{r7, lr}
 800f702:	b084      	sub	sp, #16
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]
 800f708:	460b      	mov	r3, r1
 800f70a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f70c:	2300      	movs	r3, #0
 800f70e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f710:	2300      	movs	r3, #0
 800f712:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f71a:	78fa      	ldrb	r2, [r7, #3]
 800f71c:	4611      	mov	r1, r2
 800f71e:	4618      	mov	r0, r3
 800f720:	f7f6 ffd0 	bl	80066c4 <HAL_PCD_EP_SetStall>
 800f724:	4603      	mov	r3, r0
 800f726:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f728:	7bfb      	ldrb	r3, [r7, #15]
 800f72a:	4618      	mov	r0, r3
 800f72c:	f000 f8de 	bl	800f8ec <USBD_Get_USB_Status>
 800f730:	4603      	mov	r3, r0
 800f732:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f734:	7bbb      	ldrb	r3, [r7, #14]
}
 800f736:	4618      	mov	r0, r3
 800f738:	3710      	adds	r7, #16
 800f73a:	46bd      	mov	sp, r7
 800f73c:	bd80      	pop	{r7, pc}

0800f73e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f73e:	b580      	push	{r7, lr}
 800f740:	b084      	sub	sp, #16
 800f742:	af00      	add	r7, sp, #0
 800f744:	6078      	str	r0, [r7, #4]
 800f746:	460b      	mov	r3, r1
 800f748:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f74a:	2300      	movs	r3, #0
 800f74c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f74e:	2300      	movs	r3, #0
 800f750:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f758:	78fa      	ldrb	r2, [r7, #3]
 800f75a:	4611      	mov	r1, r2
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7f7 f814 	bl	800678a <HAL_PCD_EP_ClrStall>
 800f762:	4603      	mov	r3, r0
 800f764:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f766:	7bfb      	ldrb	r3, [r7, #15]
 800f768:	4618      	mov	r0, r3
 800f76a:	f000 f8bf 	bl	800f8ec <USBD_Get_USB_Status>
 800f76e:	4603      	mov	r3, r0
 800f770:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f772:	7bbb      	ldrb	r3, [r7, #14]
}
 800f774:	4618      	mov	r0, r3
 800f776:	3710      	adds	r7, #16
 800f778:	46bd      	mov	sp, r7
 800f77a:	bd80      	pop	{r7, pc}

0800f77c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b085      	sub	sp, #20
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
 800f784:	460b      	mov	r3, r1
 800f786:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f78e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f794:	2b00      	cmp	r3, #0
 800f796:	da0b      	bge.n	800f7b0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f798:	78fb      	ldrb	r3, [r7, #3]
 800f79a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f79e:	68f9      	ldr	r1, [r7, #12]
 800f7a0:	4613      	mov	r3, r2
 800f7a2:	00db      	lsls	r3, r3, #3
 800f7a4:	4413      	add	r3, r2
 800f7a6:	009b      	lsls	r3, r3, #2
 800f7a8:	440b      	add	r3, r1
 800f7aa:	3316      	adds	r3, #22
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	e00b      	b.n	800f7c8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f7b0:	78fb      	ldrb	r3, [r7, #3]
 800f7b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f7b6:	68f9      	ldr	r1, [r7, #12]
 800f7b8:	4613      	mov	r3, r2
 800f7ba:	00db      	lsls	r3, r3, #3
 800f7bc:	4413      	add	r3, r2
 800f7be:	009b      	lsls	r3, r3, #2
 800f7c0:	440b      	add	r3, r1
 800f7c2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f7c6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3714      	adds	r7, #20
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d2:	4770      	bx	lr

0800f7d4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b084      	sub	sp, #16
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	460b      	mov	r3, r1
 800f7de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f7ee:	78fa      	ldrb	r2, [r7, #3]
 800f7f0:	4611      	mov	r1, r2
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	f7f6 fe01 	bl	80063fa <HAL_PCD_SetAddress>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f7fc:	7bfb      	ldrb	r3, [r7, #15]
 800f7fe:	4618      	mov	r0, r3
 800f800:	f000 f874 	bl	800f8ec <USBD_Get_USB_Status>
 800f804:	4603      	mov	r3, r0
 800f806:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f808:	7bbb      	ldrb	r3, [r7, #14]
}
 800f80a:	4618      	mov	r0, r3
 800f80c:	3710      	adds	r7, #16
 800f80e:	46bd      	mov	sp, r7
 800f810:	bd80      	pop	{r7, pc}

0800f812 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f812:	b580      	push	{r7, lr}
 800f814:	b086      	sub	sp, #24
 800f816:	af00      	add	r7, sp, #0
 800f818:	60f8      	str	r0, [r7, #12]
 800f81a:	607a      	str	r2, [r7, #4]
 800f81c:	603b      	str	r3, [r7, #0]
 800f81e:	460b      	mov	r3, r1
 800f820:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f822:	2300      	movs	r3, #0
 800f824:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f826:	2300      	movs	r3, #0
 800f828:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f830:	7af9      	ldrb	r1, [r7, #11]
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	f7f6 ff0b 	bl	8006650 <HAL_PCD_EP_Transmit>
 800f83a:	4603      	mov	r3, r0
 800f83c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f83e:	7dfb      	ldrb	r3, [r7, #23]
 800f840:	4618      	mov	r0, r3
 800f842:	f000 f853 	bl	800f8ec <USBD_Get_USB_Status>
 800f846:	4603      	mov	r3, r0
 800f848:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f84a:	7dbb      	ldrb	r3, [r7, #22]
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	3718      	adds	r7, #24
 800f850:	46bd      	mov	sp, r7
 800f852:	bd80      	pop	{r7, pc}

0800f854 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b086      	sub	sp, #24
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	607a      	str	r2, [r7, #4]
 800f85e:	603b      	str	r3, [r7, #0]
 800f860:	460b      	mov	r3, r1
 800f862:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f864:	2300      	movs	r3, #0
 800f866:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f868:	2300      	movs	r3, #0
 800f86a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f872:	7af9      	ldrb	r1, [r7, #11]
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	687a      	ldr	r2, [r7, #4]
 800f878:	f7f6 fe97 	bl	80065aa <HAL_PCD_EP_Receive>
 800f87c:	4603      	mov	r3, r0
 800f87e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f880:	7dfb      	ldrb	r3, [r7, #23]
 800f882:	4618      	mov	r0, r3
 800f884:	f000 f832 	bl	800f8ec <USBD_Get_USB_Status>
 800f888:	4603      	mov	r3, r0
 800f88a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f88c:	7dbb      	ldrb	r3, [r7, #22]
}
 800f88e:	4618      	mov	r0, r3
 800f890:	3718      	adds	r7, #24
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}

0800f896 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f896:	b580      	push	{r7, lr}
 800f898:	b082      	sub	sp, #8
 800f89a:	af00      	add	r7, sp, #0
 800f89c:	6078      	str	r0, [r7, #4]
 800f89e:	460b      	mov	r3, r1
 800f8a0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f8a8:	78fa      	ldrb	r2, [r7, #3]
 800f8aa:	4611      	mov	r1, r2
 800f8ac:	4618      	mov	r0, r3
 800f8ae:	f7f6 feb7 	bl	8006620 <HAL_PCD_EP_GetRxCount>
 800f8b2:	4603      	mov	r3, r0
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3708      	adds	r7, #8
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}

0800f8bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b083      	sub	sp, #12
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f8c4:	4b03      	ldr	r3, [pc, #12]	@ (800f8d4 <USBD_static_malloc+0x18>)
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	370c      	adds	r7, #12
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d0:	4770      	bx	lr
 800f8d2:	bf00      	nop
 800f8d4:	2000161c 	.word	0x2000161c

0800f8d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f8d8:	b480      	push	{r7}
 800f8da:	b083      	sub	sp, #12
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]

}
 800f8e0:	bf00      	nop
 800f8e2:	370c      	adds	r7, #12
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ea:	4770      	bx	lr

0800f8ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b085      	sub	sp, #20
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f8fa:	79fb      	ldrb	r3, [r7, #7]
 800f8fc:	2b03      	cmp	r3, #3
 800f8fe:	d817      	bhi.n	800f930 <USBD_Get_USB_Status+0x44>
 800f900:	a201      	add	r2, pc, #4	@ (adr r2, 800f908 <USBD_Get_USB_Status+0x1c>)
 800f902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f906:	bf00      	nop
 800f908:	0800f919 	.word	0x0800f919
 800f90c:	0800f91f 	.word	0x0800f91f
 800f910:	0800f925 	.word	0x0800f925
 800f914:	0800f92b 	.word	0x0800f92b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f918:	2300      	movs	r3, #0
 800f91a:	73fb      	strb	r3, [r7, #15]
    break;
 800f91c:	e00b      	b.n	800f936 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f91e:	2303      	movs	r3, #3
 800f920:	73fb      	strb	r3, [r7, #15]
    break;
 800f922:	e008      	b.n	800f936 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f924:	2301      	movs	r3, #1
 800f926:	73fb      	strb	r3, [r7, #15]
    break;
 800f928:	e005      	b.n	800f936 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f92a:	2303      	movs	r3, #3
 800f92c:	73fb      	strb	r3, [r7, #15]
    break;
 800f92e:	e002      	b.n	800f936 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f930:	2303      	movs	r3, #3
 800f932:	73fb      	strb	r3, [r7, #15]
    break;
 800f934:	bf00      	nop
  }
  return usb_status;
 800f936:	7bfb      	ldrb	r3, [r7, #15]
}
 800f938:	4618      	mov	r0, r3
 800f93a:	3714      	adds	r7, #20
 800f93c:	46bd      	mov	sp, r7
 800f93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f942:	4770      	bx	lr

0800f944 <_ZdlPvj>:
 800f944:	f000 b811 	b.w	800f96a <_ZdlPv>

0800f948 <_Znwj>:
 800f948:	2801      	cmp	r0, #1
 800f94a:	bf38      	it	cc
 800f94c:	2001      	movcc	r0, #1
 800f94e:	b510      	push	{r4, lr}
 800f950:	4604      	mov	r4, r0
 800f952:	4620      	mov	r0, r4
 800f954:	f000 f836 	bl	800f9c4 <malloc>
 800f958:	b100      	cbz	r0, 800f95c <_Znwj+0x14>
 800f95a:	bd10      	pop	{r4, pc}
 800f95c:	f000 f808 	bl	800f970 <_ZSt15get_new_handlerv>
 800f960:	b908      	cbnz	r0, 800f966 <_Znwj+0x1e>
 800f962:	f000 f80d 	bl	800f980 <abort>
 800f966:	4780      	blx	r0
 800f968:	e7f3      	b.n	800f952 <_Znwj+0xa>

0800f96a <_ZdlPv>:
 800f96a:	f000 b833 	b.w	800f9d4 <free>
	...

0800f970 <_ZSt15get_new_handlerv>:
 800f970:	4b02      	ldr	r3, [pc, #8]	@ (800f97c <_ZSt15get_new_handlerv+0xc>)
 800f972:	6818      	ldr	r0, [r3, #0]
 800f974:	f3bf 8f5b 	dmb	ish
 800f978:	4770      	bx	lr
 800f97a:	bf00      	nop
 800f97c:	2000183c 	.word	0x2000183c

0800f980 <abort>:
 800f980:	b508      	push	{r3, lr}
 800f982:	2006      	movs	r0, #6
 800f984:	f000 f9b0 	bl	800fce8 <raise>
 800f988:	2001      	movs	r0, #1
 800f98a:	f7f2 fbd7 	bl	800213c <_exit>

0800f98e <__itoa>:
 800f98e:	1e93      	subs	r3, r2, #2
 800f990:	2b22      	cmp	r3, #34	@ 0x22
 800f992:	b510      	push	{r4, lr}
 800f994:	460c      	mov	r4, r1
 800f996:	d904      	bls.n	800f9a2 <__itoa+0x14>
 800f998:	2300      	movs	r3, #0
 800f99a:	700b      	strb	r3, [r1, #0]
 800f99c:	461c      	mov	r4, r3
 800f99e:	4620      	mov	r0, r4
 800f9a0:	bd10      	pop	{r4, pc}
 800f9a2:	2a0a      	cmp	r2, #10
 800f9a4:	d109      	bne.n	800f9ba <__itoa+0x2c>
 800f9a6:	2800      	cmp	r0, #0
 800f9a8:	da07      	bge.n	800f9ba <__itoa+0x2c>
 800f9aa:	232d      	movs	r3, #45	@ 0x2d
 800f9ac:	700b      	strb	r3, [r1, #0]
 800f9ae:	4240      	negs	r0, r0
 800f9b0:	2101      	movs	r1, #1
 800f9b2:	4421      	add	r1, r4
 800f9b4:	f000 f8c4 	bl	800fb40 <__utoa>
 800f9b8:	e7f1      	b.n	800f99e <__itoa+0x10>
 800f9ba:	2100      	movs	r1, #0
 800f9bc:	e7f9      	b.n	800f9b2 <__itoa+0x24>

0800f9be <itoa>:
 800f9be:	f7ff bfe6 	b.w	800f98e <__itoa>
	...

0800f9c4 <malloc>:
 800f9c4:	4b02      	ldr	r3, [pc, #8]	@ (800f9d0 <malloc+0xc>)
 800f9c6:	4601      	mov	r1, r0
 800f9c8:	6818      	ldr	r0, [r3, #0]
 800f9ca:	f000 b82d 	b.w	800fa28 <_malloc_r>
 800f9ce:	bf00      	nop
 800f9d0:	2000013c 	.word	0x2000013c

0800f9d4 <free>:
 800f9d4:	4b02      	ldr	r3, [pc, #8]	@ (800f9e0 <free+0xc>)
 800f9d6:	4601      	mov	r1, r0
 800f9d8:	6818      	ldr	r0, [r3, #0]
 800f9da:	f000 b9eb 	b.w	800fdb4 <_free_r>
 800f9de:	bf00      	nop
 800f9e0:	2000013c 	.word	0x2000013c

0800f9e4 <sbrk_aligned>:
 800f9e4:	b570      	push	{r4, r5, r6, lr}
 800f9e6:	4e0f      	ldr	r6, [pc, #60]	@ (800fa24 <sbrk_aligned+0x40>)
 800f9e8:	460c      	mov	r4, r1
 800f9ea:	6831      	ldr	r1, [r6, #0]
 800f9ec:	4605      	mov	r5, r0
 800f9ee:	b911      	cbnz	r1, 800f9f6 <sbrk_aligned+0x12>
 800f9f0:	f000 f996 	bl	800fd20 <_sbrk_r>
 800f9f4:	6030      	str	r0, [r6, #0]
 800f9f6:	4621      	mov	r1, r4
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	f000 f991 	bl	800fd20 <_sbrk_r>
 800f9fe:	1c43      	adds	r3, r0, #1
 800fa00:	d103      	bne.n	800fa0a <sbrk_aligned+0x26>
 800fa02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800fa06:	4620      	mov	r0, r4
 800fa08:	bd70      	pop	{r4, r5, r6, pc}
 800fa0a:	1cc4      	adds	r4, r0, #3
 800fa0c:	f024 0403 	bic.w	r4, r4, #3
 800fa10:	42a0      	cmp	r0, r4
 800fa12:	d0f8      	beq.n	800fa06 <sbrk_aligned+0x22>
 800fa14:	1a21      	subs	r1, r4, r0
 800fa16:	4628      	mov	r0, r5
 800fa18:	f000 f982 	bl	800fd20 <_sbrk_r>
 800fa1c:	3001      	adds	r0, #1
 800fa1e:	d1f2      	bne.n	800fa06 <sbrk_aligned+0x22>
 800fa20:	e7ef      	b.n	800fa02 <sbrk_aligned+0x1e>
 800fa22:	bf00      	nop
 800fa24:	20001840 	.word	0x20001840

0800fa28 <_malloc_r>:
 800fa28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa2c:	1ccd      	adds	r5, r1, #3
 800fa2e:	f025 0503 	bic.w	r5, r5, #3
 800fa32:	3508      	adds	r5, #8
 800fa34:	2d0c      	cmp	r5, #12
 800fa36:	bf38      	it	cc
 800fa38:	250c      	movcc	r5, #12
 800fa3a:	2d00      	cmp	r5, #0
 800fa3c:	4606      	mov	r6, r0
 800fa3e:	db01      	blt.n	800fa44 <_malloc_r+0x1c>
 800fa40:	42a9      	cmp	r1, r5
 800fa42:	d904      	bls.n	800fa4e <_malloc_r+0x26>
 800fa44:	230c      	movs	r3, #12
 800fa46:	6033      	str	r3, [r6, #0]
 800fa48:	2000      	movs	r0, #0
 800fa4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fb24 <_malloc_r+0xfc>
 800fa52:	f000 f869 	bl	800fb28 <__malloc_lock>
 800fa56:	f8d8 3000 	ldr.w	r3, [r8]
 800fa5a:	461c      	mov	r4, r3
 800fa5c:	bb44      	cbnz	r4, 800fab0 <_malloc_r+0x88>
 800fa5e:	4629      	mov	r1, r5
 800fa60:	4630      	mov	r0, r6
 800fa62:	f7ff ffbf 	bl	800f9e4 <sbrk_aligned>
 800fa66:	1c43      	adds	r3, r0, #1
 800fa68:	4604      	mov	r4, r0
 800fa6a:	d158      	bne.n	800fb1e <_malloc_r+0xf6>
 800fa6c:	f8d8 4000 	ldr.w	r4, [r8]
 800fa70:	4627      	mov	r7, r4
 800fa72:	2f00      	cmp	r7, #0
 800fa74:	d143      	bne.n	800fafe <_malloc_r+0xd6>
 800fa76:	2c00      	cmp	r4, #0
 800fa78:	d04b      	beq.n	800fb12 <_malloc_r+0xea>
 800fa7a:	6823      	ldr	r3, [r4, #0]
 800fa7c:	4639      	mov	r1, r7
 800fa7e:	4630      	mov	r0, r6
 800fa80:	eb04 0903 	add.w	r9, r4, r3
 800fa84:	f000 f94c 	bl	800fd20 <_sbrk_r>
 800fa88:	4581      	cmp	r9, r0
 800fa8a:	d142      	bne.n	800fb12 <_malloc_r+0xea>
 800fa8c:	6821      	ldr	r1, [r4, #0]
 800fa8e:	1a6d      	subs	r5, r5, r1
 800fa90:	4629      	mov	r1, r5
 800fa92:	4630      	mov	r0, r6
 800fa94:	f7ff ffa6 	bl	800f9e4 <sbrk_aligned>
 800fa98:	3001      	adds	r0, #1
 800fa9a:	d03a      	beq.n	800fb12 <_malloc_r+0xea>
 800fa9c:	6823      	ldr	r3, [r4, #0]
 800fa9e:	442b      	add	r3, r5
 800faa0:	6023      	str	r3, [r4, #0]
 800faa2:	f8d8 3000 	ldr.w	r3, [r8]
 800faa6:	685a      	ldr	r2, [r3, #4]
 800faa8:	bb62      	cbnz	r2, 800fb04 <_malloc_r+0xdc>
 800faaa:	f8c8 7000 	str.w	r7, [r8]
 800faae:	e00f      	b.n	800fad0 <_malloc_r+0xa8>
 800fab0:	6822      	ldr	r2, [r4, #0]
 800fab2:	1b52      	subs	r2, r2, r5
 800fab4:	d420      	bmi.n	800faf8 <_malloc_r+0xd0>
 800fab6:	2a0b      	cmp	r2, #11
 800fab8:	d917      	bls.n	800faea <_malloc_r+0xc2>
 800faba:	1961      	adds	r1, r4, r5
 800fabc:	42a3      	cmp	r3, r4
 800fabe:	6025      	str	r5, [r4, #0]
 800fac0:	bf18      	it	ne
 800fac2:	6059      	strne	r1, [r3, #4]
 800fac4:	6863      	ldr	r3, [r4, #4]
 800fac6:	bf08      	it	eq
 800fac8:	f8c8 1000 	streq.w	r1, [r8]
 800facc:	5162      	str	r2, [r4, r5]
 800face:	604b      	str	r3, [r1, #4]
 800fad0:	4630      	mov	r0, r6
 800fad2:	f000 f82f 	bl	800fb34 <__malloc_unlock>
 800fad6:	f104 000b 	add.w	r0, r4, #11
 800fada:	1d23      	adds	r3, r4, #4
 800fadc:	f020 0007 	bic.w	r0, r0, #7
 800fae0:	1ac2      	subs	r2, r0, r3
 800fae2:	bf1c      	itt	ne
 800fae4:	1a1b      	subne	r3, r3, r0
 800fae6:	50a3      	strne	r3, [r4, r2]
 800fae8:	e7af      	b.n	800fa4a <_malloc_r+0x22>
 800faea:	6862      	ldr	r2, [r4, #4]
 800faec:	42a3      	cmp	r3, r4
 800faee:	bf0c      	ite	eq
 800faf0:	f8c8 2000 	streq.w	r2, [r8]
 800faf4:	605a      	strne	r2, [r3, #4]
 800faf6:	e7eb      	b.n	800fad0 <_malloc_r+0xa8>
 800faf8:	4623      	mov	r3, r4
 800fafa:	6864      	ldr	r4, [r4, #4]
 800fafc:	e7ae      	b.n	800fa5c <_malloc_r+0x34>
 800fafe:	463c      	mov	r4, r7
 800fb00:	687f      	ldr	r7, [r7, #4]
 800fb02:	e7b6      	b.n	800fa72 <_malloc_r+0x4a>
 800fb04:	461a      	mov	r2, r3
 800fb06:	685b      	ldr	r3, [r3, #4]
 800fb08:	42a3      	cmp	r3, r4
 800fb0a:	d1fb      	bne.n	800fb04 <_malloc_r+0xdc>
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	6053      	str	r3, [r2, #4]
 800fb10:	e7de      	b.n	800fad0 <_malloc_r+0xa8>
 800fb12:	230c      	movs	r3, #12
 800fb14:	6033      	str	r3, [r6, #0]
 800fb16:	4630      	mov	r0, r6
 800fb18:	f000 f80c 	bl	800fb34 <__malloc_unlock>
 800fb1c:	e794      	b.n	800fa48 <_malloc_r+0x20>
 800fb1e:	6005      	str	r5, [r0, #0]
 800fb20:	e7d6      	b.n	800fad0 <_malloc_r+0xa8>
 800fb22:	bf00      	nop
 800fb24:	20001844 	.word	0x20001844

0800fb28 <__malloc_lock>:
 800fb28:	4801      	ldr	r0, [pc, #4]	@ (800fb30 <__malloc_lock+0x8>)
 800fb2a:	f000 b933 	b.w	800fd94 <__retarget_lock_acquire_recursive>
 800fb2e:	bf00      	nop
 800fb30:	20001984 	.word	0x20001984

0800fb34 <__malloc_unlock>:
 800fb34:	4801      	ldr	r0, [pc, #4]	@ (800fb3c <__malloc_unlock+0x8>)
 800fb36:	f000 b92e 	b.w	800fd96 <__retarget_lock_release_recursive>
 800fb3a:	bf00      	nop
 800fb3c:	20001984 	.word	0x20001984

0800fb40 <__utoa>:
 800fb40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb42:	4c1f      	ldr	r4, [pc, #124]	@ (800fbc0 <__utoa+0x80>)
 800fb44:	b08b      	sub	sp, #44	@ 0x2c
 800fb46:	4605      	mov	r5, r0
 800fb48:	460b      	mov	r3, r1
 800fb4a:	466e      	mov	r6, sp
 800fb4c:	f104 0c20 	add.w	ip, r4, #32
 800fb50:	6820      	ldr	r0, [r4, #0]
 800fb52:	6861      	ldr	r1, [r4, #4]
 800fb54:	4637      	mov	r7, r6
 800fb56:	c703      	stmia	r7!, {r0, r1}
 800fb58:	3408      	adds	r4, #8
 800fb5a:	4564      	cmp	r4, ip
 800fb5c:	463e      	mov	r6, r7
 800fb5e:	d1f7      	bne.n	800fb50 <__utoa+0x10>
 800fb60:	7921      	ldrb	r1, [r4, #4]
 800fb62:	7139      	strb	r1, [r7, #4]
 800fb64:	1e91      	subs	r1, r2, #2
 800fb66:	6820      	ldr	r0, [r4, #0]
 800fb68:	6038      	str	r0, [r7, #0]
 800fb6a:	2922      	cmp	r1, #34	@ 0x22
 800fb6c:	f04f 0100 	mov.w	r1, #0
 800fb70:	d904      	bls.n	800fb7c <__utoa+0x3c>
 800fb72:	7019      	strb	r1, [r3, #0]
 800fb74:	460b      	mov	r3, r1
 800fb76:	4618      	mov	r0, r3
 800fb78:	b00b      	add	sp, #44	@ 0x2c
 800fb7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb7c:	1e58      	subs	r0, r3, #1
 800fb7e:	4684      	mov	ip, r0
 800fb80:	fbb5 f7f2 	udiv	r7, r5, r2
 800fb84:	fb02 5617 	mls	r6, r2, r7, r5
 800fb88:	3628      	adds	r6, #40	@ 0x28
 800fb8a:	446e      	add	r6, sp
 800fb8c:	460c      	mov	r4, r1
 800fb8e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800fb92:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800fb96:	462e      	mov	r6, r5
 800fb98:	42b2      	cmp	r2, r6
 800fb9a:	f101 0101 	add.w	r1, r1, #1
 800fb9e:	463d      	mov	r5, r7
 800fba0:	d9ee      	bls.n	800fb80 <__utoa+0x40>
 800fba2:	2200      	movs	r2, #0
 800fba4:	545a      	strb	r2, [r3, r1]
 800fba6:	1919      	adds	r1, r3, r4
 800fba8:	1aa5      	subs	r5, r4, r2
 800fbaa:	42aa      	cmp	r2, r5
 800fbac:	dae3      	bge.n	800fb76 <__utoa+0x36>
 800fbae:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800fbb2:	780e      	ldrb	r6, [r1, #0]
 800fbb4:	7006      	strb	r6, [r0, #0]
 800fbb6:	3201      	adds	r2, #1
 800fbb8:	f801 5901 	strb.w	r5, [r1], #-1
 800fbbc:	e7f4      	b.n	800fba8 <__utoa+0x68>
 800fbbe:	bf00      	nop
 800fbc0:	080181d8 	.word	0x080181d8

0800fbc4 <_vsniprintf_r>:
 800fbc4:	b530      	push	{r4, r5, lr}
 800fbc6:	4614      	mov	r4, r2
 800fbc8:	2c00      	cmp	r4, #0
 800fbca:	b09b      	sub	sp, #108	@ 0x6c
 800fbcc:	4605      	mov	r5, r0
 800fbce:	461a      	mov	r2, r3
 800fbd0:	da05      	bge.n	800fbde <_vsniprintf_r+0x1a>
 800fbd2:	238b      	movs	r3, #139	@ 0x8b
 800fbd4:	6003      	str	r3, [r0, #0]
 800fbd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fbda:	b01b      	add	sp, #108	@ 0x6c
 800fbdc:	bd30      	pop	{r4, r5, pc}
 800fbde:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fbe2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fbe6:	f04f 0300 	mov.w	r3, #0
 800fbea:	9319      	str	r3, [sp, #100]	@ 0x64
 800fbec:	bf14      	ite	ne
 800fbee:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800fbf2:	4623      	moveq	r3, r4
 800fbf4:	9302      	str	r3, [sp, #8]
 800fbf6:	9305      	str	r3, [sp, #20]
 800fbf8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fbfc:	9100      	str	r1, [sp, #0]
 800fbfe:	9104      	str	r1, [sp, #16]
 800fc00:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fc04:	4669      	mov	r1, sp
 800fc06:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fc08:	f000 f97a 	bl	800ff00 <_svfiprintf_r>
 800fc0c:	1c43      	adds	r3, r0, #1
 800fc0e:	bfbc      	itt	lt
 800fc10:	238b      	movlt	r3, #139	@ 0x8b
 800fc12:	602b      	strlt	r3, [r5, #0]
 800fc14:	2c00      	cmp	r4, #0
 800fc16:	d0e0      	beq.n	800fbda <_vsniprintf_r+0x16>
 800fc18:	9b00      	ldr	r3, [sp, #0]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	701a      	strb	r2, [r3, #0]
 800fc1e:	e7dc      	b.n	800fbda <_vsniprintf_r+0x16>

0800fc20 <vsniprintf>:
 800fc20:	b507      	push	{r0, r1, r2, lr}
 800fc22:	9300      	str	r3, [sp, #0]
 800fc24:	4613      	mov	r3, r2
 800fc26:	460a      	mov	r2, r1
 800fc28:	4601      	mov	r1, r0
 800fc2a:	4803      	ldr	r0, [pc, #12]	@ (800fc38 <vsniprintf+0x18>)
 800fc2c:	6800      	ldr	r0, [r0, #0]
 800fc2e:	f7ff ffc9 	bl	800fbc4 <_vsniprintf_r>
 800fc32:	b003      	add	sp, #12
 800fc34:	f85d fb04 	ldr.w	pc, [sp], #4
 800fc38:	2000013c 	.word	0x2000013c

0800fc3c <memset>:
 800fc3c:	4402      	add	r2, r0
 800fc3e:	4603      	mov	r3, r0
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d100      	bne.n	800fc46 <memset+0xa>
 800fc44:	4770      	bx	lr
 800fc46:	f803 1b01 	strb.w	r1, [r3], #1
 800fc4a:	e7f9      	b.n	800fc40 <memset+0x4>

0800fc4c <strncat>:
 800fc4c:	b530      	push	{r4, r5, lr}
 800fc4e:	4604      	mov	r4, r0
 800fc50:	7825      	ldrb	r5, [r4, #0]
 800fc52:	4623      	mov	r3, r4
 800fc54:	3401      	adds	r4, #1
 800fc56:	2d00      	cmp	r5, #0
 800fc58:	d1fa      	bne.n	800fc50 <strncat+0x4>
 800fc5a:	3a01      	subs	r2, #1
 800fc5c:	d304      	bcc.n	800fc68 <strncat+0x1c>
 800fc5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc62:	f803 4b01 	strb.w	r4, [r3], #1
 800fc66:	b904      	cbnz	r4, 800fc6a <strncat+0x1e>
 800fc68:	bd30      	pop	{r4, r5, pc}
 800fc6a:	2a00      	cmp	r2, #0
 800fc6c:	d1f5      	bne.n	800fc5a <strncat+0xe>
 800fc6e:	701a      	strb	r2, [r3, #0]
 800fc70:	e7f3      	b.n	800fc5a <strncat+0xe>

0800fc72 <strncpy>:
 800fc72:	b510      	push	{r4, lr}
 800fc74:	3901      	subs	r1, #1
 800fc76:	4603      	mov	r3, r0
 800fc78:	b132      	cbz	r2, 800fc88 <strncpy+0x16>
 800fc7a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fc7e:	f803 4b01 	strb.w	r4, [r3], #1
 800fc82:	3a01      	subs	r2, #1
 800fc84:	2c00      	cmp	r4, #0
 800fc86:	d1f7      	bne.n	800fc78 <strncpy+0x6>
 800fc88:	441a      	add	r2, r3
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d100      	bne.n	800fc92 <strncpy+0x20>
 800fc90:	bd10      	pop	{r4, pc}
 800fc92:	f803 1b01 	strb.w	r1, [r3], #1
 800fc96:	e7f9      	b.n	800fc8c <strncpy+0x1a>

0800fc98 <_raise_r>:
 800fc98:	291f      	cmp	r1, #31
 800fc9a:	b538      	push	{r3, r4, r5, lr}
 800fc9c:	4605      	mov	r5, r0
 800fc9e:	460c      	mov	r4, r1
 800fca0:	d904      	bls.n	800fcac <_raise_r+0x14>
 800fca2:	2316      	movs	r3, #22
 800fca4:	6003      	str	r3, [r0, #0]
 800fca6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcaa:	bd38      	pop	{r3, r4, r5, pc}
 800fcac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fcae:	b112      	cbz	r2, 800fcb6 <_raise_r+0x1e>
 800fcb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fcb4:	b94b      	cbnz	r3, 800fcca <_raise_r+0x32>
 800fcb6:	4628      	mov	r0, r5
 800fcb8:	f000 f830 	bl	800fd1c <_getpid_r>
 800fcbc:	4622      	mov	r2, r4
 800fcbe:	4601      	mov	r1, r0
 800fcc0:	4628      	mov	r0, r5
 800fcc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcc6:	f000 b817 	b.w	800fcf8 <_kill_r>
 800fcca:	2b01      	cmp	r3, #1
 800fccc:	d00a      	beq.n	800fce4 <_raise_r+0x4c>
 800fcce:	1c59      	adds	r1, r3, #1
 800fcd0:	d103      	bne.n	800fcda <_raise_r+0x42>
 800fcd2:	2316      	movs	r3, #22
 800fcd4:	6003      	str	r3, [r0, #0]
 800fcd6:	2001      	movs	r0, #1
 800fcd8:	e7e7      	b.n	800fcaa <_raise_r+0x12>
 800fcda:	2100      	movs	r1, #0
 800fcdc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fce0:	4620      	mov	r0, r4
 800fce2:	4798      	blx	r3
 800fce4:	2000      	movs	r0, #0
 800fce6:	e7e0      	b.n	800fcaa <_raise_r+0x12>

0800fce8 <raise>:
 800fce8:	4b02      	ldr	r3, [pc, #8]	@ (800fcf4 <raise+0xc>)
 800fcea:	4601      	mov	r1, r0
 800fcec:	6818      	ldr	r0, [r3, #0]
 800fcee:	f7ff bfd3 	b.w	800fc98 <_raise_r>
 800fcf2:	bf00      	nop
 800fcf4:	2000013c 	.word	0x2000013c

0800fcf8 <_kill_r>:
 800fcf8:	b538      	push	{r3, r4, r5, lr}
 800fcfa:	4d07      	ldr	r5, [pc, #28]	@ (800fd18 <_kill_r+0x20>)
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	4604      	mov	r4, r0
 800fd00:	4608      	mov	r0, r1
 800fd02:	4611      	mov	r1, r2
 800fd04:	602b      	str	r3, [r5, #0]
 800fd06:	f7f2 fa09 	bl	800211c <_kill>
 800fd0a:	1c43      	adds	r3, r0, #1
 800fd0c:	d102      	bne.n	800fd14 <_kill_r+0x1c>
 800fd0e:	682b      	ldr	r3, [r5, #0]
 800fd10:	b103      	cbz	r3, 800fd14 <_kill_r+0x1c>
 800fd12:	6023      	str	r3, [r4, #0]
 800fd14:	bd38      	pop	{r3, r4, r5, pc}
 800fd16:	bf00      	nop
 800fd18:	20001980 	.word	0x20001980

0800fd1c <_getpid_r>:
 800fd1c:	f7f2 b9f6 	b.w	800210c <_getpid>

0800fd20 <_sbrk_r>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4d06      	ldr	r5, [pc, #24]	@ (800fd3c <_sbrk_r+0x1c>)
 800fd24:	2300      	movs	r3, #0
 800fd26:	4604      	mov	r4, r0
 800fd28:	4608      	mov	r0, r1
 800fd2a:	602b      	str	r3, [r5, #0]
 800fd2c:	f7f2 fa12 	bl	8002154 <_sbrk>
 800fd30:	1c43      	adds	r3, r0, #1
 800fd32:	d102      	bne.n	800fd3a <_sbrk_r+0x1a>
 800fd34:	682b      	ldr	r3, [r5, #0]
 800fd36:	b103      	cbz	r3, 800fd3a <_sbrk_r+0x1a>
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	bd38      	pop	{r3, r4, r5, pc}
 800fd3c:	20001980 	.word	0x20001980

0800fd40 <__errno>:
 800fd40:	4b01      	ldr	r3, [pc, #4]	@ (800fd48 <__errno+0x8>)
 800fd42:	6818      	ldr	r0, [r3, #0]
 800fd44:	4770      	bx	lr
 800fd46:	bf00      	nop
 800fd48:	2000013c 	.word	0x2000013c

0800fd4c <__libc_init_array>:
 800fd4c:	b570      	push	{r4, r5, r6, lr}
 800fd4e:	4d0d      	ldr	r5, [pc, #52]	@ (800fd84 <__libc_init_array+0x38>)
 800fd50:	4c0d      	ldr	r4, [pc, #52]	@ (800fd88 <__libc_init_array+0x3c>)
 800fd52:	1b64      	subs	r4, r4, r5
 800fd54:	10a4      	asrs	r4, r4, #2
 800fd56:	2600      	movs	r6, #0
 800fd58:	42a6      	cmp	r6, r4
 800fd5a:	d109      	bne.n	800fd70 <__libc_init_array+0x24>
 800fd5c:	4d0b      	ldr	r5, [pc, #44]	@ (800fd8c <__libc_init_array+0x40>)
 800fd5e:	4c0c      	ldr	r4, [pc, #48]	@ (800fd90 <__libc_init_array+0x44>)
 800fd60:	f000 fba6 	bl	80104b0 <_init>
 800fd64:	1b64      	subs	r4, r4, r5
 800fd66:	10a4      	asrs	r4, r4, #2
 800fd68:	2600      	movs	r6, #0
 800fd6a:	42a6      	cmp	r6, r4
 800fd6c:	d105      	bne.n	800fd7a <__libc_init_array+0x2e>
 800fd6e:	bd70      	pop	{r4, r5, r6, pc}
 800fd70:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd74:	4798      	blx	r3
 800fd76:	3601      	adds	r6, #1
 800fd78:	e7ee      	b.n	800fd58 <__libc_init_array+0xc>
 800fd7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd7e:	4798      	blx	r3
 800fd80:	3601      	adds	r6, #1
 800fd82:	e7f2      	b.n	800fd6a <__libc_init_array+0x1e>
 800fd84:	08018238 	.word	0x08018238
 800fd88:	08018238 	.word	0x08018238
 800fd8c:	08018238 	.word	0x08018238
 800fd90:	08018244 	.word	0x08018244

0800fd94 <__retarget_lock_acquire_recursive>:
 800fd94:	4770      	bx	lr

0800fd96 <__retarget_lock_release_recursive>:
 800fd96:	4770      	bx	lr

0800fd98 <memcpy>:
 800fd98:	440a      	add	r2, r1
 800fd9a:	4291      	cmp	r1, r2
 800fd9c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800fda0:	d100      	bne.n	800fda4 <memcpy+0xc>
 800fda2:	4770      	bx	lr
 800fda4:	b510      	push	{r4, lr}
 800fda6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdae:	4291      	cmp	r1, r2
 800fdb0:	d1f9      	bne.n	800fda6 <memcpy+0xe>
 800fdb2:	bd10      	pop	{r4, pc}

0800fdb4 <_free_r>:
 800fdb4:	b538      	push	{r3, r4, r5, lr}
 800fdb6:	4605      	mov	r5, r0
 800fdb8:	2900      	cmp	r1, #0
 800fdba:	d041      	beq.n	800fe40 <_free_r+0x8c>
 800fdbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdc0:	1f0c      	subs	r4, r1, #4
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	bfb8      	it	lt
 800fdc6:	18e4      	addlt	r4, r4, r3
 800fdc8:	f7ff feae 	bl	800fb28 <__malloc_lock>
 800fdcc:	4a1d      	ldr	r2, [pc, #116]	@ (800fe44 <_free_r+0x90>)
 800fdce:	6813      	ldr	r3, [r2, #0]
 800fdd0:	b933      	cbnz	r3, 800fde0 <_free_r+0x2c>
 800fdd2:	6063      	str	r3, [r4, #4]
 800fdd4:	6014      	str	r4, [r2, #0]
 800fdd6:	4628      	mov	r0, r5
 800fdd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fddc:	f7ff beaa 	b.w	800fb34 <__malloc_unlock>
 800fde0:	42a3      	cmp	r3, r4
 800fde2:	d908      	bls.n	800fdf6 <_free_r+0x42>
 800fde4:	6820      	ldr	r0, [r4, #0]
 800fde6:	1821      	adds	r1, r4, r0
 800fde8:	428b      	cmp	r3, r1
 800fdea:	bf01      	itttt	eq
 800fdec:	6819      	ldreq	r1, [r3, #0]
 800fdee:	685b      	ldreq	r3, [r3, #4]
 800fdf0:	1809      	addeq	r1, r1, r0
 800fdf2:	6021      	streq	r1, [r4, #0]
 800fdf4:	e7ed      	b.n	800fdd2 <_free_r+0x1e>
 800fdf6:	461a      	mov	r2, r3
 800fdf8:	685b      	ldr	r3, [r3, #4]
 800fdfa:	b10b      	cbz	r3, 800fe00 <_free_r+0x4c>
 800fdfc:	42a3      	cmp	r3, r4
 800fdfe:	d9fa      	bls.n	800fdf6 <_free_r+0x42>
 800fe00:	6811      	ldr	r1, [r2, #0]
 800fe02:	1850      	adds	r0, r2, r1
 800fe04:	42a0      	cmp	r0, r4
 800fe06:	d10b      	bne.n	800fe20 <_free_r+0x6c>
 800fe08:	6820      	ldr	r0, [r4, #0]
 800fe0a:	4401      	add	r1, r0
 800fe0c:	1850      	adds	r0, r2, r1
 800fe0e:	4283      	cmp	r3, r0
 800fe10:	6011      	str	r1, [r2, #0]
 800fe12:	d1e0      	bne.n	800fdd6 <_free_r+0x22>
 800fe14:	6818      	ldr	r0, [r3, #0]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	6053      	str	r3, [r2, #4]
 800fe1a:	4408      	add	r0, r1
 800fe1c:	6010      	str	r0, [r2, #0]
 800fe1e:	e7da      	b.n	800fdd6 <_free_r+0x22>
 800fe20:	d902      	bls.n	800fe28 <_free_r+0x74>
 800fe22:	230c      	movs	r3, #12
 800fe24:	602b      	str	r3, [r5, #0]
 800fe26:	e7d6      	b.n	800fdd6 <_free_r+0x22>
 800fe28:	6820      	ldr	r0, [r4, #0]
 800fe2a:	1821      	adds	r1, r4, r0
 800fe2c:	428b      	cmp	r3, r1
 800fe2e:	bf04      	itt	eq
 800fe30:	6819      	ldreq	r1, [r3, #0]
 800fe32:	685b      	ldreq	r3, [r3, #4]
 800fe34:	6063      	str	r3, [r4, #4]
 800fe36:	bf04      	itt	eq
 800fe38:	1809      	addeq	r1, r1, r0
 800fe3a:	6021      	streq	r1, [r4, #0]
 800fe3c:	6054      	str	r4, [r2, #4]
 800fe3e:	e7ca      	b.n	800fdd6 <_free_r+0x22>
 800fe40:	bd38      	pop	{r3, r4, r5, pc}
 800fe42:	bf00      	nop
 800fe44:	20001844 	.word	0x20001844

0800fe48 <__ssputs_r>:
 800fe48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe4c:	688e      	ldr	r6, [r1, #8]
 800fe4e:	461f      	mov	r7, r3
 800fe50:	42be      	cmp	r6, r7
 800fe52:	680b      	ldr	r3, [r1, #0]
 800fe54:	4682      	mov	sl, r0
 800fe56:	460c      	mov	r4, r1
 800fe58:	4690      	mov	r8, r2
 800fe5a:	d82d      	bhi.n	800feb8 <__ssputs_r+0x70>
 800fe5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fe60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fe64:	d026      	beq.n	800feb4 <__ssputs_r+0x6c>
 800fe66:	6965      	ldr	r5, [r4, #20]
 800fe68:	6909      	ldr	r1, [r1, #16]
 800fe6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fe6e:	eba3 0901 	sub.w	r9, r3, r1
 800fe72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fe76:	1c7b      	adds	r3, r7, #1
 800fe78:	444b      	add	r3, r9
 800fe7a:	106d      	asrs	r5, r5, #1
 800fe7c:	429d      	cmp	r5, r3
 800fe7e:	bf38      	it	cc
 800fe80:	461d      	movcc	r5, r3
 800fe82:	0553      	lsls	r3, r2, #21
 800fe84:	d527      	bpl.n	800fed6 <__ssputs_r+0x8e>
 800fe86:	4629      	mov	r1, r5
 800fe88:	f7ff fdce 	bl	800fa28 <_malloc_r>
 800fe8c:	4606      	mov	r6, r0
 800fe8e:	b360      	cbz	r0, 800feea <__ssputs_r+0xa2>
 800fe90:	6921      	ldr	r1, [r4, #16]
 800fe92:	464a      	mov	r2, r9
 800fe94:	f7ff ff80 	bl	800fd98 <memcpy>
 800fe98:	89a3      	ldrh	r3, [r4, #12]
 800fe9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fe9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fea2:	81a3      	strh	r3, [r4, #12]
 800fea4:	6126      	str	r6, [r4, #16]
 800fea6:	6165      	str	r5, [r4, #20]
 800fea8:	444e      	add	r6, r9
 800feaa:	eba5 0509 	sub.w	r5, r5, r9
 800feae:	6026      	str	r6, [r4, #0]
 800feb0:	60a5      	str	r5, [r4, #8]
 800feb2:	463e      	mov	r6, r7
 800feb4:	42be      	cmp	r6, r7
 800feb6:	d900      	bls.n	800feba <__ssputs_r+0x72>
 800feb8:	463e      	mov	r6, r7
 800feba:	6820      	ldr	r0, [r4, #0]
 800febc:	4632      	mov	r2, r6
 800febe:	4641      	mov	r1, r8
 800fec0:	f000 faa6 	bl	8010410 <memmove>
 800fec4:	68a3      	ldr	r3, [r4, #8]
 800fec6:	1b9b      	subs	r3, r3, r6
 800fec8:	60a3      	str	r3, [r4, #8]
 800feca:	6823      	ldr	r3, [r4, #0]
 800fecc:	4433      	add	r3, r6
 800fece:	6023      	str	r3, [r4, #0]
 800fed0:	2000      	movs	r0, #0
 800fed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fed6:	462a      	mov	r2, r5
 800fed8:	f000 fab4 	bl	8010444 <_realloc_r>
 800fedc:	4606      	mov	r6, r0
 800fede:	2800      	cmp	r0, #0
 800fee0:	d1e0      	bne.n	800fea4 <__ssputs_r+0x5c>
 800fee2:	6921      	ldr	r1, [r4, #16]
 800fee4:	4650      	mov	r0, sl
 800fee6:	f7ff ff65 	bl	800fdb4 <_free_r>
 800feea:	230c      	movs	r3, #12
 800feec:	f8ca 3000 	str.w	r3, [sl]
 800fef0:	89a3      	ldrh	r3, [r4, #12]
 800fef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fef6:	81a3      	strh	r3, [r4, #12]
 800fef8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fefc:	e7e9      	b.n	800fed2 <__ssputs_r+0x8a>
	...

0800ff00 <_svfiprintf_r>:
 800ff00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	4698      	mov	r8, r3
 800ff06:	898b      	ldrh	r3, [r1, #12]
 800ff08:	061b      	lsls	r3, r3, #24
 800ff0a:	b09d      	sub	sp, #116	@ 0x74
 800ff0c:	4607      	mov	r7, r0
 800ff0e:	460d      	mov	r5, r1
 800ff10:	4614      	mov	r4, r2
 800ff12:	d510      	bpl.n	800ff36 <_svfiprintf_r+0x36>
 800ff14:	690b      	ldr	r3, [r1, #16]
 800ff16:	b973      	cbnz	r3, 800ff36 <_svfiprintf_r+0x36>
 800ff18:	2140      	movs	r1, #64	@ 0x40
 800ff1a:	f7ff fd85 	bl	800fa28 <_malloc_r>
 800ff1e:	6028      	str	r0, [r5, #0]
 800ff20:	6128      	str	r0, [r5, #16]
 800ff22:	b930      	cbnz	r0, 800ff32 <_svfiprintf_r+0x32>
 800ff24:	230c      	movs	r3, #12
 800ff26:	603b      	str	r3, [r7, #0]
 800ff28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff2c:	b01d      	add	sp, #116	@ 0x74
 800ff2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff32:	2340      	movs	r3, #64	@ 0x40
 800ff34:	616b      	str	r3, [r5, #20]
 800ff36:	2300      	movs	r3, #0
 800ff38:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff3a:	2320      	movs	r3, #32
 800ff3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff40:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff44:	2330      	movs	r3, #48	@ 0x30
 800ff46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80100e4 <_svfiprintf_r+0x1e4>
 800ff4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff4e:	f04f 0901 	mov.w	r9, #1
 800ff52:	4623      	mov	r3, r4
 800ff54:	469a      	mov	sl, r3
 800ff56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff5a:	b10a      	cbz	r2, 800ff60 <_svfiprintf_r+0x60>
 800ff5c:	2a25      	cmp	r2, #37	@ 0x25
 800ff5e:	d1f9      	bne.n	800ff54 <_svfiprintf_r+0x54>
 800ff60:	ebba 0b04 	subs.w	fp, sl, r4
 800ff64:	d00b      	beq.n	800ff7e <_svfiprintf_r+0x7e>
 800ff66:	465b      	mov	r3, fp
 800ff68:	4622      	mov	r2, r4
 800ff6a:	4629      	mov	r1, r5
 800ff6c:	4638      	mov	r0, r7
 800ff6e:	f7ff ff6b 	bl	800fe48 <__ssputs_r>
 800ff72:	3001      	adds	r0, #1
 800ff74:	f000 80a7 	beq.w	80100c6 <_svfiprintf_r+0x1c6>
 800ff78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff7a:	445a      	add	r2, fp
 800ff7c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ff7e:	f89a 3000 	ldrb.w	r3, [sl]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	f000 809f 	beq.w	80100c6 <_svfiprintf_r+0x1c6>
 800ff88:	2300      	movs	r3, #0
 800ff8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ff8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff92:	f10a 0a01 	add.w	sl, sl, #1
 800ff96:	9304      	str	r3, [sp, #16]
 800ff98:	9307      	str	r3, [sp, #28]
 800ff9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff9e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ffa0:	4654      	mov	r4, sl
 800ffa2:	2205      	movs	r2, #5
 800ffa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffa8:	484e      	ldr	r0, [pc, #312]	@ (80100e4 <_svfiprintf_r+0x1e4>)
 800ffaa:	f7f0 f921 	bl	80001f0 <memchr>
 800ffae:	9a04      	ldr	r2, [sp, #16]
 800ffb0:	b9d8      	cbnz	r0, 800ffea <_svfiprintf_r+0xea>
 800ffb2:	06d0      	lsls	r0, r2, #27
 800ffb4:	bf44      	itt	mi
 800ffb6:	2320      	movmi	r3, #32
 800ffb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffbc:	0711      	lsls	r1, r2, #28
 800ffbe:	bf44      	itt	mi
 800ffc0:	232b      	movmi	r3, #43	@ 0x2b
 800ffc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ffc6:	f89a 3000 	ldrb.w	r3, [sl]
 800ffca:	2b2a      	cmp	r3, #42	@ 0x2a
 800ffcc:	d015      	beq.n	800fffa <_svfiprintf_r+0xfa>
 800ffce:	9a07      	ldr	r2, [sp, #28]
 800ffd0:	4654      	mov	r4, sl
 800ffd2:	2000      	movs	r0, #0
 800ffd4:	f04f 0c0a 	mov.w	ip, #10
 800ffd8:	4621      	mov	r1, r4
 800ffda:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ffde:	3b30      	subs	r3, #48	@ 0x30
 800ffe0:	2b09      	cmp	r3, #9
 800ffe2:	d94b      	bls.n	801007c <_svfiprintf_r+0x17c>
 800ffe4:	b1b0      	cbz	r0, 8010014 <_svfiprintf_r+0x114>
 800ffe6:	9207      	str	r2, [sp, #28]
 800ffe8:	e014      	b.n	8010014 <_svfiprintf_r+0x114>
 800ffea:	eba0 0308 	sub.w	r3, r0, r8
 800ffee:	fa09 f303 	lsl.w	r3, r9, r3
 800fff2:	4313      	orrs	r3, r2
 800fff4:	9304      	str	r3, [sp, #16]
 800fff6:	46a2      	mov	sl, r4
 800fff8:	e7d2      	b.n	800ffa0 <_svfiprintf_r+0xa0>
 800fffa:	9b03      	ldr	r3, [sp, #12]
 800fffc:	1d19      	adds	r1, r3, #4
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	9103      	str	r1, [sp, #12]
 8010002:	2b00      	cmp	r3, #0
 8010004:	bfbb      	ittet	lt
 8010006:	425b      	neglt	r3, r3
 8010008:	f042 0202 	orrlt.w	r2, r2, #2
 801000c:	9307      	strge	r3, [sp, #28]
 801000e:	9307      	strlt	r3, [sp, #28]
 8010010:	bfb8      	it	lt
 8010012:	9204      	strlt	r2, [sp, #16]
 8010014:	7823      	ldrb	r3, [r4, #0]
 8010016:	2b2e      	cmp	r3, #46	@ 0x2e
 8010018:	d10a      	bne.n	8010030 <_svfiprintf_r+0x130>
 801001a:	7863      	ldrb	r3, [r4, #1]
 801001c:	2b2a      	cmp	r3, #42	@ 0x2a
 801001e:	d132      	bne.n	8010086 <_svfiprintf_r+0x186>
 8010020:	9b03      	ldr	r3, [sp, #12]
 8010022:	1d1a      	adds	r2, r3, #4
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	9203      	str	r2, [sp, #12]
 8010028:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801002c:	3402      	adds	r4, #2
 801002e:	9305      	str	r3, [sp, #20]
 8010030:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80100f4 <_svfiprintf_r+0x1f4>
 8010034:	7821      	ldrb	r1, [r4, #0]
 8010036:	2203      	movs	r2, #3
 8010038:	4650      	mov	r0, sl
 801003a:	f7f0 f8d9 	bl	80001f0 <memchr>
 801003e:	b138      	cbz	r0, 8010050 <_svfiprintf_r+0x150>
 8010040:	9b04      	ldr	r3, [sp, #16]
 8010042:	eba0 000a 	sub.w	r0, r0, sl
 8010046:	2240      	movs	r2, #64	@ 0x40
 8010048:	4082      	lsls	r2, r0
 801004a:	4313      	orrs	r3, r2
 801004c:	3401      	adds	r4, #1
 801004e:	9304      	str	r3, [sp, #16]
 8010050:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010054:	4824      	ldr	r0, [pc, #144]	@ (80100e8 <_svfiprintf_r+0x1e8>)
 8010056:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801005a:	2206      	movs	r2, #6
 801005c:	f7f0 f8c8 	bl	80001f0 <memchr>
 8010060:	2800      	cmp	r0, #0
 8010062:	d036      	beq.n	80100d2 <_svfiprintf_r+0x1d2>
 8010064:	4b21      	ldr	r3, [pc, #132]	@ (80100ec <_svfiprintf_r+0x1ec>)
 8010066:	bb1b      	cbnz	r3, 80100b0 <_svfiprintf_r+0x1b0>
 8010068:	9b03      	ldr	r3, [sp, #12]
 801006a:	3307      	adds	r3, #7
 801006c:	f023 0307 	bic.w	r3, r3, #7
 8010070:	3308      	adds	r3, #8
 8010072:	9303      	str	r3, [sp, #12]
 8010074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010076:	4433      	add	r3, r6
 8010078:	9309      	str	r3, [sp, #36]	@ 0x24
 801007a:	e76a      	b.n	800ff52 <_svfiprintf_r+0x52>
 801007c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010080:	460c      	mov	r4, r1
 8010082:	2001      	movs	r0, #1
 8010084:	e7a8      	b.n	800ffd8 <_svfiprintf_r+0xd8>
 8010086:	2300      	movs	r3, #0
 8010088:	3401      	adds	r4, #1
 801008a:	9305      	str	r3, [sp, #20]
 801008c:	4619      	mov	r1, r3
 801008e:	f04f 0c0a 	mov.w	ip, #10
 8010092:	4620      	mov	r0, r4
 8010094:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010098:	3a30      	subs	r2, #48	@ 0x30
 801009a:	2a09      	cmp	r2, #9
 801009c:	d903      	bls.n	80100a6 <_svfiprintf_r+0x1a6>
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d0c6      	beq.n	8010030 <_svfiprintf_r+0x130>
 80100a2:	9105      	str	r1, [sp, #20]
 80100a4:	e7c4      	b.n	8010030 <_svfiprintf_r+0x130>
 80100a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80100aa:	4604      	mov	r4, r0
 80100ac:	2301      	movs	r3, #1
 80100ae:	e7f0      	b.n	8010092 <_svfiprintf_r+0x192>
 80100b0:	ab03      	add	r3, sp, #12
 80100b2:	9300      	str	r3, [sp, #0]
 80100b4:	462a      	mov	r2, r5
 80100b6:	4b0e      	ldr	r3, [pc, #56]	@ (80100f0 <_svfiprintf_r+0x1f0>)
 80100b8:	a904      	add	r1, sp, #16
 80100ba:	4638      	mov	r0, r7
 80100bc:	f3af 8000 	nop.w
 80100c0:	1c42      	adds	r2, r0, #1
 80100c2:	4606      	mov	r6, r0
 80100c4:	d1d6      	bne.n	8010074 <_svfiprintf_r+0x174>
 80100c6:	89ab      	ldrh	r3, [r5, #12]
 80100c8:	065b      	lsls	r3, r3, #25
 80100ca:	f53f af2d 	bmi.w	800ff28 <_svfiprintf_r+0x28>
 80100ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80100d0:	e72c      	b.n	800ff2c <_svfiprintf_r+0x2c>
 80100d2:	ab03      	add	r3, sp, #12
 80100d4:	9300      	str	r3, [sp, #0]
 80100d6:	462a      	mov	r2, r5
 80100d8:	4b05      	ldr	r3, [pc, #20]	@ (80100f0 <_svfiprintf_r+0x1f0>)
 80100da:	a904      	add	r1, sp, #16
 80100dc:	4638      	mov	r0, r7
 80100de:	f000 f879 	bl	80101d4 <_printf_i>
 80100e2:	e7ed      	b.n	80100c0 <_svfiprintf_r+0x1c0>
 80100e4:	080181fd 	.word	0x080181fd
 80100e8:	08018207 	.word	0x08018207
 80100ec:	00000000 	.word	0x00000000
 80100f0:	0800fe49 	.word	0x0800fe49
 80100f4:	08018203 	.word	0x08018203

080100f8 <_printf_common>:
 80100f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100fc:	4616      	mov	r6, r2
 80100fe:	4698      	mov	r8, r3
 8010100:	688a      	ldr	r2, [r1, #8]
 8010102:	690b      	ldr	r3, [r1, #16]
 8010104:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010108:	4293      	cmp	r3, r2
 801010a:	bfb8      	it	lt
 801010c:	4613      	movlt	r3, r2
 801010e:	6033      	str	r3, [r6, #0]
 8010110:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010114:	4607      	mov	r7, r0
 8010116:	460c      	mov	r4, r1
 8010118:	b10a      	cbz	r2, 801011e <_printf_common+0x26>
 801011a:	3301      	adds	r3, #1
 801011c:	6033      	str	r3, [r6, #0]
 801011e:	6823      	ldr	r3, [r4, #0]
 8010120:	0699      	lsls	r1, r3, #26
 8010122:	bf42      	ittt	mi
 8010124:	6833      	ldrmi	r3, [r6, #0]
 8010126:	3302      	addmi	r3, #2
 8010128:	6033      	strmi	r3, [r6, #0]
 801012a:	6825      	ldr	r5, [r4, #0]
 801012c:	f015 0506 	ands.w	r5, r5, #6
 8010130:	d106      	bne.n	8010140 <_printf_common+0x48>
 8010132:	f104 0a19 	add.w	sl, r4, #25
 8010136:	68e3      	ldr	r3, [r4, #12]
 8010138:	6832      	ldr	r2, [r6, #0]
 801013a:	1a9b      	subs	r3, r3, r2
 801013c:	42ab      	cmp	r3, r5
 801013e:	dc26      	bgt.n	801018e <_printf_common+0x96>
 8010140:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010144:	6822      	ldr	r2, [r4, #0]
 8010146:	3b00      	subs	r3, #0
 8010148:	bf18      	it	ne
 801014a:	2301      	movne	r3, #1
 801014c:	0692      	lsls	r2, r2, #26
 801014e:	d42b      	bmi.n	80101a8 <_printf_common+0xb0>
 8010150:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010154:	4641      	mov	r1, r8
 8010156:	4638      	mov	r0, r7
 8010158:	47c8      	blx	r9
 801015a:	3001      	adds	r0, #1
 801015c:	d01e      	beq.n	801019c <_printf_common+0xa4>
 801015e:	6823      	ldr	r3, [r4, #0]
 8010160:	6922      	ldr	r2, [r4, #16]
 8010162:	f003 0306 	and.w	r3, r3, #6
 8010166:	2b04      	cmp	r3, #4
 8010168:	bf02      	ittt	eq
 801016a:	68e5      	ldreq	r5, [r4, #12]
 801016c:	6833      	ldreq	r3, [r6, #0]
 801016e:	1aed      	subeq	r5, r5, r3
 8010170:	68a3      	ldr	r3, [r4, #8]
 8010172:	bf0c      	ite	eq
 8010174:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010178:	2500      	movne	r5, #0
 801017a:	4293      	cmp	r3, r2
 801017c:	bfc4      	itt	gt
 801017e:	1a9b      	subgt	r3, r3, r2
 8010180:	18ed      	addgt	r5, r5, r3
 8010182:	2600      	movs	r6, #0
 8010184:	341a      	adds	r4, #26
 8010186:	42b5      	cmp	r5, r6
 8010188:	d11a      	bne.n	80101c0 <_printf_common+0xc8>
 801018a:	2000      	movs	r0, #0
 801018c:	e008      	b.n	80101a0 <_printf_common+0xa8>
 801018e:	2301      	movs	r3, #1
 8010190:	4652      	mov	r2, sl
 8010192:	4641      	mov	r1, r8
 8010194:	4638      	mov	r0, r7
 8010196:	47c8      	blx	r9
 8010198:	3001      	adds	r0, #1
 801019a:	d103      	bne.n	80101a4 <_printf_common+0xac>
 801019c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101a4:	3501      	adds	r5, #1
 80101a6:	e7c6      	b.n	8010136 <_printf_common+0x3e>
 80101a8:	18e1      	adds	r1, r4, r3
 80101aa:	1c5a      	adds	r2, r3, #1
 80101ac:	2030      	movs	r0, #48	@ 0x30
 80101ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80101b2:	4422      	add	r2, r4
 80101b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80101b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80101bc:	3302      	adds	r3, #2
 80101be:	e7c7      	b.n	8010150 <_printf_common+0x58>
 80101c0:	2301      	movs	r3, #1
 80101c2:	4622      	mov	r2, r4
 80101c4:	4641      	mov	r1, r8
 80101c6:	4638      	mov	r0, r7
 80101c8:	47c8      	blx	r9
 80101ca:	3001      	adds	r0, #1
 80101cc:	d0e6      	beq.n	801019c <_printf_common+0xa4>
 80101ce:	3601      	adds	r6, #1
 80101d0:	e7d9      	b.n	8010186 <_printf_common+0x8e>
	...

080101d4 <_printf_i>:
 80101d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80101d8:	7e0f      	ldrb	r7, [r1, #24]
 80101da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80101dc:	2f78      	cmp	r7, #120	@ 0x78
 80101de:	4691      	mov	r9, r2
 80101e0:	4680      	mov	r8, r0
 80101e2:	460c      	mov	r4, r1
 80101e4:	469a      	mov	sl, r3
 80101e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80101ea:	d807      	bhi.n	80101fc <_printf_i+0x28>
 80101ec:	2f62      	cmp	r7, #98	@ 0x62
 80101ee:	d80a      	bhi.n	8010206 <_printf_i+0x32>
 80101f0:	2f00      	cmp	r7, #0
 80101f2:	f000 80d1 	beq.w	8010398 <_printf_i+0x1c4>
 80101f6:	2f58      	cmp	r7, #88	@ 0x58
 80101f8:	f000 80b8 	beq.w	801036c <_printf_i+0x198>
 80101fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010200:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010204:	e03a      	b.n	801027c <_printf_i+0xa8>
 8010206:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801020a:	2b15      	cmp	r3, #21
 801020c:	d8f6      	bhi.n	80101fc <_printf_i+0x28>
 801020e:	a101      	add	r1, pc, #4	@ (adr r1, 8010214 <_printf_i+0x40>)
 8010210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010214:	0801026d 	.word	0x0801026d
 8010218:	08010281 	.word	0x08010281
 801021c:	080101fd 	.word	0x080101fd
 8010220:	080101fd 	.word	0x080101fd
 8010224:	080101fd 	.word	0x080101fd
 8010228:	080101fd 	.word	0x080101fd
 801022c:	08010281 	.word	0x08010281
 8010230:	080101fd 	.word	0x080101fd
 8010234:	080101fd 	.word	0x080101fd
 8010238:	080101fd 	.word	0x080101fd
 801023c:	080101fd 	.word	0x080101fd
 8010240:	0801037f 	.word	0x0801037f
 8010244:	080102ab 	.word	0x080102ab
 8010248:	08010339 	.word	0x08010339
 801024c:	080101fd 	.word	0x080101fd
 8010250:	080101fd 	.word	0x080101fd
 8010254:	080103a1 	.word	0x080103a1
 8010258:	080101fd 	.word	0x080101fd
 801025c:	080102ab 	.word	0x080102ab
 8010260:	080101fd 	.word	0x080101fd
 8010264:	080101fd 	.word	0x080101fd
 8010268:	08010341 	.word	0x08010341
 801026c:	6833      	ldr	r3, [r6, #0]
 801026e:	1d1a      	adds	r2, r3, #4
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	6032      	str	r2, [r6, #0]
 8010274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010278:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801027c:	2301      	movs	r3, #1
 801027e:	e09c      	b.n	80103ba <_printf_i+0x1e6>
 8010280:	6833      	ldr	r3, [r6, #0]
 8010282:	6820      	ldr	r0, [r4, #0]
 8010284:	1d19      	adds	r1, r3, #4
 8010286:	6031      	str	r1, [r6, #0]
 8010288:	0606      	lsls	r6, r0, #24
 801028a:	d501      	bpl.n	8010290 <_printf_i+0xbc>
 801028c:	681d      	ldr	r5, [r3, #0]
 801028e:	e003      	b.n	8010298 <_printf_i+0xc4>
 8010290:	0645      	lsls	r5, r0, #25
 8010292:	d5fb      	bpl.n	801028c <_printf_i+0xb8>
 8010294:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010298:	2d00      	cmp	r5, #0
 801029a:	da03      	bge.n	80102a4 <_printf_i+0xd0>
 801029c:	232d      	movs	r3, #45	@ 0x2d
 801029e:	426d      	negs	r5, r5
 80102a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102a4:	4858      	ldr	r0, [pc, #352]	@ (8010408 <_printf_i+0x234>)
 80102a6:	230a      	movs	r3, #10
 80102a8:	e011      	b.n	80102ce <_printf_i+0xfa>
 80102aa:	6821      	ldr	r1, [r4, #0]
 80102ac:	6833      	ldr	r3, [r6, #0]
 80102ae:	0608      	lsls	r0, r1, #24
 80102b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80102b4:	d402      	bmi.n	80102bc <_printf_i+0xe8>
 80102b6:	0649      	lsls	r1, r1, #25
 80102b8:	bf48      	it	mi
 80102ba:	b2ad      	uxthmi	r5, r5
 80102bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80102be:	4852      	ldr	r0, [pc, #328]	@ (8010408 <_printf_i+0x234>)
 80102c0:	6033      	str	r3, [r6, #0]
 80102c2:	bf14      	ite	ne
 80102c4:	230a      	movne	r3, #10
 80102c6:	2308      	moveq	r3, #8
 80102c8:	2100      	movs	r1, #0
 80102ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80102ce:	6866      	ldr	r6, [r4, #4]
 80102d0:	60a6      	str	r6, [r4, #8]
 80102d2:	2e00      	cmp	r6, #0
 80102d4:	db05      	blt.n	80102e2 <_printf_i+0x10e>
 80102d6:	6821      	ldr	r1, [r4, #0]
 80102d8:	432e      	orrs	r6, r5
 80102da:	f021 0104 	bic.w	r1, r1, #4
 80102de:	6021      	str	r1, [r4, #0]
 80102e0:	d04b      	beq.n	801037a <_printf_i+0x1a6>
 80102e2:	4616      	mov	r6, r2
 80102e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80102e8:	fb03 5711 	mls	r7, r3, r1, r5
 80102ec:	5dc7      	ldrb	r7, [r0, r7]
 80102ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80102f2:	462f      	mov	r7, r5
 80102f4:	42bb      	cmp	r3, r7
 80102f6:	460d      	mov	r5, r1
 80102f8:	d9f4      	bls.n	80102e4 <_printf_i+0x110>
 80102fa:	2b08      	cmp	r3, #8
 80102fc:	d10b      	bne.n	8010316 <_printf_i+0x142>
 80102fe:	6823      	ldr	r3, [r4, #0]
 8010300:	07df      	lsls	r7, r3, #31
 8010302:	d508      	bpl.n	8010316 <_printf_i+0x142>
 8010304:	6923      	ldr	r3, [r4, #16]
 8010306:	6861      	ldr	r1, [r4, #4]
 8010308:	4299      	cmp	r1, r3
 801030a:	bfde      	ittt	le
 801030c:	2330      	movle	r3, #48	@ 0x30
 801030e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010312:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8010316:	1b92      	subs	r2, r2, r6
 8010318:	6122      	str	r2, [r4, #16]
 801031a:	f8cd a000 	str.w	sl, [sp]
 801031e:	464b      	mov	r3, r9
 8010320:	aa03      	add	r2, sp, #12
 8010322:	4621      	mov	r1, r4
 8010324:	4640      	mov	r0, r8
 8010326:	f7ff fee7 	bl	80100f8 <_printf_common>
 801032a:	3001      	adds	r0, #1
 801032c:	d14a      	bne.n	80103c4 <_printf_i+0x1f0>
 801032e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010332:	b004      	add	sp, #16
 8010334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010338:	6823      	ldr	r3, [r4, #0]
 801033a:	f043 0320 	orr.w	r3, r3, #32
 801033e:	6023      	str	r3, [r4, #0]
 8010340:	4832      	ldr	r0, [pc, #200]	@ (801040c <_printf_i+0x238>)
 8010342:	2778      	movs	r7, #120	@ 0x78
 8010344:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010348:	6823      	ldr	r3, [r4, #0]
 801034a:	6831      	ldr	r1, [r6, #0]
 801034c:	061f      	lsls	r7, r3, #24
 801034e:	f851 5b04 	ldr.w	r5, [r1], #4
 8010352:	d402      	bmi.n	801035a <_printf_i+0x186>
 8010354:	065f      	lsls	r7, r3, #25
 8010356:	bf48      	it	mi
 8010358:	b2ad      	uxthmi	r5, r5
 801035a:	6031      	str	r1, [r6, #0]
 801035c:	07d9      	lsls	r1, r3, #31
 801035e:	bf44      	itt	mi
 8010360:	f043 0320 	orrmi.w	r3, r3, #32
 8010364:	6023      	strmi	r3, [r4, #0]
 8010366:	b11d      	cbz	r5, 8010370 <_printf_i+0x19c>
 8010368:	2310      	movs	r3, #16
 801036a:	e7ad      	b.n	80102c8 <_printf_i+0xf4>
 801036c:	4826      	ldr	r0, [pc, #152]	@ (8010408 <_printf_i+0x234>)
 801036e:	e7e9      	b.n	8010344 <_printf_i+0x170>
 8010370:	6823      	ldr	r3, [r4, #0]
 8010372:	f023 0320 	bic.w	r3, r3, #32
 8010376:	6023      	str	r3, [r4, #0]
 8010378:	e7f6      	b.n	8010368 <_printf_i+0x194>
 801037a:	4616      	mov	r6, r2
 801037c:	e7bd      	b.n	80102fa <_printf_i+0x126>
 801037e:	6833      	ldr	r3, [r6, #0]
 8010380:	6825      	ldr	r5, [r4, #0]
 8010382:	6961      	ldr	r1, [r4, #20]
 8010384:	1d18      	adds	r0, r3, #4
 8010386:	6030      	str	r0, [r6, #0]
 8010388:	062e      	lsls	r6, r5, #24
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	d501      	bpl.n	8010392 <_printf_i+0x1be>
 801038e:	6019      	str	r1, [r3, #0]
 8010390:	e002      	b.n	8010398 <_printf_i+0x1c4>
 8010392:	0668      	lsls	r0, r5, #25
 8010394:	d5fb      	bpl.n	801038e <_printf_i+0x1ba>
 8010396:	8019      	strh	r1, [r3, #0]
 8010398:	2300      	movs	r3, #0
 801039a:	6123      	str	r3, [r4, #16]
 801039c:	4616      	mov	r6, r2
 801039e:	e7bc      	b.n	801031a <_printf_i+0x146>
 80103a0:	6833      	ldr	r3, [r6, #0]
 80103a2:	1d1a      	adds	r2, r3, #4
 80103a4:	6032      	str	r2, [r6, #0]
 80103a6:	681e      	ldr	r6, [r3, #0]
 80103a8:	6862      	ldr	r2, [r4, #4]
 80103aa:	2100      	movs	r1, #0
 80103ac:	4630      	mov	r0, r6
 80103ae:	f7ef ff1f 	bl	80001f0 <memchr>
 80103b2:	b108      	cbz	r0, 80103b8 <_printf_i+0x1e4>
 80103b4:	1b80      	subs	r0, r0, r6
 80103b6:	6060      	str	r0, [r4, #4]
 80103b8:	6863      	ldr	r3, [r4, #4]
 80103ba:	6123      	str	r3, [r4, #16]
 80103bc:	2300      	movs	r3, #0
 80103be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103c2:	e7aa      	b.n	801031a <_printf_i+0x146>
 80103c4:	6923      	ldr	r3, [r4, #16]
 80103c6:	4632      	mov	r2, r6
 80103c8:	4649      	mov	r1, r9
 80103ca:	4640      	mov	r0, r8
 80103cc:	47d0      	blx	sl
 80103ce:	3001      	adds	r0, #1
 80103d0:	d0ad      	beq.n	801032e <_printf_i+0x15a>
 80103d2:	6823      	ldr	r3, [r4, #0]
 80103d4:	079b      	lsls	r3, r3, #30
 80103d6:	d413      	bmi.n	8010400 <_printf_i+0x22c>
 80103d8:	68e0      	ldr	r0, [r4, #12]
 80103da:	9b03      	ldr	r3, [sp, #12]
 80103dc:	4298      	cmp	r0, r3
 80103de:	bfb8      	it	lt
 80103e0:	4618      	movlt	r0, r3
 80103e2:	e7a6      	b.n	8010332 <_printf_i+0x15e>
 80103e4:	2301      	movs	r3, #1
 80103e6:	4632      	mov	r2, r6
 80103e8:	4649      	mov	r1, r9
 80103ea:	4640      	mov	r0, r8
 80103ec:	47d0      	blx	sl
 80103ee:	3001      	adds	r0, #1
 80103f0:	d09d      	beq.n	801032e <_printf_i+0x15a>
 80103f2:	3501      	adds	r5, #1
 80103f4:	68e3      	ldr	r3, [r4, #12]
 80103f6:	9903      	ldr	r1, [sp, #12]
 80103f8:	1a5b      	subs	r3, r3, r1
 80103fa:	42ab      	cmp	r3, r5
 80103fc:	dcf2      	bgt.n	80103e4 <_printf_i+0x210>
 80103fe:	e7eb      	b.n	80103d8 <_printf_i+0x204>
 8010400:	2500      	movs	r5, #0
 8010402:	f104 0619 	add.w	r6, r4, #25
 8010406:	e7f5      	b.n	80103f4 <_printf_i+0x220>
 8010408:	0801820e 	.word	0x0801820e
 801040c:	0801821f 	.word	0x0801821f

08010410 <memmove>:
 8010410:	4288      	cmp	r0, r1
 8010412:	b510      	push	{r4, lr}
 8010414:	eb01 0402 	add.w	r4, r1, r2
 8010418:	d902      	bls.n	8010420 <memmove+0x10>
 801041a:	4284      	cmp	r4, r0
 801041c:	4623      	mov	r3, r4
 801041e:	d807      	bhi.n	8010430 <memmove+0x20>
 8010420:	1e43      	subs	r3, r0, #1
 8010422:	42a1      	cmp	r1, r4
 8010424:	d008      	beq.n	8010438 <memmove+0x28>
 8010426:	f811 2b01 	ldrb.w	r2, [r1], #1
 801042a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801042e:	e7f8      	b.n	8010422 <memmove+0x12>
 8010430:	4402      	add	r2, r0
 8010432:	4601      	mov	r1, r0
 8010434:	428a      	cmp	r2, r1
 8010436:	d100      	bne.n	801043a <memmove+0x2a>
 8010438:	bd10      	pop	{r4, pc}
 801043a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801043e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010442:	e7f7      	b.n	8010434 <memmove+0x24>

08010444 <_realloc_r>:
 8010444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010448:	4607      	mov	r7, r0
 801044a:	4614      	mov	r4, r2
 801044c:	460d      	mov	r5, r1
 801044e:	b921      	cbnz	r1, 801045a <_realloc_r+0x16>
 8010450:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010454:	4611      	mov	r1, r2
 8010456:	f7ff bae7 	b.w	800fa28 <_malloc_r>
 801045a:	b92a      	cbnz	r2, 8010468 <_realloc_r+0x24>
 801045c:	f7ff fcaa 	bl	800fdb4 <_free_r>
 8010460:	4625      	mov	r5, r4
 8010462:	4628      	mov	r0, r5
 8010464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010468:	f000 f81a 	bl	80104a0 <_malloc_usable_size_r>
 801046c:	4284      	cmp	r4, r0
 801046e:	4606      	mov	r6, r0
 8010470:	d802      	bhi.n	8010478 <_realloc_r+0x34>
 8010472:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010476:	d8f4      	bhi.n	8010462 <_realloc_r+0x1e>
 8010478:	4621      	mov	r1, r4
 801047a:	4638      	mov	r0, r7
 801047c:	f7ff fad4 	bl	800fa28 <_malloc_r>
 8010480:	4680      	mov	r8, r0
 8010482:	b908      	cbnz	r0, 8010488 <_realloc_r+0x44>
 8010484:	4645      	mov	r5, r8
 8010486:	e7ec      	b.n	8010462 <_realloc_r+0x1e>
 8010488:	42b4      	cmp	r4, r6
 801048a:	4622      	mov	r2, r4
 801048c:	4629      	mov	r1, r5
 801048e:	bf28      	it	cs
 8010490:	4632      	movcs	r2, r6
 8010492:	f7ff fc81 	bl	800fd98 <memcpy>
 8010496:	4629      	mov	r1, r5
 8010498:	4638      	mov	r0, r7
 801049a:	f7ff fc8b 	bl	800fdb4 <_free_r>
 801049e:	e7f1      	b.n	8010484 <_realloc_r+0x40>

080104a0 <_malloc_usable_size_r>:
 80104a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104a4:	1f18      	subs	r0, r3, #4
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	bfbc      	itt	lt
 80104aa:	580b      	ldrlt	r3, [r1, r0]
 80104ac:	18c0      	addlt	r0, r0, r3
 80104ae:	4770      	bx	lr

080104b0 <_init>:
 80104b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104b2:	bf00      	nop
 80104b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104b6:	bc08      	pop	{r3}
 80104b8:	469e      	mov	lr, r3
 80104ba:	4770      	bx	lr

080104bc <_fini>:
 80104bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104be:	bf00      	nop
 80104c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104c2:	bc08      	pop	{r3}
 80104c4:	469e      	mov	lr, r3
 80104c6:	4770      	bx	lr
