rc file Version 1.0

[Design]
COMPILE_PATH=/home/data_1/M11212091/CIC/CIC_2016_grad/prilimary/sim
VCS_HOME=/usr/cad/synopsys/vcs/cur/
VERDI_HOME=/usr/cad/synopsys/verdi/cur/
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=testfixture 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
