# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Atrix7.srcs/sources_1/new/pwm_control.vhd" \
"../../../../Atrix7.srcs/sim_1/new/tb_pwm_control.vhd" \

# Do not sort compile order
nosort
