// Seed: 3050793191
`celldefine `resetall `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output supply0 id_11,
    input id_12,
    input id_13
    , id_16,
    input id_14,
    output id_15
);
  type_19(
      id_12, id_14, id_2 + id_0
  );
  assign id_11[1] = 1;
  always @(posedge id_1) id_16 = 1;
endmodule
