version: (200506)

available memory: 64M bytes
used memory: 974848 bytes [need 952K bytes if disable swap]

used block: 56 [memory(56) file(0)]
                 [ 8K(47) 64K(9) { total 952K bytes } ]
overhead: (9586) bytes for (56) blocks [Average: (171) bytes/block]

write  => 0(times) 0K(bytes) [0K bytes to file]
read   => 9(times) 440K(bytes) [69K bytes compressed data from file]
access => 2333185(times) 18330M(bytes)
          [hit ratio: 99.9996%]

time: write(0) read(0.019)  unit: second

swap file directory: (/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/verdiLog)
used swap file number: (6)



swap file manager:
arrSize: (256)
idxCnt: (7)
closeHead: (1)
closeTail: (6)
openCnt: (5)
fid(6): fd(1073741827) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/simv.daidir/kdb.elab++/work.lib++/axi4_interconnect_m2s3.v.tdc)
	size(83808) lastModTime(1753788641) curModTime(1753788641)
	mode(rb)	hot(0) cool(5) pos(0)
fid(5): fd(1073741826) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/simv.daidir/kdb.elab++/work.lib++/axi4_if.sv.tdc)
	size(4791) lastModTime(1753788641) curModTime(1753788641)
	mode(rb)	hot(6) cool(4) pos(0)
fid(4): fd(1073741825) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/simv.daidir/kdb.elab++/work.lib++/dut_wrapper.sv.tdc)
	size(19294) lastModTime(1753788641) curModTime(1753788641)
	mode(rb)	hot(5) cool(2) pos(0)
fid(3): fd(0) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/simv.daidir/kdb.elab++/work.lib++/uvm_custom_install_verdi_recorder.sv.tdc)
	size(16121) lastModTime(1753788641) curModTime(1753788641)
	mode(rb)	hot(0) cool(0) pos(0)
fid(2): fd(24) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/verdiLog/_swap_0001#627987211#3824451)
	size(0) lastModTime(0) curModTime(1753788693)
	mode(w+b)	hot(4) cool(1) pos(0)
fid(1): fd(1073741824) fileName(/home/timtim01/eda_test/project/gen_amba_2025/vip_test/axi4_vip_env_rtl_integration/sim/simv.daidir/kdb.elab++/work.lib++/hdl_top.sv.tdc)
	size(4150) lastModTime(1753788641) curModTime(1753788641)
	mode(rb)	hot(2) cool(0) pos(0)
fid(0): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
==================================================
mySelf(0x22886060) pre(0x21489fe0) next((nil))
version(200506)
date(Dec  3 2024 20:20:45)
