<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_1931/sim/io_pll_test_altera_iopll_1931_jbfshna.vo"
   type="VERILOG"
   library="altera_iopll_1931" />
 <file
   path="sim/io_pll_test.v"
   type="VERILOG"
   library="io_pll_test"
   hasInlineConfiguration="true" />
 <topLevel name="io_pll_test.io_pll_test" />
 <deviceFamily name="agilex7" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
