$date
	Tue Apr 23 14:22:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mainDecoder_tb $end
$var wire 2 ! ResultSrc [1:0] $end
$var wire 1 " RegWrite $end
$var wire 1 # MemWrite $end
$var wire 1 $ Jump $end
$var wire 2 % ImmSrc [1:0] $end
$var wire 1 & Branch $end
$var wire 1 ' ALUSrc $end
$var wire 2 ( ALUOp [1:0] $end
$var reg 1 ) clk $end
$var reg 7 * opcode [6:0] $end
$scope module uut $end
$var wire 7 + opcode [6:0] $end
$var reg 2 , ALUOp [1:0] $end
$var reg 1 ' ALUSrc $end
$var reg 1 & Branch $end
$var reg 2 - ImmSrc [1:0] $end
$var reg 1 $ Jump $end
$var reg 1 # MemWrite $end
$var reg 1 " RegWrite $end
$var reg 2 . ResultSrc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 .
b0 -
b0 ,
b11 +
b11 *
0)
b0 (
1'
0&
b0 %
0$
0#
1"
b1 !
$end
#5
1)
#10
bx !
bx .
1#
b1 %
b1 -
0"
0)
b100011 *
b100011 +
#15
1)
#20
b10 (
b10 ,
b0 !
b0 .
0#
0'
bx %
bx -
1"
0)
b110011 *
b110011 +
#25
1)
#30
b1 (
b1 ,
1&
bx !
bx .
b10 %
b10 -
0"
0)
b1100011 *
b1100011 +
#35
1)
#40
b10 (
b10 ,
0&
b0 !
b0 .
1'
b0 %
b0 -
1"
0)
b10011 *
b10011 +
#45
1)
#50
1$
bx (
bx ,
b10 !
b10 .
x'
b11 %
b11 -
0)
b1101111 *
b1101111 +
#55
1)
#60
0)
