set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {pipe_arch.vo pipe_arch_v.sdo}}
}
