# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do pipemult2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic {C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/SQRT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:08 on Oct 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic" C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/SQRT.v 
# -- Compiling module SQRT
# 
# Top level modules:
# 	SQRT
# End time: 15:58:09 on Oct 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/GenMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:10 on Oct 18,2020
# vcom -reportprogress 300 -93 -work work C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/GenMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4X
# -- Compiling architecture MUX_BEH of MUX4X
# End time: 15:58:11 on Oct 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:11 on Oct 18,2020
# vcom -reportprogress 300 -93 -work work C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Binary_Comparator
# -- Compiling architecture bhv of Binary_Comparator
# End time: 15:58:12 on Oct 18,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:12 on Oct 18,2020
# vcom -reportprogress 300 -93 -work work C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram
# -- Compiling architecture rtl of ram
# End time: 15:58:12 on Oct 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/mult.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:12 on Oct 18,2020
# vcom -reportprogress 300 -93 -work work C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Compiling architecture SYN of mult
# End time: 15:58:12 on Oct 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
