
demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007094  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08007248  08007248  00017248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007508  08007508  00017508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007510  08007510  00017510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007514  08007514  00017514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000210  20000000  08007518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020210  2**0
                  CONTENTS
  8 .bss          00000d34  20000210  20000210  00020210  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000f44  20000f44  00020210  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 11 .debug_info   000266aa  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004ce5  00000000  00000000  000468ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000b656  00000000  00000000  0004b5cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed0  00000000  00000000  00056c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014f8  00000000  00000000  00057af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027f5d  00000000  00000000  00058ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000135ff  00000000  00000000  00080f4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dadf6  00000000  00000000  0009454c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016f342  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003958  00000000  00000000  0016f3c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000210 	.word	0x20000210
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800722c 	.word	0x0800722c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000214 	.word	0x20000214
 80001ec:	0800722c 	.word	0x0800722c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033e:	f1a4 0401 	sub.w	r4, r4, #1
 8000342:	d1e9      	bne.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2iz>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab4:	d215      	bcs.n	8000ae2 <__aeabi_d2iz+0x36>
 8000ab6:	d511      	bpl.n	8000adc <__aeabi_d2iz+0x30>
 8000ab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000abc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac0:	d912      	bls.n	8000ae8 <__aeabi_d2iz+0x3c>
 8000ac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	4240      	negne	r0, r0
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae6:	d105      	bne.n	8000af4 <__aeabi_d2iz+0x48>
 8000ae8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aec:	bf08      	it	eq
 8000aee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_d2uiz>:
 8000afc:	004a      	lsls	r2, r1, #1
 8000afe:	d211      	bcs.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b04:	d211      	bcs.n	8000b2a <__aeabi_d2uiz+0x2e>
 8000b06:	d50d      	bpl.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b10:	d40e      	bmi.n	8000b30 <__aeabi_d2uiz+0x34>
 8000b12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2e:	d102      	bne.n	8000b36 <__aeabi_d2uiz+0x3a>
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	4770      	bx	lr
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_d2f>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b44:	bf24      	itt	cs
 8000b46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4e:	d90d      	bls.n	8000b6c <__aeabi_d2f+0x30>
 8000b50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b64:	bf08      	it	eq
 8000b66:	f020 0001 	biceq.w	r0, r0, #1
 8000b6a:	4770      	bx	lr
 8000b6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b70:	d121      	bne.n	8000bb6 <__aeabi_d2f+0x7a>
 8000b72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b76:	bfbc      	itt	lt
 8000b78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	4770      	bxlt	lr
 8000b7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b86:	f1c2 0218 	rsb	r2, r2, #24
 8000b8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b92:	fa20 f002 	lsr.w	r0, r0, r2
 8000b96:	bf18      	it	ne
 8000b98:	f040 0001 	orrne.w	r0, r0, #1
 8000b9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba8:	ea40 000c 	orr.w	r0, r0, ip
 8000bac:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb4:	e7cc      	b.n	8000b50 <__aeabi_d2f+0x14>
 8000bb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bba:	d107      	bne.n	8000bcc <__aeabi_d2f+0x90>
 8000bbc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bca:	4770      	bxne	lr
 8000bcc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b972 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9e08      	ldr	r6, [sp, #32]
 8000c12:	4604      	mov	r4, r0
 8000c14:	4688      	mov	r8, r1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d14b      	bne.n	8000cb2 <__udivmoddi4+0xa6>
 8000c1a:	428a      	cmp	r2, r1
 8000c1c:	4615      	mov	r5, r2
 8000c1e:	d967      	bls.n	8000cf0 <__udivmoddi4+0xe4>
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b14a      	cbz	r2, 8000c3a <__udivmoddi4+0x2e>
 8000c26:	f1c2 0720 	rsb	r7, r2, #32
 8000c2a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2e:	fa20 f707 	lsr.w	r7, r0, r7
 8000c32:	4095      	lsls	r5, r2
 8000c34:	ea47 0803 	orr.w	r8, r7, r3
 8000c38:	4094      	lsls	r4, r2
 8000c3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3e:	0c23      	lsrs	r3, r4, #16
 8000c40:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c44:	fa1f fc85 	uxth.w	ip, r5
 8000c48:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c4c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c50:	fb07 f10c 	mul.w	r1, r7, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x60>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c5e:	f080 811b 	bcs.w	8000e98 <__udivmoddi4+0x28c>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 8118 	bls.w	8000e98 <__udivmoddi4+0x28c>
 8000c68:	3f02      	subs	r7, #2
 8000c6a:	442b      	add	r3, r5
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c74:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c80:	45a4      	cmp	ip, r4
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x8c>
 8000c84:	192c      	adds	r4, r5, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x290>
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x290>
 8000c94:	3802      	subs	r0, #2
 8000c96:	442c      	add	r4, r5
 8000c98:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c9c:	eba4 040c 	sub.w	r4, r4, ip
 8000ca0:	2700      	movs	r7, #0
 8000ca2:	b11e      	cbz	r6, 8000cac <__udivmoddi4+0xa0>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c6 4300 	strd	r4, r3, [r6]
 8000cac:	4639      	mov	r1, r7
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xbe>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	f000 80eb 	beq.w	8000e92 <__udivmoddi4+0x286>
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f783 	clz	r7, r3
 8000cce:	2f00      	cmp	r7, #0
 8000cd0:	d147      	bne.n	8000d62 <__udivmoddi4+0x156>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd0>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80fa 	bhi.w	8000ed0 <__udivmoddi4+0x2c4>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	4698      	mov	r8, r3
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa0>
 8000cea:	e9c6 4800 	strd	r4, r8, [r6]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa0>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xe8>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 808f 	bne.w	8000e1c <__udivmoddi4+0x210>
 8000cfe:	1b49      	subs	r1, r1, r5
 8000d00:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d04:	fa1f f885 	uxth.w	r8, r5
 8000d08:	2701      	movs	r7, #1
 8000d0a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d0e:	0c23      	lsrs	r3, r4, #16
 8000d10:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb08 f10c 	mul.w	r1, r8, ip
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d20:	18eb      	adds	r3, r5, r3
 8000d22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x122>
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	f200 80cd 	bhi.w	8000ec8 <__udivmoddi4+0x2bc>
 8000d2e:	4684      	mov	ip, r0
 8000d30:	1a59      	subs	r1, r3, r1
 8000d32:	b2a3      	uxth	r3, r4
 8000d34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d38:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d3c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d40:	fb08 f800 	mul.w	r8, r8, r0
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x14c>
 8000d48:	192c      	adds	r4, r5, r4
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x14a>
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	f200 80b6 	bhi.w	8000ec2 <__udivmoddi4+0x2b6>
 8000d56:	4618      	mov	r0, r3
 8000d58:	eba4 0408 	sub.w	r4, r4, r8
 8000d5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d60:	e79f      	b.n	8000ca2 <__udivmoddi4+0x96>
 8000d62:	f1c7 0c20 	rsb	ip, r7, #32
 8000d66:	40bb      	lsls	r3, r7
 8000d68:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d6c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d70:	fa01 f407 	lsl.w	r4, r1, r7
 8000d74:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d78:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d7c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d80:	4325      	orrs	r5, r4
 8000d82:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d86:	0c2c      	lsrs	r4, r5, #16
 8000d88:	fb08 3319 	mls	r3, r8, r9, r3
 8000d8c:	fa1f fa8e 	uxth.w	sl, lr
 8000d90:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d94:	fb09 f40a 	mul.w	r4, r9, sl
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d9e:	fa00 f107 	lsl.w	r1, r0, r7
 8000da2:	d90b      	bls.n	8000dbc <__udivmoddi4+0x1b0>
 8000da4:	eb1e 0303 	adds.w	r3, lr, r3
 8000da8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dac:	f080 8087 	bcs.w	8000ebe <__udivmoddi4+0x2b2>
 8000db0:	429c      	cmp	r4, r3
 8000db2:	f240 8084 	bls.w	8000ebe <__udivmoddi4+0x2b2>
 8000db6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dba:	4473      	add	r3, lr
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	b2ad      	uxth	r5, r5
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dcc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd0:	45a2      	cmp	sl, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1da>
 8000dd4:	eb1e 0404 	adds.w	r4, lr, r4
 8000dd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ddc:	d26b      	bcs.n	8000eb6 <__udivmoddi4+0x2aa>
 8000dde:	45a2      	cmp	sl, r4
 8000de0:	d969      	bls.n	8000eb6 <__udivmoddi4+0x2aa>
 8000de2:	3802      	subs	r0, #2
 8000de4:	4474      	add	r4, lr
 8000de6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dea:	fba0 8902 	umull	r8, r9, r0, r2
 8000dee:	eba4 040a 	sub.w	r4, r4, sl
 8000df2:	454c      	cmp	r4, r9
 8000df4:	46c2      	mov	sl, r8
 8000df6:	464b      	mov	r3, r9
 8000df8:	d354      	bcc.n	8000ea4 <__udivmoddi4+0x298>
 8000dfa:	d051      	beq.n	8000ea0 <__udivmoddi4+0x294>
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d069      	beq.n	8000ed4 <__udivmoddi4+0x2c8>
 8000e00:	ebb1 050a 	subs.w	r5, r1, sl
 8000e04:	eb64 0403 	sbc.w	r4, r4, r3
 8000e08:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e0c:	40fd      	lsrs	r5, r7
 8000e0e:	40fc      	lsrs	r4, r7
 8000e10:	ea4c 0505 	orr.w	r5, ip, r5
 8000e14:	e9c6 5400 	strd	r5, r4, [r6]
 8000e18:	2700      	movs	r7, #0
 8000e1a:	e747      	b.n	8000cac <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f703 	lsr.w	r7, r0, r3
 8000e24:	4095      	lsls	r5, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e2e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e32:	4338      	orrs	r0, r7
 8000e34:	0c01      	lsrs	r1, r0, #16
 8000e36:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3a:	fa1f f885 	uxth.w	r8, r5
 8000e3e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb07 f308 	mul.w	r3, r7, r8
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x256>
 8000e52:	1869      	adds	r1, r5, r1
 8000e54:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e58:	d22f      	bcs.n	8000eba <__udivmoddi4+0x2ae>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d92d      	bls.n	8000eba <__udivmoddi4+0x2ae>
 8000e5e:	3f02      	subs	r7, #2
 8000e60:	4429      	add	r1, r5
 8000e62:	1acb      	subs	r3, r1, r3
 8000e64:	b281      	uxth	r1, r0
 8000e66:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb00 f308 	mul.w	r3, r0, r8
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x27e>
 8000e7a:	1869      	adds	r1, r5, r1
 8000e7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e80:	d217      	bcs.n	8000eb2 <__udivmoddi4+0x2a6>
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d915      	bls.n	8000eb2 <__udivmoddi4+0x2a6>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4429      	add	r1, r5
 8000e8a:	1ac9      	subs	r1, r1, r3
 8000e8c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e90:	e73b      	b.n	8000d0a <__udivmoddi4+0xfe>
 8000e92:	4637      	mov	r7, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e709      	b.n	8000cac <__udivmoddi4+0xa0>
 8000e98:	4607      	mov	r7, r0
 8000e9a:	e6e7      	b.n	8000c6c <__udivmoddi4+0x60>
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x8c>
 8000ea0:	4541      	cmp	r1, r8
 8000ea2:	d2ab      	bcs.n	8000dfc <__udivmoddi4+0x1f0>
 8000ea4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ea8:	eb69 020e 	sbc.w	r2, r9, lr
 8000eac:	3801      	subs	r0, #1
 8000eae:	4613      	mov	r3, r2
 8000eb0:	e7a4      	b.n	8000dfc <__udivmoddi4+0x1f0>
 8000eb2:	4660      	mov	r0, ip
 8000eb4:	e7e9      	b.n	8000e8a <__udivmoddi4+0x27e>
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	e795      	b.n	8000de6 <__udivmoddi4+0x1da>
 8000eba:	4667      	mov	r7, ip
 8000ebc:	e7d1      	b.n	8000e62 <__udivmoddi4+0x256>
 8000ebe:	4681      	mov	r9, r0
 8000ec0:	e77c      	b.n	8000dbc <__udivmoddi4+0x1b0>
 8000ec2:	3802      	subs	r0, #2
 8000ec4:	442c      	add	r4, r5
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0x14c>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	442b      	add	r3, r5
 8000ece:	e72f      	b.n	8000d30 <__udivmoddi4+0x124>
 8000ed0:	4638      	mov	r0, r7
 8000ed2:	e708      	b.n	8000ce6 <__udivmoddi4+0xda>
 8000ed4:	4637      	mov	r7, r6
 8000ed6:	e6e9      	b.n	8000cac <__udivmoddi4+0xa0>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000edc:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_Init+0x30>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ee6:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000eee:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ef6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef8:	2003      	movs	r0, #3
 8000efa:	f000 fc65 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f003 faf4 	bl	80044ec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f04:	f003 fad6 	bl	80044b4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000f08:	2000      	movs	r0, #0
 8000f0a:	bd08      	pop	{r3, pc}
 8000f0c:	40023c00 	.word	0x40023c00

08000f10 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f10:	4a02      	ldr	r2, [pc, #8]	; (8000f1c <HAL_IncTick+0xc>)
 8000f12:	6813      	ldr	r3, [r2, #0]
 8000f14:	3301      	adds	r3, #1
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	2000041c 	.word	0x2000041c

08000f20 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f20:	4b01      	ldr	r3, [pc, #4]	; (8000f28 <HAL_GetTick+0x8>)
 8000f22:	6818      	ldr	r0, [r3, #0]
}
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	2000041c 	.word	0x2000041c

08000f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f2c:	b530      	push	{r4, r5, lr}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f32:	f7ff fff5 	bl	8000f20 <HAL_GetTick>
  uint32_t wait = Delay;
 8000f36:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f38:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f3a:	4605      	mov	r5, r0
  {
     wait++;
 8000f3c:	bf18      	it	ne
 8000f3e:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f40:	f7ff ffee 	bl	8000f20 <HAL_GetTick>
 8000f44:	1b40      	subs	r0, r0, r5
 8000f46:	42a0      	cmp	r0, r4
 8000f48:	d3fa      	bcc.n	8000f40 <HAL_Delay+0x14>
  {
  }
}
 8000f4a:	b003      	add	sp, #12
 8000f4c:	bd30      	pop	{r4, r5, pc}
 8000f4e:	bf00      	nop

08000f50 <HAL_CAN_ConfigFilter>:
#else
  can_ip = CAN1;
#endif
  
  /* Initialisation mode for the filter */
  can_ip->FMR |= (uint32_t)CAN_FMR_FINIT;
 8000f50:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
  filternbrbitpos = 1U << sFilterConfig->FilterNumber;
 8000f52:	694a      	ldr	r2, [r1, #20]
  can_ip->FMR |= (uint32_t)CAN_FMR_FINIT;
 8000f54:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8000f58:	f040 0001 	orr.w	r0, r0, #1
{
 8000f5c:	b4f0      	push	{r4, r5, r6, r7}
  can_ip->FMR |= (uint32_t)CAN_FMR_FINIT;
 8000f5e:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200

#if defined (CAN2)  
  /* Select the start slave bank */
  can_ip->FMR &= ~((uint32_t)CAN_FMR_CAN2SB);
 8000f62:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8000f66:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8000f6a:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
  can_ip->FMR |= (uint32_t)(sFilterConfig->BankNumber << 8U);
 8000f6e:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 8000f72:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8000f74:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8000f78:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
  filternbrbitpos = 1U << sFilterConfig->FilterNumber;
 8000f7c:	2401      	movs	r4, #1
#endif
     
  /* Filter Deactivation */
  can_ip->FA1R &= ~(uint32_t)filternbrbitpos;
 8000f7e:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
  filternbrbitpos = 1U << sFilterConfig->FilterNumber;
 8000f82:	4094      	lsls	r4, r2
  can_ip->FA1R &= ~(uint32_t)filternbrbitpos;
 8000f84:	43e5      	mvns	r5, r4
 8000f86:	4028      	ands	r0, r5
 8000f88:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000f8c:	69c8      	ldr	r0, [r1, #28]
 8000f8e:	2800      	cmp	r0, #0
 8000f90:	d147      	bne.n	8001022 <HAL_CAN_ConfigFilter+0xd2>
  {
    /* 16-bit scale for the filter */
    can_ip->FS1R &= ~(uint32_t)filternbrbitpos;
 8000f92:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 8000f96:	4028      	ands	r0, r5
 8000f98:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
 8000f9c:	00d2      	lsls	r2, r2, #3

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f9e:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000fa0:	8888      	ldrh	r0, [r1, #4]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fa2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000fa4:	880b      	ldrh	r3, [r1, #0]
 8000fa6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000faa:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
    /* 32-bit scale for the filter */
    can_ip->FS1R |= filternbrbitpos;
    
    /* 32-bit identifier or First 32-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000fae:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8000fb6:	f8c2 0240 	str.w	r0, [r2, #576]	; 0x240
    can_ip->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8000fba:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fbe:	698b      	ldr	r3, [r1, #24]
  {
    /*Id/Mask mode for the filter*/
    can_ip->FM1R &= ~(uint32_t)filternbrbitpos;
 8000fc0:	4a1f      	ldr	r2, [pc, #124]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fc2:	bb43      	cbnz	r3, 8001016 <HAL_CAN_ConfigFilter+0xc6>
    can_ip->FM1R &= ~(uint32_t)filternbrbitpos;
 8000fc4:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000fc8:	402b      	ands	r3, r5
 8000fca:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    /*Identifier list mode for the filter*/
    can_ip->FM1R |= (uint32_t)filternbrbitpos;
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fce:	690b      	ldr	r3, [r1, #16]
 8000fd0:	b9c3      	cbnz	r3, 8001004 <HAL_CAN_ConfigFilter+0xb4>
  {
    /* FIFO 0 assignation for the filter */
    can_ip->FFA1R &= ~(uint32_t)filternbrbitpos;
 8000fd2:	4a1b      	ldr	r2, [pc, #108]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
 8000fd4:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8000fd8:	402b      	ands	r3, r5
 8000fda:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    can_ip->FFA1R |= (uint32_t)filternbrbitpos;
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 8000fde:	6a0b      	ldr	r3, [r1, #32]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d105      	bne.n	8000ff0 <HAL_CAN_ConfigFilter+0xa0>
  {
    can_ip->FA1R |= filternbrbitpos;
 8000fe4:	4a16      	ldr	r2, [pc, #88]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
 8000fe6:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
 8000fea:	431c      	orrs	r4, r3
 8000fec:	f8c2 421c 	str.w	r4, [r2, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  can_ip->FMR &= ~((uint32_t)CAN_FMR_FINIT);
 8000ff0:	4a13      	ldr	r2, [pc, #76]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
 8000ff2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000ff6:	f023 0301 	bic.w	r3, r3, #1
  
  /* Return function status */
  return HAL_OK;
}
 8000ffa:	2000      	movs	r0, #0
  can_ip->FMR &= ~((uint32_t)CAN_FMR_FINIT);
 8000ffc:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8001000:	bcf0      	pop	{r4, r5, r6, r7}
 8001002:	4770      	bx	lr
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO1)
 8001004:	2b01      	cmp	r3, #1
 8001006:	d1ea      	bne.n	8000fde <HAL_CAN_ConfigFilter+0x8e>
    can_ip->FFA1R |= (uint32_t)filternbrbitpos;
 8001008:	4a0d      	ldr	r2, [pc, #52]	; (8001040 <HAL_CAN_ConfigFilter+0xf0>)
 800100a:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 800100e:	4323      	orrs	r3, r4
 8001010:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8001014:	e7e3      	b.n	8000fde <HAL_CAN_ConfigFilter+0x8e>
    can_ip->FM1R |= (uint32_t)filternbrbitpos;
 8001016:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 800101a:	4323      	orrs	r3, r4
 800101c:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001020:	e7d5      	b.n	8000fce <HAL_CAN_ConfigFilter+0x7e>
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001022:	2801      	cmp	r0, #1
 8001024:	d1cb      	bne.n	8000fbe <HAL_CAN_ConfigFilter+0x6e>
    can_ip->FS1R |= filternbrbitpos;
 8001026:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 800102a:	4320      	orrs	r0, r4
 800102c:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
 8001030:	00d2      	lsls	r2, r2, #3
 8001032:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001036:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001038:	8888      	ldrh	r0, [r1, #4]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800103a:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800103c:	898b      	ldrh	r3, [r1, #12]
 800103e:	e7b4      	b.n	8000faa <HAL_CAN_ConfigFilter+0x5a>
 8001040:	40006400 	.word	0x40006400

08001044 <HAL_CAN_Init>:
  if(hcan == NULL)
 8001044:	2800      	cmp	r0, #0
 8001046:	f000 808b 	beq.w	8001160 <HAL_CAN_Init+0x11c>
  if(hcan->State == HAL_CAN_STATE_RESET)
 800104a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800104e:	b570      	push	{r4, r5, r6, lr}
  if(hcan->State == HAL_CAN_STATE_RESET)
 8001050:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001054:	4605      	mov	r5, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d077      	beq.n	800114a <HAL_CAN_Init+0x106>
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 800105a:	682b      	ldr	r3, [r5, #0]
  hcan->State = HAL_CAN_STATE_BUSY;
 800105c:	2202      	movs	r2, #2
 800105e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	f022 0202 	bic.w	r2, r2, #2
 8001068:	601a      	str	r2, [r3, #0]
  hcan->Instance->MCR |= CAN_MCR_INRQ ;
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	f042 0201 	orr.w	r2, r2, #1
 8001070:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001072:	f7ff ff55 	bl	8000f20 <HAL_GetTick>
 8001076:	4606      	mov	r6, r0
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001078:	e004      	b.n	8001084 <HAL_CAN_Init+0x40>
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 800107a:	f7ff ff51 	bl	8000f20 <HAL_GetTick>
 800107e:	1b80      	subs	r0, r0, r6
 8001080:	280a      	cmp	r0, #10
 8001082:	d867      	bhi.n	8001154 <HAL_CAN_Init+0x110>
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001084:	682a      	ldr	r2, [r5, #0]
 8001086:	6854      	ldr	r4, [r2, #4]
 8001088:	f014 0401 	ands.w	r4, r4, #1
 800108c:	d0f5      	beq.n	800107a <HAL_CAN_Init+0x36>
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800108e:	6853      	ldr	r3, [r2, #4]
 8001090:	07d9      	lsls	r1, r3, #31
 8001092:	d555      	bpl.n	8001140 <HAL_CAN_Init+0xfc>
    if (hcan->Init.TTCM == ENABLE)
 8001094:	69ab      	ldr	r3, [r5, #24]
 8001096:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_TTCM;
 8001098:	6813      	ldr	r3, [r2, #0]
 800109a:	bf0c      	ite	eq
 800109c:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80010a0:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 80010a4:	6013      	str	r3, [r2, #0]
    if (hcan->Init.ABOM == ENABLE)
 80010a6:	69eb      	ldr	r3, [r5, #28]
 80010a8:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_ABOM;
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	bf0c      	ite	eq
 80010ae:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80010b2:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 80010b6:	6013      	str	r3, [r2, #0]
    if (hcan->Init.AWUM == ENABLE)
 80010b8:	6a2b      	ldr	r3, [r5, #32]
 80010ba:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_AWUM;
 80010bc:	6813      	ldr	r3, [r2, #0]
 80010be:	bf0c      	ite	eq
 80010c0:	f043 0320 	orreq.w	r3, r3, #32
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80010c4:	f023 0320 	bicne.w	r3, r3, #32
 80010c8:	6013      	str	r3, [r2, #0]
    if (hcan->Init.NART == ENABLE)
 80010ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010cc:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_NART;
 80010ce:	6813      	ldr	r3, [r2, #0]
 80010d0:	bf0c      	ite	eq
 80010d2:	f043 0310 	orreq.w	r3, r3, #16
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_NART;
 80010d6:	f023 0310 	bicne.w	r3, r3, #16
 80010da:	6013      	str	r3, [r2, #0]
    if (hcan->Init.RFLM == ENABLE)
 80010dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80010de:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_RFLM;
 80010e0:	6813      	ldr	r3, [r2, #0]
 80010e2:	bf0c      	ite	eq
 80010e4:	f043 0308 	orreq.w	r3, r3, #8
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80010e8:	f023 0308 	bicne.w	r3, r3, #8
 80010ec:	6013      	str	r3, [r2, #0]
    if (hcan->Init.TXFP == ENABLE)
 80010ee:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80010f0:	2b01      	cmp	r3, #1
      hcan->Instance->MCR |= CAN_MCR_TXFP;
 80010f2:	6813      	ldr	r3, [r2, #0]
 80010f4:	bf0c      	ite	eq
 80010f6:	f043 0304 	orreq.w	r3, r3, #4
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80010fa:	f023 0304 	bicne.w	r3, r3, #4
 80010fe:	6013      	str	r3, [r2, #0]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 8001100:	e9d5 3102 	ldrd	r3, r1, [r5, #8]
                ((uint32_t)hcan->Init.BS1) | \
 8001104:	e9d5 4004 	ldrd	r4, r0, [r5, #16]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 8001108:	430b      	orrs	r3, r1
               ((uint32_t)hcan->Init.Prescaler - 1U);
 800110a:	6869      	ldr	r1, [r5, #4]
                ((uint32_t)hcan->Init.SJW) | \
 800110c:	4323      	orrs	r3, r4
                ((uint32_t)hcan->Init.BS1) | \
 800110e:	4303      	orrs	r3, r0
               ((uint32_t)hcan->Init.Prescaler - 1U);
 8001110:	3901      	subs	r1, #1
                ((uint32_t)hcan->Init.BS2) | \
 8001112:	430b      	orrs	r3, r1
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 8001114:	61d3      	str	r3, [r2, #28]
    hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8001116:	6813      	ldr	r3, [r2, #0]
 8001118:	f023 0301 	bic.w	r3, r3, #1
 800111c:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800111e:	f7ff feff 	bl	8000f20 <HAL_GetTick>
 8001122:	4604      	mov	r4, r0
   while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001124:	e004      	b.n	8001130 <HAL_CAN_Init+0xec>
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 8001126:	f7ff fefb 	bl	8000f20 <HAL_GetTick>
 800112a:	1b00      	subs	r0, r0, r4
 800112c:	280a      	cmp	r0, #10
 800112e:	d819      	bhi.n	8001164 <HAL_CAN_Init+0x120>
   while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001130:	682b      	ldr	r3, [r5, #0]
 8001132:	685a      	ldr	r2, [r3, #4]
 8001134:	07d2      	lsls	r2, r2, #31
 8001136:	d4f6      	bmi.n	8001126 <HAL_CAN_Init+0xe2>
    if ((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001138:	6858      	ldr	r0, [r3, #4]
 800113a:	f010 0001 	ands.w	r0, r0, #1
 800113e:	d018      	beq.n	8001172 <HAL_CAN_Init+0x12e>
    hcan->State = HAL_CAN_STATE_ERROR;
 8001140:	2304      	movs	r3, #4
 8001142:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    return HAL_ERROR;
 8001146:	2001      	movs	r0, #1
}
 8001148:	bd70      	pop	{r4, r5, r6, pc}
    hcan->Lock = HAL_UNLOCKED;
 800114a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    HAL_CAN_MspInit(hcan);
 800114e:	f002 fa53 	bl	80035f8 <HAL_CAN_MspInit>
 8001152:	e782      	b.n	800105a <HAL_CAN_Init+0x16>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001154:	2003      	movs	r0, #3
      __HAL_UNLOCK(hcan);
 8001156:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800115a:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 800115e:	bd70      	pop	{r4, r5, r6, pc}
     return HAL_ERROR;
 8001160:	2001      	movs	r0, #1
}
 8001162:	4770      	bx	lr
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001164:	2003      	movs	r0, #3
       __HAL_UNLOCK(hcan);
 8001166:	2300      	movs	r3, #0
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001168:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
       __HAL_UNLOCK(hcan);
 800116c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
}
 8001170:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_READY;
 8001172:	2301      	movs	r3, #1
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001174:	6428      	str	r0, [r5, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 8001176:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800117a:	bd70      	pop	{r4, r5, r6, pc}

0800117c <HAL_CAN_Transmit>:
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800117c:	6802      	ldr	r2, [r0, #0]
 800117e:	6893      	ldr	r3, [r2, #8]
 8001180:	015b      	lsls	r3, r3, #5
 8001182:	d403      	bmi.n	800118c <HAL_CAN_Transmit+0x10>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001184:	6893      	ldr	r3, [r2, #8]
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	f140 8085 	bpl.w	8001296 <HAL_CAN_Transmit+0x11a>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
  {  
    /* Process locked */
    __HAL_LOCK(hcan);
 800118c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001190:	2b01      	cmp	r3, #1
 8001192:	f000 80c3 	beq.w	800131c <HAL_CAN_Transmit+0x1a0>
  
    /* Change CAN state */
    switch(hcan->State)
 8001196:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800119a:	b2db      	uxtb	r3, r3
{
 800119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    switch(hcan->State)
 80011a0:	2b32      	cmp	r3, #50	; 0x32
    __HAL_LOCK(hcan);
 80011a2:	f04f 0401 	mov.w	r4, #1
 80011a6:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    switch(hcan->State)
 80011aa:	f000 80b3 	beq.w	8001314 <HAL_CAN_Transmit+0x198>
 80011ae:	2b62      	cmp	r3, #98	; 0x62
 80011b0:	f000 80a8 	beq.w	8001304 <HAL_CAN_Transmit+0x188>
 80011b4:	2b22      	cmp	r3, #34	; 0x22
 80011b6:	f000 80a9 	beq.w	800130c <HAL_CAN_Transmit+0x190>
          break;
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
          break;
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 80011ba:	2312      	movs	r3, #18
 80011bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          break;
    }
  
    /* Select one empty transmit mailbox */
    if ((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80011c0:	6893      	ldr	r3, [r2, #8]
 80011c2:	015d      	lsls	r5, r3, #5
 80011c4:	f100 809c 	bmi.w	8001300 <HAL_CAN_Transmit+0x184>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
    }
    else if ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 80011c8:	6893      	ldr	r3, [r2, #8]
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 80011ca:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80011ce:	bf0c      	ite	eq
 80011d0:	2402      	moveq	r4, #2
 80011d2:	2401      	movne	r4, #1
 80011d4:	ea4f 1c04 	mov.w	ip, r4, lsl #4
 80011d8:	eb02 030c 	add.w	r3, r2, ip
      transmitmailbox = CAN_TXMAILBOX_2;
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80011dc:	6b07      	ldr	r7, [r0, #48]	; 0x30
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80011de:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 80011e2:	e9d7 6e02 	ldrd	r6, lr, [r7, #8]
 80011e6:	f005 0501 	and.w	r5, r5, #1
 80011ea:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80011ee:	2e00      	cmp	r6, #0
 80011f0:	d17a      	bne.n	80012e8 <HAL_CAN_Transmit+0x16c>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21U) | \
 80011f2:	683d      	ldr	r5, [r7, #0]
 80011f4:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 80011f8:	ea4e 5545 	orr.w	r5, lr, r5, lsl #21
 80011fc:	4335      	orrs	r5, r6
 80011fe:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
 8001202:	460d      	mov	r5, r1
 8001204:	4606      	mov	r6, r0
                                                  hcan->pTxMsg->IDE | \
                                                  hcan->pTxMsg->RTR);
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001206:	6939      	ldr	r1, [r7, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8001208:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
  
    /* Get tick */
    tickstart = HAL_GetTick();
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800120c:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8001344 <HAL_CAN_Transmit+0x1c8>
 8001210:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8001348 <HAL_CAN_Transmit+0x1cc>
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001214:	f001 010f 	and.w	r1, r1, #15
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8001218:	f020 000f 	bic.w	r0, r0, #15
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800121c:	6139      	str	r1, [r7, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 800121e:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001222:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 8001226:	4301      	orrs	r1, r0
 8001228:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3U] << 24U) | 
 800122c:	4462      	add	r2, ip
                                             ((uint32_t)hcan->pTxMsg->Data[1U] << 8U) | 
 800122e:	6979      	ldr	r1, [r7, #20]
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3U] << 24U) | 
 8001230:	f8c2 1188 	str.w	r1, [r2, #392]	; 0x188
                                             ((uint32_t)hcan->pTxMsg->Data[5U] << 8U) |
 8001234:	69b9      	ldr	r1, [r7, #24]
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7U] << 24U) | 
 8001236:	f8c2 118c 	str.w	r1, [r2, #396]	; 0x18c
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 800123a:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800123e:	4f40      	ldr	r7, [pc, #256]	; (8001340 <HAL_CAN_Transmit+0x1c4>)
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 8001240:	f042 0201 	orr.w	r2, r2, #1
 8001244:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    tickstart = HAL_GetTick();
 8001248:	f7ff fe6a 	bl	8000f20 <HAL_GetTick>
 800124c:	4682      	mov	sl, r0
 800124e:	6832      	ldr	r2, [r6, #0]
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001250:	6893      	ldr	r3, [r2, #8]
 8001252:	bb4c      	cbnz	r4, 80012a8 <HAL_CAN_Transmit+0x12c>
 8001254:	ea38 0303 	bics.w	r3, r8, r3
 8001258:	bf14      	ite	ne
 800125a:	2301      	movne	r3, #1
 800125c:	2300      	moveq	r3, #0
 800125e:	b363      	cbz	r3, 80012ba <HAL_CAN_Transmit+0x13e>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001260:	1c6b      	adds	r3, r5, #1
 8001262:	d0f5      	beq.n	8001250 <HAL_CAN_Transmit+0xd4>
      {
       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001264:	b135      	cbz	r5, 8001274 <HAL_CAN_Transmit+0xf8>
 8001266:	f7ff fe5b 	bl	8000f20 <HAL_GetTick>
 800126a:	eba0 000a 	sub.w	r0, r0, sl
 800126e:	42a8      	cmp	r0, r5
 8001270:	d9ed      	bls.n	800124e <HAL_CAN_Transmit+0xd2>
 8001272:	6832      	ldr	r2, [r6, #0]
       {
         hcan->State = HAL_CAN_STATE_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c

         __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 800127a:	2c00      	cmp	r4, #0
 800127c:	d05c      	beq.n	8001338 <HAL_CAN_Transmit+0x1bc>
 800127e:	2c01      	cmp	r4, #1
 8001280:	bf0c      	ite	eq
 8001282:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001286:	f44f 0300 	movne.w	r3, #8388608	; 0x800000
 800128a:	6093      	str	r3, [r2, #8]

         /* Process unlocked */
         __HAL_UNLOCK(hcan);
 800128c:	2300      	movs	r3, #0
 800128e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
         return HAL_TIMEOUT;
 8001292:	2003      	movs	r0, #3
 8001294:	e020      	b.n	80012d8 <HAL_CAN_Transmit+0x15c>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 8001296:	6893      	ldr	r3, [r2, #8]
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	f53f af77 	bmi.w	800118c <HAL_CAN_Transmit+0x10>
    return HAL_OK;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 800129e:	2304      	movs	r3, #4
 80012a0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 80012a4:	2001      	movs	r0, #1
 80012a6:	4770      	bx	lr
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80012a8:	2c01      	cmp	r4, #1
 80012aa:	d017      	beq.n	80012dc <HAL_CAN_Transmit+0x160>
 80012ac:	ea39 0303 	bics.w	r3, r9, r3
 80012b0:	bf14      	ite	ne
 80012b2:	2301      	movne	r3, #1
 80012b4:	2300      	moveq	r3, #0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1d2      	bne.n	8001260 <HAL_CAN_Transmit+0xe4>
    switch(hcan->State)
 80012ba:	f896 303c 	ldrb.w	r3, [r6, #60]	; 0x3c
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b52      	cmp	r3, #82	; 0x52
 80012c2:	d035      	beq.n	8001330 <HAL_CAN_Transmit+0x1b4>
 80012c4:	2b72      	cmp	r3, #114	; 0x72
 80012c6:	d02f      	beq.n	8001328 <HAL_CAN_Transmit+0x1ac>
 80012c8:	2b42      	cmp	r3, #66	; 0x42
 80012ca:	d029      	beq.n	8001320 <HAL_CAN_Transmit+0x1a4>
          hcan->State = HAL_CAN_STATE_READY;
 80012cc:	2301      	movs	r3, #1
 80012ce:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
    __HAL_UNLOCK(hcan);
 80012d2:	2000      	movs	r0, #0
 80012d4:	f886 003d 	strb.w	r0, [r6, #61]	; 0x3d
  }
}
 80012d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80012dc:	ea37 0303 	bics.w	r3, r7, r3
 80012e0:	bf14      	ite	ne
 80012e2:	2301      	movne	r3, #1
 80012e4:	2300      	moveq	r3, #0
 80012e6:	e7ba      	b.n	800125e <HAL_CAN_Transmit+0xe2>
                                                  hcan->pTxMsg->IDE | \
 80012e8:	687d      	ldr	r5, [r7, #4]
 80012ea:	ea46 060e 	orr.w	r6, r6, lr
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3U) | \
 80012ee:	f8d3 e180 	ldr.w	lr, [r3, #384]	; 0x180
                                                  hcan->pTxMsg->IDE | \
 80012f2:	ea46 06c5 	orr.w	r6, r6, r5, lsl #3
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3U) | \
 80012f6:	ea46 060e 	orr.w	r6, r6, lr
 80012fa:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
 80012fe:	e780      	b.n	8001202 <HAL_CAN_Transmit+0x86>
      transmitmailbox = CAN_TXMAILBOX_0;
 8001300:	2400      	movs	r4, #0
 8001302:	e767      	b.n	80011d4 <HAL_CAN_Transmit+0x58>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8001304:	2372      	movs	r3, #114	; 0x72
 8001306:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          break;
 800130a:	e759      	b.n	80011c0 <HAL_CAN_Transmit+0x44>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 800130c:	2342      	movs	r3, #66	; 0x42
 800130e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          break;
 8001312:	e755      	b.n	80011c0 <HAL_CAN_Transmit+0x44>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8001314:	2352      	movs	r3, #82	; 0x52
 8001316:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          break;
 800131a:	e751      	b.n	80011c0 <HAL_CAN_Transmit+0x44>
    __HAL_LOCK(hcan);
 800131c:	2002      	movs	r0, #2
}
 800131e:	4770      	bx	lr
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8001320:	2322      	movs	r3, #34	; 0x22
 8001322:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
          break;
 8001326:	e7d4      	b.n	80012d2 <HAL_CAN_Transmit+0x156>
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8001328:	2362      	movs	r3, #98	; 0x62
 800132a:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
          break;
 800132e:	e7d0      	b.n	80012d2 <HAL_CAN_Transmit+0x156>
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8001330:	2332      	movs	r3, #50	; 0x32
 8001332:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
          break;
 8001336:	e7cc      	b.n	80012d2 <HAL_CAN_Transmit+0x156>
         __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	6093      	str	r3, [r2, #8]
 800133c:	e7a6      	b.n	800128c <HAL_CAN_Transmit+0x110>
 800133e:	bf00      	nop
 8001340:	08000300 	.word	0x08000300
 8001344:	10030000 	.word	0x10030000
 8001348:	04000003 	.word	0x04000003

0800134c <HAL_CAN_Receive_IT>:
{
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));
  
  /* Check if CAN state is not busy for RX FIFO0 */
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 800134c:	bb99      	cbnz	r1, 80013b6 <HAL_CAN_Receive_IT+0x6a>
 800134e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001352:	2b22      	cmp	r3, #34	; 0x22
 8001354:	d041      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8001356:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 800135a:	2b42      	cmp	r3, #66	; 0x42
 800135c:	d03d      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800135e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8001362:	2b62      	cmp	r3, #98	; 0x62
 8001364:	d039      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8001366:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800136a:	2b72      	cmp	r3, #114	; 0x72
 800136c:	d035      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
  {
    return HAL_BUSY;
  }

  /* Process locked */
  __HAL_LOCK(hcan);
 800136e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001372:	2b01      	cmp	r3, #1
 8001374:	d031      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>

  /* Change CAN state */
  if(FIFONumber == CAN_FIFO0)
  {
    switch(hcan->State)
 8001376:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800137a:	b2db      	uxtb	r3, r3
  __HAL_LOCK(hcan);
 800137c:	2201      	movs	r2, #1
    switch(hcan->State)
 800137e:	2b32      	cmp	r3, #50	; 0x32
  __HAL_LOCK(hcan);
 8001380:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    switch(hcan->State)
 8001384:	d053      	beq.n	800142e <HAL_CAN_Receive_IT+0xe2>
 8001386:	2b52      	cmp	r3, #82	; 0x52
 8001388:	d061      	beq.n	800144e <HAL_CAN_Receive_IT+0x102>
 800138a:	2b12      	cmp	r3, #18
 800138c:	d05b      	beq.n	8001446 <HAL_CAN_Receive_IT+0xfa>
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
        break;
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 800138e:	2322      	movs	r3, #34	; 0x22
 8001390:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  /*  - Enable Error passive Interrupt */
  /*  - Enable Bus-off Interrupt */
  /*  - Enable Last error code Interrupt */
  /*  - Enable Error Interrupt */
  /*  - Enable Transmit mailbox empty Interrupt */
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8001394:	6801      	ldr	r1, [r0, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001396:	2300      	movs	r3, #0
 8001398:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800139a:	694a      	ldr	r2, [r1, #20]
 800139c:	f442 420f 	orr.w	r2, r2, #36608	; 0x8f00
 80013a0:	f042 0201 	orr.w	r2, r2, #1
 80013a4:	614a      	str	r2, [r1, #20]
   __HAL_UNLOCK(hcan);

  if(FIFONumber == CAN_FIFO0)
  {
    /* Enable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 80013a6:	694a      	ldr	r2, [r1, #20]
   __HAL_UNLOCK(hcan);
 80013a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 80013ac:	f042 020a 	orr.w	r2, r2, #10
    /* Enable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
  }

  /* Return function status */
  return HAL_OK;
 80013b0:	4618      	mov	r0, r3
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 80013b2:	614a      	str	r2, [r1, #20]
 80013b4:	4770      	bx	lr
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 80013b6:	2901      	cmp	r1, #1
 80013b8:	d111      	bne.n	80013de <HAL_CAN_Receive_IT+0x92>
 80013ba:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80013be:	2b32      	cmp	r3, #50	; 0x32
 80013c0:	d00b      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 80013c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 80013c6:	2b52      	cmp	r3, #82	; 0x52
 80013c8:	d007      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 80013ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 80013ce:	2b62      	cmp	r3, #98	; 0x62
 80013d0:	d003      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 80013d2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 80013d6:	2b72      	cmp	r3, #114	; 0x72
 80013d8:	d101      	bne.n	80013de <HAL_CAN_Receive_IT+0x92>
    return HAL_BUSY;
 80013da:	2002      	movs	r0, #2
 80013dc:	4770      	bx	lr
  __HAL_LOCK(hcan);
 80013de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d0f9      	beq.n	80013da <HAL_CAN_Receive_IT+0x8e>
    switch(hcan->State)
 80013e6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80013ea:	b2db      	uxtb	r3, r3
  __HAL_LOCK(hcan);
 80013ec:	2201      	movs	r2, #1
    switch(hcan->State)
 80013ee:	2b22      	cmp	r3, #34	; 0x22
  __HAL_LOCK(hcan);
 80013f0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    switch(hcan->State)
 80013f4:	d017      	beq.n	8001426 <HAL_CAN_Receive_IT+0xda>
 80013f6:	2b42      	cmp	r3, #66	; 0x42
 80013f8:	d021      	beq.n	800143e <HAL_CAN_Receive_IT+0xf2>
 80013fa:	2b12      	cmp	r3, #18
 80013fc:	d01b      	beq.n	8001436 <HAL_CAN_Receive_IT+0xea>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80013fe:	2332      	movs	r3, #50	; 0x32
 8001400:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8001404:	6801      	ldr	r1, [r0, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001406:	2300      	movs	r3, #0
 8001408:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800140a:	694a      	ldr	r2, [r1, #20]
 800140c:	f442 420f 	orr.w	r2, r2, #36608	; 0x8f00
 8001410:	f042 0201 	orr.w	r2, r2, #1
 8001414:	614a      	str	r2, [r1, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8001416:	694a      	ldr	r2, [r1, #20]
   __HAL_UNLOCK(hcan);
 8001418:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 800141c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
  return HAL_OK;
 8001420:	4618      	mov	r0, r3
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8001422:	614a      	str	r2, [r1, #20]
}
 8001424:	4770      	bx	lr
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8001426:	2362      	movs	r3, #98	; 0x62
 8001428:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 800142c:	e7ea      	b.n	8001404 <HAL_CAN_Receive_IT+0xb8>
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 800142e:	2362      	movs	r3, #98	; 0x62
 8001430:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 8001434:	e7ae      	b.n	8001394 <HAL_CAN_Receive_IT+0x48>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8001436:	2352      	movs	r3, #82	; 0x52
 8001438:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 800143c:	e7e2      	b.n	8001404 <HAL_CAN_Receive_IT+0xb8>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 800143e:	2372      	movs	r3, #114	; 0x72
 8001440:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 8001444:	e7de      	b.n	8001404 <HAL_CAN_Receive_IT+0xb8>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8001446:	2342      	movs	r3, #66	; 0x42
 8001448:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 800144c:	e7a2      	b.n	8001394 <HAL_CAN_Receive_IT+0x48>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 800144e:	2372      	movs	r3, #114	; 0x72
 8001450:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
 8001454:	e79e      	b.n	8001394 <HAL_CAN_Receive_IT+0x48>
 8001456:	bf00      	nop

08001458 <HAL_CAN_TxCpltCallback>:
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop

0800145c <CAN_Receive_IT>:
  * @param  FIFONumber Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 800145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    pRxMsg = hcan->pRx1Msg;
  }

  /* Get the Id */
  pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800145e:	6804      	ldr	r4, [r0, #0]
    pRxMsg = hcan->pRx1Msg;
 8001460:	e9d0 230d 	ldrd	r2, r3, [r0, #52]	; 0x34
 8001464:	eb04 1501 	add.w	r5, r4, r1, lsl #4
    pRxMsg = hcan->pRxMsg;
 8001468:	2900      	cmp	r1, #0
 800146a:	bf08      	it	eq
 800146c:	4613      	moveq	r3, r2
  pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800146e:	f8d5 21b0 	ldr.w	r2, [r5, #432]	; 0x1b0
 8001472:	f002 0204 	and.w	r2, r2, #4
 8001476:	609a      	str	r2, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8001478:	2a00      	cmp	r2, #0
 800147a:	d17e      	bne.n	800157a <CAN_Receive_IT+0x11e>
  {
    pRxMsg->StdId = 0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 800147c:	f8d5 21b0 	ldr.w	r2, [r5, #432]	; 0x1b0
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	601a      	str	r2, [r3, #0]
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
  /* Get the FMI */
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
  /* Get the data field */
  pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8001484:	eb04 1201 	add.w	r2, r4, r1, lsl #4
  pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8001488:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
  pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 800148c:	f8d5 61b4 	ldr.w	r6, [r5, #436]	; 0x1b4
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 8001490:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
  pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8001494:	f8d2 c1b8 	ldr.w	ip, [r2, #440]	; 0x1b8
 8001498:	f883 c014 	strb.w	ip, [r3, #20]
  pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 800149c:	f8d2 c1b8 	ldr.w	ip, [r2, #440]	; 0x1b8
  pRxMsg->FIFONumber = FIFONumber;
 80014a0:	6219      	str	r1, [r3, #32]
  pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 80014a2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80014a6:	f883 c015 	strb.w	ip, [r3, #21]
  pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 80014aa:	f8d2 c1b8 	ldr.w	ip, [r2, #440]	; 0x1b8
 80014ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80014b2:	f883 c016 	strb.w	ip, [r3, #22]
  pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 80014b6:	f8d2 c1b8 	ldr.w	ip, [r2, #440]	; 0x1b8
 80014ba:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 80014be:	f883 c017 	strb.w	ip, [r3, #23]
  pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 80014c2:	f8d2 c1bc 	ldr.w	ip, [r2, #444]	; 0x1bc
 80014c6:	f883 c018 	strb.w	ip, [r3, #24]
  pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 80014ca:	f8d2 c1bc 	ldr.w	ip, [r2, #444]	; 0x1bc
 80014ce:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80014d2:	f883 c019 	strb.w	ip, [r3, #25]
  pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 80014d6:	f8d2 c1bc 	ldr.w	ip, [r2, #444]	; 0x1bc
 80014da:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80014de:	f883 c01a 	strb.w	ip, [r3, #26]
  pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 80014e2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
  pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80014e6:	f007 0702 	and.w	r7, r7, #2
  pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80014ea:	f006 060f 	and.w	r6, r6, #15
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 80014ee:	f3c5 2507 	ubfx	r5, r5, #8, #8
  pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 80014f2:	0e12      	lsrs	r2, r2, #24
  pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80014f4:	e9c3 7603 	strd	r7, r6, [r3, #12]
  pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 80014f8:	61dd      	str	r5, [r3, #28]
  pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 80014fa:	76da      	strb	r2, [r3, #27]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 80014fc:	2320      	movs	r3, #32
  if (FIFONumber == CAN_FIFO0)
 80014fe:	b9d1      	cbnz	r1, 8001536 <CAN_Receive_IT+0xda>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8001500:	60e3      	str	r3, [r4, #12]

    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8001502:	6963      	ldr	r3, [r4, #20]
 8001504:	f023 030a 	bic.w	r3, r3, #10
 8001508:	6163      	str	r3, [r4, #20]

    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
  }

  tmp1 = hcan->State;
 800150a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((tmp1 == HAL_CAN_STATE_BUSY_RX0) || (tmp1 == HAL_CAN_STATE_BUSY_RX1))
 800150e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001512:	2b22      	cmp	r3, #34	; 0x22
 8001514:	d01a      	beq.n	800154c <CAN_Receive_IT+0xf0>
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
  {
    switch(hcan->State)
 8001516:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b62      	cmp	r3, #98	; 0x62
 800151e:	d038      	beq.n	8001592 <CAN_Receive_IT+0x136>
 8001520:	2b72      	cmp	r3, #114	; 0x72
 8001522:	d03d      	beq.n	80015a0 <CAN_Receive_IT+0x144>
 8001524:	2b42      	cmp	r3, #66	; 0x42
 8001526:	d021      	beq.n	800156c <CAN_Receive_IT+0x110>
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
        break;
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 8001528:	2301      	movs	r3, #1
 800152a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        break;
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 800152e:	f003 fb93 	bl	8004c58 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 8001532:	2000      	movs	r0, #0
 8001534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001536:	6123      	str	r3, [r4, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8001538:	6963      	ldr	r3, [r4, #20]
 800153a:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 800153e:	6163      	str	r3, [r4, #20]
  tmp1 = hcan->State;
 8001540:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if((tmp1 == HAL_CAN_STATE_BUSY_RX0) || (tmp1 == HAL_CAN_STATE_BUSY_RX1))
 8001544:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001548:	2b22      	cmp	r3, #34	; 0x22
 800154a:	d106      	bne.n	800155a <CAN_Receive_IT+0xfe>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800154c:	6802      	ldr	r2, [r0, #0]
 800154e:	6953      	ldr	r3, [r2, #20]
 8001550:	f423 430f 	bic.w	r3, r3, #36608	; 0x8f00
 8001554:	6153      	str	r3, [r2, #20]
  if (FIFONumber == CAN_FIFO0)
 8001556:	2900      	cmp	r1, #0
 8001558:	d0dd      	beq.n	8001516 <CAN_Receive_IT+0xba>
    switch(hcan->State)
 800155a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b62      	cmp	r3, #98	; 0x62
 8001562:	d00f      	beq.n	8001584 <CAN_Receive_IT+0x128>
 8001564:	2b72      	cmp	r3, #114	; 0x72
 8001566:	d022      	beq.n	80015ae <CAN_Receive_IT+0x152>
 8001568:	2b52      	cmp	r3, #82	; 0x52
 800156a:	d1dd      	bne.n	8001528 <CAN_Receive_IT+0xcc>
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 800156c:	2312      	movs	r3, #18
 800156e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_CAN_RxCpltCallback(hcan);
 8001572:	f003 fb71 	bl	8004c58 <HAL_CAN_RxCpltCallback>
}
 8001576:	2000      	movs	r0, #0
 8001578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 800157a:	f8d5 21b0 	ldr.w	r2, [r5, #432]	; 0x1b0
 800157e:	08d2      	lsrs	r2, r2, #3
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	e77f      	b.n	8001484 <CAN_Receive_IT+0x28>
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8001584:	2322      	movs	r3, #34	; 0x22
 8001586:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_CAN_RxCpltCallback(hcan);
 800158a:	f003 fb65 	bl	8004c58 <HAL_CAN_RxCpltCallback>
}
 800158e:	2000      	movs	r0, #0
 8001590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8001592:	2332      	movs	r3, #50	; 0x32
 8001594:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_CAN_RxCpltCallback(hcan);
 8001598:	f003 fb5e 	bl	8004c58 <HAL_CAN_RxCpltCallback>
}
 800159c:	2000      	movs	r0, #0
 800159e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80015a0:	2352      	movs	r3, #82	; 0x52
 80015a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_CAN_RxCpltCallback(hcan);
 80015a6:	f003 fb57 	bl	8004c58 <HAL_CAN_RxCpltCallback>
}
 80015aa:	2000      	movs	r0, #0
 80015ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80015ae:	2342      	movs	r3, #66	; 0x42
 80015b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_CAN_RxCpltCallback(hcan);
 80015b4:	f003 fb50 	bl	8004c58 <HAL_CAN_RxCpltCallback>
}
 80015b8:	2000      	movs	r0, #0
 80015ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080015bc <HAL_CAN_IRQHandler>:
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 80015bc:	6803      	ldr	r3, [r0, #0]
{
 80015be:	b570      	push	{r4, r5, r6, lr}
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 80015c0:	68dd      	ldr	r5, [r3, #12]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0);
 80015c2:	6959      	ldr	r1, [r3, #20]
  if(tmp1 && tmp2)
 80015c4:	f015 0510 	ands.w	r5, r5, #16
{
 80015c8:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 80015ca:	d002      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x16>
 80015cc:	f011 0508 	ands.w	r5, r1, #8
 80015d0:	d17a      	bne.n	80016c8 <HAL_CAN_IRQHandler+0x10c>
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1);
 80015d2:	691a      	ldr	r2, [r3, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1);
 80015d4:	6959      	ldr	r1, [r3, #20]
  if(tmp1 && tmp2)
 80015d6:	06d0      	lsls	r0, r2, #27
 80015d8:	d501      	bpl.n	80015de <HAL_CAN_IRQHandler+0x22>
 80015da:	0649      	lsls	r1, r1, #25
 80015dc:	d46f      	bmi.n	80016be <HAL_CAN_IRQHandler+0x102>
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80015de:	695a      	ldr	r2, [r3, #20]
 80015e0:	07d2      	lsls	r2, r2, #31
 80015e2:	d50b      	bpl.n	80015fc <HAL_CAN_IRQHandler+0x40>
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
 80015e4:	6899      	ldr	r1, [r3, #8]
 80015e6:	4a74      	ldr	r2, [pc, #464]	; (80017b8 <HAL_CAN_IRQHandler+0x1fc>)
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 80015e8:	6898      	ldr	r0, [r3, #8]
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 80015ea:	689e      	ldr	r6, [r3, #8]
    if(tmp1 || tmp2 || tmp3)  
 80015ec:	438a      	bics	r2, r1
 80015ee:	d07e      	beq.n	80016ee <HAL_CAN_IRQHandler+0x132>
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 80015f0:	4a72      	ldr	r2, [pc, #456]	; (80017bc <HAL_CAN_IRQHandler+0x200>)
    if(tmp1 || tmp2 || tmp3)  
 80015f2:	4382      	bics	r2, r0
 80015f4:	d07b      	beq.n	80016ee <HAL_CAN_IRQHandler+0x132>
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 80015f6:	4a72      	ldr	r2, [pc, #456]	; (80017c0 <HAL_CAN_IRQHandler+0x204>)
    if(tmp1 || tmp2 || tmp3)  
 80015f8:	43b2      	bics	r2, r6
 80015fa:	d078      	beq.n	80016ee <HAL_CAN_IRQHandler+0x132>
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0);
 80015fc:	68da      	ldr	r2, [r3, #12]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0);
 80015fe:	6959      	ldr	r1, [r3, #20]
  if((tmp1 != 0U) && tmp2)
 8001600:	0790      	lsls	r0, r2, #30
 8001602:	d002      	beq.n	800160a <HAL_CAN_IRQHandler+0x4e>
 8001604:	0789      	lsls	r1, r1, #30
 8001606:	f100 80a1 	bmi.w	800174c <HAL_CAN_IRQHandler+0x190>
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1);
 800160a:	691a      	ldr	r2, [r3, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1);
 800160c:	6959      	ldr	r1, [r3, #20]
  if((tmp1 != 0U) && tmp2)
 800160e:	0792      	lsls	r2, r2, #30
 8001610:	d002      	beq.n	8001618 <HAL_CAN_IRQHandler+0x5c>
 8001612:	06ce      	lsls	r6, r1, #27
 8001614:	f100 8094 	bmi.w	8001740 <HAL_CAN_IRQHandler+0x184>
  hcan->ErrorCode |= errorcode;
 8001618:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800161a:	4315      	orrs	r5, r2
 800161c:	6425      	str	r5, [r4, #64]	; 0x40
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 800161e:	699a      	ldr	r2, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG);
 8001620:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8001622:	6958      	ldr	r0, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 8001624:	07d5      	lsls	r5, r2, #31
 8001626:	d501      	bpl.n	800162c <HAL_CAN_IRQHandler+0x70>
 8001628:	05ca      	lsls	r2, r1, #23
 800162a:	d459      	bmi.n	80016e0 <HAL_CAN_IRQHandler+0x124>
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV);
 800162c:	699a      	ldr	r2, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV);
 800162e:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR); 
 8001630:	6958      	ldr	r0, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 8001632:	0795      	lsls	r5, r2, #30
 8001634:	d501      	bpl.n	800163a <HAL_CAN_IRQHandler+0x7e>
 8001636:	0589      	lsls	r1, r1, #22
 8001638:	d44b      	bmi.n	80016d2 <HAL_CAN_IRQHandler+0x116>
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF);
 800163a:	699a      	ldr	r2, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF);
 800163c:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);  
 800163e:	6958      	ldr	r0, [r3, #20]
  if(tmp1 && tmp2 && tmp3)
 8001640:	0756      	lsls	r6, r2, #29
 8001642:	d501      	bpl.n	8001648 <HAL_CAN_IRQHandler+0x8c>
 8001644:	054d      	lsls	r5, r1, #21
 8001646:	d433      	bmi.n	80016b0 <HAL_CAN_IRQHandler+0xf4>
  tmp1 = HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC);
 8001648:	699a      	ldr	r2, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC);
 800164a:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 800164c:	6958      	ldr	r0, [r3, #20]
  if((!tmp1) && tmp2 && tmp3)
 800164e:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001652:	d01b      	beq.n	800168c <HAL_CAN_IRQHandler+0xd0>
 8001654:	0509      	lsls	r1, r1, #20
 8001656:	d519      	bpl.n	800168c <HAL_CAN_IRQHandler+0xd0>
 8001658:	0402      	lsls	r2, r0, #16
 800165a:	d517      	bpl.n	800168c <HAL_CAN_IRQHandler+0xd0>
    tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC;
 800165c:	699a      	ldr	r2, [r3, #24]
 800165e:	f002 0270 	and.w	r2, r2, #112	; 0x70
    switch(tmp1)
 8001662:	2a30      	cmp	r2, #48	; 0x30
 8001664:	f000 809d 	beq.w	80017a2 <HAL_CAN_IRQHandler+0x1e6>
 8001668:	f240 808c 	bls.w	8001784 <HAL_CAN_IRQHandler+0x1c8>
 800166c:	2a50      	cmp	r2, #80	; 0x50
 800166e:	f000 8084 	beq.w	800177a <HAL_CAN_IRQHandler+0x1be>
 8001672:	2a60      	cmp	r2, #96	; 0x60
 8001674:	f000 8090 	beq.w	8001798 <HAL_CAN_IRQHandler+0x1dc>
 8001678:	2a40      	cmp	r2, #64	; 0x40
 800167a:	d103      	bne.n	8001684 <HAL_CAN_IRQHandler+0xc8>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 800167c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800167e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001682:	6422      	str	r2, [r4, #64]	; 0x40
    hcan->Instance->ESR &= ~(CAN_ESR_LEC);
 8001684:	699a      	ldr	r2, [r3, #24]
 8001686:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800168a:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 800168c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800168e:	b902      	cbnz	r2, 8001692 <HAL_CAN_IRQHandler+0xd6>
}
 8001690:	bd70      	pop	{r4, r5, r6, pc}
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 8001692:	2104      	movs	r1, #4
    hcan->State = HAL_CAN_STATE_READY;
 8001694:	2201      	movs	r2, #1
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 8001696:	6059      	str	r1, [r3, #4]
    hcan->State = HAL_CAN_STATE_READY;
 8001698:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800169c:	695a      	ldr	r2, [r3, #20]
 800169e:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 80016a2:	f022 025b 	bic.w	r2, r2, #91	; 0x5b
    HAL_CAN_ErrorCallback(hcan);
 80016a6:	4620      	mov	r0, r4
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 80016a8:	615a      	str	r2, [r3, #20]
    HAL_CAN_ErrorCallback(hcan);
 80016aa:	f001 ffeb 	bl	8003684 <HAL_CAN_ErrorCallback>
}
 80016ae:	bd70      	pop	{r4, r5, r6, pc}
  if(tmp1 && tmp2 && tmp3)
 80016b0:	0400      	lsls	r0, r0, #16
 80016b2:	d5c9      	bpl.n	8001648 <HAL_CAN_IRQHandler+0x8c>
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80016b4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016b6:	f042 0204 	orr.w	r2, r2, #4
 80016ba:	6422      	str	r2, [r4, #64]	; 0x40
 80016bc:	e7c4      	b.n	8001648 <HAL_CAN_IRQHandler+0x8c>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80016be:	2210      	movs	r2, #16
    errorcode |= HAL_CAN_ERROR_FOV1;
 80016c0:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80016c4:	611a      	str	r2, [r3, #16]
 80016c6:	e78a      	b.n	80015de <HAL_CAN_IRQHandler+0x22>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80016c8:	2210      	movs	r2, #16
 80016ca:	60da      	str	r2, [r3, #12]
    errorcode |= HAL_CAN_ERROR_FOV0;
 80016cc:	f44f 7500 	mov.w	r5, #512	; 0x200
 80016d0:	e77f      	b.n	80015d2 <HAL_CAN_IRQHandler+0x16>
  if(tmp1 && tmp2 && tmp3)
 80016d2:	0402      	lsls	r2, r0, #16
 80016d4:	d5b1      	bpl.n	800163a <HAL_CAN_IRQHandler+0x7e>
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80016d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016d8:	f042 0202 	orr.w	r2, r2, #2
 80016dc:	6422      	str	r2, [r4, #64]	; 0x40
 80016de:	e7ac      	b.n	800163a <HAL_CAN_IRQHandler+0x7e>
  if(tmp1 && tmp2 && tmp3)
 80016e0:	0406      	lsls	r6, r0, #16
 80016e2:	d5a3      	bpl.n	800162c <HAL_CAN_IRQHandler+0x70>
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 80016e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016e6:	f042 0201 	orr.w	r2, r2, #1
 80016ea:	6422      	str	r2, [r4, #64]	; 0x40
 80016ec:	e79e      	b.n	800162c <HAL_CAN_IRQHandler+0x70>
      tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0);
 80016ee:	689a      	ldr	r2, [r3, #8]
      tmp2 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1);
 80016f0:	6899      	ldr	r1, [r3, #8]
      tmp3 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2);
 80016f2:	6898      	ldr	r0, [r3, #8]
      if(tmp1 || tmp2 || tmp3)
 80016f4:	0796      	lsls	r6, r2, #30
 80016f6:	d406      	bmi.n	8001706 <HAL_CAN_IRQHandler+0x14a>
 80016f8:	058a      	lsls	r2, r1, #22
 80016fa:	d404      	bmi.n	8001706 <HAL_CAN_IRQHandler+0x14a>
 80016fc:	0386      	lsls	r6, r0, #14
 80016fe:	d402      	bmi.n	8001706 <HAL_CAN_IRQHandler+0x14a>
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 8001700:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 8001704:	e017      	b.n	8001736 <HAL_CAN_IRQHandler+0x17a>
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 8001706:	695a      	ldr	r2, [r3, #20]
 8001708:	f022 0201 	bic.w	r2, r2, #1
 800170c:	615a      	str	r2, [r3, #20]
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800170e:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8001712:	2a12      	cmp	r2, #18
 8001714:	d020      	beq.n	8001758 <HAL_CAN_IRQHandler+0x19c>
  switch(hcan->State)
 8001716:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b52      	cmp	r3, #82	; 0x52
 800171e:	d028      	beq.n	8001772 <HAL_CAN_IRQHandler+0x1b6>
 8001720:	2b72      	cmp	r3, #114	; 0x72
 8001722:	d01e      	beq.n	8001762 <HAL_CAN_IRQHandler+0x1a6>
 8001724:	2b42      	cmp	r3, #66	; 0x42
 8001726:	d020      	beq.n	800176a <HAL_CAN_IRQHandler+0x1ae>
      hcan->State = HAL_CAN_STATE_READY;
 8001728:	2301      	movs	r3, #1
 800172a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_CAN_TxCpltCallback(hcan);
 800172e:	4620      	mov	r0, r4
 8001730:	f7ff fe92 	bl	8001458 <HAL_CAN_TxCpltCallback>
 8001734:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 8001736:	6899      	ldr	r1, [r3, #8]
 8001738:	4a22      	ldr	r2, [pc, #136]	; (80017c4 <HAL_CAN_IRQHandler+0x208>)
 800173a:	430a      	orrs	r2, r1
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	e75d      	b.n	80015fc <HAL_CAN_IRQHandler+0x40>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8001740:	2101      	movs	r1, #1
 8001742:	4620      	mov	r0, r4
 8001744:	f7ff fe8a 	bl	800145c <CAN_Receive_IT>
 8001748:	6823      	ldr	r3, [r4, #0]
 800174a:	e765      	b.n	8001618 <HAL_CAN_IRQHandler+0x5c>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 800174c:	2100      	movs	r1, #0
 800174e:	4620      	mov	r0, r4
 8001750:	f7ff fe84 	bl	800145c <CAN_Receive_IT>
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	e758      	b.n	800160a <HAL_CAN_IRQHandler+0x4e>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001758:	695a      	ldr	r2, [r3, #20]
 800175a:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 800175e:	615a      	str	r2, [r3, #20]
 8001760:	e7d9      	b.n	8001716 <HAL_CAN_IRQHandler+0x15a>
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8001762:	2362      	movs	r3, #98	; 0x62
 8001764:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001768:	e7e1      	b.n	800172e <HAL_CAN_IRQHandler+0x172>
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 800176a:	2322      	movs	r3, #34	; 0x22
 800176c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001770:	e7dd      	b.n	800172e <HAL_CAN_IRQHandler+0x172>
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8001772:	2332      	movs	r3, #50	; 0x32
 8001774:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001778:	e7d9      	b.n	800172e <HAL_CAN_IRQHandler+0x172>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 800177a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800177c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001780:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8001782:	e77f      	b.n	8001684 <HAL_CAN_IRQHandler+0xc8>
    switch(tmp1)
 8001784:	2a10      	cmp	r2, #16
 8001786:	d011      	beq.n	80017ac <HAL_CAN_IRQHandler+0x1f0>
 8001788:	2a20      	cmp	r2, #32
 800178a:	f47f af7b 	bne.w	8001684 <HAL_CAN_IRQHandler+0xc8>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800178e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001790:	f042 0210 	orr.w	r2, r2, #16
 8001794:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8001796:	e775      	b.n	8001684 <HAL_CAN_IRQHandler+0xc8>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8001798:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800179a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800179e:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 80017a0:	e770      	b.n	8001684 <HAL_CAN_IRQHandler+0xc8>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 80017a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80017a4:	f042 0220 	orr.w	r2, r2, #32
 80017a8:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 80017aa:	e76b      	b.n	8001684 <HAL_CAN_IRQHandler+0xc8>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 80017ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80017ae:	f042 0208 	orr.w	r2, r2, #8
 80017b2:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 80017b4:	e766      	b.n	8001684 <HAL_CAN_IRQHandler+0xc8>
 80017b6:	bf00      	nop
 80017b8:	04000003 	.word	0x04000003
 80017bc:	08000300 	.word	0x08000300
 80017c0:	10030000 	.word	0x10030000
 80017c4:	00010519 	.word	0x00010519

080017c8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80017ca:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017cc:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80017d0:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017d2:	0200      	lsls	r0, r0, #8
 80017d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017d8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80017e0:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80017e2:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ec:	4b18      	ldr	r3, [pc, #96]	; (8001850 <HAL_NVIC_SetPriority+0x64>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017f4:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f6:	f1c3 0507 	rsb	r5, r3, #7
 80017fa:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fc:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001800:	bf28      	it	cs
 8001802:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001804:	2c06      	cmp	r4, #6
 8001806:	d919      	bls.n	800183c <HAL_NVIC_SetPriority+0x50>
 8001808:	3b03      	subs	r3, #3
 800180a:	f04f 34ff 	mov.w	r4, #4294967295
 800180e:	409c      	lsls	r4, r3
 8001810:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001814:	f04f 32ff 	mov.w	r2, #4294967295
 8001818:	40aa      	lsls	r2, r5
 800181a:	ea21 0102 	bic.w	r1, r1, r2
 800181e:	fa01 f203 	lsl.w	r2, r1, r3
 8001822:	4322      	orrs	r2, r4
 8001824:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 8001826:	2800      	cmp	r0, #0
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	db0a      	blt.n	8001842 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001830:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001834:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001838:	bc30      	pop	{r4, r5}
 800183a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183c:	2400      	movs	r4, #0
 800183e:	4623      	mov	r3, r4
 8001840:	e7e8      	b.n	8001814 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001842:	4b04      	ldr	r3, [pc, #16]	; (8001854 <HAL_NVIC_SetPriority+0x68>)
 8001844:	f000 000f 	and.w	r0, r0, #15
 8001848:	4403      	add	r3, r0
 800184a:	761a      	strb	r2, [r3, #24]
 800184c:	bc30      	pop	{r4, r5}
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00
 8001854:	e000ecfc 	.word	0xe000ecfc

08001858 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001858:	2800      	cmp	r0, #0
 800185a:	db07      	blt.n	800186c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185c:	f000 011f 	and.w	r1, r0, #31
 8001860:	2301      	movs	r3, #1
 8001862:	0940      	lsrs	r0, r0, #5
 8001864:	4a02      	ldr	r2, [pc, #8]	; (8001870 <HAL_NVIC_EnableIRQ+0x18>)
 8001866:	408b      	lsls	r3, r1
 8001868:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	e000e100 	.word	0xe000e100

08001874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001876:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001878:	f7ff fb52 	bl	8000f20 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800187c:	2c00      	cmp	r4, #0
 800187e:	d054      	beq.n	800192a <HAL_DMA_Init+0xb6>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001880:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001882:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001884:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001888:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 800188a:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 800188c:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 8001890:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8001894:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8001896:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001898:	e005      	b.n	80018a6 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800189a:	f7ff fb41 	bl	8000f20 <HAL_GetTick>
 800189e:	1b40      	subs	r0, r0, r5
 80018a0:	2805      	cmp	r0, #5
 80018a2:	d83b      	bhi.n	800191c <HAL_DMA_Init+0xa8>
 80018a4:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	07d1      	lsls	r1, r2, #31
 80018aa:	d4f6      	bmi.n	800189a <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ac:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b0:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018b4:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b6:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 80018b8:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ba:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018bc:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018c0:	430a      	orrs	r2, r1
 80018c2:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80018c4:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018c6:	4835      	ldr	r0, [pc, #212]	; (800199c <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018c8:	4332      	orrs	r2, r6
 80018ca:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80018cc:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018d0:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018d2:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018d4:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018d8:	d029      	beq.n	800192e <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018dc:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018de:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018e2:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	482e      	ldr	r0, [pc, #184]	; (80019a0 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 80018e8:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018ea:	3a10      	subs	r2, #16
 80018ec:	fba0 1202 	umull	r1, r2, r0, r2
 80018f0:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80018f2:	492c      	ldr	r1, [pc, #176]	; (80019a4 <HAL_DMA_Init+0x130>)
 80018f4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018f8:	5c89      	ldrb	r1, [r1, r2]
 80018fa:	65e1      	str	r1, [r4, #92]	; 0x5c
 80018fc:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 8001900:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001902:	bf88      	it	hi
 8001904:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001906:	223f      	movs	r2, #63	; 0x3f
 8001908:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 800190a:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800190c:	2100      	movs	r1, #0
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800190e:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8001910:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001912:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001914:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001916:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 800191a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800191c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800191e:	2220      	movs	r2, #32
 8001920:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001922:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001924:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800192a:	2001      	movs	r0, #1
}
 800192c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800192e:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 8001932:	4301      	orrs	r1, r0
 8001934:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 8001936:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8001938:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800193a:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800193c:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001940:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8001944:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001946:	2800      	cmp	r0, #0
 8001948:	d0cc      	beq.n	80018e4 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800194a:	b17e      	cbz	r6, 800196c <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800194c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8001950:	d016      	beq.n	8001980 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001952:	2d02      	cmp	r5, #2
 8001954:	d903      	bls.n	800195e <HAL_DMA_Init+0xea>
 8001956:	2d03      	cmp	r5, #3
 8001958:	d1c4      	bne.n	80018e4 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800195a:	01c2      	lsls	r2, r0, #7
 800195c:	d5c2      	bpl.n	80018e4 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800195e:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001960:	2240      	movs	r2, #64	; 0x40
 8001962:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 8001964:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 8001966:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800196a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800196c:	2d01      	cmp	r5, #1
 800196e:	d003      	beq.n	8001978 <HAL_DMA_Init+0x104>
 8001970:	d3f3      	bcc.n	800195a <HAL_DMA_Init+0xe6>
 8001972:	2d02      	cmp	r5, #2
 8001974:	d1b6      	bne.n	80018e4 <HAL_DMA_Init+0x70>
 8001976:	e7f0      	b.n	800195a <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001978:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800197c:	d1b2      	bne.n	80018e4 <HAL_DMA_Init+0x70>
 800197e:	e7ee      	b.n	800195e <HAL_DMA_Init+0xea>
    switch (tmp)
 8001980:	2d03      	cmp	r5, #3
 8001982:	d8af      	bhi.n	80018e4 <HAL_DMA_Init+0x70>
 8001984:	a201      	add	r2, pc, #4	; (adr r2, 800198c <HAL_DMA_Init+0x118>)
 8001986:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800198a:	bf00      	nop
 800198c:	0800195f 	.word	0x0800195f
 8001990:	0800195b 	.word	0x0800195b
 8001994:	0800195f 	.word	0x0800195f
 8001998:	08001979 	.word	0x08001979
 800199c:	f010803f 	.word	0xf010803f
 80019a0:	aaaaaaab 	.word	0xaaaaaaab
 80019a4:	08007248 	.word	0x08007248

080019a8 <HAL_DMA_Start>:
{
 80019a8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 80019aa:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80019ae:	2c01      	cmp	r4, #1
 80019b0:	d025      	beq.n	80019fe <HAL_DMA_Start+0x56>
  if(HAL_DMA_STATE_READY == hdma->State)
 80019b2:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 80019b6:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80019b8:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 80019ba:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80019be:	d118      	bne.n	80019f2 <HAL_DMA_Start+0x4a>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80019c0:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80019c2:	2602      	movs	r6, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019c4:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80019c6:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ca:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80019cc:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019ce:	6886      	ldr	r6, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80019d0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019d4:	2e40      	cmp	r6, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80019d6:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80019d8:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 80019da:	bf0b      	itete	eq
 80019dc:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80019de:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80019e0:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->M0AR = DstAddress;
 80019e2:	60e2      	strne	r2, [r4, #12]
    __HAL_DMA_ENABLE(hdma);
 80019e4:	6823      	ldr	r3, [r4, #0]
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ec:	2000      	movs	r0, #0
}
 80019ee:	bc70      	pop	{r4, r5, r6}
 80019f0:	4770      	bx	lr
    __HAL_UNLOCK(hdma);
 80019f2:	2300      	movs	r3, #0
 80019f4:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 80019f8:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 80019fa:	2002      	movs	r0, #2
}
 80019fc:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80019fe:	2002      	movs	r0, #2
}
 8001a00:	bc70      	pop	{r4, r5, r6}
 8001a02:	4770      	bx	lr

08001a04 <HAL_DMA_Start_IT>:
{
 8001a04:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8001a06:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001a0a:	2c01      	cmp	r4, #1
 8001a0c:	d039      	beq.n	8001a82 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a0e:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a12:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001a14:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a16:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8001a18:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a1c:	d12b      	bne.n	8001a76 <HAL_DMA_Start_IT+0x72>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a1e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a20:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a22:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a24:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a28:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a2a:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a2c:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a2e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a32:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a34:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001a36:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 8001a38:	bf0a      	itet	eq
 8001a3a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001a3c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001a3e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a40:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 8001a42:	bf18      	it	ne
 8001a44:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a46:	233f      	movs	r3, #63	; 0x3f
 8001a48:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 8001a4a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a4c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a4e:	6823      	ldr	r3, [r4, #0]
 8001a50:	f043 0316 	orr.w	r3, r3, #22
 8001a54:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001a56:	6963      	ldr	r3, [r4, #20]
 8001a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a5c:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001a5e:	b11a      	cbz	r2, 8001a68 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001a68:	6823      	ldr	r3, [r4, #0]
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a70:	2000      	movs	r0, #0
}
 8001a72:	bcf0      	pop	{r4, r5, r6, r7}
 8001a74:	4770      	bx	lr
    __HAL_UNLOCK(hdma);	  
 8001a76:	2300      	movs	r3, #0
 8001a78:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8001a7c:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8001a7e:	2002      	movs	r0, #2
}
 8001a80:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8001a82:	2002      	movs	r0, #2
}
 8001a84:	bcf0      	pop	{r4, r5, r6, r7}
 8001a86:	4770      	bx	lr

08001a88 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a88:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d003      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001a94:	2001      	movs	r0, #1
 8001a96:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001a98:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001aa0:	6813      	ldr	r3, [r2, #0]
 8001aa2:	f023 0301 	bic.w	r3, r3, #1
 8001aa6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001aa8:	2000      	movs	r0, #0
}
 8001aaa:	4770      	bx	lr

08001aac <HAL_DMA_IRQHandler>:
{
 8001aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aae:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8001ab0:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ab2:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8001ab4:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001ab8:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001aba:	4965      	ldr	r1, [pc, #404]	; (8001c50 <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001abc:	2208      	movs	r2, #8
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	422a      	tst	r2, r5
{
 8001ac2:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ac4:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ac6:	d003      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ac8:	6801      	ldr	r1, [r0, #0]
 8001aca:	6808      	ldr	r0, [r1, #0]
 8001acc:	0740      	lsls	r0, r0, #29
 8001ace:	d459      	bmi.n	8001b84 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	422a      	tst	r2, r5
 8001ad6:	d003      	beq.n	8001ae0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ad8:	6821      	ldr	r1, [r4, #0]
 8001ada:	6949      	ldr	r1, [r1, #20]
 8001adc:	0608      	lsls	r0, r1, #24
 8001ade:	d474      	bmi.n	8001bca <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ae0:	2204      	movs	r2, #4
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	422a      	tst	r2, r5
 8001ae6:	d003      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ae8:	6821      	ldr	r1, [r4, #0]
 8001aea:	6809      	ldr	r1, [r1, #0]
 8001aec:	0789      	lsls	r1, r1, #30
 8001aee:	d466      	bmi.n	8001bbe <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001af0:	2210      	movs	r2, #16
 8001af2:	409a      	lsls	r2, r3
 8001af4:	422a      	tst	r2, r5
 8001af6:	d003      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001af8:	6821      	ldr	r1, [r4, #0]
 8001afa:	6808      	ldr	r0, [r1, #0]
 8001afc:	0700      	lsls	r0, r0, #28
 8001afe:	d44b      	bmi.n	8001b98 <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b00:	2220      	movs	r2, #32
 8001b02:	409a      	lsls	r2, r3
 8001b04:	422a      	tst	r2, r5
 8001b06:	d014      	beq.n	8001b32 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b08:	6821      	ldr	r1, [r4, #0]
 8001b0a:	6808      	ldr	r0, [r1, #0]
 8001b0c:	06c0      	lsls	r0, r0, #27
 8001b0e:	d510      	bpl.n	8001b32 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b10:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b12:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001b16:	2a05      	cmp	r2, #5
 8001b18:	d063      	beq.n	8001be2 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b1a:	680b      	ldr	r3, [r1, #0]
 8001b1c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b20:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b22:	d07e      	beq.n	8001c22 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b24:	0319      	lsls	r1, r3, #12
 8001b26:	f140 8089 	bpl.w	8001c3c <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8001b2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b2c:	b10b      	cbz	r3, 8001b32 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8001b2e:	4620      	mov	r0, r4
 8001b30:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b32:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b34:	b323      	cbz	r3, 8001b80 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001b36:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b38:	07da      	lsls	r2, r3, #31
 8001b3a:	d51a      	bpl.n	8001b72 <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b3c:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001b3e:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b40:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001b44:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b46:	4943      	ldr	r1, [pc, #268]	; (8001c54 <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 8001b48:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b4c:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8001b50:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b52:	0ab6      	lsrs	r6, r6, #10
 8001b54:	e002      	b.n	8001b5c <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b56:	6813      	ldr	r3, [r2, #0]
 8001b58:	07db      	lsls	r3, r3, #31
 8001b5a:	d504      	bpl.n	8001b66 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8001b5c:	9b01      	ldr	r3, [sp, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	42b3      	cmp	r3, r6
 8001b62:	9301      	str	r3, [sp, #4]
 8001b64:	d9f7      	bls.n	8001b56 <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 8001b66:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8001b68:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8001b6a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001b72:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001b74:	b123      	cbz	r3, 8001b80 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8001b76:	4620      	mov	r0, r4
}
 8001b78:	b003      	add	sp, #12
 8001b7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8001b7e:	4718      	bx	r3
}
 8001b80:	b003      	add	sp, #12
 8001b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b84:	6808      	ldr	r0, [r1, #0]
 8001b86:	f020 0004 	bic.w	r0, r0, #4
 8001b8a:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b8c:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b8e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001b90:	f042 0201 	orr.w	r2, r2, #1
 8001b94:	6562      	str	r2, [r4, #84]	; 0x54
 8001b96:	e79b      	b.n	8001ad0 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b98:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b9a:	680a      	ldr	r2, [r1, #0]
 8001b9c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ba0:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ba2:	d118      	bne.n	8001bd6 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ba4:	05d2      	lsls	r2, r2, #23
 8001ba6:	d403      	bmi.n	8001bb0 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ba8:	680a      	ldr	r2, [r1, #0]
 8001baa:	f022 0208 	bic.w	r2, r2, #8
 8001bae:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001bb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001bb2:	2a00      	cmp	r2, #0
 8001bb4:	d0a4      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	4790      	blx	r2
 8001bba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001bbc:	e7a0      	b.n	8001b00 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bbe:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bc0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001bc2:	f042 0204 	orr.w	r2, r2, #4
 8001bc6:	6562      	str	r2, [r4, #84]	; 0x54
 8001bc8:	e792      	b.n	8001af0 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bca:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bcc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001bce:	f042 0202 	orr.w	r2, r2, #2
 8001bd2:	6562      	str	r2, [r4, #84]	; 0x54
 8001bd4:	e784      	b.n	8001ae0 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bd6:	0311      	lsls	r1, r2, #12
 8001bd8:	d5ea      	bpl.n	8001bb0 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bda:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001bdc:	2a00      	cmp	r2, #0
 8001bde:	d1ea      	bne.n	8001bb6 <HAL_DMA_IRQHandler+0x10a>
 8001be0:	e78e      	b.n	8001b00 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001be2:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001be4:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001be6:	f022 0216 	bic.w	r2, r2, #22
 8001bea:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bec:	694a      	ldr	r2, [r1, #20]
 8001bee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bf2:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bf4:	b338      	cbz	r0, 8001c46 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bf6:	680a      	ldr	r2, [r1, #0]
 8001bf8:	f022 0208 	bic.w	r2, r2, #8
 8001bfc:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bfe:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8001c00:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8001c06:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8001c08:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c0a:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001c0c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001c10:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001c14:	2900      	cmp	r1, #0
 8001c16:	d0b3      	beq.n	8001b80 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8001c18:	4620      	mov	r0, r4
}
 8001c1a:	b003      	add	sp, #12
 8001c1c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8001c20:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c22:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001c26:	d180      	bne.n	8001b2a <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c28:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001c2a:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c2c:	f022 0210 	bic.w	r2, r2, #16
 8001c30:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8001c32:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001c36:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8001c3a:	e776      	b.n	8001b2a <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8001c3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f47f af75 	bne.w	8001b2e <HAL_DMA_IRQHandler+0x82>
 8001c44:	e775      	b.n	8001b32 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c46:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001c48:	2a00      	cmp	r2, #0
 8001c4a:	d1d4      	bne.n	8001bf6 <HAL_DMA_IRQHandler+0x14a>
 8001c4c:	e7d7      	b.n	8001bfe <HAL_DMA_IRQHandler+0x152>
 8001c4e:	bf00      	nop
 8001c50:	20000028 	.word	0x20000028
 8001c54:	1b4e81b5 	.word	0x1b4e81b5

08001c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c5c:	f8df c260 	ldr.w	ip, [pc, #608]	; 8001ec0 <HAL_GPIO_Init+0x268>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c60:	f8df 8260 	ldr.w	r8, [pc, #608]	; 8001ec4 <HAL_GPIO_Init+0x26c>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c64:	f8d1 e000 	ldr.w	lr, [r1]
{
 8001c68:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c6a:	2500      	movs	r5, #0
 8001c6c:	e003      	b.n	8001c76 <HAL_GPIO_Init+0x1e>
 8001c6e:	3501      	adds	r5, #1
 8001c70:	2d10      	cmp	r5, #16
 8001c72:	f000 80a4 	beq.w	8001dbe <HAL_GPIO_Init+0x166>
    ioposition = 0x01U << position;
 8001c76:	2301      	movs	r3, #1
 8001c78:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c7a:	ea0e 0403 	and.w	r4, lr, r3
    if(iocurrent == ioposition)
 8001c7e:	42a3      	cmp	r3, r4
 8001c80:	d1f5      	bne.n	8001c6e <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c82:	684e      	ldr	r6, [r1, #4]
 8001c84:	f026 0a10 	bic.w	sl, r6, #16
 8001c88:	f1ba 0f02 	cmp.w	sl, #2
 8001c8c:	f000 809a 	beq.w	8001dc4 <HAL_GPIO_Init+0x16c>
 8001c90:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c94:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 8001c96:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c9a:	fa02 f209 	lsl.w	r2, r2, r9
 8001c9e:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ca0:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ca4:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ca8:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cac:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cb0:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cb4:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001cb8:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cba:	f240 80a9 	bls.w	8001e10 <HAL_GPIO_Init+0x1b8>
      temp = GPIOx->PUPDR;
 8001cbe:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cc0:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cc2:	403a      	ands	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cc4:	fa03 f309 	lsl.w	r3, r3, r9
 8001cc8:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 8001cca:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ccc:	00f3      	lsls	r3, r6, #3
 8001cce:	d5ce      	bpl.n	8001c6e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cdc:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 8001ce0:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001ce4:	f025 0203 	bic.w	r2, r5, #3
 8001ce8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001cec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cf0:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8001cf4:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cf6:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfa:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001cfc:	f8d2 9008 	ldr.w	r9, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d00:	00bf      	lsls	r7, r7, #2
 8001d02:	230f      	movs	r3, #15
 8001d04:	40bb      	lsls	r3, r7
 8001d06:	ea29 0a03 	bic.w	sl, r9, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d0a:	4b67      	ldr	r3, [pc, #412]	; (8001ea8 <HAL_GPIO_Init+0x250>)
 8001d0c:	4298      	cmp	r0, r3
 8001d0e:	d02e      	beq.n	8001d6e <HAL_GPIO_Init+0x116>
 8001d10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d14:	4298      	cmp	r0, r3
 8001d16:	f000 808e 	beq.w	8001e36 <HAL_GPIO_Init+0x1de>
 8001d1a:	4b64      	ldr	r3, [pc, #400]	; (8001eac <HAL_GPIO_Init+0x254>)
 8001d1c:	4298      	cmp	r0, r3
 8001d1e:	f000 8091 	beq.w	8001e44 <HAL_GPIO_Init+0x1ec>
 8001d22:	4b63      	ldr	r3, [pc, #396]	; (8001eb0 <HAL_GPIO_Init+0x258>)
 8001d24:	4298      	cmp	r0, r3
 8001d26:	f000 8094 	beq.w	8001e52 <HAL_GPIO_Init+0x1fa>
 8001d2a:	4b62      	ldr	r3, [pc, #392]	; (8001eb4 <HAL_GPIO_Init+0x25c>)
 8001d2c:	4298      	cmp	r0, r3
 8001d2e:	f000 8097 	beq.w	8001e60 <HAL_GPIO_Init+0x208>
 8001d32:	4b61      	ldr	r3, [pc, #388]	; (8001eb8 <HAL_GPIO_Init+0x260>)
 8001d34:	4298      	cmp	r0, r3
 8001d36:	f000 80a1 	beq.w	8001e7c <HAL_GPIO_Init+0x224>
 8001d3a:	4b60      	ldr	r3, [pc, #384]	; (8001ebc <HAL_GPIO_Init+0x264>)
 8001d3c:	4298      	cmp	r0, r3
 8001d3e:	f000 80a4 	beq.w	8001e8a <HAL_GPIO_Init+0x232>
 8001d42:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8001ec8 <HAL_GPIO_Init+0x270>
 8001d46:	4548      	cmp	r0, r9
 8001d48:	f000 8091 	beq.w	8001e6e <HAL_GPIO_Init+0x216>
 8001d4c:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8001ecc <HAL_GPIO_Init+0x274>
 8001d50:	4548      	cmp	r0, r9
 8001d52:	f000 80a1 	beq.w	8001e98 <HAL_GPIO_Init+0x240>
 8001d56:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8001ed0 <HAL_GPIO_Init+0x278>
 8001d5a:	4548      	cmp	r0, r9
 8001d5c:	bf0c      	ite	eq
 8001d5e:	f04f 0909 	moveq.w	r9, #9
 8001d62:	f04f 090a 	movne.w	r9, #10
 8001d66:	fa09 f707 	lsl.w	r7, r9, r7
 8001d6a:	ea4a 0a07 	orr.w	sl, sl, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d6e:	f8c2 a008 	str.w	sl, [r2, #8]
        temp = EXTI->IMR;
 8001d72:	f8dc 3000 	ldr.w	r3, [ip]
        temp &= ~((uint32_t)iocurrent);
 8001d76:	43e2      	mvns	r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d78:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001d7a:	bf54      	ite	pl
 8001d7c:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001d7e:	4323      	orrmi	r3, r4
        }
        EXTI->IMR = temp;
 8001d80:	f8cc 3000 	str.w	r3, [ip]

        temp = EXTI->EMR;
 8001d84:	f8dc 3004 	ldr.w	r3, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d88:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001d8a:	bf54      	ite	pl
 8001d8c:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001d8e:	4323      	orrmi	r3, r4
        }
        EXTI->EMR = temp;
 8001d90:	f8cc 3004 	str.w	r3, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d94:	f8dc 3008 	ldr.w	r3, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d98:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001d9a:	bf54      	ite	pl
 8001d9c:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001d9e:	4323      	orrmi	r3, r4
        }
        EXTI->RTSR = temp;
 8001da0:	f8cc 3008 	str.w	r3, [ip, #8]

        temp = EXTI->FTSR;
 8001da4:	f8dc 300c 	ldr.w	r3, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001da8:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001daa:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8001dae:	bf54      	ite	pl
 8001db0:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001db2:	4323      	orrmi	r3, r4
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001db4:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8001db6:	f8cc 300c 	str.w	r3, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dba:	f47f af5c 	bne.w	8001c76 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001dbe:	b003      	add	sp, #12
 8001dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 8001dc4:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001dc8:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dcc:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 8001dd0:	f8d9 2020 	ldr.w	r2, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd4:	00bf      	lsls	r7, r7, #2
 8001dd6:	f04f 0b0f 	mov.w	fp, #15
 8001dda:	fa0b fb07 	lsl.w	fp, fp, r7
 8001dde:	ea22 0a0b 	bic.w	sl, r2, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de2:	690a      	ldr	r2, [r1, #16]
 8001de4:	40ba      	lsls	r2, r7
 8001de6:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001dea:	f8c9 2020 	str.w	r2, [r9, #32]
 8001dee:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001df2:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 8001df4:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001df8:	fa02 f209 	lsl.w	r2, r2, r9
 8001dfc:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dfe:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e02:	ea0a 0a02 	and.w	sl, sl, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e06:	fa07 f709 	lsl.w	r7, r7, r9
 8001e0a:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8001e0e:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001e10:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e12:	ea07 0a02 	and.w	sl, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e16:	68cf      	ldr	r7, [r1, #12]
 8001e18:	fa07 f709 	lsl.w	r7, r7, r9
 8001e1c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001e20:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001e22:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001e26:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e2a:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001e2e:	40af      	lsls	r7, r5
 8001e30:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8001e32:	6047      	str	r7, [r0, #4]
 8001e34:	e743      	b.n	8001cbe <HAL_GPIO_Init+0x66>
 8001e36:	f04f 0901 	mov.w	r9, #1
 8001e3a:	fa09 f707 	lsl.w	r7, r9, r7
 8001e3e:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e42:	e794      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e44:	f04f 0902 	mov.w	r9, #2
 8001e48:	fa09 f707 	lsl.w	r7, r9, r7
 8001e4c:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e50:	e78d      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e52:	f04f 0903 	mov.w	r9, #3
 8001e56:	fa09 f707 	lsl.w	r7, r9, r7
 8001e5a:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e5e:	e786      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e60:	f04f 0904 	mov.w	r9, #4
 8001e64:	fa09 f707 	lsl.w	r7, r9, r7
 8001e68:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e6c:	e77f      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e6e:	f04f 0907 	mov.w	r9, #7
 8001e72:	fa09 f707 	lsl.w	r7, r9, r7
 8001e76:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e7a:	e778      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e7c:	f04f 0905 	mov.w	r9, #5
 8001e80:	fa09 f707 	lsl.w	r7, r9, r7
 8001e84:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e88:	e771      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e8a:	f04f 0906 	mov.w	r9, #6
 8001e8e:	fa09 f707 	lsl.w	r7, r9, r7
 8001e92:	ea4a 0a07 	orr.w	sl, sl, r7
 8001e96:	e76a      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001e98:	f04f 0908 	mov.w	r9, #8
 8001e9c:	fa09 f707 	lsl.w	r7, r9, r7
 8001ea0:	ea4a 0a07 	orr.w	sl, sl, r7
 8001ea4:	e763      	b.n	8001d6e <HAL_GPIO_Init+0x116>
 8001ea6:	bf00      	nop
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	40020800 	.word	0x40020800
 8001eb0:	40020c00 	.word	0x40020c00
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40021400 	.word	0x40021400
 8001ebc:	40021800 	.word	0x40021800
 8001ec0:	40013c00 	.word	0x40013c00
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40021c00 	.word	0x40021c00
 8001ecc:	40022000 	.word	0x40022000
 8001ed0:	40022400 	.word	0x40022400

08001ed4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed4:	b902      	cbnz	r2, 8001ed8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ed6:	0409      	lsls	r1, r1, #16
 8001ed8:	6181      	str	r1, [r0, #24]
  }
}
 8001eda:	4770      	bx	lr

08001edc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001edc:	6943      	ldr	r3, [r0, #20]
 8001ede:	4059      	eors	r1, r3
 8001ee0:	6141      	str	r1, [r0, #20]
}
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	f000 8120 	beq.w	800212a <HAL_RCC_OscConfig+0x246>
{
 8001eea:	b5f0      	push	{r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eec:	6803      	ldr	r3, [r0, #0]
 8001eee:	07dd      	lsls	r5, r3, #31
{
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef4:	d52f      	bpl.n	8001f56 <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ef6:	49a8      	ldr	r1, [pc, #672]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8001ef8:	688a      	ldr	r2, [r1, #8]
 8001efa:	f002 020c 	and.w	r2, r2, #12
 8001efe:	2a04      	cmp	r2, #4
 8001f00:	f000 80ae 	beq.w	8002060 <HAL_RCC_OscConfig+0x17c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f04:	688a      	ldr	r2, [r1, #8]
 8001f06:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f0a:	2a08      	cmp	r2, #8
 8001f0c:	f000 80a4 	beq.w	8002058 <HAL_RCC_OscConfig+0x174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f10:	6863      	ldr	r3, [r4, #4]
 8001f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f16:	f000 80ad 	beq.w	8002074 <HAL_RCC_OscConfig+0x190>
 8001f1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f1e:	f000 812c 	beq.w	800217a <HAL_RCC_OscConfig+0x296>
 8001f22:	4d9d      	ldr	r5, [pc, #628]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8001f24:	682a      	ldr	r2, [r5, #0]
 8001f26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f2a:	602a      	str	r2, [r5, #0]
 8001f2c:	682a      	ldr	r2, [r5, #0]
 8001f2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f32:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f040 80a2 	bne.w	800207e <HAL_RCC_OscConfig+0x19a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7fe fff1 	bl	8000f20 <HAL_GetTick>
 8001f3e:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f40:	e005      	b.n	8001f4e <HAL_RCC_OscConfig+0x6a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f42:	f7fe ffed 	bl	8000f20 <HAL_GetTick>
 8001f46:	1b80      	subs	r0, r0, r6
 8001f48:	2864      	cmp	r0, #100	; 0x64
 8001f4a:	f200 80e2 	bhi.w	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	682b      	ldr	r3, [r5, #0]
 8001f50:	039b      	lsls	r3, r3, #14
 8001f52:	d4f6      	bmi.n	8001f42 <HAL_RCC_OscConfig+0x5e>
 8001f54:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f56:	079f      	lsls	r7, r3, #30
 8001f58:	d439      	bmi.n	8001fce <HAL_RCC_OscConfig+0xea>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f5a:	071a      	lsls	r2, r3, #28
 8001f5c:	d514      	bpl.n	8001f88 <HAL_RCC_OscConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f5e:	6963      	ldr	r3, [r4, #20]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d069      	beq.n	8002038 <HAL_RCC_OscConfig+0x154>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f64:	4b8d      	ldr	r3, [pc, #564]	; (800219c <HAL_RCC_OscConfig+0x2b8>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f66:	4d8c      	ldr	r5, [pc, #560]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
      __HAL_RCC_LSI_ENABLE();
 8001f68:	2201      	movs	r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f6c:	f7fe ffd8 	bl	8000f20 <HAL_GetTick>
 8001f70:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f72:	e005      	b.n	8001f80 <HAL_RCC_OscConfig+0x9c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f74:	f7fe ffd4 	bl	8000f20 <HAL_GetTick>
 8001f78:	1b80      	subs	r0, r0, r6
 8001f7a:	2802      	cmp	r0, #2
 8001f7c:	f200 80c9 	bhi.w	8002112 <HAL_RCC_OscConfig+0x22e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f80:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001f82:	079f      	lsls	r7, r3, #30
 8001f84:	d5f6      	bpl.n	8001f74 <HAL_RCC_OscConfig+0x90>
 8001f86:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f88:	0759      	lsls	r1, r3, #29
 8001f8a:	f100 8086 	bmi.w	800209a <HAL_RCC_OscConfig+0x1b6>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8e:	69a2      	ldr	r2, [r4, #24]
 8001f90:	b1d2      	cbz	r2, 8001fc8 <HAL_RCC_OscConfig+0xe4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f92:	4d81      	ldr	r5, [pc, #516]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8001f94:	68a9      	ldr	r1, [r5, #8]
 8001f96:	f001 010c 	and.w	r1, r1, #12
 8001f9a:	2908      	cmp	r1, #8
 8001f9c:	d049      	beq.n	8002032 <HAL_RCC_OscConfig+0x14e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f9e:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa0:	4a7f      	ldr	r2, [pc, #508]	; (80021a0 <HAL_RCC_OscConfig+0x2bc>)
 8001fa2:	f04f 0100 	mov.w	r1, #0
 8001fa6:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa8:	f000 80f1 	beq.w	800218e <HAL_RCC_OscConfig+0x2aa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fac:	f7fe ffb8 	bl	8000f20 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb0:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001fb2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb4:	e005      	b.n	8001fc2 <HAL_RCC_OscConfig+0xde>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb6:	f7fe ffb3 	bl	8000f20 <HAL_GetTick>
 8001fba:	1b40      	subs	r0, r0, r5
 8001fbc:	2802      	cmp	r0, #2
 8001fbe:	f200 80a8 	bhi.w	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc2:	6823      	ldr	r3, [r4, #0]
 8001fc4:	019b      	lsls	r3, r3, #6
 8001fc6:	d4f6      	bmi.n	8001fb6 <HAL_RCC_OscConfig+0xd2>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001fc8:	2000      	movs	r0, #0
}
 8001fca:	b003      	add	sp, #12
 8001fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001fce:	4a72      	ldr	r2, [pc, #456]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8001fd0:	6891      	ldr	r1, [r2, #8]
 8001fd2:	f011 0f0c 	tst.w	r1, #12
 8001fd6:	d025      	beq.n	8002024 <HAL_RCC_OscConfig+0x140>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fd8:	6891      	ldr	r1, [r2, #8]
 8001fda:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001fde:	2908      	cmp	r1, #8
 8001fe0:	d01d      	beq.n	800201e <HAL_RCC_OscConfig+0x13a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fe2:	68e3      	ldr	r3, [r4, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80a2 	beq.w	800212e <HAL_RCC_OscConfig+0x24a>
        __HAL_RCC_HSI_ENABLE();
 8001fea:	4b6e      	ldr	r3, [pc, #440]	; (80021a4 <HAL_RCC_OscConfig+0x2c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fec:	4d6a      	ldr	r5, [pc, #424]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_ENABLE();
 8001fee:	2201      	movs	r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ff2:	f7fe ff95 	bl	8000f20 <HAL_GetTick>
 8001ff6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	e005      	b.n	8002006 <HAL_RCC_OscConfig+0x122>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ffa:	f7fe ff91 	bl	8000f20 <HAL_GetTick>
 8001ffe:	1b80      	subs	r0, r0, r6
 8002000:	2802      	cmp	r0, #2
 8002002:	f200 8086 	bhi.w	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002006:	682b      	ldr	r3, [r5, #0]
 8002008:	0798      	lsls	r0, r3, #30
 800200a:	d5f6      	bpl.n	8001ffa <HAL_RCC_OscConfig+0x116>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200c:	682b      	ldr	r3, [r5, #0]
 800200e:	6922      	ldr	r2, [r4, #16]
 8002010:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002014:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002018:	602b      	str	r3, [r5, #0]
 800201a:	6823      	ldr	r3, [r4, #0]
 800201c:	e79d      	b.n	8001f5a <HAL_RCC_OscConfig+0x76>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800201e:	6852      	ldr	r2, [r2, #4]
 8002020:	0256      	lsls	r6, r2, #9
 8002022:	d4de      	bmi.n	8001fe2 <HAL_RCC_OscConfig+0xfe>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002024:	4a5c      	ldr	r2, [pc, #368]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	0795      	lsls	r5, r2, #30
 800202a:	d575      	bpl.n	8002118 <HAL_RCC_OscConfig+0x234>
 800202c:	68e2      	ldr	r2, [r4, #12]
 800202e:	2a01      	cmp	r2, #1
 8002030:	d072      	beq.n	8002118 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8002032:	2001      	movs	r0, #1
}
 8002034:	b003      	add	sp, #12
 8002036:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8002038:	4a58      	ldr	r2, [pc, #352]	; (800219c <HAL_RCC_OscConfig+0x2b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203a:	4d57      	ldr	r5, [pc, #348]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
      __HAL_RCC_LSI_DISABLE();
 800203c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800203e:	f7fe ff6f 	bl	8000f20 <HAL_GetTick>
 8002042:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002044:	e004      	b.n	8002050 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002046:	f7fe ff6b 	bl	8000f20 <HAL_GetTick>
 800204a:	1b80      	subs	r0, r0, r6
 800204c:	2802      	cmp	r0, #2
 800204e:	d860      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002050:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002052:	0798      	lsls	r0, r3, #30
 8002054:	d4f7      	bmi.n	8002046 <HAL_RCC_OscConfig+0x162>
 8002056:	e796      	b.n	8001f86 <HAL_RCC_OscConfig+0xa2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002058:	684a      	ldr	r2, [r1, #4]
 800205a:	0250      	lsls	r0, r2, #9
 800205c:	f57f af58 	bpl.w	8001f10 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002060:	4a4d      	ldr	r2, [pc, #308]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	0391      	lsls	r1, r2, #14
 8002066:	f57f af76 	bpl.w	8001f56 <HAL_RCC_OscConfig+0x72>
 800206a:	6862      	ldr	r2, [r4, #4]
 800206c:	2a00      	cmp	r2, #0
 800206e:	f47f af72 	bne.w	8001f56 <HAL_RCC_OscConfig+0x72>
 8002072:	e7de      	b.n	8002032 <HAL_RCC_OscConfig+0x14e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002074:	4a48      	ldr	r2, [pc, #288]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8002076:	6813      	ldr	r3, [r2, #0]
 8002078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800207c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800207e:	f7fe ff4f 	bl	8000f20 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002082:	4d45      	ldr	r5, [pc, #276]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
        tickstart = HAL_GetTick();
 8002084:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	e004      	b.n	8002092 <HAL_RCC_OscConfig+0x1ae>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002088:	f7fe ff4a 	bl	8000f20 <HAL_GetTick>
 800208c:	1b80      	subs	r0, r0, r6
 800208e:	2864      	cmp	r0, #100	; 0x64
 8002090:	d83f      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	682b      	ldr	r3, [r5, #0]
 8002094:	039a      	lsls	r2, r3, #14
 8002096:	d5f7      	bpl.n	8002088 <HAL_RCC_OscConfig+0x1a4>
 8002098:	e75c      	b.n	8001f54 <HAL_RCC_OscConfig+0x70>
    __HAL_RCC_PWR_CLK_ENABLE();
 800209a:	4b3f      	ldr	r3, [pc, #252]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
    PWR->CR |= PWR_CR_DBP;
 800209c:	4d42      	ldr	r5, [pc, #264]	; (80021a8 <HAL_RCC_OscConfig+0x2c4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800209e:	2200      	movs	r2, #0
 80020a0:	9201      	str	r2, [sp, #4]
 80020a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020a8:	641a      	str	r2, [r3, #64]	; 0x40
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80020b4:	682b      	ldr	r3, [r5, #0]
 80020b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ba:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80020bc:	f7fe ff30 	bl	8000f20 <HAL_GetTick>
 80020c0:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80020c2:	e004      	b.n	80020ce <HAL_RCC_OscConfig+0x1ea>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80020c4:	f7fe ff2c 	bl	8000f20 <HAL_GetTick>
 80020c8:	1b80      	subs	r0, r0, r6
 80020ca:	2802      	cmp	r0, #2
 80020cc:	d821      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80020ce:	682b      	ldr	r3, [r5, #0]
 80020d0:	05da      	lsls	r2, r3, #23
 80020d2:	d5f7      	bpl.n	80020c4 <HAL_RCC_OscConfig+0x1e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d4:	68a3      	ldr	r3, [r4, #8]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d03a      	beq.n	8002150 <HAL_RCC_OscConfig+0x26c>
 80020da:	2b05      	cmp	r3, #5
 80020dc:	f000 808e 	beq.w	80021fc <HAL_RCC_OscConfig+0x318>
 80020e0:	4d2d      	ldr	r5, [pc, #180]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 80020e2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80020e4:	f022 0201 	bic.w	r2, r2, #1
 80020e8:	672a      	str	r2, [r5, #112]	; 0x70
 80020ea:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80020ec:	f022 0204 	bic.w	r2, r2, #4
 80020f0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d131      	bne.n	800215a <HAL_RCC_OscConfig+0x276>
      tickstart = HAL_GetTick();
 80020f6:	f7fe ff13 	bl	8000f20 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80020fe:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002100:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002102:	0798      	lsls	r0, r3, #30
 8002104:	f57f af43 	bpl.w	8001f8e <HAL_RCC_OscConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002108:	f7fe ff0a 	bl	8000f20 <HAL_GetTick>
 800210c:	1bc0      	subs	r0, r0, r7
 800210e:	42b0      	cmp	r0, r6
 8002110:	d9f6      	bls.n	8002100 <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 8002112:	2003      	movs	r0, #3
}
 8002114:	b003      	add	sp, #12
 8002116:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002118:	491f      	ldr	r1, [pc, #124]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 800211a:	6920      	ldr	r0, [r4, #16]
 800211c:	680a      	ldr	r2, [r1, #0]
 800211e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002122:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002126:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002128:	e717      	b.n	8001f5a <HAL_RCC_OscConfig+0x76>
    return HAL_ERROR;
 800212a:	2001      	movs	r0, #1
}
 800212c:	4770      	bx	lr
        __HAL_RCC_HSI_DISABLE();
 800212e:	4a1d      	ldr	r2, [pc, #116]	; (80021a4 <HAL_RCC_OscConfig+0x2c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002130:	4d19      	ldr	r5, [pc, #100]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_DISABLE();
 8002132:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002134:	f7fe fef4 	bl	8000f20 <HAL_GetTick>
 8002138:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213a:	e004      	b.n	8002146 <HAL_RCC_OscConfig+0x262>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800213c:	f7fe fef0 	bl	8000f20 <HAL_GetTick>
 8002140:	1b80      	subs	r0, r0, r6
 8002142:	2802      	cmp	r0, #2
 8002144:	d8e5      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002146:	682b      	ldr	r3, [r5, #0]
 8002148:	0799      	lsls	r1, r3, #30
 800214a:	d4f7      	bmi.n	800213c <HAL_RCC_OscConfig+0x258>
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	e704      	b.n	8001f5a <HAL_RCC_OscConfig+0x76>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002150:	4a11      	ldr	r2, [pc, #68]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 8002152:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800215a:	f7fe fee1 	bl	8000f20 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	4d0e      	ldr	r5, [pc, #56]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
      tickstart = HAL_GetTick();
 8002160:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002166:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002168:	079b      	lsls	r3, r3, #30
 800216a:	f53f af10 	bmi.w	8001f8e <HAL_RCC_OscConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7fe fed7 	bl	8000f20 <HAL_GetTick>
 8002172:	1bc0      	subs	r0, r0, r7
 8002174:	42b0      	cmp	r0, r6
 8002176:	d9f6      	bls.n	8002166 <HAL_RCC_OscConfig+0x282>
 8002178:	e7cb      	b.n	8002112 <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800217a:	4b07      	ldr	r3, [pc, #28]	; (8002198 <HAL_RCC_OscConfig+0x2b4>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	e777      	b.n	800207e <HAL_RCC_OscConfig+0x19a>
        tickstart = HAL_GetTick();
 800218e:	f7fe fec7 	bl	8000f20 <HAL_GetTick>
 8002192:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002194:	e00f      	b.n	80021b6 <HAL_RCC_OscConfig+0x2d2>
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800
 800219c:	42470e80 	.word	0x42470e80
 80021a0:	42470060 	.word	0x42470060
 80021a4:	42470000 	.word	0x42470000
 80021a8:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ac:	f7fe feb8 	bl	8000f20 <HAL_GetTick>
 80021b0:	1b80      	subs	r0, r0, r6
 80021b2:	2802      	cmp	r0, #2
 80021b4:	d8ad      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021b6:	682b      	ldr	r3, [r5, #0]
 80021b8:	0199      	lsls	r1, r3, #6
 80021ba:	d4f7      	bmi.n	80021ac <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021bc:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 80021c0:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 80021c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c6:	4c12      	ldr	r4, [pc, #72]	; (8002210 <HAL_RCC_OscConfig+0x32c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021c8:	4333      	orrs	r3, r6
 80021ca:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80021ce:	0852      	lsrs	r2, r2, #1
 80021d0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80021d4:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80021d6:	490f      	ldr	r1, [pc, #60]	; (8002214 <HAL_RCC_OscConfig+0x330>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80021dc:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021de:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80021e0:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80021e2:	f7fe fe9d 	bl	8000f20 <HAL_GetTick>
 80021e6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021e8:	e004      	b.n	80021f4 <HAL_RCC_OscConfig+0x310>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ea:	f7fe fe99 	bl	8000f20 <HAL_GetTick>
 80021ee:	1b40      	subs	r0, r0, r5
 80021f0:	2802      	cmp	r0, #2
 80021f2:	d88e      	bhi.n	8002112 <HAL_RCC_OscConfig+0x22e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	019a      	lsls	r2, r3, #6
 80021f8:	d5f7      	bpl.n	80021ea <HAL_RCC_OscConfig+0x306>
 80021fa:	e6e5      	b.n	8001fc8 <HAL_RCC_OscConfig+0xe4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fc:	4b04      	ldr	r3, [pc, #16]	; (8002210 <HAL_RCC_OscConfig+0x32c>)
 80021fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002200:	f042 0204 	orr.w	r2, r2, #4
 8002204:	671a      	str	r2, [r3, #112]	; 0x70
 8002206:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002208:	f042 0201 	orr.w	r2, r2, #1
 800220c:	671a      	str	r2, [r3, #112]	; 0x70
 800220e:	e7a4      	b.n	800215a <HAL_RCC_OscConfig+0x276>
 8002210:	40023800 	.word	0x40023800
 8002214:	42470060 	.word	0x42470060

08002218 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002218:	4917      	ldr	r1, [pc, #92]	; (8002278 <HAL_RCC_GetSysClockFreq+0x60>)
{
 800221a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800221c:	688b      	ldr	r3, [r1, #8]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b04      	cmp	r3, #4
 8002224:	d01b      	beq.n	800225e <HAL_RCC_GetSysClockFreq+0x46>
 8002226:	2b08      	cmp	r3, #8
 8002228:	d117      	bne.n	800225a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800222a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800222c:	684b      	ldr	r3, [r1, #4]
 800222e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002232:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002236:	d114      	bne.n	8002262 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002238:	6849      	ldr	r1, [r1, #4]
 800223a:	4810      	ldr	r0, [pc, #64]	; (800227c <HAL_RCC_GetSysClockFreq+0x64>)
 800223c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002240:	fba1 0100 	umull	r0, r1, r1, r0
 8002244:	f7fe fcca 	bl	8000bdc <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002248:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <HAL_RCC_GetSysClockFreq+0x60>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002250:	3301      	adds	r3, #1
 8002252:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002254:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002258:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800225a:	4808      	ldr	r0, [pc, #32]	; (800227c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800225c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800225e:	4808      	ldr	r0, [pc, #32]	; (8002280 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8002260:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002262:	684b      	ldr	r3, [r1, #4]
 8002264:	4806      	ldr	r0, [pc, #24]	; (8002280 <HAL_RCC_GetSysClockFreq+0x68>)
 8002266:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800226a:	fba3 0100 	umull	r0, r1, r3, r0
 800226e:	2300      	movs	r3, #0
 8002270:	f7fe fcb4 	bl	8000bdc <__aeabi_uldivmod>
 8002274:	e7e8      	b.n	8002248 <HAL_RCC_GetSysClockFreq+0x30>
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800
 800227c:	00f42400 	.word	0x00f42400
 8002280:	00b71b00 	.word	0x00b71b00

08002284 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002284:	b160      	cbz	r0, 80022a0 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002286:	4a48      	ldr	r2, [pc, #288]	; (80023a8 <HAL_RCC_ClockConfig+0x124>)
 8002288:	6813      	ldr	r3, [r2, #0]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	428b      	cmp	r3, r1
 8002290:	d208      	bcs.n	80022a4 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002292:	b2cb      	uxtb	r3, r1
 8002294:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002296:	6813      	ldr	r3, [r2, #0]
 8002298:	f003 030f 	and.w	r3, r3, #15
 800229c:	428b      	cmp	r3, r1
 800229e:	d001      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 80022a0:	2001      	movs	r0, #1
}
 80022a2:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a4:	6803      	ldr	r3, [r0, #0]
{
 80022a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022aa:	079d      	lsls	r5, r3, #30
 80022ac:	d514      	bpl.n	80022d8 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ae:	075c      	lsls	r4, r3, #29
 80022b0:	d504      	bpl.n	80022bc <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022b2:	4c3e      	ldr	r4, [pc, #248]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 80022b4:	68a2      	ldr	r2, [r4, #8]
 80022b6:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80022ba:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022bc:	071a      	lsls	r2, r3, #28
 80022be:	d504      	bpl.n	80022ca <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c0:	4c3a      	ldr	r4, [pc, #232]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 80022c2:	68a2      	ldr	r2, [r4, #8]
 80022c4:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80022c8:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022ca:	4c38      	ldr	r4, [pc, #224]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 80022cc:	6885      	ldr	r5, [r0, #8]
 80022ce:	68a2      	ldr	r2, [r4, #8]
 80022d0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022d4:	432a      	orrs	r2, r5
 80022d6:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d8:	07df      	lsls	r7, r3, #31
 80022da:	4604      	mov	r4, r0
 80022dc:	460d      	mov	r5, r1
 80022de:	d522      	bpl.n	8002326 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e0:	6842      	ldr	r2, [r0, #4]
 80022e2:	2a01      	cmp	r2, #1
 80022e4:	d056      	beq.n	8002394 <HAL_RCC_ClockConfig+0x110>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022e6:	1e93      	subs	r3, r2, #2
 80022e8:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ea:	4b30      	ldr	r3, [pc, #192]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 80022ec:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ee:	d958      	bls.n	80023a2 <HAL_RCC_ClockConfig+0x11e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f0:	0799      	lsls	r1, r3, #30
 80022f2:	d525      	bpl.n	8002340 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022f4:	4e2d      	ldr	r6, [pc, #180]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 80022f6:	68b3      	ldr	r3, [r6, #8]
 80022f8:	f023 0303 	bic.w	r3, r3, #3
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002300:	f7fe fe0e 	bl	8000f20 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002308:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	e005      	b.n	8002318 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230c:	f7fe fe08 	bl	8000f20 <HAL_GetTick>
 8002310:	eba0 0008 	sub.w	r0, r0, r8
 8002314:	42b8      	cmp	r0, r7
 8002316:	d842      	bhi.n	800239e <HAL_RCC_ClockConfig+0x11a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002318:	68b3      	ldr	r3, [r6, #8]
 800231a:	6862      	ldr	r2, [r4, #4]
 800231c:	f003 030c 	and.w	r3, r3, #12
 8002320:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002324:	d1f2      	bne.n	800230c <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002326:	4a20      	ldr	r2, [pc, #128]	; (80023a8 <HAL_RCC_ClockConfig+0x124>)
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	42ab      	cmp	r3, r5
 8002330:	d909      	bls.n	8002346 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002332:	b2eb      	uxtb	r3, r5
 8002334:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002336:	6813      	ldr	r3, [r2, #0]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	42ab      	cmp	r3, r5
 800233e:	d002      	beq.n	8002346 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8002340:	2001      	movs	r0, #1
}
 8002342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002346:	6823      	ldr	r3, [r4, #0]
 8002348:	075a      	lsls	r2, r3, #29
 800234a:	d506      	bpl.n	800235a <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800234c:	4917      	ldr	r1, [pc, #92]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 800234e:	68e0      	ldr	r0, [r4, #12]
 8002350:	688a      	ldr	r2, [r1, #8]
 8002352:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002356:	4302      	orrs	r2, r0
 8002358:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235a:	071b      	lsls	r3, r3, #28
 800235c:	d411      	bmi.n	8002382 <HAL_RCC_ClockConfig+0xfe>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800235e:	f7ff ff5b 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 8002362:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 8002364:	4912      	ldr	r1, [pc, #72]	; (80023b0 <HAL_RCC_ClockConfig+0x12c>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	4a12      	ldr	r2, [pc, #72]	; (80023b4 <HAL_RCC_ClockConfig+0x130>)
 800236a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800236e:	5ccb      	ldrb	r3, [r1, r3]
 8002370:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8002374:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002376:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002378:	f002 f8b8 	bl	80044ec <HAL_InitTick>
  return HAL_OK;
 800237c:	2000      	movs	r0, #0
}
 800237e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002382:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 8002384:	6921      	ldr	r1, [r4, #16]
 8002386:	6893      	ldr	r3, [r2, #8]
 8002388:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800238c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002390:	6093      	str	r3, [r2, #8]
 8002392:	e7e4      	b.n	800235e <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <HAL_RCC_ClockConfig+0x128>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	039e      	lsls	r6, r3, #14
 800239a:	d4ab      	bmi.n	80022f4 <HAL_RCC_ClockConfig+0x70>
 800239c:	e7d0      	b.n	8002340 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 800239e:	2003      	movs	r0, #3
 80023a0:	e7ed      	b.n	800237e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a2:	0198      	lsls	r0, r3, #6
 80023a4:	d4a6      	bmi.n	80022f4 <HAL_RCC_ClockConfig+0x70>
 80023a6:	e7cb      	b.n	8002340 <HAL_RCC_ClockConfig+0xbc>
 80023a8:	40023c00 	.word	0x40023c00
 80023ac:	40023800 	.word	0x40023800
 80023b0:	08007260 	.word	0x08007260
 80023b4:	20000028 	.word	0x20000028

080023b8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023b8:	4b04      	ldr	r3, [pc, #16]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x14>)
 80023ba:	4a05      	ldr	r2, [pc, #20]	; (80023d0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80023bc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80023be:	4905      	ldr	r1, [pc, #20]	; (80023d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023c0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80023c4:	6808      	ldr	r0, [r1, #0]
 80023c6:	5cd3      	ldrb	r3, [r2, r3]
}
 80023c8:	40d8      	lsrs	r0, r3
 80023ca:	4770      	bx	lr
 80023cc:	40023800 	.word	0x40023800
 80023d0:	08007270 	.word	0x08007270
 80023d4:	20000028 	.word	0x20000028

080023d8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023d8:	4b04      	ldr	r3, [pc, #16]	; (80023ec <HAL_RCC_GetPCLK2Freq+0x14>)
 80023da:	4a05      	ldr	r2, [pc, #20]	; (80023f0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80023dc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80023de:	4905      	ldr	r1, [pc, #20]	; (80023f4 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023e0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80023e4:	6808      	ldr	r0, [r1, #0]
 80023e6:	5cd3      	ldrb	r3, [r2, r3]
}
 80023e8:	40d8      	lsrs	r0, r3
 80023ea:	4770      	bx	lr
 80023ec:	40023800 	.word	0x40023800
 80023f0:	08007270 	.word	0x08007270
 80023f4:	20000028 	.word	0x20000028

080023f8 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023fa:	220f      	movs	r2, #15
 80023fc:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	f002 0203 	and.w	r2, r2, #3
 8002404:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800240c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002414:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	08db      	lsrs	r3, r3, #3
{
 800241a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800241c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002420:	4c05      	ldr	r4, [pc, #20]	; (8002438 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002422:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002424:	6823      	ldr	r3, [r4, #0]
}
 8002426:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	600b      	str	r3, [r1, #0]
}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40023c00 	.word	0x40023c00

0800243c <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800243c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002440:	4680      	mov	r8, r0
 8002442:	460f      	mov	r7, r1
 8002444:	4616      	mov	r6, r2
 8002446:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002448:	f8d8 4000 	ldr.w	r4, [r8]
 800244c:	e001      	b.n	8002452 <SPI_WaitFlagStateUntilTimeout+0x16>
  {
    if(Timeout != HAL_MAX_DELAY)
 800244e:	1c6b      	adds	r3, r5, #1
 8002450:	d10a      	bne.n	8002468 <SPI_WaitFlagStateUntilTimeout+0x2c>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002452:	68a0      	ldr	r0, [r4, #8]
 8002454:	ea37 0300 	bics.w	r3, r7, r0
 8002458:	bf0c      	ite	eq
 800245a:	2001      	moveq	r0, #1
 800245c:	2000      	movne	r0, #0
 800245e:	4286      	cmp	r6, r0
 8002460:	d1f5      	bne.n	800244e <SPI_WaitFlagStateUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002462:	2000      	movs	r0, #0
}
 8002464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002468:	b13d      	cbz	r5, 800247a <SPI_WaitFlagStateUntilTimeout+0x3e>
 800246a:	f7fe fd59 	bl	8000f20 <HAL_GetTick>
 800246e:	9b06      	ldr	r3, [sp, #24]
 8002470:	1ac0      	subs	r0, r0, r3
 8002472:	42a8      	cmp	r0, r5
 8002474:	d3e8      	bcc.n	8002448 <SPI_WaitFlagStateUntilTimeout+0xc>
 8002476:	f8d8 4000 	ldr.w	r4, [r8]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800247a:	6863      	ldr	r3, [r4, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800247c:	f8d8 2004 	ldr.w	r2, [r8, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002480:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002484:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002488:	6063      	str	r3, [r4, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800248a:	d015      	beq.n	80024b8 <SPI_WaitFlagStateUntilTimeout+0x7c>
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800248c:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 8002490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002494:	d108      	bne.n	80024a8 <SPI_WaitFlagStateUntilTimeout+0x6c>
          SPI_RESET_CRC(hspi);
 8002496:	6823      	ldr	r3, [r4, #0]
 8002498:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 800249c:	4013      	ands	r3, r2
 800249e:	6023      	str	r3, [r4, #0]
 80024a0:	6823      	ldr	r3, [r4, #0]
 80024a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80024a6:	6023      	str	r3, [r4, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80024a8:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80024aa:	2300      	movs	r3, #0
        hspi->State= HAL_SPI_STATE_READY;
 80024ac:	f888 2051 	strb.w	r2, [r8, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80024b0:	f888 3050 	strb.w	r3, [r8, #80]	; 0x50
 80024b4:	2003      	movs	r0, #3
 80024b6:	e7d5      	b.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x28>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80024bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024c0:	d002      	beq.n	80024c8 <SPI_WaitFlagStateUntilTimeout+0x8c>
 80024c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024c6:	d1e1      	bne.n	800248c <SPI_WaitFlagStateUntilTimeout+0x50>
          __HAL_SPI_DISABLE(hspi);
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024ce:	6023      	str	r3, [r4, #0]
 80024d0:	e7dc      	b.n	800248c <SPI_WaitFlagStateUntilTimeout+0x50>
 80024d2:	bf00      	nop

080024d4 <HAL_SPI_TransmitReceive.part.1>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
 80024d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024d8:	4604      	mov	r4, r0
 80024da:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 80024dc:	2001      	movs	r0, #1
 80024de:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
 80024e2:	4616      	mov	r6, r2
 80024e4:	4699      	mov	r9, r3
 80024e6:	460f      	mov	r7, r1
 80024e8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 80024ea:	f7fe fd19 	bl	8000f20 <HAL_GetTick>
  tmp  = hspi->State;
 80024ee:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 80024f2:	6862      	ldr	r2, [r4, #4]
  tmp  = hspi->State;
 80024f4:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80024f6:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80024f8:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80024fa:	d011      	beq.n	8002520 <HAL_SPI_TransmitReceive.part.1+0x4c>
 80024fc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002500:	d009      	beq.n	8002516 <HAL_SPI_TransmitReceive.part.1+0x42>
    errorcode = HAL_BUSY;
 8002502:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002504:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8002506:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8002508:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800250c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002510:	b005      	add	sp, #20
 8002512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8002516:	68a1      	ldr	r1, [r4, #8]
 8002518:	2900      	cmp	r1, #0
 800251a:	d1f2      	bne.n	8002502 <HAL_SPI_TransmitReceive.part.1+0x2e>
 800251c:	2b04      	cmp	r3, #4
 800251e:	d1f0      	bne.n	8002502 <HAL_SPI_TransmitReceive.part.1+0x2e>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8002520:	2f00      	cmp	r7, #0
 8002522:	d060      	beq.n	80025e6 <HAL_SPI_TransmitReceive.part.1+0x112>
 8002524:	2e00      	cmp	r6, #0
 8002526:	d05e      	beq.n	80025e6 <HAL_SPI_TransmitReceive.part.1+0x112>
 8002528:	f1b9 0f00 	cmp.w	r9, #0
 800252c:	d05b      	beq.n	80025e6 <HAL_SPI_TransmitReceive.part.1+0x112>
  if(hspi->State == HAL_SPI_STATE_READY)
 800252e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8002532:	6821      	ldr	r1, [r4, #0]
  if(hspi->State == HAL_SPI_STATE_READY)
 8002534:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002536:	bf04      	itt	eq
 8002538:	2305      	moveq	r3, #5
 800253a:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800253e:	2300      	movs	r3, #0
 8002540:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8002542:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002546:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800254a:	6808      	ldr	r0, [r1, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800254c:	63a6      	str	r6, [r4, #56]	; 0x38
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800254e:	0640      	lsls	r0, r0, #25
  hspi->RxXferSize  = Size;
 8002550:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002554:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002556:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800255a:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800255e:	d544      	bpl.n	80025ea <HAL_SPI_TransmitReceive.part.1+0x116>
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002560:	68e3      	ldr	r3, [r4, #12]
 8002562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002566:	d045      	beq.n	80025f4 <HAL_SPI_TransmitReceive.part.1+0x120>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002568:	2a00      	cmp	r2, #0
 800256a:	d171      	bne.n	8002650 <HAL_SPI_TransmitReceive.part.1+0x17c>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800256c:	f817 3b01 	ldrb.w	r3, [r7], #1
 8002570:	730b      	strb	r3, [r1, #12]
      hspi->TxXferCount--;
 8002572:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002574:	3b01      	subs	r3, #1
 8002576:	b29b      	uxth	r3, r3
 8002578:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800257a:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800257e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002580:	b29b      	uxth	r3, r3
 8002582:	b91b      	cbnz	r3, 800258c <HAL_SPI_TransmitReceive.part.1+0xb8>
 8002584:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002586:	b29b      	uxth	r3, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d041      	beq.n	8002610 <HAL_SPI_TransmitReceive.part.1+0x13c>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800258c:	f1b9 0f00 	cmp.w	r9, #0
 8002590:	d00f      	beq.n	80025b2 <HAL_SPI_TransmitReceive.part.1+0xde>
 8002592:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002594:	b29b      	uxth	r3, r3
 8002596:	b163      	cbz	r3, 80025b2 <HAL_SPI_TransmitReceive.part.1+0xde>
 8002598:	6823      	ldr	r3, [r4, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	0791      	lsls	r1, r2, #30
 800259e:	d508      	bpl.n	80025b2 <HAL_SPI_TransmitReceive.part.1+0xde>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80025a0:	783a      	ldrb	r2, [r7, #0]
 80025a2:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80025a4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29b      	uxth	r3, r3
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80025aa:	3701      	adds	r7, #1
        hspi->TxXferCount--;
 80025ac:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80025ae:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80025b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	b163      	cbz	r3, 80025d2 <HAL_SPI_TransmitReceive.part.1+0xfe>
 80025b8:	6823      	ldr	r3, [r4, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	07d2      	lsls	r2, r2, #31
 80025be:	d508      	bpl.n	80025d2 <HAL_SPI_TransmitReceive.part.1+0xfe>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 80025c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29b      	uxth	r3, r3
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80025ca:	3601      	adds	r6, #1
        hspi->RxXferCount--;
 80025cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80025ce:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80025d2:	1c6b      	adds	r3, r5, #1
 80025d4:	d0d3      	beq.n	800257e <HAL_SPI_TransmitReceive.part.1+0xaa>
 80025d6:	f7fe fca3 	bl	8000f20 <HAL_GetTick>
 80025da:	eba0 0008 	sub.w	r0, r0, r8
 80025de:	4285      	cmp	r5, r0
 80025e0:	d8cd      	bhi.n	800257e <HAL_SPI_TransmitReceive.part.1+0xaa>
        errorcode = HAL_TIMEOUT;
 80025e2:	2003      	movs	r0, #3
 80025e4:	e78e      	b.n	8002504 <HAL_SPI_TransmitReceive.part.1+0x30>
    errorcode = HAL_ERROR;
 80025e6:	2001      	movs	r0, #1
 80025e8:	e78c      	b.n	8002504 <HAL_SPI_TransmitReceive.part.1+0x30>
    __HAL_SPI_ENABLE(hspi);
 80025ea:	680b      	ldr	r3, [r1, #0]
 80025ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025f0:	600b      	str	r3, [r1, #0]
 80025f2:	e7b5      	b.n	8002560 <HAL_SPI_TransmitReceive.part.1+0x8c>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80025f4:	2a00      	cmp	r2, #0
 80025f6:	d05c      	beq.n	80026b2 <HAL_SPI_TransmitReceive.part.1+0x1de>
 80025f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d058      	beq.n	80026b2 <HAL_SPI_TransmitReceive.part.1+0x1de>
        txallowed = 1U;
 8002600:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002604:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002606:	b29b      	uxth	r3, r3
 8002608:	bb3b      	cbnz	r3, 800265a <HAL_SPI_TransmitReceive.part.1+0x186>
 800260a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800260c:	b29b      	uxth	r3, r3
 800260e:	bb23      	cbnz	r3, 800265a <HAL_SPI_TransmitReceive.part.1+0x186>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002610:	f8cd 8000 	str.w	r8, [sp]
 8002614:	462b      	mov	r3, r5
 8002616:	2201      	movs	r2, #1
 8002618:	2102      	movs	r1, #2
 800261a:	4620      	mov	r0, r4
 800261c:	f7ff ff0e 	bl	800243c <SPI_WaitFlagStateUntilTimeout>
 8002620:	2800      	cmp	r0, #0
 8002622:	d1de      	bne.n	80025e2 <HAL_SPI_TransmitReceive.part.1+0x10e>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002624:	4602      	mov	r2, r0
 8002626:	f8cd 8000 	str.w	r8, [sp]
 800262a:	462b      	mov	r3, r5
 800262c:	2180      	movs	r1, #128	; 0x80
 800262e:	4620      	mov	r0, r4
 8002630:	f7ff ff04 	bl	800243c <SPI_WaitFlagStateUntilTimeout>
 8002634:	2800      	cmp	r0, #0
 8002636:	d144      	bne.n	80026c2 <HAL_SPI_TransmitReceive.part.1+0x1ee>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002638:	68a3      	ldr	r3, [r4, #8]
 800263a:	2b00      	cmp	r3, #0
 800263c:	f47f af62 	bne.w	8002504 <HAL_SPI_TransmitReceive.part.1+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	9003      	str	r0, [sp, #12]
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	9203      	str	r2, [sp, #12]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	9303      	str	r3, [sp, #12]
 800264c:	9b03      	ldr	r3, [sp, #12]
 800264e:	e759      	b.n	8002504 <HAL_SPI_TransmitReceive.part.1+0x30>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002650:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002652:	b29b      	uxth	r3, r3
 8002654:	2b01      	cmp	r3, #1
 8002656:	d190      	bne.n	800257a <HAL_SPI_TransmitReceive.part.1+0xa6>
 8002658:	e788      	b.n	800256c <HAL_SPI_TransmitReceive.part.1+0x98>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800265a:	f1b9 0f00 	cmp.w	r9, #0
 800265e:	d00f      	beq.n	8002680 <HAL_SPI_TransmitReceive.part.1+0x1ac>
 8002660:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002662:	b29b      	uxth	r3, r3
 8002664:	b163      	cbz	r3, 8002680 <HAL_SPI_TransmitReceive.part.1+0x1ac>
 8002666:	6823      	ldr	r3, [r4, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	0791      	lsls	r1, r2, #30
 800266c:	d508      	bpl.n	8002680 <HAL_SPI_TransmitReceive.part.1+0x1ac>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800266e:	f837 2b02 	ldrh.w	r2, [r7], #2
 8002672:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002674:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002676:	3b01      	subs	r3, #1
 8002678:	b29b      	uxth	r3, r3
 800267a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800267c:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002680:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002682:	b29b      	uxth	r3, r3
 8002684:	b163      	cbz	r3, 80026a0 <HAL_SPI_TransmitReceive.part.1+0x1cc>
 8002686:	6823      	ldr	r3, [r4, #0]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	07d2      	lsls	r2, r2, #31
 800268c:	d508      	bpl.n	80026a0 <HAL_SPI_TransmitReceive.part.1+0x1cc>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8002694:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002696:	3b01      	subs	r3, #1
 8002698:	b29b      	uxth	r3, r3
 800269a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800269c:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80026a0:	1c68      	adds	r0, r5, #1
 80026a2:	d0af      	beq.n	8002604 <HAL_SPI_TransmitReceive.part.1+0x130>
 80026a4:	f7fe fc3c 	bl	8000f20 <HAL_GetTick>
 80026a8:	eba0 0008 	sub.w	r0, r0, r8
 80026ac:	4285      	cmp	r5, r0
 80026ae:	d8a9      	bhi.n	8002604 <HAL_SPI_TransmitReceive.part.1+0x130>
 80026b0:	e797      	b.n	80025e2 <HAL_SPI_TransmitReceive.part.1+0x10e>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80026b2:	f837 3b02 	ldrh.w	r3, [r7], #2
 80026b6:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 80026b8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29b      	uxth	r3, r3
 80026be:	86e3      	strh	r3, [r4, #54]	; 0x36
 80026c0:	e79e      	b.n	8002600 <HAL_SPI_TransmitReceive.part.1+0x12c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026c4:	2220      	movs	r2, #32
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026c6:	4313      	orrs	r3, r2
 80026c8:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80026ca:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026cc:	6562      	str	r2, [r4, #84]	; 0x54
 80026ce:	e719      	b.n	8002504 <HAL_SPI_TransmitReceive.part.1+0x30>

080026d0 <HAL_SPI_TransmitReceive>:
{
 80026d0:	b410      	push	{r4}
  __HAL_LOCK(hspi);
 80026d2:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80026d6:	2c01      	cmp	r4, #1
 80026d8:	d003      	beq.n	80026e2 <HAL_SPI_TransmitReceive+0x12>
}
 80026da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026de:	f7ff bef9 	b.w	80024d4 <HAL_SPI_TransmitReceive.part.1>
 80026e2:	2002      	movs	r0, #2
 80026e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop

080026ec <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026ec:	6803      	ldr	r3, [r0, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	f042 0201 	orr.w	r2, r2, #1
 80026f4:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80026fe:	2000      	movs	r0, #0
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop

08002704 <HAL_TIM_OC_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002704:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002706:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002708:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800270a:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800270e:	ea20 0001 	bic.w	r0, r0, r1
{
 8002712:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8002714:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002716:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002718:	4c0a      	ldr	r4, [pc, #40]	; (8002744 <HAL_TIM_OC_Start+0x40>)
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800271a:	4311      	orrs	r1, r2
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800271c:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800271e:	6219      	str	r1, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002720:	d00a      	beq.n	8002738 <HAL_TIM_OC_Start+0x34>
 8002722:	4a09      	ldr	r2, [pc, #36]	; (8002748 <HAL_TIM_OC_Start+0x44>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d007      	beq.n	8002738 <HAL_TIM_OC_Start+0x34>
  __HAL_TIM_ENABLE(htim); 
 8002728:	681a      	ldr	r2, [r3, #0]
}
 800272a:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim); 
 800272e:	f042 0201 	orr.w	r2, r2, #1
}
 8002732:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim); 
 8002734:	601a      	str	r2, [r3, #0]
}
 8002736:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8002738:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800273a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800273e:	645a      	str	r2, [r3, #68]	; 0x44
 8002740:	e7f2      	b.n	8002728 <HAL_TIM_OC_Start+0x24>
 8002742:	bf00      	nop
 8002744:	40010000 	.word	0x40010000
 8002748:	40010400 	.word	0x40010400

0800274c <HAL_TIM_PWM_Start>:
 800274c:	f7ff bfda 	b.w	8002704 <HAL_TIM_OC_Start>

08002750 <HAL_TIM_IC_Start_DMA>:
{
 8002750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8002752:	f890 4039 	ldrb.w	r4, [r0, #57]	; 0x39
 8002756:	b2e4      	uxtb	r4, r4
 8002758:	2c02      	cmp	r4, #2
 800275a:	d037      	beq.n	80027cc <HAL_TIM_IC_Start_DMA+0x7c>
  else if((htim->State == HAL_TIM_STATE_READY))
 800275c:	f890 4039 	ldrb.w	r4, [r0, #57]	; 0x39
 8002760:	b2e4      	uxtb	r4, r4
 8002762:	2c01      	cmp	r4, #1
 8002764:	d02b      	beq.n	80027be <HAL_TIM_IC_Start_DMA+0x6e>
 8002766:	460e      	mov	r6, r1
 8002768:	4605      	mov	r5, r0
 800276a:	6804      	ldr	r4, [r0, #0]
  switch (Channel)
 800276c:	2e0c      	cmp	r6, #12
 800276e:	d816      	bhi.n	800279e <HAL_TIM_IC_Start_DMA+0x4e>
 8002770:	e8df f006 	tbb	[pc, r6]
 8002774:	15151507 	.word	0x15151507
 8002778:	1515153d 	.word	0x1515153d
 800277c:	1515154c 	.word	0x1515154c
 8002780:	2e          	.byte	0x2e
 8002781:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8002782:	6a00      	ldr	r0, [r0, #32]
 8002784:	4929      	ldr	r1, [pc, #164]	; (800282c <HAL_TIM_IC_Start_DMA+0xdc>)
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002786:	4f2a      	ldr	r7, [pc, #168]	; (8002830 <HAL_TIM_IC_Start_DMA+0xe0>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8002788:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800278a:	64c7      	str	r7, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length); 
 800278c:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8002790:	f7ff f938 	bl	8001a04 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002794:	682c      	ldr	r4, [r5, #0]
 8002796:	68e3      	ldr	r3, [r4, #12]
 8002798:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800279c:	60e3      	str	r3, [r4, #12]
  TIMx->CCER &= ~tmp;
 800279e:	6a22      	ldr	r2, [r4, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80027a0:	2301      	movs	r3, #1
 80027a2:	fa03 f106 	lsl.w	r1, r3, r6
  TIMx->CCER &= ~tmp;
 80027a6:	ea22 0201 	bic.w	r2, r2, r1
 80027aa:	6222      	str	r2, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80027ac:	6a23      	ldr	r3, [r4, #32]
 80027ae:	4319      	orrs	r1, r3
 80027b0:	6221      	str	r1, [r4, #32]
  __HAL_TIM_ENABLE(htim); 
 80027b2:	6823      	ldr	r3, [r4, #0]
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80027ba:	2000      	movs	r0, #0
}
 80027bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((pData == 0U) && (Length > 0)) 
 80027be:	b11a      	cbz	r2, 80027c8 <HAL_TIM_IC_Start_DMA+0x78>
      htim->State = HAL_TIM_STATE_BUSY;
 80027c0:	2402      	movs	r4, #2
 80027c2:	f880 4039 	strb.w	r4, [r0, #57]	; 0x39
 80027c6:	e7ce      	b.n	8002766 <HAL_TIM_IC_Start_DMA+0x16>
    if((pData == 0U) && (Length > 0)) 
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f9      	beq.n	80027c0 <HAL_TIM_IC_Start_DMA+0x70>
      return HAL_ERROR;                                    
 80027cc:	4620      	mov	r0, r4
}
 80027ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80027d0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 80027d2:	4916      	ldr	r1, [pc, #88]	; (800282c <HAL_TIM_IC_Start_DMA+0xdc>)
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80027d4:	4f16      	ldr	r7, [pc, #88]	; (8002830 <HAL_TIM_IC_Start_DMA+0xe0>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80027d6:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80027d8:	64c7      	str	r7, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 80027da:	f104 0140 	add.w	r1, r4, #64	; 0x40
 80027de:	f7ff f911 	bl	8001a04 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80027e2:	682c      	ldr	r4, [r5, #0]
 80027e4:	68e3      	ldr	r3, [r4, #12]
 80027e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027ea:	60e3      	str	r3, [r4, #12]
    break;
 80027ec:	e7d7      	b.n	800279e <HAL_TIM_IC_Start_DMA+0x4e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80027ee:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80027f0:	490e      	ldr	r1, [pc, #56]	; (800282c <HAL_TIM_IC_Start_DMA+0xdc>)
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80027f2:	4f0f      	ldr	r7, [pc, #60]	; (8002830 <HAL_TIM_IC_Start_DMA+0xe0>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80027f4:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80027f6:	64c7      	str	r7, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 80027f8:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80027fc:	f7ff f902 	bl	8001a04 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002800:	682c      	ldr	r4, [r5, #0]
 8002802:	68e3      	ldr	r3, [r4, #12]
 8002804:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002808:	60e3      	str	r3, [r4, #12]
    break;
 800280a:	e7c8      	b.n	800279e <HAL_TIM_IC_Start_DMA+0x4e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800280c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800280e:	4907      	ldr	r1, [pc, #28]	; (800282c <HAL_TIM_IC_Start_DMA+0xdc>)
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002810:	4f07      	ldr	r7, [pc, #28]	; (8002830 <HAL_TIM_IC_Start_DMA+0xe0>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8002812:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002814:	64c7      	str	r7, [r0, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8002816:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800281a:	f7ff f8f3 	bl	8001a04 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800281e:	682c      	ldr	r4, [r5, #0]
 8002820:	68e3      	ldr	r3, [r4, #12]
 8002822:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002826:	60e3      	str	r3, [r4, #12]
    break;
 8002828:	e7b9      	b.n	800279e <HAL_TIM_IC_Start_DMA+0x4e>
 800282a:	bf00      	nop
 800282c:	08002839 	.word	0x08002839
 8002830:	080029f9 	.word	0x080029f9

08002834 <HAL_TIM_OC_DelayElapsedCallback>:
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop

08002838 <TIM_DMACaptureCplt>:
{
 8002838:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800283a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 800283c:	6a22      	ldr	r2, [r4, #32]
  htim->State= HAL_TIM_STATE_READY;
 800283e:	2301      	movs	r3, #1
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002840:	4282      	cmp	r2, r0
  htim->State= HAL_TIM_STATE_READY;
 8002842:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002846:	d00f      	beq.n	8002868 <TIM_DMACaptureCplt+0x30>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002848:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800284a:	4283      	cmp	r3, r0
 800284c:	d01b      	beq.n	8002886 <TIM_DMACaptureCplt+0x4e>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 800284e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002850:	4283      	cmp	r3, r0
 8002852:	d010      	beq.n	8002876 <TIM_DMACaptureCplt+0x3e>
  else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002854:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002856:	4283      	cmp	r3, r0
 8002858:	d005      	beq.n	8002866 <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim); 
 800285a:	4620      	mov	r0, r4
 800285c:	f000 fe64 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002860:	2300      	movs	r3, #0
 8002862:	7623      	strb	r3, [r4, #24]
}
 8002864:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002866:	2308      	movs	r3, #8
 8002868:	7623      	strb	r3, [r4, #24]
  HAL_TIM_IC_CaptureCallback(htim); 
 800286a:	4620      	mov	r0, r4
 800286c:	f000 fe5c 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002870:	2300      	movs	r3, #0
 8002872:	7623      	strb	r3, [r4, #24]
}
 8002874:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002876:	2304      	movs	r3, #4
 8002878:	7623      	strb	r3, [r4, #24]
  HAL_TIM_IC_CaptureCallback(htim); 
 800287a:	4620      	mov	r0, r4
 800287c:	f000 fe54 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002880:	2300      	movs	r3, #0
 8002882:	7623      	strb	r3, [r4, #24]
}
 8002884:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002886:	2302      	movs	r3, #2
 8002888:	7623      	strb	r3, [r4, #24]
  HAL_TIM_IC_CaptureCallback(htim); 
 800288a:	4620      	mov	r0, r4
 800288c:	f000 fe4c 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002890:	2300      	movs	r3, #0
 8002892:	7623      	strb	r3, [r4, #24]
}
 8002894:	bd10      	pop	{r4, pc}
 8002896:	bf00      	nop

08002898 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <HAL_TIM_TriggerCallback>:
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop

080028a0 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028a0:	6803      	ldr	r3, [r0, #0]
 80028a2:	691a      	ldr	r2, [r3, #16]
 80028a4:	0791      	lsls	r1, r2, #30
{
 80028a6:	b510      	push	{r4, lr}
 80028a8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028aa:	d502      	bpl.n	80028b2 <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	0792      	lsls	r2, r2, #30
 80028b0:	d45f      	bmi.n	8002972 <HAL_TIM_IRQHandler+0xd2>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	0750      	lsls	r0, r2, #29
 80028b6:	d502      	bpl.n	80028be <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	0751      	lsls	r1, r2, #29
 80028bc:	d446      	bmi.n	800294c <HAL_TIM_IRQHandler+0xac>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	0712      	lsls	r2, r2, #28
 80028c2:	d502      	bpl.n	80028ca <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	0710      	lsls	r0, r2, #28
 80028c8:	d42e      	bmi.n	8002928 <HAL_TIM_IRQHandler+0x88>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	06d2      	lsls	r2, r2, #27
 80028ce:	d502      	bpl.n	80028d6 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	06d0      	lsls	r0, r2, #27
 80028d4:	d418      	bmi.n	8002908 <HAL_TIM_IRQHandler+0x68>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028d6:	691a      	ldr	r2, [r3, #16]
 80028d8:	07d1      	lsls	r1, r2, #31
 80028da:	d502      	bpl.n	80028e2 <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	07d2      	lsls	r2, r2, #31
 80028e0:	d45d      	bmi.n	800299e <HAL_TIM_IRQHandler+0xfe>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	0610      	lsls	r0, r2, #24
 80028e6:	d502      	bpl.n	80028ee <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	0611      	lsls	r1, r2, #24
 80028ec:	d45f      	bmi.n	80029ae <HAL_TIM_IRQHandler+0x10e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028ee:	691a      	ldr	r2, [r3, #16]
 80028f0:	0652      	lsls	r2, r2, #25
 80028f2:	d502      	bpl.n	80028fa <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	0650      	lsls	r0, r2, #25
 80028f8:	d461      	bmi.n	80029be <HAL_TIM_IRQHandler+0x11e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	0691      	lsls	r1, r2, #26
 80028fe:	d502      	bpl.n	8002906 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	0692      	lsls	r2, r2, #26
 8002904:	d443      	bmi.n	800298e <HAL_TIM_IRQHandler+0xee>
}
 8002906:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002908:	f06f 0210 	mvn.w	r2, #16
 800290c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800290e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002910:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002912:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002916:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002918:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800291a:	d064      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800291c:	f000 fe04 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002920:	2200      	movs	r2, #0
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	7622      	strb	r2, [r4, #24]
 8002926:	e7d6      	b.n	80028d6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002928:	f06f 0208 	mvn.w	r2, #8
 800292c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800292e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002930:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002932:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002934:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002936:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002938:	d152      	bne.n	80029e0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293a:	f7ff ff7b 	bl	8002834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800293e:	4620      	mov	r0, r4
 8002940:	f7ff ffaa 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002944:	2200      	movs	r2, #0
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	7622      	strb	r2, [r4, #24]
 800294a:	e7be      	b.n	80028ca <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800294c:	f06f 0204 	mvn.w	r2, #4
 8002950:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002952:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002954:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002956:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800295a:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800295c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800295e:	d13c      	bne.n	80029da <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002960:	f7ff ff68 	bl	8002834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002964:	4620      	mov	r0, r4
 8002966:	f7ff ff97 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800296a:	2200      	movs	r2, #0
 800296c:	6823      	ldr	r3, [r4, #0]
 800296e:	7622      	strb	r2, [r4, #24]
 8002970:	e7a5      	b.n	80028be <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002972:	f06f 0202 	mvn.w	r2, #2
 8002976:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002978:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800297a:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800297c:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800297e:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002980:	d025      	beq.n	80029ce <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002982:	f000 fdd1 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002986:	2200      	movs	r2, #0
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	7622      	strb	r2, [r4, #24]
 800298c:	e791      	b.n	80028b2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800298e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002992:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002994:	611a      	str	r2, [r3, #16]
}
 8002996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800299a:	f000 b9c1 	b.w	8002d20 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800299e:	f06f 0201 	mvn.w	r2, #1
 80029a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80029a4:	4620      	mov	r0, r4
 80029a6:	f001 fd79 	bl	800449c <HAL_TIM_PeriodElapsedCallback>
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	e799      	b.n	80028e2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80029b4:	4620      	mov	r0, r4
 80029b6:	f000 f9b5 	bl	8002d24 <HAL_TIMEx_BreakCallback>
 80029ba:	6823      	ldr	r3, [r4, #0]
 80029bc:	e797      	b.n	80028ee <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029c2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029c4:	4620      	mov	r0, r4
 80029c6:	f7ff ff69 	bl	800289c <HAL_TIM_TriggerCallback>
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	e795      	b.n	80028fa <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	f7ff ff31 	bl	8002834 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7ff ff60 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
 80029d8:	e7d5      	b.n	8002986 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80029da:	f000 fda5 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 80029de:	e7c4      	b.n	800296a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80029e0:	f000 fda2 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e7ae      	b.n	8002944 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	f7ff ff25 	bl	8002834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ea:	4620      	mov	r0, r4
 80029ec:	f7ff ff54 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
 80029f0:	e796      	b.n	8002920 <HAL_TIM_IRQHandler+0x80>
 80029f2:	bf00      	nop

080029f4 <HAL_TIM_ErrorCallback>:
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop

080029f8 <TIM_DMAError>:
{
 80029f8:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029fa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State= HAL_TIM_STATE_READY;
 80029fc:	2301      	movs	r3, #1
 80029fe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_TIM_ErrorCallback(htim);
 8002a02:	f7ff fff7 	bl	80029f4 <HAL_TIM_ErrorCallback>
}
 8002a06:	bd08      	pop	{r3, pc}

08002a08 <TIM_Base_SetConfig>:
{
 8002a08:	b470      	push	{r4, r5, r6}
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002a0a:	4d31      	ldr	r5, [pc, #196]	; (8002ad0 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 8002a0c:	6803      	ldr	r3, [r0, #0]
 8002a0e:	688c      	ldr	r4, [r1, #8]
 8002a10:	680a      	ldr	r2, [r1, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002a12:	42a8      	cmp	r0, r5
 8002a14:	d04f      	beq.n	8002ab6 <TIM_Base_SetConfig+0xae>
 8002a16:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a1a:	d029      	beq.n	8002a70 <TIM_Base_SetConfig+0x68>
 8002a1c:	f5a5 457c 	sub.w	r5, r5, #64512	; 0xfc00
 8002a20:	42a8      	cmp	r0, r5
 8002a22:	d034      	beq.n	8002a8e <TIM_Base_SetConfig+0x86>
 8002a24:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a28:	42a8      	cmp	r0, r5
 8002a2a:	d030      	beq.n	8002a8e <TIM_Base_SetConfig+0x86>
 8002a2c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a30:	42a8      	cmp	r0, r5
 8002a32:	d02c      	beq.n	8002a8e <TIM_Base_SetConfig+0x86>
 8002a34:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 8002a38:	42a8      	cmp	r0, r5
 8002a3a:	d028      	beq.n	8002a8e <TIM_Base_SetConfig+0x86>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002a3c:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 8002a40:	42a8      	cmp	r0, r5
 8002a42:	d013      	beq.n	8002a6c <TIM_Base_SetConfig+0x64>
 8002a44:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a48:	42a8      	cmp	r0, r5
 8002a4a:	d00f      	beq.n	8002a6c <TIM_Base_SetConfig+0x64>
 8002a4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a50:	42a8      	cmp	r0, r5
 8002a52:	d00b      	beq.n	8002a6c <TIM_Base_SetConfig+0x64>
 8002a54:	f5a5 3598 	sub.w	r5, r5, #77824	; 0x13000
 8002a58:	42a8      	cmp	r0, r5
 8002a5a:	d007      	beq.n	8002a6c <TIM_Base_SetConfig+0x64>
 8002a5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a60:	42a8      	cmp	r0, r5
 8002a62:	d003      	beq.n	8002a6c <TIM_Base_SetConfig+0x64>
 8002a64:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a68:	42a8      	cmp	r0, r5
 8002a6a:	d109      	bne.n	8002a80 <TIM_Base_SetConfig+0x78>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a6c:	68c9      	ldr	r1, [r1, #12]
 8002a6e:	e004      	b.n	8002a7a <TIM_Base_SetConfig+0x72>
    tmpcr1 |= Structure->CounterMode;
 8002a70:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a72:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a78:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a7e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8002a80:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a82:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a84:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002a86:	2301      	movs	r3, #1
 8002a88:	6143      	str	r3, [r0, #20]
}
 8002a8a:	bc70      	pop	{r4, r5, r6}
 8002a8c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002a8e:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a90:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a96:	432b      	orrs	r3, r5
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002a98:	4d0e      	ldr	r5, [pc, #56]	; (8002ad4 <TIM_Base_SetConfig+0xcc>)
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a9e:	4333      	orrs	r3, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002aa0:	42a8      	cmp	r0, r5
  TIMx->CR1 = tmpcr1;
 8002aa2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002aa4:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002aa6:	6282      	str	r2, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002aa8:	d1ed      	bne.n	8002a86 <TIM_Base_SetConfig+0x7e>
    TIMx->RCR = Structure->RepetitionCounter;
 8002aaa:	690b      	ldr	r3, [r1, #16]
 8002aac:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	6143      	str	r3, [r0, #20]
}
 8002ab2:	bc70      	pop	{r4, r5, r6}
 8002ab4:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002ab6:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ab8:	68cd      	ldr	r5, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002abe:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ac4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002ac6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ac8:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002aca:	6282      	str	r2, [r0, #40]	; 0x28
 8002acc:	e7ed      	b.n	8002aaa <TIM_Base_SetConfig+0xa2>
 8002ace:	bf00      	nop
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	40010400 	.word	0x40010400

08002ad8 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8002ad8:	b1b8      	cbz	r0, 8002b0a <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002ada:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{ 
 8002ade:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002ae0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	b15b      	cbz	r3, 8002b00 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002aee:	6820      	ldr	r0, [r4, #0]
 8002af0:	1d21      	adds	r1, r4, #4
 8002af2:	f7ff ff89 	bl	8002a08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002af6:	2301      	movs	r3, #1
 8002af8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002afc:	2000      	movs	r0, #0
}
 8002afe:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b00:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8002b04:	f001 fe18 	bl	8004738 <HAL_TIM_Base_MspInit>
 8002b08:	e7ee      	b.n	8002ae8 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8002b0a:	2001      	movs	r0, #1
}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop

08002b10 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8002b10:	b1b8      	cbz	r0, 8002b42 <HAL_TIM_IC_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b12:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002b16:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b18:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b1c:	4604      	mov	r4, r0
 8002b1e:	b15b      	cbz	r3, 8002b38 <HAL_TIM_IC_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;   
 8002b20:	2302      	movs	r3, #2
 8002b22:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002b26:	6820      	ldr	r0, [r4, #0]
 8002b28:	1d21      	adds	r1, r4, #4
 8002b2a:	f7ff ff6d 	bl	8002a08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002b34:	2000      	movs	r0, #0
}
 8002b36:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b38:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_IC_MspInit(htim);
 8002b3c:	f001 fe1c 	bl	8004778 <HAL_TIM_IC_MspInit>
 8002b40:	e7ee      	b.n	8002b20 <HAL_TIM_IC_Init+0x10>
    return HAL_ERROR;
 8002b42:	2001      	movs	r0, #1
}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop

08002b48 <TIM_TI1_SetConfig>:
{
 8002b48:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b4a:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b4c:	4e1b      	ldr	r6, [pc, #108]	; (8002bbc <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b4e:	f024 0401 	bic.w	r4, r4, #1
 8002b52:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b54:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002b56:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b58:	42b0      	cmp	r0, r6
 8002b5a:	f024 0403 	bic.w	r4, r4, #3
 8002b5e:	d01d      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b64:	d01a      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b66:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002b6a:	42b0      	cmp	r0, r6
 8002b6c:	d016      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b6e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002b72:	42b0      	cmp	r0, r6
 8002b74:	d012      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b76:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002b7a:	42b0      	cmp	r0, r6
 8002b7c:	d00e      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b7e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8002b82:	42b0      	cmp	r0, r6
 8002b84:	d00a      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b86:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002b8a:	42b0      	cmp	r0, r6
 8002b8c:	d006      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
 8002b8e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8002b92:	42b0      	cmp	r0, r6
 8002b94:	d002      	beq.n	8002b9c <TIM_TI1_SetConfig+0x54>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002b96:	f044 0201 	orr.w	r2, r4, #1
 8002b9a:	e000      	b.n	8002b9e <TIM_TI1_SetConfig+0x56>
    tmpccmr1 |= TIM_ICSelection;
 8002b9c:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002b9e:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ba0:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002ba4:	b2db      	uxtb	r3, r3
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002baa:	f001 010a 	and.w	r1, r1, #10
 8002bae:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002bb0:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8002bb2:	6183      	str	r3, [r0, #24]
}
 8002bb4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8002bb6:	6201      	str	r1, [r0, #32]
}
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40010000 	.word	0x40010000

08002bc0 <HAL_TIM_IC_ConfigChannel>:
{
 8002bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002bc2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d064      	beq.n	8002c94 <HAL_TIM_IC_ConfigChannel+0xd4>
 8002bca:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8002bda:	4604      	mov	r4, r0
 8002bdc:	e9d1 1200 	ldrd	r1, r2, [r1]
 8002be0:	6800      	ldr	r0, [r0, #0]
 8002be2:	68eb      	ldr	r3, [r5, #12]
  if (Channel == TIM_CHANNEL_1)
 8002be4:	b356      	cbz	r6, 8002c3c <HAL_TIM_IC_ConfigChannel+0x7c>
  else if (Channel == TIM_CHANNEL_2)
 8002be6:	2e04      	cmp	r6, #4
 8002be8:	68ad      	ldr	r5, [r5, #8]
 8002bea:	d033      	beq.n	8002c54 <HAL_TIM_IC_ConfigChannel+0x94>
  else if (Channel == TIM_CHANNEL_3)
 8002bec:	2e08      	cmp	r6, #8
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bee:	6a06      	ldr	r6, [r0, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002bf0:	d052      	beq.n	8002c98 <HAL_TIM_IC_ConfigChannel+0xd8>
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bf2:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
 8002bf6:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002bf8:	69c6      	ldr	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8002bfa:	6a07      	ldr	r7, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002bfc:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c00:	031b      	lsls	r3, r3, #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c02:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002c04:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c08:	b29b      	uxth	r3, r3
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c0a:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002c0e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002c12:	f427 4720 	bic.w	r7, r7, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c16:	4313      	orrs	r3, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c18:	4339      	orrs	r1, r7

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002c1a:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8002c1c:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002c1e:	69c3      	ldr	r3, [r0, #28]
 8002c20:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002c24:	61c3      	str	r3, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002c26:	69c3      	ldr	r3, [r0, #28]
 8002c28:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
 8002c2c:	61c5      	str	r5, [r0, #28]
  htim->State = HAL_TIM_STATE_READY;
 8002c2e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c32:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002c36:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8002c3c:	f7ff ff84 	bl	8002b48 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c40:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c42:	68a8      	ldr	r0, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c44:	6999      	ldr	r1, [r3, #24]
 8002c46:	f021 010c 	bic.w	r1, r1, #12
 8002c4a:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	4302      	orrs	r2, r0
 8002c50:	619a      	str	r2, [r3, #24]
 8002c52:	e7ec      	b.n	8002c2e <HAL_TIM_IC_ConfigChannel+0x6e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c54:	6a06      	ldr	r6, [r0, #32]
 8002c56:	f026 0610 	bic.w	r6, r6, #16
 8002c5a:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c5c:	6986      	ldr	r6, [r0, #24]
  tmpccer = TIMx->CCER;
 8002c5e:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002c60:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c64:	031b      	lsls	r3, r3, #12
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c66:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002c68:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c6c:	b29b      	uxth	r3, r3
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c6e:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c72:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c76:	f027 07a0 	bic.w	r7, r7, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c7a:	431a      	orrs	r2, r3
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c7c:	4339      	orrs	r1, r7
  TIMx->CCMR1 = tmpccmr1 ;
 8002c7e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002c80:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002c82:	6983      	ldr	r3, [r0, #24]
 8002c84:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002c88:	6183      	str	r3, [r0, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002c8a:	6983      	ldr	r3, [r0, #24]
 8002c8c:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
 8002c90:	6185      	str	r5, [r0, #24]
 8002c92:	e7cc      	b.n	8002c2e <HAL_TIM_IC_ConfigChannel+0x6e>
  __HAL_LOCK(htim);
 8002c94:	2002      	movs	r0, #2
}
 8002c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c98:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 8002c9c:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002c9e:	69c6      	ldr	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8002ca0:	6a07      	ldr	r7, [r0, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002ca2:	f026 0603 	bic.w	r6, r6, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002ca6:	011b      	lsls	r3, r3, #4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002ca8:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= TIM_ICSelection;
 8002caa:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002cac:	b2db      	uxtb	r3, r3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002cae:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002cb2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002cb6:	f427 6720 	bic.w	r7, r7, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002cba:	431a      	orrs	r2, r3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002cbc:	4339      	orrs	r1, r7
  TIMx->CCMR2 = tmpccmr2;
 8002cbe:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8002cc0:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002cc2:	69c3      	ldr	r3, [r0, #28]
 8002cc4:	f023 030c 	bic.w	r3, r3, #12
 8002cc8:	61c3      	str	r3, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002cca:	69c3      	ldr	r3, [r0, #28]
 8002ccc:	431d      	orrs	r5, r3
 8002cce:	61c5      	str	r5, [r0, #28]
 8002cd0:	e7ad      	b.n	8002c2e <HAL_TIM_IC_ConfigChannel+0x6e>
 8002cd2:	bf00      	nop

08002cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002cd4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d01e      	beq.n	8002d1a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8002cdc:	4602      	mov	r2, r0
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002cde:	2002      	movs	r0, #2

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002ce0:	6813      	ldr	r3, [r2, #0]
{
 8002ce2:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce4:	f882 0039 	strb.w	r0, [r2, #57]	; 0x39
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002ce8:	685c      	ldr	r4, [r3, #4]
 8002cea:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002cee:	e9d1 5600 	ldrd	r5, r6, [r1]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002cf2:	605c      	str	r4, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002cf4:	6858      	ldr	r0, [r3, #4]
 8002cf6:	4328      	orrs	r0, r5
 8002cf8:	6058      	str	r0, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002cfa:	6898      	ldr	r0, [r3, #8]
 8002cfc:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8002d00:	6098      	str	r0, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d02:	6899      	ldr	r1, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
 8002d04:	2400      	movs	r4, #0
  htim->State = HAL_TIM_STATE_READY;
 8002d06:	2501      	movs	r5, #1
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d08:	4331      	orrs	r1, r6
 8002d0a:	6099      	str	r1, [r3, #8]
  
  return HAL_OK;
 8002d0c:	4620      	mov	r0, r4
  htim->State = HAL_TIM_STATE_READY;
 8002d0e:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002d12:	f882 4038 	strb.w	r4, [r2, #56]	; 0x38
} 
 8002d16:	bc70      	pop	{r4, r5, r6}
 8002d18:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002d1a:	2002      	movs	r0, #2
} 
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop

08002d20 <HAL_TIMEx_CommutationCallback>:
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop

08002d24 <HAL_TIMEx_BreakCallback>:
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop

08002d28 <UART_SetConfig>:
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002d28:	6802      	ldr	r2, [r0, #0]
 8002d2a:	6911      	ldr	r1, [r2, #16]
{
 8002d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002d30:	68c5      	ldr	r5, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d32:	6883      	ldr	r3, [r0, #8]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002d34:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
{
 8002d38:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002d3a:	4329      	orrs	r1, r5
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d3c:	6900      	ldr	r0, [r0, #16]
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002d3e:	6111      	str	r1, [r2, #16]
  tmpreg = huart->Instance->CR1;
 8002d40:	68d1      	ldr	r1, [r2, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d42:	6965      	ldr	r5, [r4, #20]
 8002d44:	4303      	orrs	r3, r0
 8002d46:	69e0      	ldr	r0, [r4, #28]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002d48:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d4c:	432b      	orrs	r3, r5
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002d4e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d52:	4303      	orrs	r3, r0
 8002d54:	430b      	orrs	r3, r1
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002d56:	60d3      	str	r3, [r2, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002d58:	6953      	ldr	r3, [r2, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002d5a:	69a1      	ldr	r1, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002d60:	430b      	orrs	r3, r1
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d62:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002d66:	6153      	str	r3, [r2, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d68:	4b9b      	ldr	r3, [pc, #620]	; (8002fd8 <UART_SetConfig+0x2b0>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d6a:	f000 809a 	beq.w	8002ea2 <UART_SetConfig+0x17a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d059      	beq.n	8002e26 <UART_SetConfig+0xfe>
 8002d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d055      	beq.n	8002e26 <UART_SetConfig+0xfe>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d7a:	f7ff fb1d 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002d7e:	4f97      	ldr	r7, [pc, #604]	; (8002fdc <UART_SetConfig+0x2b4>)
 8002d80:	6863      	ldr	r3, [r4, #4]
 8002d82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d90:	fba7 2303 	umull	r2, r3, r7, r3
 8002d94:	095b      	lsrs	r3, r3, #5
 8002d96:	011d      	lsls	r5, r3, #4
 8002d98:	f7ff fb0e 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002d9c:	6866      	ldr	r6, [r4, #4]
 8002d9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002da2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002da6:	00b6      	lsls	r6, r6, #2
 8002da8:	fbb0 f6f6 	udiv	r6, r0, r6
 8002dac:	f7ff fb04 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002db0:	6863      	ldr	r3, [r4, #4]
 8002db2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002db6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc0:	fba7 2303 	umull	r2, r3, r7, r3
 8002dc4:	095b      	lsrs	r3, r3, #5
 8002dc6:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002dca:	fb09 6313 	mls	r3, r9, r3, r6
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	3332      	adds	r3, #50	; 0x32
 8002dd2:	fba7 2303 	umull	r2, r3, r7, r3
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002ddc:	f7ff faec 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002de0:	6862      	ldr	r2, [r4, #4]
 8002de2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002de6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dea:	0093      	lsls	r3, r2, #2
 8002dec:	fbb0 f8f3 	udiv	r8, r0, r3
 8002df0:	f7ff fae2 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002df4:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002df8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e02:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e06:	fba7 3000 	umull	r3, r0, r7, r0
 8002e0a:	0940      	lsrs	r0, r0, #5
 8002e0c:	fb09 8310 	mls	r3, r9, r0, r8
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	3332      	adds	r3, #50	; 0x32
 8002e14:	fba7 1303 	umull	r1, r3, r7, r3
 8002e18:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8002e1c:	4333      	orrs	r3, r6
 8002e1e:	442b      	add	r3, r5
 8002e20:	6093      	str	r3, [r2, #8]
    }
  }
}
 8002e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002e26:	f7ff fad7 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002e2a:	4f6c      	ldr	r7, [pc, #432]	; (8002fdc <UART_SetConfig+0x2b4>)
 8002e2c:	6863      	ldr	r3, [r4, #4]
 8002e2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e32:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e3c:	fba7 2303 	umull	r2, r3, r7, r3
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	011d      	lsls	r5, r3, #4
 8002e44:	f7ff fac8 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002e48:	6866      	ldr	r6, [r4, #4]
 8002e4a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e52:	00b6      	lsls	r6, r6, #2
 8002e54:	fbb0 f6f6 	udiv	r6, r0, r6
 8002e58:	f7ff fabe 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002e5c:	6863      	ldr	r3, [r4, #4]
 8002e5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e6c:	fba7 2303 	umull	r2, r3, r7, r3
 8002e70:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	fb09 6313 	mls	r3, r9, r3, r6
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	3332      	adds	r3, #50	; 0x32
 8002e7e:	fba7 2303 	umull	r2, r3, r7, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002e88:	f7ff faa6 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002e8c:	6862      	ldr	r2, [r4, #4]
 8002e8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e92:	0093      	lsls	r3, r2, #2
 8002e94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002e98:	fbb0 f8f3 	udiv	r8, r0, r3
 8002e9c:	f7ff fa9c 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002ea0:	e7a8      	b.n	8002df4 <UART_SetConfig+0xcc>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d059      	beq.n	8002f5a <UART_SetConfig+0x232>
 8002ea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d055      	beq.n	8002f5a <UART_SetConfig+0x232>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002eae:	f7ff fa83 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002eb2:	4f4a      	ldr	r7, [pc, #296]	; (8002fdc <UART_SetConfig+0x2b4>)
 8002eb4:	6863      	ldr	r3, [r4, #4]
 8002eb6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002eba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec4:	fba7 2303 	umull	r2, r3, r7, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	011e      	lsls	r6, r3, #4
 8002ecc:	f7ff fa74 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002ed0:	6865      	ldr	r5, [r4, #4]
 8002ed2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ed6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002eda:	006d      	lsls	r5, r5, #1
 8002edc:	fbb0 f5f5 	udiv	r5, r0, r5
 8002ee0:	f7ff fa6a 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002ee4:	6863      	ldr	r3, [r4, #4]
 8002ee6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002eea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef4:	fba7 2303 	umull	r2, r3, r7, r3
 8002ef8:	095b      	lsrs	r3, r3, #5
 8002efa:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002efe:	fb09 5313 	mls	r3, r9, r3, r5
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	3332      	adds	r3, #50	; 0x32
 8002f06:	fba7 2303 	umull	r2, r3, r7, r3
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002f10:	f7ff fa52 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002f14:	6862      	ldr	r2, [r4, #4]
 8002f16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f1e:	0053      	lsls	r3, r2, #1
 8002f20:	fbb0 f8f3 	udiv	r8, r0, r3
 8002f24:	f7ff fa48 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8002f28:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002f2c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f30:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f3a:	fba7 1303 	umull	r1, r3, r7, r3
 8002f3e:	095b      	lsrs	r3, r3, #5
 8002f40:	fb09 8313 	mls	r3, r9, r3, r8
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	3332      	adds	r3, #50	; 0x32
 8002f48:	fba7 1303 	umull	r1, r3, r7, r3
 8002f4c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002f50:	4433      	add	r3, r6
 8002f52:	442b      	add	r3, r5
 8002f54:	6093      	str	r3, [r2, #8]
}
 8002f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f5a:	f7ff fa3d 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002f5e:	4f1f      	ldr	r7, [pc, #124]	; (8002fdc <UART_SetConfig+0x2b4>)
 8002f60:	6863      	ldr	r3, [r4, #4]
 8002f62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f66:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f70:	fba7 2303 	umull	r2, r3, r7, r3
 8002f74:	095b      	lsrs	r3, r3, #5
 8002f76:	011e      	lsls	r6, r3, #4
 8002f78:	f7ff fa2e 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002f7c:	6865      	ldr	r5, [r4, #4]
 8002f7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f86:	006d      	lsls	r5, r5, #1
 8002f88:	fbb0 f5f5 	udiv	r5, r0, r5
 8002f8c:	f7ff fa24 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002f90:	6863      	ldr	r3, [r4, #4]
 8002f92:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fa0:	fba7 2303 	umull	r2, r3, r7, r3
 8002fa4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002fa8:	095b      	lsrs	r3, r3, #5
 8002faa:	fb09 5313 	mls	r3, r9, r3, r5
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	3332      	adds	r3, #50	; 0x32
 8002fb2:	fba7 2303 	umull	r2, r3, r7, r3
 8002fb6:	091b      	lsrs	r3, r3, #4
 8002fb8:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002fbc:	f7ff fa0c 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002fc0:	6862      	ldr	r2, [r4, #4]
 8002fc2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fc6:	0053      	lsls	r3, r2, #1
 8002fc8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002fcc:	fbb0 f8f3 	udiv	r8, r0, r3
 8002fd0:	f7ff fa02 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 8002fd4:	e7a8      	b.n	8002f28 <UART_SetConfig+0x200>
 8002fd6:	bf00      	nop
 8002fd8:	40011000 	.word	0x40011000
 8002fdc:	51eb851f 	.word	0x51eb851f

08002fe0 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fe4:	4607      	mov	r7, r0
 8002fe6:	460e      	mov	r6, r1
 8002fe8:	4690      	mov	r8, r2
 8002fea:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002fec:	683c      	ldr	r4, [r7, #0]
 8002fee:	e001      	b.n	8002ff4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x14>
    if(Timeout != HAL_MAX_DELAY)
 8002ff0:	1c6b      	adds	r3, r5, #1
 8002ff2:	d106      	bne.n	8003002 <UART_WaitOnFlagUntilTimeout.constprop.3+0x22>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002ff4:	6820      	ldr	r0, [r4, #0]
 8002ff6:	ea36 0300 	bics.w	r3, r6, r0
 8002ffa:	d1f9      	bne.n	8002ff0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x10>
  return HAL_OK;
 8002ffc:	2000      	movs	r0, #0
}
 8002ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003002:	b135      	cbz	r5, 8003012 <UART_WaitOnFlagUntilTimeout.constprop.3+0x32>
 8003004:	f7fd ff8c 	bl	8000f20 <HAL_GetTick>
 8003008:	eba0 0008 	sub.w	r0, r0, r8
 800300c:	4285      	cmp	r5, r0
 800300e:	d2ed      	bcs.n	8002fec <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
 8003010:	683c      	ldr	r4, [r7, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003012:	68e3      	ldr	r3, [r4, #12]
 8003014:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003018:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800301a:	6963      	ldr	r3, [r4, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800301c:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800301e:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003022:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003024:	6163      	str	r3, [r4, #20]
        __HAL_UNLOCK(huart);
 8003026:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8003028:	f887 2039 	strb.w	r2, [r7, #57]	; 0x39
        __HAL_UNLOCK(huart);
 800302c:	f887 1038 	strb.w	r1, [r7, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003030:	f887 203a 	strb.w	r2, [r7, #58]	; 0x3a
 8003034:	e7e3      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
 8003036:	bf00      	nop

08003038 <HAL_UART_Init>:
  if(huart == NULL)
 8003038:	b360      	cbz	r0, 8003094 <HAL_UART_Init+0x5c>
{
 800303a:	b538      	push	{r3, r4, r5, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 800303c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003040:	4604      	mov	r4, r0
 8003042:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003046:	b303      	cbz	r3, 800308a <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8003048:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800304a:	2324      	movs	r3, #36	; 0x24
 800304c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003050:	68d3      	ldr	r3, [r2, #12]
 8003052:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003056:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003058:	4620      	mov	r0, r4
 800305a:	f7ff fe65 	bl	8002d28 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003066:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003068:	695a      	ldr	r2, [r3, #20]
 800306a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800306e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003070:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003072:	2500      	movs	r5, #0
  huart->gState= HAL_UART_STATE_READY;
 8003074:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003076:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800307a:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 800307c:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800307e:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003080:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003084:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8003088:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800308a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800308e:	f001 fbfb 	bl	8004888 <HAL_UART_MspInit>
 8003092:	e7d9      	b.n	8003048 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8003094:	2001      	movs	r0, #1
}
 8003096:	4770      	bx	lr

08003098 <HAL_UART_Transmit>:
{
 8003098:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800309c:	460f      	mov	r7, r1
  if(huart->gState == HAL_UART_STATE_READY) 
 800309e:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 80030a2:	2920      	cmp	r1, #32
{
 80030a4:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY) 
 80030a6:	d12d      	bne.n	8003104 <HAL_UART_Transmit+0x6c>
    if((pData == NULL ) || (Size == 0)) 
 80030a8:	b387      	cbz	r7, 800310c <HAL_UART_Transmit+0x74>
 80030aa:	9201      	str	r2, [sp, #4]
 80030ac:	b372      	cbz	r2, 800310c <HAL_UART_Transmit+0x74>
 80030ae:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 80030b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	4604      	mov	r4, r0
 80030b8:	d024      	beq.n	8003104 <HAL_UART_Transmit+0x6c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ba:	2300      	movs	r3, #0
 80030bc:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 80030be:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030c0:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 80030c2:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030c6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80030ca:	f7fd ff29 	bl	8000f20 <HAL_GetTick>
    huart->TxXferSize = Size;
 80030ce:	9a01      	ldr	r2, [sp, #4]
 80030d0:	84a2      	strh	r2, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80030d2:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 80030d4:	84e2      	strh	r2, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80030d6:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
 80030d8:	b2ad      	uxth	r5, r5
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030da:	4643      	mov	r3, r8
 80030dc:	464a      	mov	r2, r9
 80030de:	2180      	movs	r1, #128	; 0x80
 80030e0:	4620      	mov	r0, r4
    while(huart->TxXferCount > 0U)
 80030e2:	b355      	cbz	r5, 800313a <HAL_UART_Transmit+0xa2>
      huart->TxXferCount--;
 80030e4:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80030e6:	68a6      	ldr	r6, [r4, #8]
      huart->TxXferCount--;
 80030e8:	3d01      	subs	r5, #1
 80030ea:	b2ad      	uxth	r5, r5
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80030ec:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->TxXferCount--;
 80030f0:	84e5      	strh	r5, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80030f2:	d00f      	beq.n	8003114 <HAL_UART_Transmit+0x7c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030f4:	f7ff ff74 	bl	8002fe0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80030f8:	b9e8      	cbnz	r0, 8003136 <HAL_UART_Transmit+0x9e>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	783a      	ldrb	r2, [r7, #0]
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	3701      	adds	r7, #1
 8003102:	e7e8      	b.n	80030d6 <HAL_UART_Transmit+0x3e>
    return HAL_BUSY;
 8003104:	2002      	movs	r0, #2
}
 8003106:	b003      	add	sp, #12
 8003108:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800310c:	2001      	movs	r0, #1
}
 800310e:	b003      	add	sp, #12
 8003110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003114:	4643      	mov	r3, r8
 8003116:	464a      	mov	r2, r9
 8003118:	2180      	movs	r1, #128	; 0x80
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff ff60 	bl	8002fe0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003120:	b948      	cbnz	r0, 8003136 <HAL_UART_Transmit+0x9e>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003122:	883b      	ldrh	r3, [r7, #0]
 8003124:	6821      	ldr	r1, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003126:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800312c:	604b      	str	r3, [r1, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800312e:	2a00      	cmp	r2, #0
 8003130:	d1e6      	bne.n	8003100 <HAL_UART_Transmit+0x68>
          pData +=2U;
 8003132:	3702      	adds	r7, #2
 8003134:	e7cf      	b.n	80030d6 <HAL_UART_Transmit+0x3e>
          return HAL_TIMEOUT;
 8003136:	2003      	movs	r0, #3
 8003138:	e7e5      	b.n	8003106 <HAL_UART_Transmit+0x6e>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800313a:	2140      	movs	r1, #64	; 0x40
 800313c:	f7ff ff50 	bl	8002fe0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003140:	2800      	cmp	r0, #0
 8003142:	d1f8      	bne.n	8003136 <HAL_UART_Transmit+0x9e>
      huart->gState = HAL_UART_STATE_READY;
 8003144:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003146:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
      huart->gState = HAL_UART_STATE_READY;
 800314a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 800314e:	e7da      	b.n	8003106 <HAL_UART_Transmit+0x6e>

08003150 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8003150:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003154:	2b20      	cmp	r3, #32
 8003156:	d11c      	bne.n	8003192 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8003158:	b1e9      	cbz	r1, 8003196 <HAL_UART_Receive_IT+0x46>
 800315a:	b1e2      	cbz	r2, 8003196 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800315c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003160:	2b01      	cmp	r3, #1
 8003162:	d016      	beq.n	8003192 <HAL_UART_Receive_IT+0x42>
{
 8003164:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003166:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003168:	6804      	ldr	r4, [r0, #0]
    huart->RxXferCount = Size;
 800316a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800316c:	2522      	movs	r5, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800316e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003170:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003174:	6965      	ldr	r5, [r4, #20]
    huart->RxXferSize = Size;
 8003176:	8582      	strh	r2, [r0, #44]	; 0x2c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003178:	f045 0501 	orr.w	r5, r5, #1
    huart->pRxBuffPtr = pData;
 800317c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UNLOCK(huart);
 800317e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003182:	6165      	str	r5, [r4, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003184:	68e2      	ldr	r2, [r4, #12]
 8003186:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return HAL_OK;
 800318a:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800318c:	60e2      	str	r2, [r4, #12]
}
 800318e:	bc30      	pop	{r4, r5}
 8003190:	4770      	bx	lr
    return HAL_BUSY; 
 8003192:	2002      	movs	r0, #2
}
 8003194:	4770      	bx	lr
      return HAL_ERROR;
 8003196:	2001      	movs	r0, #1
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop

0800319c <HAL_UART_TxCpltCallback>:
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop

080031a0 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80031a0:	b510      	push	{r4, lr}
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031a2:	6884      	ldr	r4, [r0, #8]
 80031a4:	6901      	ldr	r1, [r0, #16]
 80031a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80031a8:	6802      	ldr	r2, [r0, #0]
 80031aa:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80031ae:	d01c      	beq.n	80031ea <UART_Receive_IT.part.1+0x4a>
 80031b0:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031b2:	6852      	ldr	r2, [r2, #4]
 80031b4:	6284      	str	r4, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 80031b6:	b9a9      	cbnz	r1, 80031e4 <UART_Receive_IT.part.1+0x44>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031b8:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0U)
 80031ba:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29b      	uxth	r3, r3
 80031c0:	85c3      	strh	r3, [r0, #46]	; 0x2e
 80031c2:	b96b      	cbnz	r3, 80031e0 <UART_Receive_IT.part.1+0x40>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031c4:	6802      	ldr	r2, [r0, #0]
 80031c6:	68d1      	ldr	r1, [r2, #12]
 80031c8:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 80031cc:	60d1      	str	r1, [r2, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ce:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80031d0:	2420      	movs	r4, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d2:	f021 0101 	bic.w	r1, r1, #1
 80031d6:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80031d8:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80031dc:	f001 f8da 	bl	8004394 <HAL_UART_RxCpltCallback>
}
 80031e0:	2000      	movs	r0, #0
 80031e2:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80031e8:	e7e6      	b.n	80031b8 <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031ea:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80031ec:	b929      	cbnz	r1, 80031fa <UART_Receive_IT.part.1+0x5a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031f2:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 80031f6:	6283      	str	r3, [r0, #40]	; 0x28
 80031f8:	e7df      	b.n	80031ba <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8003200:	6283      	str	r3, [r0, #40]	; 0x28
 8003202:	e7da      	b.n	80031ba <UART_Receive_IT.part.1+0x1a>

08003204 <HAL_UART_ErrorCallback>:
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop

08003208 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003208:	6803      	ldr	r3, [r0, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
{
 800320c:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 800320e:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003210:	68dd      	ldr	r5, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003212:	6959      	ldr	r1, [r3, #20]
{
 8003214:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8003216:	d04a      	beq.n	80032ae <HAL_UART_IRQHandler+0xa6>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003218:	f011 0101 	ands.w	r1, r1, #1
 800321c:	461e      	mov	r6, r3
 800321e:	d04f      	beq.n	80032c0 <HAL_UART_IRQHandler+0xb8>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003220:	07d0      	lsls	r0, r2, #31
 8003222:	d505      	bpl.n	8003230 <HAL_UART_IRQHandler+0x28>
 8003224:	05eb      	lsls	r3, r5, #23
 8003226:	d503      	bpl.n	8003230 <HAL_UART_IRQHandler+0x28>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003228:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003230:	0750      	lsls	r0, r2, #29
 8003232:	f002 0302 	and.w	r3, r2, #2
 8003236:	d575      	bpl.n	8003324 <HAL_UART_IRQHandler+0x11c>
 8003238:	b161      	cbz	r1, 8003254 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800323a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800323c:	f041 0102 	orr.w	r1, r1, #2
 8003240:	63e1      	str	r1, [r4, #60]	; 0x3c
 8003242:	f002 0108 	and.w	r1, r2, #8
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003246:	2b00      	cmp	r3, #0
 8003248:	d171      	bne.n	800332e <HAL_UART_IRQHandler+0x126>
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800324a:	b119      	cbz	r1, 8003254 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800324c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800324e:	f043 0308 	orr.w	r3, r3, #8
 8003252:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003254:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003256:	2b00      	cmp	r3, #0
 8003258:	d031      	beq.n	80032be <HAL_UART_IRQHandler+0xb6>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800325a:	0690      	lsls	r0, r2, #26
 800325c:	d501      	bpl.n	8003262 <HAL_UART_IRQHandler+0x5a>
 800325e:	06a9      	lsls	r1, r5, #26
 8003260:	d471      	bmi.n	8003346 <HAL_UART_IRQHandler+0x13e>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003262:	6975      	ldr	r5, [r6, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003264:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003266:	0712      	lsls	r2, r2, #28
 8003268:	d402      	bmi.n	8003270 <HAL_UART_IRQHandler+0x68>
 800326a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800326e:	d077      	beq.n	8003360 <HAL_UART_IRQHandler+0x158>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003270:	68f3      	ldr	r3, [r6, #12]
 8003272:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003276:	60f3      	str	r3, [r6, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003278:	6973      	ldr	r3, [r6, #20]
  huart->RxState = HAL_UART_STATE_READY;
 800327a:	2220      	movs	r2, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800327c:	f023 0301 	bic.w	r3, r3, #1
 8003280:	6173      	str	r3, [r6, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8003282:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003286:	6973      	ldr	r3, [r6, #20]
 8003288:	065b      	lsls	r3, r3, #25
 800328a:	d558      	bpl.n	800333e <HAL_UART_IRQHandler+0x136>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800328c:	6973      	ldr	r3, [r6, #20]
          if(huart->hdmarx != NULL)
 800328e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003290:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003294:	6173      	str	r3, [r6, #20]
          if(huart->hdmarx != NULL)
 8003296:	2800      	cmp	r0, #0
 8003298:	d051      	beq.n	800333e <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800329a:	4b3a      	ldr	r3, [pc, #232]	; (8003384 <HAL_UART_IRQHandler+0x17c>)
 800329c:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800329e:	f7fe fbf3 	bl	8001a88 <HAL_DMA_Abort_IT>
 80032a2:	b160      	cbz	r0, 80032be <HAL_UART_IRQHandler+0xb6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032a4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80032a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032aa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80032ac:	4718      	bx	r3
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032ae:	0691      	lsls	r1, r2, #26
 80032b0:	d509      	bpl.n	80032c6 <HAL_UART_IRQHandler+0xbe>
 80032b2:	06ae      	lsls	r6, r5, #26
 80032b4:	d507      	bpl.n	80032c6 <HAL_UART_IRQHandler+0xbe>
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80032b6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80032ba:	2b22      	cmp	r3, #34	; 0x22
 80032bc:	d04c      	beq.n	8003358 <HAL_UART_IRQHandler+0x150>
}
 80032be:	bd70      	pop	{r4, r5, r6, pc}
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032c0:	f415 7f90 	tst.w	r5, #288	; 0x120
 80032c4:	d1ac      	bne.n	8003220 <HAL_UART_IRQHandler+0x18>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032c6:	0616      	lsls	r6, r2, #24
 80032c8:	d40e      	bmi.n	80032e8 <HAL_UART_IRQHandler+0xe0>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80032ca:	0651      	lsls	r1, r2, #25
 80032cc:	d5f7      	bpl.n	80032be <HAL_UART_IRQHandler+0xb6>
 80032ce:	066a      	lsls	r2, r5, #25
 80032d0:	d5f5      	bpl.n	80032be <HAL_UART_IRQHandler+0xb6>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032d2:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80032d4:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032da:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80032dc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 80032de:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80032e2:	f7ff ff5b 	bl	800319c <HAL_UART_TxCpltCallback>
}
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032e8:	0628      	lsls	r0, r5, #24
 80032ea:	d5ee      	bpl.n	80032ca <HAL_UART_IRQHandler+0xc2>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80032ec:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80032f0:	2a21      	cmp	r2, #33	; 0x21
 80032f2:	d1e4      	bne.n	80032be <HAL_UART_IRQHandler+0xb6>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80032f4:	68a1      	ldr	r1, [r4, #8]
 80032f6:	6a22      	ldr	r2, [r4, #32]
 80032f8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80032fc:	d035      	beq.n	800336a <HAL_UART_IRQHandler+0x162>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032fe:	1c51      	adds	r1, r2, #1
 8003300:	6221      	str	r1, [r4, #32]
 8003302:	7812      	ldrb	r2, [r2, #0]
 8003304:	605a      	str	r2, [r3, #4]
    if(--huart->TxXferCount == 0U)
 8003306:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003308:	3a01      	subs	r2, #1
 800330a:	b292      	uxth	r2, r2
 800330c:	84e2      	strh	r2, [r4, #38]	; 0x26
 800330e:	2a00      	cmp	r2, #0
 8003310:	d1d5      	bne.n	80032be <HAL_UART_IRQHandler+0xb6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003312:	68da      	ldr	r2, [r3, #12]
 8003314:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003318:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800331a:	68da      	ldr	r2, [r3, #12]
 800331c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003320:	60da      	str	r2, [r3, #12]
}
 8003322:	bd70      	pop	{r4, r5, r6, pc}
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003324:	b143      	cbz	r3, 8003338 <HAL_UART_IRQHandler+0x130>
 8003326:	2900      	cmp	r1, #0
 8003328:	d094      	beq.n	8003254 <HAL_UART_IRQHandler+0x4c>
 800332a:	f002 0108 	and.w	r1, r2, #8
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800332e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003330:	f043 0304 	orr.w	r3, r3, #4
 8003334:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003336:	e788      	b.n	800324a <HAL_UART_IRQHandler+0x42>
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003338:	0713      	lsls	r3, r2, #28
 800333a:	d58b      	bpl.n	8003254 <HAL_UART_IRQHandler+0x4c>
 800333c:	e785      	b.n	800324a <HAL_UART_IRQHandler+0x42>
            HAL_UART_ErrorCallback(huart);
 800333e:	4620      	mov	r0, r4
 8003340:	f7ff ff60 	bl	8003204 <HAL_UART_ErrorCallback>
}
 8003344:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003346:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 800334a:	2b22      	cmp	r3, #34	; 0x22
 800334c:	d189      	bne.n	8003262 <HAL_UART_IRQHandler+0x5a>
 800334e:	4620      	mov	r0, r4
 8003350:	f7ff ff26 	bl	80031a0 <UART_Receive_IT.part.1>
 8003354:	6826      	ldr	r6, [r4, #0]
 8003356:	e784      	b.n	8003262 <HAL_UART_IRQHandler+0x5a>
}
 8003358:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800335c:	f7ff bf20 	b.w	80031a0 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 8003360:	4620      	mov	r0, r4
 8003362:	f7ff ff4f 	bl	8003204 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003366:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 8003368:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800336a:	8811      	ldrh	r1, [r2, #0]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800336c:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800336e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003372:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003374:	b910      	cbnz	r0, 800337c <HAL_UART_IRQHandler+0x174>
        huart->pTxBuffPtr += 2U;
 8003376:	3202      	adds	r2, #2
 8003378:	6222      	str	r2, [r4, #32]
 800337a:	e7c4      	b.n	8003306 <HAL_UART_IRQHandler+0xfe>
        huart->pTxBuffPtr += 1U;
 800337c:	3201      	adds	r2, #1
 800337e:	6222      	str	r2, [r4, #32]
 8003380:	e7c1      	b.n	8003306 <HAL_UART_IRQHandler+0xfe>
 8003382:	bf00      	nop
 8003384:	08003389 	.word	0x08003389

08003388 <UART_DMAAbortOnError>:
{
 8003388:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800338a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800338c:	2200      	movs	r2, #0
 800338e:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 8003390:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8003392:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003394:	f7ff ff36 	bl	8003204 <HAL_UART_ErrorCallback>
}
 8003398:	bd08      	pop	{r3, pc}
 800339a:	bf00      	nop

0800339c <Callback_RC_Handle>:
  * @Param		RC_Type* rcuint8_t* buff
  * @Retval		None
  * @Date    
 *******************************************************************************************/
void Callback_RC_Handle(RC_Type* rc, uint8_t* buff)
{
 800339c:	b570      	push	{r4, r5, r6, lr}
//	rc->ch1 = (*buff | *(buff+1) << 8) & 0x07FF;	offset  = 1024
	rc->ch1 = (buff[0] | buff[1]<<8) & 0x07FF;
 800339e:	784a      	ldrb	r2, [r1, #1]
 80033a0:	780b      	ldrb	r3, [r1, #0]
	
	rc->keyBoard.key_code = buff[14] | buff[15] << 8; //key board code
	
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
	
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 80033a2:	4c30      	ldr	r4, [pc, #192]	; (8003464 <Callback_RC_Handle+0xc8>)
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 80033a4:	4d30      	ldr	r5, [pc, #192]	; (8003468 <Callback_RC_Handle+0xcc>)
	rc->ch1 = (buff[0] | buff[1]<<8) & 0x07FF;
 80033a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80033aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
	rc->ch1 -= 1024;
 80033ae:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80033b2:	8003      	strh	r3, [r0, #0]
	rc->ch2 = (buff[1]>>3 | buff[2]<<5 ) & 0x07FF;
 80033b4:	788b      	ldrb	r3, [r1, #2]
 80033b6:	784a      	ldrb	r2, [r1, #1]
 80033b8:	015b      	lsls	r3, r3, #5
 80033ba:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
 80033be:	f3c3 030a 	ubfx	r3, r3, #0, #11
	rc->ch2 -= 1024;
 80033c2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80033c6:	8043      	strh	r3, [r0, #2]
	rc->ch3 = (buff[2]>>6 | buff[3]<<2 | buff[4]<<10) & 0x07FF;
 80033c8:	790b      	ldrb	r3, [r1, #4]
 80033ca:	78ce      	ldrb	r6, [r1, #3]
 80033cc:	788a      	ldrb	r2, [r1, #2]
 80033ce:	029b      	lsls	r3, r3, #10
 80033d0:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
 80033d4:	ea43 1392 	orr.w	r3, r3, r2, lsr #6
 80033d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
	rc->ch3 -= 1024;
 80033dc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80033e0:	8083      	strh	r3, [r0, #4]
	rc->ch4 = (buff[4]>>1 | buff[5]<<7) & 0x07FF;		
 80033e2:	794b      	ldrb	r3, [r1, #5]
 80033e4:	790a      	ldrb	r2, [r1, #4]
 80033e6:	01db      	lsls	r3, r3, #7
 80033e8:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 80033ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
	rc->ch4 -= 1024;
 80033f0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80033f4:	80c3      	strh	r3, [r0, #6]
	rc->switch_joystick = (buff[16] | buff[17]<<8) & 0x7FF;
 80033f6:	7c4a      	ldrb	r2, [r1, #17]
 80033f8:	7c0b      	ldrb	r3, [r1, #16]
 80033fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80033fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003402:	8103      	strh	r3, [r0, #8]
	rc->switch_left = ( (buff[5] >> 4)& 0x000C ) >> 2;
 8003404:	794b      	ldrb	r3, [r1, #5]
 8003406:	099b      	lsrs	r3, r3, #6
 8003408:	7283      	strb	r3, [r0, #10]
	rc->switch_right =  (buff[5] >> 4)& 0x0003 ;
 800340a:	794b      	ldrb	r3, [r1, #5]
 800340c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8003410:	72c3      	strb	r3, [r0, #11]
	rc->mouse.x = buff[6] | (buff[7] << 8);	//x axis
 8003412:	79ca      	ldrb	r2, [r1, #7]
 8003414:	798b      	ldrb	r3, [r1, #6]
 8003416:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800341a:	8183      	strh	r3, [r0, #12]
	rc->mouse.y = buff[8] | (buff[9] << 8);
 800341c:	7a4a      	ldrb	r2, [r1, #9]
 800341e:	7a0b      	ldrb	r3, [r1, #8]
 8003420:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003424:	81c3      	strh	r3, [r0, #14]
	rc->mouse.z = buff[10]| (buff[11] << 8);
 8003426:	7aca      	ldrb	r2, [r1, #11]
 8003428:	7a8b      	ldrb	r3, [r1, #10]
 800342a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800342e:	8203      	strh	r3, [r0, #16]
	rc->mouse.press_left 	= buff[12];	// is pressed?
 8003430:	7b0b      	ldrb	r3, [r1, #12]
 8003432:	7483      	strb	r3, [r0, #18]
	rc->mouse.press_right = buff[13];
 8003434:	7b4b      	ldrb	r3, [r1, #13]
 8003436:	74c3      	strb	r3, [r0, #19]
	rc->keyBoard.key_code = buff[14] | buff[15] << 8; //key board code
 8003438:	7bca      	ldrb	r2, [r1, #15]
 800343a:	7b8b      	ldrb	r3, [r1, #14]
 800343c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003440:	8283      	strh	r3, [r0, #20]
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 8003442:	f7fd fd6d 	bl	8000f20 <HAL_GetTick>
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003446:	6823      	ldr	r3, [r4, #0]
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 8003448:	6028      	str	r0, [r5, #0]
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 800344a:	1ac0      	subs	r0, r0, r3
 800344c:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8003450:	d800      	bhi.n	8003454 <Callback_RC_Handle+0xb8>
			LED_Flash_Timer_remote_control = Latest_Remote_Control_Pack_Time;
		
			
	}
	
}
 8003452:	bd70      	pop	{r4, r5, r6, pc}
			HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8003454:	2180      	movs	r1, #128	; 0x80
 8003456:	4805      	ldr	r0, [pc, #20]	; (800346c <Callback_RC_Handle+0xd0>)
 8003458:	f7fe fd40 	bl	8001edc <HAL_GPIO_TogglePin>
			LED_Flash_Timer_remote_control = Latest_Remote_Control_Pack_Time;
 800345c:	682b      	ldr	r3, [r5, #0]
 800345e:	6023      	str	r3, [r4, #0]
}
 8003460:	bd70      	pop	{r4, r5, r6, pc}
 8003462:	bf00      	nop
 8003464:	2000022c 	.word	0x2000022c
 8003468:	20000230 	.word	0x20000230
 800346c:	40021000 	.word	0x40021000

08003470 <is_w_pressed>:
int16_t HighTime;


int is_w_pressed(void)
{
	if ((remote_control.keyBoard.key_code & 0x01) == 0x01) {
 8003470:	4b02      	ldr	r3, [pc, #8]	; (800347c <is_w_pressed+0xc>)
 8003472:	7d18      	ldrb	r0, [r3, #20]
		return 1;
	}
	
		return 0;
}
 8003474:	f000 0001 	and.w	r0, r0, #1
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	20000424 	.word	0x20000424

08003480 <is_a_pressed>:
int is_a_pressed(void)
{
	if ((remote_control.keyBoard.key_code & 0x04) == 0x04) {
 8003480:	4b02      	ldr	r3, [pc, #8]	; (800348c <is_a_pressed+0xc>)
 8003482:	8a98      	ldrh	r0, [r3, #20]
		return 1;
	}
	
		return 0;
}
 8003484:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	20000424 	.word	0x20000424

08003490 <is_s_pressed>:
int is_s_pressed(void)
{

		if ((remote_control.keyBoard.key_code & 0x02) == 0x02) {
 8003490:	4b02      	ldr	r3, [pc, #8]	; (800349c <is_s_pressed+0xc>)
 8003492:	8a98      	ldrh	r0, [r3, #20]
		return 1;
	}
	
		return 0;
}
 8003494:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	20000424 	.word	0x20000424

080034a0 <is_d_pressed>:
int is_d_pressed(void)
{
		if ((remote_control.keyBoard.key_code & 0x08) == 0x08) {
 80034a0:	4b02      	ldr	r3, [pc, #8]	; (80034ac <is_d_pressed+0xc>)
 80034a2:	8a98      	ldrh	r0, [r3, #20]
		return 1;
	}
	
		return 0;
}
 80034a4:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	20000424 	.word	0x20000424

080034b0 <is_q_pressed>:
int is_q_pressed(void)
{
		test_keyval = remote_control.keyBoard.key_code&0x02;
 80034b0:	4a04      	ldr	r2, [pc, #16]	; (80034c4 <is_q_pressed+0x14>)
 80034b2:	4b05      	ldr	r3, [pc, #20]	; (80034c8 <is_q_pressed+0x18>)
 80034b4:	8a90      	ldrh	r0, [r2, #20]
 80034b6:	f000 0202 	and.w	r2, r0, #2
 80034ba:	801a      	strh	r2, [r3, #0]
		if ((remote_control.keyBoard.key_code & 0x0040) == 0x0040) {
		return 1;
	}
	
		return 0;
}
 80034bc:	f3c0 1080 	ubfx	r0, r0, #6, #1
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000424 	.word	0x20000424
 80034c8:	20000234 	.word	0x20000234

080034cc <is_e_pressed>:
int is_e_pressed(void)
{
		if ((remote_control.keyBoard.key_code & 0x0080) == 0x0080) {
 80034cc:	4b02      	ldr	r3, [pc, #8]	; (80034d8 <is_e_pressed+0xc>)
 80034ce:	8a98      	ldrh	r0, [r3, #20]
		return 1;
	}
	
		return 0;
}
 80034d0:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	20000424 	.word	0x20000424

080034dc <is_mouse_moved>:

int is_mouse_moved(void)
{
	if (remote_control.mouse.x != 0 || remote_control.mouse.y != 0)
 80034dc:	4b05      	ldr	r3, [pc, #20]	; (80034f4 <is_mouse_moved+0x18>)
 80034de:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80034e2:	b92a      	cbnz	r2, 80034f0 <is_mouse_moved+0x14>
 80034e4:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 80034e8:	3000      	adds	r0, #0
 80034ea:	bf18      	it	ne
 80034ec:	2001      	movne	r0, #1
 80034ee:	4770      	bx	lr
		return 1;
 80034f0:	2001      	movs	r0, #1
	else
		return 0;
}
 80034f2:	4770      	bx	lr
 80034f4:	20000424 	.word	0x20000424

080034f8 <calculate_mouse_x_speed>:

float calculate_mouse_x_speed(void)
{
	float move_speed = remote_control.mouse.x;
 80034f8:	4b09      	ldr	r3, [pc, #36]	; (8003520 <calculate_mouse_x_speed+0x28>)
	if(move_speed > 177)
 80034fa:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003524 <calculate_mouse_x_speed+0x2c>
	float move_speed = remote_control.mouse.x;
 80034fe:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003502:	ee07 3a90 	vmov	s15, r3
 8003506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	if(move_speed > 177)
 800350a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800350e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003512:	bfd4      	ite	le
 8003514:	ee87 0a87 	vdivle.f32	s0, s15, s14
 8003518:	eeb7 0a00 	vmovgt.f32	s0, #112	; 0x3f800000  1.0
	{
		move_speed = 177;
	}
	move_speed = move_speed/177;
	return  move_speed;
}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000424 	.word	0x20000424
 8003524:	43310000 	.word	0x43310000

08003528 <HAL_TIM_IC_CaptureCallback>:
  * @Date    
 *******************************************************************************************/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{

	HighTime = (TIM_COUNT[1] - TIM_COUNT[0])>0?(TIM_COUNT[1] - TIM_COUNT[0]):((TIM_COUNT[1] - TIM_COUNT[0])+10000);
 8003528:	4b18      	ldr	r3, [pc, #96]	; (800358c <HAL_TIM_IC_CaptureCallback+0x64>)
 800352a:	885a      	ldrh	r2, [r3, #2]
 800352c:	8819      	ldrh	r1, [r3, #0]
 800352e:	1a53      	subs	r3, r2, r1
 8003530:	2b00      	cmp	r3, #0
 8003532:	bfdc      	itt	le
 8003534:	f502 521c 	addle.w	r2, r2, #9984	; 0x2700
 8003538:	3210      	addle	r2, #16
{
 800353a:	b570      	push	{r4, r5, r6, lr}
	HighTime = (TIM_COUNT[1] - TIM_COUNT[0])>0?(TIM_COUNT[1] - TIM_COUNT[0]):((TIM_COUNT[1] - TIM_COUNT[0])+10000);
 800353c:	bfd8      	it	le
 800353e:	1a53      	suble	r3, r2, r1
 8003540:	4d13      	ldr	r5, [pc, #76]	; (8003590 <HAL_TIM_IC_CaptureCallback+0x68>)
	
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
			
  remote_control.ch4 = (HighTime - 4000)*660/4000;
	
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003542:	4c14      	ldr	r4, [pc, #80]	; (8003594 <HAL_TIM_IC_CaptureCallback+0x6c>)
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 8003544:	4e14      	ldr	r6, [pc, #80]	; (8003598 <HAL_TIM_IC_CaptureCallback+0x70>)
	HighTime = (TIM_COUNT[1] - TIM_COUNT[0])>0?(TIM_COUNT[1] - TIM_COUNT[0]):((TIM_COUNT[1] - TIM_COUNT[0])+10000);
 8003546:	b21b      	sxth	r3, r3
 8003548:	802b      	strh	r3, [r5, #0]
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 800354a:	f7fd fce9 	bl	8000f20 <HAL_GetTick>
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 800354e:	f9b5 3000 	ldrsh.w	r3, [r5]
 8003552:	4912      	ldr	r1, [pc, #72]	; (800359c <HAL_TIM_IC_CaptureCallback+0x74>)
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003554:	6822      	ldr	r2, [r4, #0]
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 8003556:	f5a3 657a 	sub.w	r5, r3, #4000	; 0xfa0
 800355a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800355e:	fb03 f305 	mul.w	r3, r3, r5
 8003562:	fb81 5103 	smull	r5, r1, r1, r3
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003566:	1a82      	subs	r2, r0, r2
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 8003568:	17db      	asrs	r3, r3, #31
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 800356a:	4d0d      	ldr	r5, [pc, #52]	; (80035a0 <HAL_TIM_IC_CaptureCallback+0x78>)
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 800356c:	ebc3 2321 	rsb	r3, r3, r1, asr #8
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003570:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
  remote_control.ch4 = (HighTime - 4000)*660/4000;
 8003574:	80f3      	strh	r3, [r6, #6]
	Latest_Remote_Control_Pack_Time = HAL_GetTick();
 8003576:	6028      	str	r0, [r5, #0]
	if(Latest_Remote_Control_Pack_Time - LED_Flash_Timer_remote_control>500){
 8003578:	d800      	bhi.n	800357c <HAL_TIM_IC_CaptureCallback+0x54>
			HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);		
			LED_Flash_Timer_remote_control = Latest_Remote_Control_Pack_Time;
					
	}
	
}
 800357a:	bd70      	pop	{r4, r5, r6, pc}
			HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);		
 800357c:	2180      	movs	r1, #128	; 0x80
 800357e:	4809      	ldr	r0, [pc, #36]	; (80035a4 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003580:	f7fe fcac 	bl	8001edc <HAL_GPIO_TogglePin>
			LED_Flash_Timer_remote_control = Latest_Remote_Control_Pack_Time;
 8003584:	682b      	ldr	r3, [r5, #0]
 8003586:	6023      	str	r3, [r4, #0]
}
 8003588:	bd70      	pop	{r4, r5, r6, pc}
 800358a:	bf00      	nop
 800358c:	200008f0 	.word	0x200008f0
 8003590:	20000420 	.word	0x20000420
 8003594:	2000022c 	.word	0x2000022c
 8003598:	20000424 	.word	0x20000424
 800359c:	10624dd3 	.word	0x10624dd3
 80035a0:	20000230 	.word	0x20000230
 80035a4:	40021000 	.word	0x40021000

080035a8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80035a8:	b538      	push	{r3, r4, r5, lr}

  hcan1.Instance = CAN1;
 80035aa:	4b10      	ldr	r3, [pc, #64]	; (80035ec <MX_CAN1_Init+0x44>)
 80035ac:	4a10      	ldr	r2, [pc, #64]	; (80035f0 <MX_CAN1_Init+0x48>)
 80035ae:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80035b0:	2203      	movs	r2, #3
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SJW = CAN_SJW_1TQ;
  hcan1.Init.BS1 = CAN_BS1_9TQ;
 80035b2:	f44f 2500 	mov.w	r5, #524288	; 0x80000
  hcan1.Init.BS2 = CAN_BS2_4TQ;
 80035b6:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
  hcan1.Init.TTCM = DISABLE;
  hcan1.Init.ABOM = ENABLE;
 80035ba:	2101      	movs	r1, #1
  hcan1.Init.Prescaler = 3;
 80035bc:	605a      	str	r2, [r3, #4]
  hcan1.Init.AWUM = DISABLE;
  hcan1.Init.NART = DISABLE;
  hcan1.Init.RFLM = DISABLE;
  hcan1.Init.TXFP = DISABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80035be:	4618      	mov	r0, r3
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80035c0:	2200      	movs	r2, #0
  hcan1.Init.BS2 = CAN_BS2_4TQ;
 80035c2:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan1.Init.ABOM = ENABLE;
 80035c6:	61d9      	str	r1, [r3, #28]
  hcan1.Init.SJW = CAN_SJW_1TQ;
 80035c8:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan1.Init.TTCM = DISABLE;
 80035cc:	619a      	str	r2, [r3, #24]
  hcan1.Init.NART = DISABLE;
 80035ce:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hcan1.Init.TXFP = DISABLE;
 80035d2:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80035d6:	f7fd fd35 	bl	8001044 <HAL_CAN_Init>
 80035da:	b900      	cbnz	r0, 80035de <MX_CAN1_Init+0x36>
  {
    Error_Handler();
  }

}
 80035dc:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler();
 80035de:	212f      	movs	r1, #47	; 0x2f
 80035e0:	4804      	ldr	r0, [pc, #16]	; (80035f4 <MX_CAN1_Init+0x4c>)
}
 80035e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 80035e6:	f000 bf63 	b.w	80044b0 <_Error_Handler>
 80035ea:	bf00      	nop
 80035ec:	2000043c 	.word	0x2000043c
 80035f0:	40006400 	.word	0x40006400
 80035f4:	08007250 	.word	0x08007250

080035f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80035f8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 80035fa:	6802      	ldr	r2, [r0, #0]
 80035fc:	4b1f      	ldr	r3, [pc, #124]	; (800367c <HAL_CAN_MspInit+0x84>)
{
 80035fe:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003600:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN1)
 8003602:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003604:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003608:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800360c:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN1)
 800360e:	d001      	beq.n	8003614 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003610:	b008      	add	sp, #32
 8003612:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003614:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8003618:	9401      	str	r4, [sp, #4]
 800361a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800361c:	4818      	ldr	r0, [pc, #96]	; (8003680 <HAL_CAN_MspInit+0x88>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800361e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003622:	641a      	str	r2, [r3, #64]	; 0x40
 8003624:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003626:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800362a:	9201      	str	r2, [sp, #4]
 800362c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800362e:	9402      	str	r4, [sp, #8]
 8003630:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003632:	f042 0208 	orr.w	r2, r2, #8
 8003636:	631a      	str	r2, [r3, #48]	; 0x30
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003640:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003642:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003644:	2209      	movs	r2, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003646:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003648:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800364a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800364c:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800364e:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003652:	f7fe fb01 	bl	8001c58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8003656:	4622      	mov	r2, r4
 8003658:	4621      	mov	r1, r4
 800365a:	2013      	movs	r0, #19
 800365c:	f7fe f8c6 	bl	80017ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003660:	2013      	movs	r0, #19
 8003662:	f7fe f8f9 	bl	8001858 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003666:	4622      	mov	r2, r4
 8003668:	4621      	mov	r1, r4
 800366a:	2014      	movs	r0, #20
 800366c:	f7fe f8be 	bl	80017ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003670:	2014      	movs	r0, #20
 8003672:	f7fe f8f1 	bl	8001858 <HAL_NVIC_EnableIRQ>
}
 8003676:	b008      	add	sp, #32
 8003678:	bd70      	pop	{r4, r5, r6, pc}
 800367a:	bf00      	nop
 800367c:	40006400 	.word	0x40006400
 8003680:	40020c00 	.word	0x40020c00

08003684 <HAL_CAN_ErrorCallback>:

/* CANCANCAN >*/

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
	__HAL_CAN_ENABLE_IT(&hcan1, CAN_IT_FMP0);
 8003684:	4b03      	ldr	r3, [pc, #12]	; (8003694 <HAL_CAN_ErrorCallback+0x10>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	6953      	ldr	r3, [r2, #20]
 800368a:	f043 0302 	orr.w	r3, r3, #2
 800368e:	6153      	str	r3, [r2, #20]

}
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	2000043c 	.word	0x2000043c

08003698 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003698:	b510      	push	{r4, lr}
 800369a:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800369c:	2400      	movs	r4, #0
 800369e:	4b0f      	ldr	r3, [pc, #60]	; (80036dc <MX_DMA_Init+0x44>)
 80036a0:	9401      	str	r4, [sp, #4]
 80036a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30
 80036aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80036b0:	4622      	mov	r2, r4
 80036b2:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036b4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80036b6:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036b8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80036ba:	f7fe f897 	bl	80017ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80036be:	203a      	movs	r0, #58	; 0x3a
 80036c0:	f7fe f8ca 	bl	8001858 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80036c4:	4622      	mov	r2, r4
 80036c6:	4621      	mov	r1, r4
 80036c8:	2045      	movs	r0, #69	; 0x45
 80036ca:	f7fe f88f 	bl	80017ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80036ce:	2045      	movs	r0, #69	; 0x45

}
 80036d0:	b002      	add	sp, #8
 80036d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80036d6:	f7fe b8bf 	b.w	8001858 <HAL_NVIC_EnableIRQ>
 80036da:	bf00      	nop
 80036dc:	40023800 	.word	0x40023800

080036e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80036e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e2:	2400      	movs	r4, #0
{
 80036e4:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e6:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80036ea:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ee:	4b35      	ldr	r3, [pc, #212]	; (80037c4 <MX_GPIO_Init+0xe4>)
 80036f0:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f2:	940b      	str	r4, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80036f6:	4e34      	ldr	r6, [pc, #208]	; (80037c8 <MX_GPIO_Init+0xe8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80036f8:	4d34      	ldr	r5, [pc, #208]	; (80037cc <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fa:	f042 0201 	orr.w	r2, r2, #1
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
 8003700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003702:	f002 0201 	and.w	r2, r2, #1
 8003706:	9201      	str	r2, [sp, #4]
 8003708:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800370a:	9402      	str	r4, [sp, #8]
 800370c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800370e:	f042 0202 	orr.w	r2, r2, #2
 8003712:	631a      	str	r2, [r3, #48]	; 0x30
 8003714:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003716:	f002 0202 	and.w	r2, r2, #2
 800371a:	9202      	str	r2, [sp, #8]
 800371c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800371e:	9403      	str	r4, [sp, #12]
 8003720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003722:	f042 0208 	orr.w	r2, r2, #8
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
 8003728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800372a:	f002 0208 	and.w	r2, r2, #8
 800372e:	9203      	str	r2, [sp, #12]
 8003730:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003732:	9404      	str	r4, [sp, #16]
 8003734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003736:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800373a:	631a      	str	r2, [r3, #48]	; 0x30
 800373c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800373e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003742:	9204      	str	r2, [sp, #16]
 8003744:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003746:	9405      	str	r4, [sp, #20]
 8003748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800374a:	f042 0210 	orr.w	r2, r2, #16
 800374e:	631a      	str	r2, [r3, #48]	; 0x30
 8003750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003752:	f002 0210 	and.w	r2, r2, #16
 8003756:	9205      	str	r2, [sp, #20]
 8003758:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800375a:	9406      	str	r4, [sp, #24]
 800375c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800375e:	f042 0220 	orr.w	r2, r2, #32
 8003762:	631a      	str	r2, [r3, #48]	; 0x30
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	f003 0320 	and.w	r3, r3, #32
 800376a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800376c:	4622      	mov	r2, r4
 800376e:	4630      	mov	r0, r6
 8003770:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003774:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8003776:	f7fe fbad 	bl	8001ed4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800377a:	4622      	mov	r2, r4
 800377c:	4628      	mov	r0, r5
 800377e:	2180      	movs	r1, #128	; 0x80
 8003780:	f7fe fba8 	bl	8001ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8003784:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = KEY_Pin;
 8003786:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800378a:	4811      	ldr	r0, [pc, #68]	; (80037d0 <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Pin = KEY_Pin;
 800378c:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800378e:	2701      	movs	r7, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003790:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8003794:	f7fe fa60 	bl	8001c58 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003798:	4630      	mov	r0, r6
 800379a:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = LED1_Pin;
 800379c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037a0:	e9cd 3707 	strd	r3, r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80037a8:	f7fe fa56 	bl	8001c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80037ac:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80037ae:	a907      	add	r1, sp, #28
 80037b0:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b2:	e9cd 7408 	strd	r7, r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b6:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = LED2_Pin;
 80037b8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80037ba:	f7fe fa4d 	bl	8001c58 <HAL_GPIO_Init>

}
 80037be:	b00d      	add	sp, #52	; 0x34
 80037c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c2:	bf00      	nop
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40021400 	.word	0x40021400
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40020c00 	.word	0x40020c00

080037d4 <kalman1_init>:
 */
void kalman1_init(kalman1_state *state, float init_x, float init_p)
{
    state->x = init_x;
    state->p = init_p;
    state->A = 1;
 80037d4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    state->H = 1;
    state->q = 2e2;//10e-6;  /* predict noise convariance */
 80037d8:	4905      	ldr	r1, [pc, #20]	; (80037f0 <kalman1_init+0x1c>)
    state->r = 5e2;//10e-5;  /* measure error convariance */
 80037da:	4a06      	ldr	r2, [pc, #24]	; (80037f4 <kalman1_init+0x20>)
    state->x = init_x;
 80037dc:	ed80 0a00 	vstr	s0, [r0]
    state->p = init_p;
 80037e0:	edc0 0a05 	vstr	s1, [r0, #20]
    state->q = 2e2;//10e-6;  /* predict noise convariance */
 80037e4:	60c1      	str	r1, [r0, #12]
    state->r = 5e2;//10e-5;  /* measure error convariance */
 80037e6:	6102      	str	r2, [r0, #16]
    state->A = 1;
 80037e8:	6043      	str	r3, [r0, #4]
    state->H = 1;
 80037ea:	6083      	str	r3, [r0, #8]
}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	43480000 	.word	0x43480000
 80037f4:	43fa0000 	.word	0x43fa0000

080037f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037f8:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037fa:	2300      	movs	r3, #0
{
 80037fc:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037fe:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8003802:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003806:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800380a:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	4920      	ldr	r1, [pc, #128]	; (8003890 <SystemClock_Config+0x98>)
 8003810:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003812:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003814:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003816:	4a1f      	ldr	r2, [pc, #124]	; (8003894 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003818:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800381c:	6408      	str	r0, [r1, #64]	; 0x40
 800381e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003820:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8003824:	9101      	str	r1, [sp, #4]
 8003826:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003828:	9302      	str	r3, [sp, #8]
 800382a:	6813      	ldr	r3, [r2, #0]
 800382c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	6813      	ldr	r3, [r2, #0]
 8003834:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003838:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800383a:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800383c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003840:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003844:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 8003846:	2106      	movs	r1, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003848:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800384a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 800384c:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800384e:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003850:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003852:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003854:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003856:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003858:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 168;
 800385a:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800385e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003860:	f7fe fb40 	bl	8001ee4 <HAL_RCC_OscConfig>
 8003864:	b100      	cbz	r0, 8003868 <SystemClock_Config+0x70>
 8003866:	e7fe      	b.n	8003866 <SystemClock_Config+0x6e>
 8003868:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800386a:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800386c:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003870:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003874:	a803      	add	r0, sp, #12
 8003876:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003878:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800387a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800387c:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800387e:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003882:	f7fe fcff 	bl	8002284 <HAL_RCC_ClockConfig>
 8003886:	b100      	cbz	r0, 800388a <SystemClock_Config+0x92>
 8003888:	e7fe      	b.n	8003888 <SystemClock_Config+0x90>
  {
    Error_Handler();
  }
}
 800388a:	b014      	add	sp, #80	; 0x50
 800388c:	bd70      	pop	{r4, r5, r6, pc}
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800
 8003894:	40007000 	.word	0x40007000

08003898 <main>:
{
 8003898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800389c:	ed2d 8b02 	vpush	{d8}
 80038a0:	b085      	sub	sp, #20
  HAL_Init();
 80038a2:	f7fd fb1b 	bl	8000edc <HAL_Init>
  SystemClock_Config();
 80038a6:	f7ff ffa7 	bl	80037f8 <SystemClock_Config>
  MX_GPIO_Init();
 80038aa:	f7ff ff19 	bl	80036e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80038ae:	f7ff fef3 	bl	8003698 <MX_DMA_Init>
  MX_CAN1_Init();
 80038b2:	f7ff fe79 	bl	80035a8 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 80038b6:	f000 ffc3 	bl	8004840 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80038ba:	f000 fed5 	bl	8004668 <MX_TIM1_Init>
  my_can_filter_init_recv_all(&hcan1);     // Initialize CAN filter
 80038be:	48cd      	ldr	r0, [pc, #820]	; (8003bf4 <main+0x35c>)
    motor_pid[i].f_param_init(&motor_pid[i],PID_Speed,16384,5000,10,0,8000,0,6.0,0,0.5);
 80038c0:	eddf 8acd 	vldr	s17, [pc, #820]	; 8003bf8 <main+0x360>
  my_can_filter_init_recv_all(&hcan1);     // Initialize CAN filter
 80038c4:	f001 f954 	bl	8004b70 <my_can_filter_init_recv_all>
  HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0);   // Initialize CAN Signal Receiver
 80038c8:	2100      	movs	r1, #0
 80038ca:	48ca      	ldr	r0, [pc, #808]	; (8003bf4 <main+0x35c>)
 80038cc:	f7fd fd3e 	bl	800134c <HAL_CAN_Receive_IT>
  HAL_UART_Receive_IT_IDLE(&huart1,UART_Buffer,100);   //Initialize UART(Serial) Signal Receiver (IDLE?)
 80038d0:	2264      	movs	r2, #100	; 0x64
 80038d2:	49ca      	ldr	r1, [pc, #808]	; (8003bfc <main+0x364>)
 80038d4:	48ca      	ldr	r0, [pc, #808]	; (8003c00 <main+0x368>)
 80038d6:	f001 f897 	bl	8004a08 <HAL_UART_Receive_IT_IDLE>
  HAL_UART_Receive_IT(&huart6, (uint8_t *)&aRxBuffer, 1); //Initialize UART(Serial) Signal Receiver
 80038da:	2201      	movs	r2, #1
 80038dc:	49c9      	ldr	r1, [pc, #804]	; (8003c04 <main+0x36c>)
 80038de:	48ca      	ldr	r0, [pc, #808]	; (8003c08 <main+0x370>)
 80038e0:	f7ff fc36 	bl	8003150 <HAL_UART_Receive_IT>
  HAL_TIM_IC_Start_DMA(&htim1,TIM_CHANNEL_2,(uint32_t *)TIM_COUNT,2);
 80038e4:	2302      	movs	r3, #2
 80038e6:	4ac9      	ldr	r2, [pc, #804]	; (8003c0c <main+0x374>)
 80038e8:	48c9      	ldr	r0, [pc, #804]	; (8003c10 <main+0x378>)
 80038ea:	2104      	movs	r1, #4
 80038ec:	f7fe ff30 	bl	8002750 <HAL_TIM_IC_Start_DMA>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80038f0:	2100      	movs	r1, #0
 80038f2:	48c8      	ldr	r0, [pc, #800]	; (8003c14 <main+0x37c>)
 80038f4:	f7fe ff2a 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 80038f8:	2104      	movs	r1, #4
 80038fa:	48c6      	ldr	r0, [pc, #792]	; (8003c14 <main+0x37c>)
 80038fc:	f7fe ff26 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 8003900:	2108      	movs	r1, #8
 8003902:	48c4      	ldr	r0, [pc, #784]	; (8003c14 <main+0x37c>)
 8003904:	f7fe ff22 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8003908:	210c      	movs	r1, #12
 800390a:	48c2      	ldr	r0, [pc, #776]	; (8003c14 <main+0x37c>)
 800390c:	f7fe ff1e 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8003910:	2100      	movs	r1, #0
 8003912:	48c1      	ldr	r0, [pc, #772]	; (8003c18 <main+0x380>)
 8003914:	f7fe ff1a 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8003918:	2104      	movs	r1, #4
 800391a:	48bf      	ldr	r0, [pc, #764]	; (8003c18 <main+0x380>)
 800391c:	f7fe ff16 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8003920:	2108      	movs	r1, #8
 8003922:	48bd      	ldr	r0, [pc, #756]	; (8003c18 <main+0x380>)
 8003924:	f7fe ff12 	bl	800274c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8003928:	210c      	movs	r1, #12
 800392a:	48bb      	ldr	r0, [pc, #748]	; (8003c18 <main+0x380>)
 800392c:	f7fe ff0e 	bl	800274c <HAL_TIM_PWM_Start>
 8003930:	4bba      	ldr	r3, [pc, #744]	; (8003c1c <main+0x384>)
    motor_pid[i].f_param_init(&motor_pid[i],PID_Speed,16384,5000,10,0,8000,0,6.0,0,0.5);
 8003932:	f44f 5bfa 	mov.w	fp, #8000	; 0x1f40
 8003936:	f503 76c8 	add.w	r6, r3, #400	; 0x190
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800393a:	461d      	mov	r5, r3
 800393c:	461c      	mov	r4, r3
    motor_pid[i].f_param_init(&motor_pid[i],PID_Speed,16384,5000,10,0,8000,0,6.0,0,0.5);
 800393e:	f04f 0800 	mov.w	r8, #0
    pid_init(&motor_pid[i]);
 8003942:	4620      	mov	r0, r4
 8003944:	f001 fdfc 	bl	8005540 <pid_init>
    motor_pid[i].f_param_init(&motor_pid[i],PID_Speed,16384,5000,10,0,8000,0,6.0,0,0.5);
 8003948:	e9cd 8b00 	strd	r8, fp, [sp]
 800394c:	eddf 1aaa 	vldr	s3, [pc, #680]	; 8003bf8 <main+0x360>
 8003950:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8003952:	4620      	mov	r0, r4
 8003954:	eef0 0a61 	vmov.f32	s1, s3
 8003958:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 800395c:	eeb1 1a08 	vmov.f32	s2, #24	; 0x40c00000  6.0
 8003960:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003964:	f241 3388 	movw	r3, #5000	; 0x1388
 8003968:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800396c:	2101      	movs	r1, #1
 800396e:	3464      	adds	r4, #100	; 0x64
 8003970:	47b8      	blx	r7
  for(int i=0; i<4; i++)
 8003972:	42a6      	cmp	r6, r4
 8003974:	d1e5      	bne.n	8003942 <main+0xaa>
	pid_init(&chassis_rotate_pos);
 8003976:	48aa      	ldr	r0, [pc, #680]	; (8003c20 <main+0x388>)
	pid_init(&pitch_pid_pos);
 8003978:	4eaa      	ldr	r6, [pc, #680]	; (8003c24 <main+0x38c>)
	pid_init(&yaw_pid_aim_pos);
 800397a:	f8df 92ec 	ldr.w	r9, [pc, #748]	; 8003c68 <main+0x3d0>
 800397e:	4faa      	ldr	r7, [pc, #680]	; (8003c28 <main+0x390>)
 8003980:	f8df a2e8 	ldr.w	sl, [pc, #744]	; 8003c6c <main+0x3d4>
			rotate_speed = -calculate_mouse_x_speed()*8000;
 8003984:	ed9f 8aa9 	vldr	s16, [pc, #676]	; 8003c2c <main+0x394>
	pid_init(&chassis_rotate_pos);
 8003988:	f001 fdda 	bl	8005540 <pid_init>
	pid_init(&yaw_pid_lock_pos);
 800398c:	48a8      	ldr	r0, [pc, #672]	; (8003c30 <main+0x398>)
 800398e:	f001 fdd7 	bl	8005540 <pid_init>
	pid_init(&yaw_pid_lock_speed);
 8003992:	48a8      	ldr	r0, [pc, #672]	; (8003c34 <main+0x39c>)
 8003994:	f001 fdd4 	bl	8005540 <pid_init>
	pid_init(&pitch_pid_pos);
 8003998:	4630      	mov	r0, r6
 800399a:	f001 fdd1 	bl	8005540 <pid_init>
	pid_init(&pitch_pid_speed);
 800399e:	48a6      	ldr	r0, [pc, #664]	; (8003c38 <main+0x3a0>)
 80039a0:	f001 fdce 	bl	8005540 <pid_init>
	pid_init(&yaw_pid_pos);
 80039a4:	48a5      	ldr	r0, [pc, #660]	; (8003c3c <main+0x3a4>)
 80039a6:	f001 fdcb 	bl	8005540 <pid_init>
	pid_init(&yaw_pid_speed);
 80039aa:	48a5      	ldr	r0, [pc, #660]	; (8003c40 <main+0x3a8>)
 80039ac:	f001 fdc8 	bl	8005540 <pid_init>
	pid_init(&trigger_pid_speed);
 80039b0:	48a4      	ldr	r0, [pc, #656]	; (8003c44 <main+0x3ac>)
 80039b2:	f001 fdc5 	bl	8005540 <pid_init>
	pid_init(&yaw_pid_aim_pos);
 80039b6:	4648      	mov	r0, r9
 80039b8:	f001 fdc2 	bl	8005540 <pid_init>
	yaw_pid_lock_pos.f_param_init(&yaw_pid_lock_pos, PID_Position, 30000, 30000, 0, 0, 8000, 0, 15, 0.0, 30);
 80039bc:	499c      	ldr	r1, [pc, #624]	; (8003c30 <main+0x398>)
 80039be:	f8cd b004 	str.w	fp, [sp, #4]
 80039c2:	f8cd 8000 	str.w	r8, [sp]
 80039c6:	eddf 1a8c 	vldr	s3, [pc, #560]	; 8003bf8 <main+0x360>
 80039ca:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80039cc:	f247 5330 	movw	r3, #30000	; 0x7530
 80039d0:	eef0 0a61 	vmov.f32	s1, s3
 80039d4:	eeb0 0a61 	vmov.f32	s0, s3
 80039d8:	4614      	mov	r4, r2
 80039da:	4608      	mov	r0, r1
 80039dc:	461a      	mov	r2, r3
 80039de:	eeb3 2a0e 	vmov.f32	s4, #62	; 0x41f00000  30.0
 80039e2:	eeb2 1a0e 	vmov.f32	s2, #46	; 0x41700000  15.0
 80039e6:	2100      	movs	r1, #0
 80039e8:	47a0      	blx	r4
	yaw_pid_lock_pos.target = yaw_zero_position;
 80039ea:	4b97      	ldr	r3, [pc, #604]	; (8003c48 <main+0x3b0>)
	yaw_pid_lock_pos.f_cal_pid(&yaw_pid_lock_pos, moto_yaw.angle_360);	
 80039ec:	4990      	ldr	r1, [pc, #576]	; (8003c30 <main+0x398>)
	yaw_pid_lock_pos.target = yaw_zero_position;
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	9202      	str	r2, [sp, #8]
 80039f2:	eddd 7a02 	vldr	s15, [sp, #8]
	yaw_pid_lock_pos.f_cal_pid(&yaw_pid_lock_pos, moto_yaw.angle_360);	
 80039f6:	4a95      	ldr	r2, [pc, #596]	; (8003c4c <main+0x3b4>)
 80039f8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 80039fa:	ed92 0a04 	vldr	s0, [r2, #16]
	yaw_pid_lock_pos.target = yaw_zero_position;
 80039fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	yaw_pid_lock_pos.f_cal_pid(&yaw_pid_lock_pos, moto_yaw.angle_360);	
 8003a02:	4608      	mov	r0, r1
	yaw_pid_lock_pos.target = yaw_zero_position;
 8003a04:	edc1 7a01 	vstr	s15, [r1, #4]
	yaw_pid_lock_pos.f_cal_pid(&yaw_pid_lock_pos, moto_yaw.angle_360);	
 8003a08:	4798      	blx	r3
	yaw_pid_lock_speed.f_param_init(&yaw_pid_lock_speed, PID_Speed, 30000, 30000, 0, 0, 8000, 0, 120, 0, 0);
 8003a0a:	498a      	ldr	r1, [pc, #552]	; (8003c34 <main+0x39c>)
 8003a0c:	f8cd b004 	str.w	fp, [sp, #4]
 8003a10:	f8cd 8000 	str.w	r8, [sp]
 8003a14:	ed9f 2a78 	vldr	s4, [pc, #480]	; 8003bf8 <main+0x360>
 8003a18:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8003a1a:	ed9f 1a8d 	vldr	s2, [pc, #564]	; 8003c50 <main+0x3b8>
 8003a1e:	f247 5330 	movw	r3, #30000	; 0x7530
 8003a22:	eef0 1a42 	vmov.f32	s3, s4
 8003a26:	eef0 0a42 	vmov.f32	s1, s4
 8003a2a:	eeb0 0a42 	vmov.f32	s0, s4
 8003a2e:	4604      	mov	r4, r0
 8003a30:	461a      	mov	r2, r3
 8003a32:	4608      	mov	r0, r1
 8003a34:	2101      	movs	r1, #1
 8003a36:	47a0      	blx	r4
	yaw_pid_lock_speed.f_cal_pid(&yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);	
 8003a38:	4a84      	ldr	r2, [pc, #528]	; (8003c4c <main+0x3b4>)
	yaw_pid_lock_speed.target = 0;
 8003a3a:	497e      	ldr	r1, [pc, #504]	; (8003c34 <main+0x39c>)
	yaw_pid_lock_speed.f_cal_pid(&yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);	
 8003a3c:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8003a3e:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8003a40:	9002      	str	r0, [sp, #8]
 8003a42:	ee07 0a90 	vmov	s15, r0
	yaw_pid_lock_speed.target = 0;
 8003a46:	edc1 8a01 	vstr	s17, [r1, #4]
	yaw_pid_lock_speed.f_cal_pid(&yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);	
 8003a4a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003a4e:	4608      	mov	r0, r1
 8003a50:	4798      	blx	r3
	yaw_pid_pos.f_param_init(&yaw_pid_pos, PID_Position, 1500,1500,-2,0,2000,0,30,0,60);
 8003a52:	eddf 1a69 	vldr	s3, [pc, #420]	; 8003bf8 <main+0x360>
 8003a56:	4879      	ldr	r0, [pc, #484]	; (8003c3c <main+0x3a4>)
 8003a58:	f8cd 8000 	str.w	r8, [sp]
 8003a5c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003a60:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003a64:	9101      	str	r1, [sp, #4]
 8003a66:	eef0 0a61 	vmov.f32	s1, s3
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	ed9f 2a79 	vldr	s4, [pc, #484]	; 8003c54 <main+0x3bc>
 8003a70:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003a72:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8003a76:	eeb8 0a00 	vmov.f32	s0, #128	; 0xc0000000 -2.0
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	47a0      	blx	r4
	yaw_pid_pos.target = yaw_zero_position;
 8003a7e:	4b72      	ldr	r3, [pc, #456]	; (8003c48 <main+0x3b0>)
	yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003a80:	4a72      	ldr	r2, [pc, #456]	; (8003c4c <main+0x3b4>)
	yaw_pid_pos.target = yaw_zero_position;
 8003a82:	6819      	ldr	r1, [r3, #0]
 8003a84:	9102      	str	r1, [sp, #8]
 8003a86:	eddd 7a02 	vldr	s15, [sp, #8]
	yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003a8a:	496c      	ldr	r1, [pc, #432]	; (8003c3c <main+0x3a4>)
 8003a8c:	ed92 0a04 	vldr	s0, [r2, #16]
 8003a90:	6e0b      	ldr	r3, [r1, #96]	; 0x60
	yaw_pid_pos.target = yaw_zero_position;
 8003a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003a96:	4608      	mov	r0, r1
	yaw_pid_pos.target = yaw_zero_position;
 8003a98:	edc1 7a01 	vstr	s15, [r1, #4]
	yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003a9c:	4798      	blx	r3
	yaw_pid_speed.f_param_init(&yaw_pid_speed, PID_Speed, 30000,30000,0,0,8000,0,80,0,0);
 8003a9e:	4968      	ldr	r1, [pc, #416]	; (8003c40 <main+0x3a8>)
 8003aa0:	f8cd b004 	str.w	fp, [sp, #4]
 8003aa4:	f8cd 8000 	str.w	r8, [sp]
 8003aa8:	ed9f 2a53 	vldr	s4, [pc, #332]	; 8003bf8 <main+0x360>
 8003aac:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8003aae:	ed9f 1a6a 	vldr	s2, [pc, #424]	; 8003c58 <main+0x3c0>
 8003ab2:	f247 5330 	movw	r3, #30000	; 0x7530
 8003ab6:	eef0 1a42 	vmov.f32	s3, s4
 8003aba:	eef0 0a42 	vmov.f32	s1, s4
 8003abe:	eeb0 0a42 	vmov.f32	s0, s4
 8003ac2:	4604      	mov	r4, r0
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	4608      	mov	r0, r1
 8003ac8:	2101      	movs	r1, #1
 8003aca:	47a0      	blx	r4
	yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.speed_rpm);
 8003acc:	4a5f      	ldr	r2, [pc, #380]	; (8003c4c <main+0x3b4>)
	yaw_pid_speed.target = yaw_pid_pos.output;
 8003ace:	495b      	ldr	r1, [pc, #364]	; (8003c3c <main+0x3a4>)
	yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.speed_rpm);
 8003ad0:	f9b2 0000 	ldrsh.w	r0, [r2]
	yaw_pid_speed.target = yaw_pid_pos.output;
 8003ad4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003ad6:	495a      	ldr	r1, [pc, #360]	; (8003c40 <main+0x3a8>)
	yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.speed_rpm);
 8003ad8:	ee00 0a10 	vmov	s0, r0
	yaw_pid_speed.target = yaw_pid_pos.output;
 8003adc:	604b      	str	r3, [r1, #4]
	yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.speed_rpm);
 8003ade:	4608      	mov	r0, r1
 8003ae0:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8003ae2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003ae6:	460c      	mov	r4, r1
 8003ae8:	4798      	blx	r3
	yaw_pid_pos.target = heading_pos;		
 8003aea:	485c      	ldr	r0, [pc, #368]	; (8003c5c <main+0x3c4>)
    yaw_pid_speed.target = 0;
 8003aec:	edc4 8a01 	vstr	s17, [r4, #4]
	yaw_pid_pos.target = heading_pos;		
 8003af0:	6802      	ldr	r2, [r0, #0]
	yaw_pid_aim_pos.f_param_init(&yaw_pid_aim_pos, PID_Position, 30000, 30000, 0, 0, 8000, 0, 3, 0.0, 15);
 8003af2:	eddf 1a41 	vldr	s3, [pc, #260]	; 8003bf8 <main+0x360>
	yaw_pid_pos.target = heading_pos;		
 8003af6:	4951      	ldr	r1, [pc, #324]	; (8003c3c <main+0x3a4>)
	yaw_pid_aim_pos.f_param_init(&yaw_pid_aim_pos, PID_Position, 30000, 30000, 0, 0, 8000, 0, 3, 0.0, 15);
 8003af8:	e9cd 8b00 	strd	r8, fp, [sp]
 8003afc:	f247 5330 	movw	r3, #30000	; 0x7530
 8003b00:	eef0 0a61 	vmov.f32	s1, s3
 8003b04:	eeb0 0a61 	vmov.f32	s0, s3
	yaw_pid_pos.target = heading_pos;		
 8003b08:	604a      	str	r2, [r1, #4]
	yaw_pid_aim_pos.f_param_init(&yaw_pid_aim_pos, PID_Position, 30000, 30000, 0, 0, 8000, 0, 3, 0.0, 15);
 8003b0a:	4648      	mov	r0, r9
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	eeb2 2a0e 	vmov.f32	s4, #46	; 0x41700000  15.0
 8003b12:	eeb0 1a08 	vmov.f32	s2, #8	; 0x40400000  3.0
 8003b16:	f8d9 4058 	ldr.w	r4, [r9, #88]	; 0x58
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	47a0      	blx	r4
	yaw_pid_aim_pos.target = yaw_zero_position;
 8003b1e:	4b4a      	ldr	r3, [pc, #296]	; (8003c48 <main+0x3b0>)
	yaw_pid_aim_pos.f_cal_pid(&yaw_pid_aim_pos, moto_yaw.angle_360);	
 8003b20:	4a4a      	ldr	r2, [pc, #296]	; (8003c4c <main+0x3b4>)
	yaw_pid_aim_pos.target = yaw_zero_position;
 8003b22:	6819      	ldr	r1, [r3, #0]
	yaw_pid_aim_pos.f_cal_pid(&yaw_pid_aim_pos, moto_yaw.angle_360);	
 8003b24:	ed92 0a04 	vldr	s0, [r2, #16]
 8003b28:	f8d9 3060 	ldr.w	r3, [r9, #96]	; 0x60
	yaw_pid_aim_pos.target = yaw_zero_position;
 8003b2c:	9102      	str	r1, [sp, #8]
 8003b2e:	ee07 1a90 	vmov	s15, r1
 8003b32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	yaw_pid_aim_pos.f_cal_pid(&yaw_pid_aim_pos, moto_yaw.angle_360);	
 8003b36:	4648      	mov	r0, r9
	yaw_pid_aim_pos.target = yaw_zero_position;
 8003b38:	edc9 7a01 	vstr	s15, [r9, #4]
	yaw_pid_aim_pos.f_cal_pid(&yaw_pid_aim_pos, moto_yaw.angle_360);	
 8003b3c:	4798      	blx	r3
	chassis_rotate_pos.f_param_init(&chassis_rotate_pos, PID_Position, 5000, 5000, 0, 0, 5000, 0, 50, 0, 6);
 8003b3e:	4938      	ldr	r1, [pc, #224]	; (8003c20 <main+0x388>)
 8003b40:	f8cd 8000 	str.w	r8, [sp]
 8003b44:	eddf 1a2c 	vldr	s3, [pc, #176]	; 8003bf8 <main+0x360>
 8003b48:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8003b4a:	ed9f 1a49 	vldr	s2, [pc, #292]	; 8003c70 <main+0x3d8>
 8003b4e:	f241 3988 	movw	r9, #5000	; 0x1388
 8003b52:	eef0 0a61 	vmov.f32	s1, s3
 8003b56:	eeb0 0a61 	vmov.f32	s0, s3
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	eeb1 2a08 	vmov.f32	s4, #24	; 0x40c00000  6.0
 8003b60:	4608      	mov	r0, r1
 8003b62:	464b      	mov	r3, r9
 8003b64:	464a      	mov	r2, r9
 8003b66:	2100      	movs	r1, #0
 8003b68:	f8cd 9004 	str.w	r9, [sp, #4]
 8003b6c:	47a0      	blx	r4
	chassis_rotate_pos.target = yaw_zero_position;
 8003b6e:	4b36      	ldr	r3, [pc, #216]	; (8003c48 <main+0x3b0>)
	chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 8003b70:	492b      	ldr	r1, [pc, #172]	; (8003c20 <main+0x388>)
	chassis_rotate_pos.target = yaw_zero_position;
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	9302      	str	r3, [sp, #8]
 8003b76:	eddd 7a02 	vldr	s15, [sp, #8]
	chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 8003b7a:	4a34      	ldr	r2, [pc, #208]	; (8003c4c <main+0x3b4>)
 8003b7c:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8003b7e:	ed92 0a04 	vldr	s0, [r2, #16]
	chassis_rotate_pos.target = yaw_zero_position;
 8003b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 8003b86:	4608      	mov	r0, r1
	chassis_rotate_pos.target = yaw_zero_position;
 8003b88:	edc1 7a01 	vstr	s15, [r1, #4]
	chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 8003b8c:	4798      	blx	r3
	pitch_pid_pos.f_param_init(&pitch_pid_pos, PID_Position, 1000,5000,-2,0,2000,0,30,0,80);
 8003b8e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003b92:	e9cd 8300 	strd	r8, r3, [sp]
 8003b96:	eddf 1a18 	vldr	s3, [pc, #96]	; 8003bf8 <main+0x360>
 8003b9a:	ed9f 2a2f 	vldr	s4, [pc, #188]	; 8003c58 <main+0x3c0>
 8003b9e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8003ba0:	eef0 0a61 	vmov.f32	s1, s3
 8003ba4:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8003ba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bac:	2100      	movs	r1, #0
 8003bae:	464b      	mov	r3, r9
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	eeb8 0a00 	vmov.f32	s0, #128	; 0xc0000000 -2.0
 8003bb6:	47a0      	blx	r4
	pitch_pid_pos.f_cal_pid(&pitch_pid_pos, -moto_pit.angle_360);
 8003bb8:	4829      	ldr	r0, [pc, #164]	; (8003c60 <main+0x3c8>)
	pitch_pid_pos.target = pitch_angle;
 8003bba:	4b2a      	ldr	r3, [pc, #168]	; (8003c64 <main+0x3cc>)
	pitch_pid_pos.f_cal_pid(&pitch_pid_pos, -moto_pit.angle_360);
 8003bbc:	ed90 0a04 	vldr	s0, [r0, #16]
	pitch_pid_pos.target = pitch_angle;
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6073      	str	r3, [r6, #4]
	pitch_pid_pos.f_cal_pid(&pitch_pid_pos, -moto_pit.angle_360);
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8003bc8:	eeb1 0a40 	vneg.f32	s0, s0
 8003bcc:	4798      	blx	r3
	pitch_pid_speed.f_param_init(&pitch_pid_speed, PID_Speed, 30000,30000,0,0,8000,0,50,0,0);
 8003bce:	ed9f 2a0a 	vldr	s4, [pc, #40]	; 8003bf8 <main+0x360>
 8003bd2:	4919      	ldr	r1, [pc, #100]	; (8003c38 <main+0x3a0>)
 8003bd4:	f8cd b004 	str.w	fp, [sp, #4]
 8003bd8:	f247 5330 	movw	r3, #30000	; 0x7530
 8003bdc:	f8cd 8000 	str.w	r8, [sp]
 8003be0:	eef0 1a42 	vmov.f32	s3, s4
 8003be4:	eef0 0a42 	vmov.f32	s1, s4
 8003be8:	eeb0 0a42 	vmov.f32	s0, s4
 8003bec:	461a      	mov	r2, r3
 8003bee:	6d8c      	ldr	r4, [r1, #88]	; 0x58
 8003bf0:	e040      	b.n	8003c74 <main+0x3dc>
 8003bf2:	bf00      	nop
 8003bf4:	2000043c 	.word	0x2000043c
 8003bf8:	00000000 	.word	0x00000000
 8003bfc:	20000c7c 	.word	0x20000c7c
 8003c00:	20000d40 	.word	0x20000d40
 8003c04:	200009c0 	.word	0x200009c0
 8003c08:	20000d80 	.word	0x20000d80
 8003c0c:	200008f0 	.word	0x200008f0
 8003c10:	20000c04 	.word	0x20000c04
 8003c14:	20000c40 	.word	0x20000c40
 8003c18:	20000b2c 	.word	0x20000b2c
 8003c1c:	200005d0 	.word	0x200005d0
 8003c20:	200009c4 	.word	0x200009c4
 8003c24:	20000a28 	.word	0x20000a28
 8003c28:	20000258 	.word	0x20000258
 8003c2c:	45fa0000 	.word	0x45fa0000
 8003c30:	2000056c 	.word	0x2000056c
 8003c34:	20000860 	.word	0x20000860
 8003c38:	200008f4 	.word	0x200008f4
 8003c3c:	20000958 	.word	0x20000958
 8003c40:	20000a8c 	.word	0x20000a8c
 8003c44:	200004a0 	.word	0x200004a0
 8003c48:	20000024 	.word	0x20000024
 8003c4c:	20000e54 	.word	0x20000e54
 8003c50:	42f00000 	.word	0x42f00000
 8003c54:	42700000 	.word	0x42700000
 8003c58:	42a00000 	.word	0x42a00000
 8003c5c:	20000018 	.word	0x20000018
 8003c60:	20000e0c 	.word	0x20000e0c
 8003c64:	20000250 	.word	0x20000250
 8003c68:	20000508 	.word	0x20000508
 8003c6c:	20000424 	.word	0x20000424
 8003c70:	42480000 	.word	0x42480000
 8003c74:	ed1f 1a02 	vldr	s2, [pc, #-8]	; 8003c70 <main+0x3d8>
 8003c78:	4608      	mov	r0, r1
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	47a0      	blx	r4
	pitch_pid_speed.f_cal_pid(&pitch_pid_speed, moto_pit.ecd_raw_rate);
 8003c7e:	48ba      	ldr	r0, [pc, #744]	; (8003f68 <main+0x6d0>)
	pitch_pid_speed.target = -pitch_pid_pos.output;
 8003c80:	edd6 7a0c 	vldr	s15, [r6, #48]	; 0x30
	pitch_pid_speed.f_cal_pid(&pitch_pid_speed, moto_pit.ecd_raw_rate);
 8003c84:	49b9      	ldr	r1, [pc, #740]	; (8003f6c <main+0x6d4>)
 8003c86:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003c88:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8003c8a:	9002      	str	r0, [sp, #8]
	pitch_pid_speed.target = -pitch_pid_pos.output;
 8003c8c:	eef1 7a67 	vneg.f32	s15, s15
 8003c90:	edc1 7a01 	vstr	s15, [r1, #4]
	pitch_pid_speed.f_cal_pid(&pitch_pid_speed, moto_pit.ecd_raw_rate);
 8003c94:	ee07 0a90 	vmov	s15, r0
 8003c98:	4608      	mov	r0, r1
 8003c9a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003c9e:	4798      	blx	r3
	trigger_pid_speed.f_param_init(&trigger_pid_speed, PID_Speed, 8000, 5000, 10, 0, 8000, 0, 1.5, 0.1, 0);
 8003ca0:	48b3      	ldr	r0, [pc, #716]	; (8003f70 <main+0x6d8>)
 8003ca2:	f8cd b004 	str.w	fp, [sp, #4]
 8003ca6:	f8cd 8000 	str.w	r8, [sp]
 8003caa:	ed9f 2ab2 	vldr	s4, [pc, #712]	; 8003f74 <main+0x6dc>
 8003cae:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003cb0:	eddf 1ab1 	vldr	s3, [pc, #708]	; 8003f78 <main+0x6e0>
 8003cb4:	464b      	mov	r3, r9
 8003cb6:	eef0 0a42 	vmov.f32	s1, s4
 8003cba:	eeb7 1a08 	vmov.f32	s2, #120	; 0x3fc00000  1.5
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003cc6:	48aa      	ldr	r0, [pc, #680]	; (8003f70 <main+0x6d8>)
 8003cc8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003ccc:	47a0      	blx	r4
	kalman1_init(&yaw_filter, moto_yaw.speed_rpm, 1e2);
 8003cce:	4aab      	ldr	r2, [pc, #684]	; (8003f7c <main+0x6e4>)
 8003cd0:	eddf 0aab 	vldr	s1, [pc, #684]	; 8003f80 <main+0x6e8>
 8003cd4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003cd8:	48aa      	ldr	r0, [pc, #680]	; (8003f84 <main+0x6ec>)
 8003cda:	ee00 2a10 	vmov	s0, r2
 8003cde:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003ce2:	f7ff fd77 	bl	80037d4 <kalman1_init>
	kalman1_init(&pitch_filter, pitch_pid_speed.output, 1e3);
 8003ce6:	49a1      	ldr	r1, [pc, #644]	; (8003f6c <main+0x6d4>)
 8003ce8:	eddf 0aa7 	vldr	s1, [pc, #668]	; 8003f88 <main+0x6f0>
 8003cec:	ed91 0a0c 	vldr	s0, [r1, #48]	; 0x30
 8003cf0:	48a6      	ldr	r0, [pc, #664]	; (8003f8c <main+0x6f4>)
 8003cf2:	f7ff fd6f 	bl	80037d4 <kalman1_init>
	mpu_device_init();
 8003cf6:	f001 fa53 	bl	80051a0 <mpu_device_init>
	init_quaternion();
 8003cfa:	f001 fa9b 	bl	8005234 <init_quaternion>
	pitch_angle = pitch_zero_position;
 8003cfe:	4aa4      	ldr	r2, [pc, #656]	; (8003f90 <main+0x6f8>)
	imu.yaw = 999;
 8003d00:	4ba4      	ldr	r3, [pc, #656]	; (8003f94 <main+0x6fc>)
	pitch_angle = pitch_zero_position;
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	9202      	str	r2, [sp, #8]
 8003d06:	eddd 7a02 	vldr	s15, [sp, #8]
	imu.yaw = 999;
 8003d0a:	4aa3      	ldr	r2, [pc, #652]	; (8003f98 <main+0x700>)
	pitch_angle = pitch_zero_position;
 8003d0c:	49a3      	ldr	r1, [pc, #652]	; (8003f9c <main+0x704>)
	imu.yaw = 999;
 8003d0e:	631a      	str	r2, [r3, #48]	; 0x30
	pitch_angle = pitch_zero_position;
 8003d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu.rol = 999;
 8003d14:	629a      	str	r2, [r3, #40]	; 0x28
		if(send_control) {
 8003d16:	683b      	ldr	r3, [r7, #0]
	pitch_angle = pitch_zero_position;
 8003d18:	edc1 7a00 	vstr	s15, [r1]
		if(send_control) {
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 81ed 	beq.w	80040fc <main+0x864>
			send_control = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	603b      	str	r3, [r7, #0]
    if(HAL_GetTick() - Latest_Remote_Control_Pack_Time >500){   //500ms
 8003d26:	f7fd f8fb 	bl	8000f20 <HAL_GetTick>
 8003d2a:	4b9d      	ldr	r3, [pc, #628]	; (8003fa0 <main+0x708>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	1ac0      	subs	r0, r0, r3
 8003d30:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8003d34:	d86d      	bhi.n	8003e12 <main+0x57a>
      set_spd = remote_control.ch4*8000/660;
 8003d36:	f9ba 3006 	ldrsh.w	r3, [sl, #6]
			x_speed = -remote_control.ch3*8000/660;
 8003d3a:	f8ba 1004 	ldrh.w	r1, [sl, #4]
			rotate_speed = -remote_control.ch1*8000.0/660.0;
 8003d3e:	f9ba b000 	ldrsh.w	fp, [sl]
			y_speed = -remote_control.ch4*8000/660;
 8003d42:	f24e 00c0 	movw	r0, #57536	; 0xe0c0
      set_spd = remote_control.ch4*8000/660;
 8003d46:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
			x_speed = -remote_control.ch3*8000/660;
 8003d4a:	fb11 f100 	smulbb	r1, r1, r0
      set_spd = remote_control.ch4*8000/660;
 8003d4e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
			y_speed = -remote_control.ch4*8000/660;
 8003d52:	fb13 f300 	smulbb	r3, r3, r0
      set_spd = remote_control.ch4*8000/660;
 8003d56:	4893      	ldr	r0, [pc, #588]	; (8003fa4 <main+0x70c>)
 8003d58:	0192      	lsls	r2, r2, #6
 8003d5a:	fb80 4e02 	smull	r4, lr, r0, r2
			y_speed = -remote_control.ch4*8000/660;
 8003d5e:	fb80 4c03 	smull	r4, ip, r0, r3
			x_speed = -remote_control.ch3*8000/660;
 8003d62:	fb80 4001 	smull	r4, r0, r0, r1
 8003d66:	17c9      	asrs	r1, r1, #31
 8003d68:	ebc1 2120 	rsb	r1, r1, r0, asr #8
      set_spd = remote_control.ch4*8000/660;
 8003d6c:	17d2      	asrs	r2, r2, #31
 8003d6e:	488e      	ldr	r0, [pc, #568]	; (8003fa8 <main+0x710>)
 8003d70:	ebc2 222e 	rsb	r2, r2, lr, asr #8
 8003d74:	6002      	str	r2, [r0, #0]
			y_speed = -remote_control.ch4*8000/660;
 8003d76:	17db      	asrs	r3, r3, #31
 8003d78:	4a8c      	ldr	r2, [pc, #560]	; (8003fac <main+0x714>)
 8003d7a:	ebc3 232c 	rsb	r3, r3, ip, asr #8
 8003d7e:	6013      	str	r3, [r2, #0]
			x_speed = -remote_control.ch3*8000/660;
 8003d80:	4b8b      	ldr	r3, [pc, #556]	; (8003fb0 <main+0x718>)
			rotate_speed = -remote_control.ch1*8000.0/660.0;
 8003d82:	f1cb 0000 	rsb	r0, fp, #0
			x_speed = -remote_control.ch3*8000/660;
 8003d86:	6019      	str	r1, [r3, #0]
			rotate_speed = -remote_control.ch1*8000.0/660.0;
 8003d88:	f7fc fb8c 	bl	80004a4 <__aeabi_i2d>
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	4b89      	ldr	r3, [pc, #548]	; (8003fb4 <main+0x71c>)
 8003d90:	f7fc fbf2 	bl	8000578 <__aeabi_dmul>
 8003d94:	2200      	movs	r2, #0
 8003d96:	4b88      	ldr	r3, [pc, #544]	; (8003fb8 <main+0x720>)
 8003d98:	f7fc fd18 	bl	80007cc <__aeabi_ddiv>
 8003d9c:	f7fc fece 	bl	8000b3c <__aeabi_d2f>
 8003da0:	4b86      	ldr	r3, [pc, #536]	; (8003fbc <main+0x724>)
 8003da2:	6018      	str	r0, [r3, #0]
			yaw_angle = yaw_zero_position - remote_control.ch1*20.0/660.0;
 8003da4:	4b86      	ldr	r3, [pc, #536]	; (8003fc0 <main+0x728>)
 8003da6:	6818      	ldr	r0, [r3, #0]
 8003da8:	f7fc fb7c 	bl	80004a4 <__aeabi_i2d>
 8003dac:	4680      	mov	r8, r0
 8003dae:	4658      	mov	r0, fp
 8003db0:	4689      	mov	r9, r1
 8003db2:	f7fc fb77 	bl	80004a4 <__aeabi_i2d>
 8003db6:	2200      	movs	r2, #0
 8003db8:	4b82      	ldr	r3, [pc, #520]	; (8003fc4 <main+0x72c>)
 8003dba:	f7fc fbdd 	bl	8000578 <__aeabi_dmul>
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	4b7d      	ldr	r3, [pc, #500]	; (8003fb8 <main+0x720>)
 8003dc2:	f7fc fd03 	bl	80007cc <__aeabi_ddiv>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4640      	mov	r0, r8
 8003dcc:	4649      	mov	r1, r9
 8003dce:	f7fc fa1b 	bl	8000208 <__aeabi_dsub>
 8003dd2:	f7fc feb3 	bl	8000b3c <__aeabi_d2f>
 8003dd6:	4b7c      	ldr	r3, [pc, #496]	; (8003fc8 <main+0x730>)
 8003dd8:	6018      	str	r0, [r3, #0]
			pitch_angle = pitch_zero_position + remote_control.ch2*12.0/660.0;
 8003dda:	f9ba 0002 	ldrsh.w	r0, [sl, #2]
 8003dde:	f7fc fb61 	bl	80004a4 <__aeabi_i2d>
 8003de2:	2200      	movs	r2, #0
 8003de4:	4b79      	ldr	r3, [pc, #484]	; (8003fcc <main+0x734>)
 8003de6:	f7fc fbc7 	bl	8000578 <__aeabi_dmul>
 8003dea:	2200      	movs	r2, #0
 8003dec:	4b72      	ldr	r3, [pc, #456]	; (8003fb8 <main+0x720>)
 8003dee:	f7fc fced 	bl	80007cc <__aeabi_ddiv>
 8003df2:	4b67      	ldr	r3, [pc, #412]	; (8003f90 <main+0x6f8>)
 8003df4:	4680      	mov	r8, r0
 8003df6:	6818      	ldr	r0, [r3, #0]
 8003df8:	4689      	mov	r9, r1
 8003dfa:	f7fc fb53 	bl	80004a4 <__aeabi_i2d>
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4602      	mov	r2, r0
 8003e02:	4649      	mov	r1, r9
 8003e04:	4640      	mov	r0, r8
 8003e06:	f7fc fa01 	bl	800020c <__adddf3>
 8003e0a:	f7fc fe97 	bl	8000b3c <__aeabi_d2f>
 8003e0e:	4b63      	ldr	r3, [pc, #396]	; (8003f9c <main+0x704>)
 8003e10:	6018      	str	r0, [r3, #0]
		if(is_mouse_moved()) {
 8003e12:	f7ff fb63 	bl	80034dc <is_mouse_moved>
 8003e16:	2800      	cmp	r0, #0
 8003e18:	f040 818f 	bne.w	800413a <main+0x8a2>
		if(is_w_pressed())
 8003e1c:	f7ff fb28 	bl	8003470 <is_w_pressed>
 8003e20:	b110      	cbz	r0, 8003e28 <main+0x590>
			y_speed = -0.2*8000;
 8003e22:	4a62      	ldr	r2, [pc, #392]	; (8003fac <main+0x714>)
 8003e24:	4b6a      	ldr	r3, [pc, #424]	; (8003fd0 <main+0x738>)
 8003e26:	6013      	str	r3, [r2, #0]
		if(is_s_pressed()){
 8003e28:	f7ff fb32 	bl	8003490 <is_s_pressed>
 8003e2c:	b118      	cbz	r0, 8003e36 <main+0x59e>
			y_speed = 0.2*8000;
 8003e2e:	4a5f      	ldr	r2, [pc, #380]	; (8003fac <main+0x714>)
 8003e30:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8003e34:	6013      	str	r3, [r2, #0]
		if(is_a_pressed()) {
 8003e36:	f7ff fb23 	bl	8003480 <is_a_pressed>
 8003e3a:	b118      	cbz	r0, 8003e44 <main+0x5ac>
			x_speed = 0.2*8000;
 8003e3c:	4a5c      	ldr	r2, [pc, #368]	; (8003fb0 <main+0x718>)
 8003e3e:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8003e42:	6013      	str	r3, [r2, #0]
		if(is_d_pressed()) {
 8003e44:	f7ff fb2c 	bl	80034a0 <is_d_pressed>
 8003e48:	b110      	cbz	r0, 8003e50 <main+0x5b8>
			x_speed = -0.2*8000;
 8003e4a:	4a59      	ldr	r2, [pc, #356]	; (8003fb0 <main+0x718>)
 8003e4c:	4b60      	ldr	r3, [pc, #384]	; (8003fd0 <main+0x738>)
 8003e4e:	6013      	str	r3, [r2, #0]
		if(is_q_pressed()) {
 8003e50:	f7ff fb2e 	bl	80034b0 <is_q_pressed>
 8003e54:	b110      	cbz	r0, 8003e5c <main+0x5c4>
			rotate_speed = 0.2*8000;
 8003e56:	4a59      	ldr	r2, [pc, #356]	; (8003fbc <main+0x724>)
 8003e58:	4b5e      	ldr	r3, [pc, #376]	; (8003fd4 <main+0x73c>)
 8003e5a:	6013      	str	r3, [r2, #0]
		if(is_e_pressed()) {
 8003e5c:	f7ff fb36 	bl	80034cc <is_e_pressed>
 8003e60:	b110      	cbz	r0, 8003e68 <main+0x5d0>
			rotate_speed = -0.2*8000;
 8003e62:	4a56      	ldr	r2, [pc, #344]	; (8003fbc <main+0x724>)
 8003e64:	4b5c      	ldr	r3, [pc, #368]	; (8003fd8 <main+0x740>)
 8003e66:	6013      	str	r3, [r2, #0]
		switch(remote_control.switch_left){
 8003e68:	f89a 300a 	ldrb.w	r3, [sl, #10]
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	f000 8148 	beq.w	8004102 <main+0x86a>
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f000 81ae 	beq.w	80041d4 <main+0x93c>
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	f000 8142 	beq.w	8004102 <main+0x86a>
		if(niuYao){
 8003e7e:	4b57      	ldr	r3, [pc, #348]	; (8003fdc <main+0x744>)
 8003e80:	4a3e      	ldr	r2, [pc, #248]	; (8003f7c <main+0x6e4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	ed92 0a04 	vldr	s0, [r2, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f040 81c9 	bne.w	8004220 <main+0x988>
		  yaw_pid_pos.target = yaw_zero_position;
 8003e8e:	4b4c      	ldr	r3, [pc, #304]	; (8003fc0 <main+0x728>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	9202      	str	r2, [sp, #8]
 8003e94:	eddd 7a02 	vldr	s15, [sp, #8]
		  yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003e98:	4a51      	ldr	r2, [pc, #324]	; (8003fe0 <main+0x748>)
		  yaw_pid_pos.target = yaw_zero_position;
 8003e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		  yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003e9e:	6e13      	ldr	r3, [r2, #96]	; 0x60
		  yaw_pid_pos.target = yaw_zero_position;
 8003ea0:	edc2 7a01 	vstr	s15, [r2, #4]
		  yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003ea4:	4610      	mov	r0, r2
		  yaw_pid_pos.target = yaw_zero_position;
 8003ea6:	4614      	mov	r4, r2
		  yaw_pid_pos.f_cal_pid(&yaw_pid_pos, moto_yaw.angle_360);
 8003ea8:	4798      	blx	r3
		  yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.ecd_raw_rate);
 8003eaa:	4a34      	ldr	r2, [pc, #208]	; (8003f7c <main+0x6e4>)
	  	yaw_pid_speed.target = yaw_pid_pos.output;
 8003eac:	6b23      	ldr	r3, [r4, #48]	; 0x30
		  yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.ecd_raw_rate);
 8003eae:	4614      	mov	r4, r2
 8003eb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003eb2:	9202      	str	r2, [sp, #8]
 8003eb4:	eddd 7a02 	vldr	s15, [sp, #8]
	  	yaw_pid_speed.target = yaw_pid_pos.output;
 8003eb8:	4a4a      	ldr	r2, [pc, #296]	; (8003fe4 <main+0x74c>)
		  yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.ecd_raw_rate);
 8003eba:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
	  	yaw_pid_speed.target = yaw_pid_pos.output;
 8003ebe:	6053      	str	r3, [r2, #4]
		  yaw_pid_speed.f_cal_pid(&yaw_pid_speed, moto_yaw.ecd_raw_rate);
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8003ec4:	4798      	blx	r3
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003ec6:	4b3a      	ldr	r3, [pc, #232]	; (8003fb0 <main+0x718>)
 8003ec8:	493c      	ldr	r1, [pc, #240]	; (8003fbc <main+0x724>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4b37      	ldr	r3, [pc, #220]	; (8003fac <main+0x714>)
 8003ece:	edd1 7a00 	vldr	s15, [r1]
 8003ed2:	681b      	ldr	r3, [r3, #0]
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003ed4:	493a      	ldr	r1, [pc, #232]	; (8003fc0 <main+0x728>)
 8003ed6:	ed94 0a04 	vldr	s0, [r4, #16]
 8003eda:	6809      	ldr	r1, [r1, #0]
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003edc:	18d0      	adds	r0, r2, r3
 8003ede:	ee06 0a90 	vmov	s13, r0
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003ee2:	1a9b      	subs	r3, r3, r2
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003ee4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003ee8:	ee07 3a10 	vmov	s14, r3
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003eec:	ee76 5aa7 	vadd.f32	s11, s13, s15
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003ef0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		  wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8003ef4:	ee76 6ae7 	vsub.f32	s13, s13, s15
		  wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 8003ef8:	ee37 6a87 	vadd.f32	s12, s15, s14
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003efc:	ee77 7a67 	vsub.f32	s15, s14, s15
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003f00:	eebd 7ae5 	vcvt.s32.f32	s14, s11
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003f04:	3914      	subs	r1, #20
		  wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8003f06:	ee17 2a10 	vmov	r2, s14
		  wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 8003f0a:	eebd 7ac6 	vcvt.s32.f32	s14, s12
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003f0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		  wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 8003f12:	ee17 3a10 	vmov	r3, s14
		  wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8003f16:	eefd 6ae6 	vcvt.s32.f32	s13, s13
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003f1a:	ee07 1a10 	vmov	s14, r1
		  wheel_speeds[0] = wheel_speeds[0] * -1;
 8003f1e:	4932      	ldr	r1, [pc, #200]	; (8003fe8 <main+0x750>)
 8003f20:	4252      	negs	r2, r2
		  wheel_speeds[2] = wheel_speeds[2] * -1;
 8003f22:	425b      	negs	r3, r3
		  wheel_speeds[0] = wheel_speeds[0] * -1;
 8003f24:	600a      	str	r2, [r1, #0]
		  wheel_speeds[2] = wheel_speeds[2] * -1;
 8003f26:	608b      	str	r3, [r1, #8]
		  wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8003f28:	edc1 7a01 	vstr	s15, [r1, #4]
		  wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8003f2c:	edc1 6a03 	vstr	s13, [r1, #12]
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003f30:	492e      	ldr	r1, [pc, #184]	; (8003fec <main+0x754>)
			chassis_rotate_pos.output=0;
 8003f32:	2200      	movs	r2, #0
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003f34:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			chassis_rotate_pos.output=0;
 8003f38:	630a      	str	r2, [r1, #48]	; 0x30
			firstTime = 1;
 8003f3a:	4a2d      	ldr	r2, [pc, #180]	; (8003ff0 <main+0x758>)
			chassis_rotate_pos.target = yaw_zero_position - 20;
 8003f3c:	ed81 7a01 	vstr	s14, [r1, #4]
			firstTime = 1;
 8003f40:	2301      	movs	r3, #1
 8003f42:	6013      	str	r3, [r2, #0]
		if (moto_yaw.angle_360 > 110 ){
 8003f44:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8003ff4 <main+0x75c>
 8003f48:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f50:	dd02      	ble.n	8003f58 <main+0x6c0>
			end_Yaw = 1;
 8003f52:	4a29      	ldr	r2, [pc, #164]	; (8003ff8 <main+0x760>)
 8003f54:	2301      	movs	r3, #1
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003fe8 <main+0x750>
 8003f5c:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8003ffc <main+0x764>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8003f60:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8004000 <main+0x768>
 8003f64:	e04e      	b.n	8004004 <main+0x76c>
 8003f66:	bf00      	nop
 8003f68:	20000e0c 	.word	0x20000e0c
 8003f6c:	200008f4 	.word	0x200008f4
 8003f70:	200004a0 	.word	0x200004a0
 8003f74:	00000000 	.word	0x00000000
 8003f78:	3dcccccd 	.word	0x3dcccccd
 8003f7c:	20000e54 	.word	0x20000e54
 8003f80:	42c80000 	.word	0x42c80000
 8003f84:	200008c4 	.word	0x200008c4
 8003f88:	447a0000 	.word	0x447a0000
 8003f8c:	20000480 	.word	0x20000480
 8003f90:	2000001c 	.word	0x2000001c
 8003f94:	200003d0 	.word	0x200003d0
 8003f98:	4479c000 	.word	0x4479c000
 8003f9c:	20000250 	.word	0x20000250
 8003fa0:	20000230 	.word	0x20000230
 8003fa4:	634c0635 	.word	0x634c0635
 8003fa8:	2000025c 	.word	0x2000025c
 8003fac:	20000264 	.word	0x20000264
 8003fb0:	20000260 	.word	0x20000260
 8003fb4:	40bf4000 	.word	0x40bf4000
 8003fb8:	4084a000 	.word	0x4084a000
 8003fbc:	20000254 	.word	0x20000254
 8003fc0:	20000024 	.word	0x20000024
 8003fc4:	40340000 	.word	0x40340000
 8003fc8:	20000268 	.word	0x20000268
 8003fcc:	40280000 	.word	0x40280000
 8003fd0:	fffff9c0 	.word	0xfffff9c0
 8003fd4:	44c80000 	.word	0x44c80000
 8003fd8:	c4c80000 	.word	0xc4c80000
 8003fdc:	2000024c 	.word	0x2000024c
 8003fe0:	20000958 	.word	0x20000958
 8003fe4:	20000a8c 	.word	0x20000a8c
 8003fe8:	200008e0 	.word	0x200008e0
 8003fec:	200009c4 	.word	0x200009c4
 8003ff0:	20000010 	.word	0x20000010
 8003ff4:	42dc0000 	.word	0x42dc0000
 8003ff8:	2000023c 	.word	0x2000023c
 8003ffc:	200002b0 	.word	0x200002b0
 8004000:	200005d0 	.word	0x200005d0
      motor_pid[i].target = wheel_speeds[i];
 8004004:	ecf9 7a01 	vldmia	r9!, {s15}
      motor_pid[i].f_cal_pid(&motor_pid[i],moto_chassis[i].speed_rpm);    //PID
 8004008:	f93b 3b48 	ldrsh.w	r3, [fp], #72
      motor_pid[i].target = wheel_speeds[i];
 800400c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      motor_pid[i].f_cal_pid(&motor_pid[i],moto_chassis[i].speed_rpm);    //PID
 8004010:	ee00 3a10 	vmov	s0, r3
      motor_pid[i].target = wheel_speeds[i];
 8004014:	edc8 7a01 	vstr	s15, [r8, #4]
      motor_pid[i].f_cal_pid(&motor_pid[i],moto_chassis[i].speed_rpm);    //PID
 8004018:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
 800401c:	4640      	mov	r0, r8
 800401e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8004022:	4798      	blx	r3
    for(int i=0; i<4; i++)
 8004024:	4b6f      	ldr	r3, [pc, #444]	; (80041e4 <main+0x94c>)
 8004026:	4599      	cmp	r9, r3
 8004028:	f108 0864 	add.w	r8, r8, #100	; 0x64
 800402c:	d1ea      	bne.n	8004004 <main+0x76c>
		pitch_pid_pos.target = pitch_angle;
 800402e:	4b6e      	ldr	r3, [pc, #440]	; (80041e8 <main+0x950>)
		pitch_pid_pos.f_cal_pid(&pitch_pid_pos, moto_pit.angle_360);
 8004030:	486e      	ldr	r0, [pc, #440]	; (80041ec <main+0x954>)
		pitch_pid_pos.target = pitch_angle;
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	6072      	str	r2, [r6, #4]
		pitch_pid_pos.f_cal_pid(&pitch_pid_pos, moto_pit.angle_360);
 8004036:	4a6e      	ldr	r2, [pc, #440]	; (80041f0 <main+0x958>)
 8004038:	6e33      	ldr	r3, [r6, #96]	; 0x60
 800403a:	ed92 0a04 	vldr	s0, [r2, #16]
 800403e:	4614      	mov	r4, r2
 8004040:	4798      	blx	r3
		pitch_pid_speed.f_cal_pid(&pitch_pid_speed, moto_pit.ecd_raw_rate);
 8004042:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004044:	9202      	str	r2, [sp, #8]
 8004046:	eddd 7a02 	vldr	s15, [sp, #8]
		pitch_pid_speed.target = pitch_pid_pos.output;
 800404a:	4a6a      	ldr	r2, [pc, #424]	; (80041f4 <main+0x95c>)
 800404c:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800404e:	6053      	str	r3, [r2, #4]
		pitch_pid_speed.f_cal_pid(&pitch_pid_speed, moto_pit.ecd_raw_rate);
 8004050:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8004054:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8004056:	4610      	mov	r0, r2
 8004058:	4798      	blx	r3
		switch(remote_control.switch_right) {
 800405a:	f89a 800b 	ldrb.w	r8, [sl, #11]
 800405e:	f1b8 0f02 	cmp.w	r8, #2
 8004062:	f000 808e 	beq.w	8004182 <main+0x8ea>
 8004066:	f1b8 0f03 	cmp.w	r8, #3
 800406a:	f000 80a2 	beq.w	80041b2 <main+0x91a>
 800406e:	f1b8 0f01 	cmp.w	r8, #1
 8004072:	d116      	bne.n	80040a2 <main+0x80a>
				trigger_pid_speed.target = test_speed;
 8004074:	4b60      	ldr	r3, [pc, #384]	; (80041f8 <main+0x960>)
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004076:	4a61      	ldr	r2, [pc, #388]	; (80041fc <main+0x964>)
				trigger_pid_speed.target = test_speed;
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	9302      	str	r3, [sp, #8]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 800407c:	4b60      	ldr	r3, [pc, #384]	; (8004200 <main+0x968>)
				trigger_pid_speed.target = test_speed;
 800407e:	eddd 7a02 	vldr	s15, [sp, #8]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004084:	9303      	str	r3, [sp, #12]
				trigger_pid_speed.target = test_speed;
 8004086:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 800408a:	ed9d 7a03 	vldr	s14, [sp, #12]
 800408e:	6e13      	ldr	r3, [r2, #96]	; 0x60
				trigger_pid_speed.target = test_speed;
 8004090:	edc2 7a01 	vstr	s15, [r2, #4]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004094:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
 8004098:	4610      	mov	r0, r2
 800409a:	4798      	blx	r3
				niuYao = 1;
 800409c:	4b59      	ldr	r3, [pc, #356]	; (8004204 <main+0x96c>)
 800409e:	f8c3 8000 	str.w	r8, [r3]
		if (end_Yaw != 0){
 80040a2:	4b59      	ldr	r3, [pc, #356]	; (8004208 <main+0x970>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d132      	bne.n	8004110 <main+0x878>
 80040aa:	ed95 7a0c 	vldr	s14, [r5, #48]	; 0x30
 80040ae:	edd5 6a25 	vldr	s13, [r5, #148]	; 0x94
 80040b2:	ed95 6a3e 	vldr	s12, [r5, #248]	; 0xf8
 80040b6:	edd5 7a57 	vldr	s15, [r5, #348]	; 0x15c
 80040ba:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80040be:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 80040c2:	ee17 3a10 	vmov	r3, s14
 80040c6:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 80040ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040ce:	b219      	sxth	r1, r3
 80040d0:	ee16 3a90 	vmov	r3, s13
 80040d4:	ee17 0a90 	vmov	r0, s15
 80040d8:	b21a      	sxth	r2, r3
 80040da:	ee16 3a10 	vmov	r3, s12
 80040de:	b200      	sxth	r0, r0
 80040e0:	b21b      	sxth	r3, r3
    set_moto_current(&hcan1, motor_pid[0].output,   //PIDCAN
 80040e2:	9000      	str	r0, [sp, #0]
 80040e4:	4849      	ldr	r0, [pc, #292]	; (800420c <main+0x974>)
 80040e6:	f000 fe05 	bl	8004cf4 <set_moto_current>
		if(send_control) {
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	bb6b      	cbnz	r3, 800414a <main+0x8b2>
			HAL_Delay(5);      //PID100HZ
 80040ee:	2005      	movs	r0, #5
 80040f0:	f7fc ff1c 	bl	8000f2c <HAL_Delay>
		if(send_control) {
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f47f ae13 	bne.w	8003d22 <main+0x48a>
			send_control = 1;
 80040fc:	2301      	movs	r3, #1
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	e611      	b.n	8003d26 <main+0x48e>
				htim4.Instance->CCR1 = 1800;
 8004102:	4b43      	ldr	r3, [pc, #268]	; (8004210 <main+0x978>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800410a:	635a      	str	r2, [r3, #52]	; 0x34
				htim4.Instance->CCR2 = 1800;
 800410c:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 800410e:	e6b6      	b.n	8003e7e <main+0x5e6>
		  yaw_pid_speed.output = 0;
 8004110:	4a40      	ldr	r2, [pc, #256]	; (8004214 <main+0x97c>)
 8004112:	2300      	movs	r3, #0
 8004114:	6313      	str	r3, [r2, #48]	; 0x30
			pitch_pid_speed.output = 0;
 8004116:	4a37      	ldr	r2, [pc, #220]	; (80041f4 <main+0x95c>)
        motor_pid[i].output = 0;
 8004118:	632b      	str	r3, [r5, #48]	; 0x30
			pitch_pid_speed.output = 0;
 800411a:	6313      	str	r3, [r2, #48]	; 0x30
			chassis_rotate_pos.output=0;
 800411c:	4a3e      	ldr	r2, [pc, #248]	; (8004218 <main+0x980>)
        motor_pid[i].output = 0;
 800411e:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
			chassis_rotate_pos.output=0;
 8004122:	6313      	str	r3, [r2, #48]	; 0x30
			trigger_pid_speed.output = 0;
 8004124:	4a35      	ldr	r2, [pc, #212]	; (80041fc <main+0x964>)
        motor_pid[i].output = 0;
 8004126:	f8c5 30f8 	str.w	r3, [r5, #248]	; 0xf8
			trigger_pid_speed.output = 0;
 800412a:	2000      	movs	r0, #0
 800412c:	6313      	str	r3, [r2, #48]	; 0x30
        motor_pid[i].output = 0;
 800412e:	f8c5 315c 	str.w	r3, [r5, #348]	; 0x15c
			trigger_pid_speed.output = 0;
 8004132:	4602      	mov	r2, r0
 8004134:	4603      	mov	r3, r0
 8004136:	4601      	mov	r1, r0
 8004138:	e7d3      	b.n	80040e2 <main+0x84a>
			rotate_speed = -calculate_mouse_x_speed()*8000;
 800413a:	f7ff f9dd 	bl	80034f8 <calculate_mouse_x_speed>
 800413e:	4b37      	ldr	r3, [pc, #220]	; (800421c <main+0x984>)
 8004140:	ee20 0a48 	vnmul.f32	s0, s0, s16
 8004144:	ed83 0a00 	vstr	s0, [r3]
 8004148:	e668      	b.n	8003e1c <main+0x584>
				send_gimbal_cur(&hcan1, yaw_pid_speed.output, pitch_pid_speed.output, trigger_pid_speed.output);
 800414a:	4b2c      	ldr	r3, [pc, #176]	; (80041fc <main+0x964>)
 800414c:	482f      	ldr	r0, [pc, #188]	; (800420c <main+0x974>)
 800414e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8004152:	4b28      	ldr	r3, [pc, #160]	; (80041f4 <main+0x95c>)
 8004154:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004158:	4b2e      	ldr	r3, [pc, #184]	; (8004214 <main+0x97c>)
 800415a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800415e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8004162:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8004166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800416a:	ee16 3a90 	vmov	r3, s13
 800416e:	ee17 2a10 	vmov	r2, s14
 8004172:	ee17 1a90 	vmov	r1, s15
 8004176:	b21b      	sxth	r3, r3
 8004178:	b212      	sxth	r2, r2
 800417a:	b209      	sxth	r1, r1
 800417c:	f000 fdda 	bl	8004d34 <send_gimbal_cur>
 8004180:	e7b5      	b.n	80040ee <main+0x856>
				trigger_pid_speed.target = test_speed;
 8004182:	4b1d      	ldr	r3, [pc, #116]	; (80041f8 <main+0x960>)
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004184:	4a1d      	ldr	r2, [pc, #116]	; (80041fc <main+0x964>)
				trigger_pid_speed.target = test_speed;
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	9302      	str	r3, [sp, #8]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 800418a:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <main+0x968>)
				trigger_pid_speed.target = test_speed;
 800418c:	eddd 7a02 	vldr	s15, [sp, #8]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004192:	9303      	str	r3, [sp, #12]
				trigger_pid_speed.target = test_speed;
 8004194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 8004198:	ed9d 7a03 	vldr	s14, [sp, #12]
 800419c:	6e13      	ldr	r3, [r2, #96]	; 0x60
				trigger_pid_speed.target = test_speed;
 800419e:	edc2 7a01 	vstr	s15, [r2, #4]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 80041a2:	4610      	mov	r0, r2
 80041a4:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
 80041a8:	4798      	blx	r3
			  niuYao = 1;
 80041aa:	4a16      	ldr	r2, [pc, #88]	; (8004204 <main+0x96c>)
 80041ac:	2301      	movs	r3, #1
 80041ae:	6013      	str	r3, [r2, #0]
				break;
 80041b0:	e777      	b.n	80040a2 <main+0x80a>
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 80041b2:	4a13      	ldr	r2, [pc, #76]	; (8004200 <main+0x968>)
 80041b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041b6:	9202      	str	r2, [sp, #8]
 80041b8:	eddd 7a02 	vldr	s15, [sp, #8]
				trigger_pid_speed.target = 0;
 80041bc:	4a0f      	ldr	r2, [pc, #60]	; (80041fc <main+0x964>)
 80041be:	2300      	movs	r3, #0
 80041c0:	6053      	str	r3, [r2, #4]
				trigger_pid_speed.f_cal_pid(&trigger_pid_speed, moto_trigger.ecd_raw_rate);
 80041c2:	4610      	mov	r0, r2
 80041c4:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80041c6:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80041ca:	4798      	blx	r3
				niuYao = 0;
 80041cc:	4a0d      	ldr	r2, [pc, #52]	; (8004204 <main+0x96c>)
 80041ce:	2300      	movs	r3, #0
 80041d0:	6013      	str	r3, [r2, #0]
				break;
 80041d2:	e766      	b.n	80040a2 <main+0x80a>
				htim4.Instance->CCR1 = 1000;
 80041d4:	4b0e      	ldr	r3, [pc, #56]	; (8004210 <main+0x978>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041dc:	635a      	str	r2, [r3, #52]	; 0x34
				htim4.Instance->CCR2 = 1000;
 80041de:	639a      	str	r2, [r3, #56]	; 0x38
 80041e0:	e64d      	b.n	8003e7e <main+0x5e6>
 80041e2:	bf00      	nop
 80041e4:	200008f0 	.word	0x200008f0
 80041e8:	20000250 	.word	0x20000250
 80041ec:	20000a28 	.word	0x20000a28
 80041f0:	20000e0c 	.word	0x20000e0c
 80041f4:	200008f4 	.word	0x200008f4
 80041f8:	20000020 	.word	0x20000020
 80041fc:	200004a0 	.word	0x200004a0
 8004200:	20000dc4 	.word	0x20000dc4
 8004204:	2000024c 	.word	0x2000024c
 8004208:	2000023c 	.word	0x2000023c
 800420c:	2000043c 	.word	0x2000043c
 8004210:	20000b2c 	.word	0x20000b2c
 8004214:	20000a8c 	.word	0x20000a8c
 8004218:	200009c4 	.word	0x200009c4
 800421c:	20000254 	.word	0x20000254
			if (firstTime){
 8004220:	4b4e      	ldr	r3, [pc, #312]	; (800435c <main+0xac4>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	b11b      	cbz	r3, 800422e <main+0x996>
			  yaw_pid_lock_pos.target = heading_pos;
 8004226:	4b4e      	ldr	r3, [pc, #312]	; (8004360 <main+0xac8>)
 8004228:	4a4e      	ldr	r2, [pc, #312]	; (8004364 <main+0xacc>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6053      	str	r3, [r2, #4]
			if(heading != 999 && heading_pos != 999) {
 800422e:	4b4e      	ldr	r3, [pc, #312]	; (8004368 <main+0xad0>)
 8004230:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800436c <main+0xad4>
 8004234:	ed93 7a00 	vldr	s14, [r3]
 8004238:	eeb4 7a67 	vcmp.f32	s14, s15
 800423c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004240:	f000 8088 	beq.w	8004354 <main+0xabc>
 8004244:	4b46      	ldr	r3, [pc, #280]	; (8004360 <main+0xac8>)
 8004246:	ed93 7a00 	vldr	s14, [r3]
 800424a:	eeb4 7a67 	vcmp.f32	s14, s15
 800424e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004252:	d07f      	beq.n	8004354 <main+0xabc>
				if ( moto_yaw.angle_360 - yaw_zero_position < - 20 ){
 8004254:	4b46      	ldr	r3, [pc, #280]	; (8004370 <main+0xad8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	ee07 3a90 	vmov	s15, r3
 800425c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004260:	eefb 6a04 	vmov.f32	s13, #180	; 0xc1a00000 -20.0
 8004264:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004268:	eeb4 0ae6 	vcmpe.f32	s0, s13
 800426c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004270:	d508      	bpl.n	8004284 <main+0x9ec>
					chassis_rotate_pos.target = yaw_zero_position + 20;
 8004272:	f103 0214 	add.w	r2, r3, #20
 8004276:	ee07 2a90 	vmov	s15, r2
 800427a:	4a3e      	ldr	r2, [pc, #248]	; (8004374 <main+0xadc>)
 800427c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004280:	edc2 7a01 	vstr	s15, [r2, #4]
				if ( moto_yaw.angle_360 - yaw_zero_position > 20 ){
 8004284:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8004288:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800428c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004290:	dd07      	ble.n	80042a2 <main+0xa0a>
					chassis_rotate_pos.target = yaw_zero_position - 20;
 8004292:	3b14      	subs	r3, #20
 8004294:	ee07 3a90 	vmov	s15, r3
 8004298:	4b36      	ldr	r3, [pc, #216]	; (8004374 <main+0xadc>)
 800429a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800429e:	edc3 7a01 	vstr	s15, [r3, #4]
				yaw_pid_lock_pos.f_cal_pid(&yaw_pid_lock_pos, heading_pos);
 80042a2:	4b30      	ldr	r3, [pc, #192]	; (8004364 <main+0xacc>)
 80042a4:	461c      	mov	r4, r3
 80042a6:	eeb0 0a47 	vmov.f32	s0, s14
 80042aa:	4620      	mov	r0, r4
 80042ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ae:	4798      	blx	r3
				yaw_pid_lock_speed.f_cal_pid( &yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);
 80042b0:	4b31      	ldr	r3, [pc, #196]	; (8004378 <main+0xae0>)
				yaw_pid_lock_speed.target = -yaw_pid_lock_pos.output;
 80042b2:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
				yaw_pid_lock_speed.f_cal_pid( &yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);
 80042b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042b8:	9102      	str	r1, [sp, #8]
 80042ba:	4930      	ldr	r1, [pc, #192]	; (800437c <main+0xae4>)
				yaw_pid_lock_speed.target = -yaw_pid_lock_pos.output;
 80042bc:	eef1 7a67 	vneg.f32	s15, s15
 80042c0:	edc1 7a01 	vstr	s15, [r1, #4]
				yaw_pid_lock_speed.f_cal_pid( &yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);
 80042c4:	eddd 7a02 	vldr	s15, [sp, #8]
 80042c8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 80042ca:	4608      	mov	r0, r1
 80042cc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
				yaw_pid_lock_speed.target = -yaw_pid_lock_pos.output;
 80042d0:	460c      	mov	r4, r1
				yaw_pid_lock_speed.f_cal_pid( &yaw_pid_lock_speed, moto_yaw.ecd_raw_rate);
 80042d2:	4798      	blx	r3
		    chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 80042d4:	4927      	ldr	r1, [pc, #156]	; (8004374 <main+0xadc>)
				yaw_pid_speed.output = yaw_pid_lock_speed.output;
 80042d6:	6b22      	ldr	r2, [r4, #48]	; 0x30
		    chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 80042d8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
				yaw_pid_speed.output = yaw_pid_lock_speed.output;
 80042da:	4929      	ldr	r1, [pc, #164]	; (8004380 <main+0xae8>)
		    chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 80042dc:	4825      	ldr	r0, [pc, #148]	; (8004374 <main+0xadc>)
				yaw_pid_speed.output = yaw_pid_lock_speed.output;
 80042de:	630a      	str	r2, [r1, #48]	; 0x30
		    chassis_rotate_pos.f_cal_pid(&chassis_rotate_pos, moto_yaw.angle_360);
 80042e0:	4a25      	ldr	r2, [pc, #148]	; (8004378 <main+0xae0>)
 80042e2:	ed92 0a04 	vldr	s0, [r2, #16]
 80042e6:	4614      	mov	r4, r2
 80042e8:	4798      	blx	r3
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 80042ea:	4b26      	ldr	r3, [pc, #152]	; (8004384 <main+0xaec>)
				rotate_speed = -chassis_rotate_pos.output;
 80042ec:	4821      	ldr	r0, [pc, #132]	; (8004374 <main+0xadc>)
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	4b25      	ldr	r3, [pc, #148]	; (8004388 <main+0xaf0>)
				rotate_speed = -chassis_rotate_pos.output;
 80042f2:	edd0 6a0c 	vldr	s13, [r0, #48]	; 0x30
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	ed94 0a04 	vldr	s0, [r4, #16]
 80042fc:	18d1      	adds	r1, r2, r3
 80042fe:	ee07 1a10 	vmov	s14, r1
				wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8004302:	1a9b      	subs	r3, r3, r2
 8004304:	ee07 3a90 	vmov	s15, r3
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8004308:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
				wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 800430c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8004310:	ee77 5a66 	vsub.f32	s11, s14, s13
				wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 8004314:	ee37 6ae6 	vsub.f32	s12, s15, s13
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8004318:	eefd 5ae5 	vcvt.s32.f32	s11, s11
				wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 800431c:	eebd 6ac6 	vcvt.s32.f32	s12, s12
				wheel_speeds[0] = x_speed + y_speed + rotate_speed;
 8004320:	ee15 2a90 	vmov	r2, s11
				wheel_speeds[0] = wheel_speeds[0] * -1;
 8004324:	4919      	ldr	r1, [pc, #100]	; (800438c <main+0xaf4>)
				wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8004326:	ee36 7a87 	vadd.f32	s14, s13, s14
				wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 800432a:	ee76 7aa7 	vadd.f32	s15, s13, s15
				wheel_speeds[0] = wheel_speeds[0] * -1;
 800432e:	4252      	negs	r2, r2
				wheel_speeds[2] = -x_speed + y_speed + rotate_speed;
 8004330:	ee16 3a10 	vmov	r3, s12
				wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8004334:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8004338:	eebd 7ac7 	vcvt.s32.f32	s14, s14
				wheel_speeds[0] = wheel_speeds[0] * -1;
 800433c:	600a      	str	r2, [r1, #0]
				rotate_speed = -chassis_rotate_pos.output;
 800433e:	4a14      	ldr	r2, [pc, #80]	; (8004390 <main+0xaf8>)
				wheel_speeds[1] = -x_speed + y_speed - rotate_speed;
 8004340:	edc1 7a01 	vstr	s15, [r1, #4]
				rotate_speed = -chassis_rotate_pos.output;
 8004344:	eef1 6a66 	vneg.f32	s13, s13
				wheel_speeds[2] = wheel_speeds[2] * -1;
 8004348:	425b      	negs	r3, r3
				rotate_speed = -chassis_rotate_pos.output;
 800434a:	edc2 6a00 	vstr	s13, [r2]
				wheel_speeds[2] = wheel_speeds[2] * -1;
 800434e:	608b      	str	r3, [r1, #8]
				wheel_speeds[3] = x_speed + y_speed - rotate_speed;
 8004350:	ed81 7a03 	vstr	s14, [r1, #12]
			firstTime = 0;
 8004354:	4a01      	ldr	r2, [pc, #4]	; (800435c <main+0xac4>)
 8004356:	2300      	movs	r3, #0
 8004358:	6013      	str	r3, [r2, #0]
 800435a:	e5f3      	b.n	8003f44 <main+0x6ac>
 800435c:	20000010 	.word	0x20000010
 8004360:	20000018 	.word	0x20000018
 8004364:	2000056c 	.word	0x2000056c
 8004368:	20000014 	.word	0x20000014
 800436c:	4479c000 	.word	0x4479c000
 8004370:	20000024 	.word	0x20000024
 8004374:	200009c4 	.word	0x200009c4
 8004378:	20000e54 	.word	0x20000e54
 800437c:	20000860 	.word	0x20000860
 8004380:	20000a8c 	.word	0x20000a8c
 8004384:	20000260 	.word	0x20000260
 8004388:	20000264 	.word	0x20000264
 800438c:	200008e0 	.word	0x200008e0
 8004390:	20000254 	.word	0x20000254

08004394 <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004394:	b570      	push	{r4, r5, r6, lr}
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
	
	if(Uart1_Rx_Cnt >= 255)  
 8004396:	4c36      	ldr	r4, [pc, #216]	; (8004470 <HAL_UART_RxCpltCallback+0xdc>)
 8004398:	7823      	ldrb	r3, [r4, #0]
 800439a:	2bff      	cmp	r3, #255	; 0xff
 800439c:	d035      	beq.n	800440a <HAL_UART_RxCpltCallback+0x76>
		memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff));
		HAL_UART_Transmit(&huart6, (uint8_t *)&cAlmStr, sizeof(cAlmStr),0xFFFF);	
	}
	else
	{
		Uart1_RxBuff[Uart1_Rx_Cnt++] = aRxBuffer;   
 800439e:	4a35      	ldr	r2, [pc, #212]	; (8004474 <HAL_UART_RxCpltCallback+0xe0>)
 80043a0:	4d35      	ldr	r5, [pc, #212]	; (8004478 <HAL_UART_RxCpltCallback+0xe4>)
 80043a2:	7812      	ldrb	r2, [r2, #0]
 80043a4:	54ea      	strb	r2, [r5, r3]
 80043a6:	3301      	adds	r3, #1
 80043a8:	b2db      	uxtb	r3, r3
	

		if((Uart1_RxBuff[Uart1_Rx_Cnt-1] == 0x0A)&&(Uart1_RxBuff[Uart1_Rx_Cnt-2] == 0x0D) && (Uart1_RxBuff[Uart1_Rx_Cnt-3] != 0x21)) 
 80043aa:	18ea      	adds	r2, r5, r3
		Uart1_RxBuff[Uart1_Rx_Cnt++] = aRxBuffer;   
 80043ac:	7023      	strb	r3, [r4, #0]
		if((Uart1_RxBuff[Uart1_Rx_Cnt-1] == 0x0A)&&(Uart1_RxBuff[Uart1_Rx_Cnt-2] == 0x0D) && (Uart1_RxBuff[Uart1_Rx_Cnt-3] != 0x21)) 
 80043ae:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80043b2:	2b0a      	cmp	r3, #10
 80043b4:	d006      	beq.n	80043c4 <HAL_UART_RxCpltCallback+0x30>
		}
		  
	 
	}
	
	HAL_UART_Receive_IT(&huart6, (uint8_t *)&aRxBuffer, 1); 
 80043b6:	2201      	movs	r2, #1
 80043b8:	492e      	ldr	r1, [pc, #184]	; (8004474 <HAL_UART_RxCpltCallback+0xe0>)
 80043ba:	4830      	ldr	r0, [pc, #192]	; (800447c <HAL_UART_RxCpltCallback+0xe8>)
  
}
 80043bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_IT(&huart6, (uint8_t *)&aRxBuffer, 1); 
 80043c0:	f7fe bec6 	b.w	8003150 <HAL_UART_Receive_IT>
		if((Uart1_RxBuff[Uart1_Rx_Cnt-1] == 0x0A)&&(Uart1_RxBuff[Uart1_Rx_Cnt-2] == 0x0D) && (Uart1_RxBuff[Uart1_Rx_Cnt-3] != 0x21)) 
 80043c4:	f812 3c02 	ldrb.w	r3, [r2, #-2]
 80043c8:	2b0d      	cmp	r3, #13
 80043ca:	d1f4      	bne.n	80043b6 <HAL_UART_RxCpltCallback+0x22>
 80043cc:	f812 3c03 	ldrb.w	r3, [r2, #-3]
 80043d0:	2b21      	cmp	r3, #33	; 0x21
			heading = (float)atof(heading_string);
 80043d2:	4628      	mov	r0, r5
		if((Uart1_RxBuff[Uart1_Rx_Cnt-1] == 0x0A)&&(Uart1_RxBuff[Uart1_Rx_Cnt-2] == 0x0D) && (Uart1_RxBuff[Uart1_Rx_Cnt-3] != 0x21)) 
 80043d4:	d12f      	bne.n	8004436 <HAL_UART_RxCpltCallback+0xa2>
			heading_pos = (float)atof(heading_string);
 80043d6:	f001 f8ea 	bl	80055ae <atof>
 80043da:	ec51 0b10 	vmov	r0, r1, d0
 80043de:	f7fc fbad 	bl	8000b3c <__aeabi_d2f>
 80043e2:	4b27      	ldr	r3, [pc, #156]	; (8004480 <HAL_UART_RxCpltCallback+0xec>)
      if( counter == 0 ){			
 80043e4:	4e27      	ldr	r6, [pc, #156]	; (8004484 <HAL_UART_RxCpltCallback+0xf0>)
			heading_pos = (float)atof(heading_string);
 80043e6:	6018      	str	r0, [r3, #0]
			Uart1_Rx_Cnt = 0;
 80043e8:	2300      	movs	r3, #0
			memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff));
 80043ea:	4619      	mov	r1, r3
 80043ec:	4628      	mov	r0, r5
 80043ee:	f44f 7280 	mov.w	r2, #256	; 0x100
			Uart1_Rx_Cnt = 0;
 80043f2:	7023      	strb	r3, [r4, #0]
			memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff));
 80043f4:	f001 f908 	bl	8005608 <memset>
      if( counter == 0 ){			
 80043f8:	6833      	ldr	r3, [r6, #0]
 80043fa:	b1b3      	cbz	r3, 800442a <HAL_UART_RxCpltCallback+0x96>
      if (counter == 1 ){
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d02b      	beq.n	8004458 <HAL_UART_RxCpltCallback+0xc4>
			if (counter <= 3 ) {
 8004400:	2b03      	cmp	r3, #3
				counter++;
 8004402:	bfdc      	itt	le
 8004404:	3301      	addle	r3, #1
 8004406:	6033      	strle	r3, [r6, #0]
 8004408:	e7d5      	b.n	80043b6 <HAL_UART_RxCpltCallback+0x22>
		Uart1_Rx_Cnt = 0;
 800440a:	2300      	movs	r3, #0
		memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff));
 800440c:	4619      	mov	r1, r3
 800440e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004412:	4819      	ldr	r0, [pc, #100]	; (8004478 <HAL_UART_RxCpltCallback+0xe4>)
		Uart1_Rx_Cnt = 0;
 8004414:	7023      	strb	r3, [r4, #0]
		memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff));
 8004416:	f001 f8f7 	bl	8005608 <memset>
		HAL_UART_Transmit(&huart6, (uint8_t *)&cAlmStr, sizeof(cAlmStr),0xFFFF);	
 800441a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800441e:	220e      	movs	r2, #14
 8004420:	4919      	ldr	r1, [pc, #100]	; (8004488 <HAL_UART_RxCpltCallback+0xf4>)
 8004422:	4816      	ldr	r0, [pc, #88]	; (800447c <HAL_UART_RxCpltCallback+0xe8>)
 8004424:	f7fe fe38 	bl	8003098 <HAL_UART_Transmit>
 8004428:	e7c5      	b.n	80043b6 <HAL_UART_RxCpltCallback+0x22>
			  imuFirst = HAL_GetTick();
 800442a:	f7fc fd79 	bl	8000f20 <HAL_GetTick>
 800442e:	4a17      	ldr	r2, [pc, #92]	; (800448c <HAL_UART_RxCpltCallback+0xf8>)
 8004430:	6833      	ldr	r3, [r6, #0]
 8004432:	6010      	str	r0, [r2, #0]
 8004434:	e7e2      	b.n	80043fc <HAL_UART_RxCpltCallback+0x68>
			heading = (float)atof(heading_string);
 8004436:	f001 f8ba 	bl	80055ae <atof>
 800443a:	ec51 0b10 	vmov	r0, r1, d0
 800443e:	f7fc fb7d 	bl	8000b3c <__aeabi_d2f>
 8004442:	4a13      	ldr	r2, [pc, #76]	; (8004490 <HAL_UART_RxCpltCallback+0xfc>)
			Uart1_Rx_Cnt = 0;
 8004444:	2300      	movs	r3, #0
			heading = (float)atof(heading_string);
 8004446:	6010      	str	r0, [r2, #0]
			memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff)); 
 8004448:	4619      	mov	r1, r3
 800444a:	4628      	mov	r0, r5
 800444c:	f44f 7280 	mov.w	r2, #256	; 0x100
			Uart1_Rx_Cnt = 0;
 8004450:	7023      	strb	r3, [r4, #0]
			memset(Uart1_RxBuff,0x00,sizeof(Uart1_RxBuff)); 
 8004452:	f001 f8d9 	bl	8005608 <memset>
		{
 8004456:	e7ae      	b.n	80043b6 <HAL_UART_RxCpltCallback+0x22>
				imuLast = HAL_GetTick();
 8004458:	f7fc fd62 	bl	8000f20 <HAL_GetTick>
				imuCalTime = imuLast - imuFirst;
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_UART_RxCpltCallback+0xf8>)
				imuLast = HAL_GetTick();
 800445e:	4c0d      	ldr	r4, [pc, #52]	; (8004494 <HAL_UART_RxCpltCallback+0x100>)
				imuCalTime = imuLast - imuFirst;
 8004460:	6819      	ldr	r1, [r3, #0]
 8004462:	4a0d      	ldr	r2, [pc, #52]	; (8004498 <HAL_UART_RxCpltCallback+0x104>)
				imuLast = HAL_GetTick();
 8004464:	6020      	str	r0, [r4, #0]
				imuCalTime = imuLast - imuFirst;
 8004466:	1a40      	subs	r0, r0, r1
 8004468:	6833      	ldr	r3, [r6, #0]
 800446a:	6010      	str	r0, [r2, #0]
 800446c:	e7c8      	b.n	8004400 <HAL_UART_RxCpltCallback+0x6c>
 800446e:	bf00      	nop
 8004470:	20000236 	.word	0x20000236
 8004474:	200009c0 	.word	0x200009c0
 8004478:	20000760 	.word	0x20000760
 800447c:	20000d80 	.word	0x20000d80
 8004480:	20000018 	.word	0x20000018
 8004484:	20000238 	.word	0x20000238
 8004488:	20000000 	.word	0x20000000
 800448c:	20000244 	.word	0x20000244
 8004490:	20000014 	.word	0x20000014
 8004494:	20000248 	.word	0x20000248
 8004498:	20000240 	.word	0x20000240

0800449c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800449c:	6802      	ldr	r2, [r0, #0]
 800449e:	4b03      	ldr	r3, [pc, #12]	; (80044ac <HAL_TIM_PeriodElapsedCallback+0x10>)
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d000      	beq.n	80044a6 <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80044a4:	4770      	bx	lr
    HAL_IncTick();
 80044a6:	f7fc bd33 	b.w	8000f10 <HAL_IncTick>
 80044aa:	bf00      	nop
 80044ac:	40001000 	.word	0x40001000

080044b0 <_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 80044b0:	e7fe      	b.n	80044b0 <_Error_Handler>
 80044b2:	bf00      	nop

080044b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044b4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b6:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <HAL_MspInit+0x34>)
 80044b8:	2100      	movs	r1, #0
 80044ba:	9100      	str	r1, [sp, #0]
 80044bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044c2:	645a      	str	r2, [r3, #68]	; 0x44
 80044c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044c6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80044ca:	9200      	str	r2, [sp, #0]
 80044cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044ce:	9101      	str	r1, [sp, #4]
 80044d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044d6:	641a      	str	r2, [r3, #64]	; 0x40
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044de:	9301      	str	r3, [sp, #4]
 80044e0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044e2:	b002      	add	sp, #8
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	40023800 	.word	0x40023800

080044ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044ec:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80044ee:	4601      	mov	r1, r0
{
 80044f0:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80044f2:	2200      	movs	r2, #0
 80044f4:	2036      	movs	r0, #54	; 0x36
 80044f6:	f7fd f979 	bl	80017ec <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80044fa:	2036      	movs	r0, #54	; 0x36
 80044fc:	f7fd f9ac 	bl	8001858 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004500:	2500      	movs	r5, #0
 8004502:	4b16      	ldr	r3, [pc, #88]	; (800455c <HAL_InitTick+0x70>)
 8004504:	9502      	str	r5, [sp, #8]
 8004506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004508:	4c15      	ldr	r4, [pc, #84]	; (8004560 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 800450a:	f042 0210 	orr.w	r2, r2, #16
 800450e:	641a      	str	r2, [r3, #64]	; 0x40
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	f003 0310 	and.w	r3, r3, #16
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004516:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004518:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800451a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 800451c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800451e:	f7fd ff6b 	bl	80023f8 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004522:	f7fd ff49 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004526:	4a0f      	ldr	r2, [pc, #60]	; (8004564 <HAL_InitTick+0x78>)
  htim6.Instance = TIM6;
 8004528:	490f      	ldr	r1, [pc, #60]	; (8004568 <HAL_InitTick+0x7c>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 800452a:	6125      	str	r5, [r4, #16]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800452c:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	0c9b      	lsrs	r3, r3, #18
 8004534:	3b01      	subs	r3, #1
  htim6.Init.Period = (1000000 / 1000) - 1;
 8004536:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800453a:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800453c:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim6.Instance = TIM6;
 8004540:	6021      	str	r1, [r4, #0]
  htim6.Init.Period = (1000000 / 1000) - 1;
 8004542:	60e2      	str	r2, [r4, #12]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004544:	f7fe fac8 	bl	8002ad8 <HAL_TIM_Base_Init>
 8004548:	b110      	cbz	r0, 8004550 <HAL_InitTick+0x64>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 800454a:	2001      	movs	r0, #1
}
 800454c:	b009      	add	sp, #36	; 0x24
 800454e:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim6);
 8004550:	4620      	mov	r0, r4
 8004552:	f7fe f8cb 	bl	80026ec <HAL_TIM_Base_Start_IT>
}
 8004556:	b009      	add	sp, #36	; 0x24
 8004558:	bd30      	pop	{r4, r5, pc}
 800455a:	bf00      	nop
 800455c:	40023800 	.word	0x40023800
 8004560:	20000af0 	.word	0x20000af0
 8004564:	431bde83 	.word	0x431bde83
 8004568:	40001000 	.word	0x40001000

0800456c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop

08004570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004570:	e7fe      	b.n	8004570 <HardFault_Handler>
 8004572:	bf00      	nop

08004574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004574:	e7fe      	b.n	8004574 <MemManage_Handler>
 8004576:	bf00      	nop

08004578 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004578:	e7fe      	b.n	8004578 <BusFault_Handler>
 800457a:	bf00      	nop

0800457c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800457c:	e7fe      	b.n	800457c <UsageFault_Handler>
 800457e:	bf00      	nop

08004580 <SVC_Handler>:
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop

08004584 <DebugMon_Handler>:
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop

08004588 <PendSV_Handler>:
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop

0800458c <SysTick_Handler>:
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop

08004590 <CAN1_TX_IRQHandler>:
void CAN1_TX_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <CAN1_TX_IRQHandler+0x8>)
 8004592:	f7fd b813 	b.w	80015bc <HAL_CAN_IRQHandler>
 8004596:	bf00      	nop
 8004598:	2000043c 	.word	0x2000043c

0800459c <CAN1_RX0_IRQHandler>:
 800459c:	f7ff bff8 	b.w	8004590 <CAN1_TX_IRQHandler>

080045a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80045a0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
  
  /*<  HAL >*/
  
	HAL_UART_IDLE_IRQHandler(&huart1);
 80045a2:	4c04      	ldr	r4, [pc, #16]	; (80045b4 <USART1_IRQHandler+0x14>)
 80045a4:	4620      	mov	r0, r4
 80045a6:	f000 fa3f 	bl	8004a28 <HAL_UART_IDLE_IRQHandler>
    
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045aa:	4620      	mov	r0, r4
  /* USER CODE BEGIN USART1_IRQn 1 */
	
  /* USER CODE END USART1_IRQn 1 */
}
 80045ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_UART_IRQHandler(&huart1);
 80045b0:	f7fe be2a 	b.w	8003208 <HAL_UART_IRQHandler>
 80045b4:	20000d40 	.word	0x20000d40

080045b8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80045b8:	4801      	ldr	r0, [pc, #4]	; (80045c0 <TIM6_DAC_IRQHandler+0x8>)
 80045ba:	f7fe b971 	b.w	80028a0 <HAL_TIM_IRQHandler>
 80045be:	bf00      	nop
 80045c0:	20000af0 	.word	0x20000af0

080045c4 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045c4:	4801      	ldr	r0, [pc, #4]	; (80045cc <DMA2_Stream2_IRQHandler+0x8>)
 80045c6:	f7fd ba71 	b.w	8001aac <HAL_DMA_IRQHandler>
 80045ca:	bf00      	nop
 80045cc:	20000ce0 	.word	0x20000ce0

080045d0 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1_ch2_ch3);
 80045d0:	4801      	ldr	r0, [pc, #4]	; (80045d8 <DMA2_Stream6_IRQHandler+0x8>)
 80045d2:	f7fd ba6b 	b.w	8001aac <HAL_DMA_IRQHandler>
 80045d6:	bf00      	nop
 80045d8:	20000ba4 	.word	0x20000ba4

080045dc <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80045dc:	4a0c      	ldr	r2, [pc, #48]	; (8004610 <_sbrk+0x34>)
{
 80045de:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80045e0:	6813      	ldr	r3, [r2, #0]
 80045e2:	b133      	cbz	r3, 80045f2 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80045e4:	4418      	add	r0, r3
 80045e6:	4669      	mov	r1, sp
 80045e8:	4288      	cmp	r0, r1
 80045ea:	d808      	bhi.n	80045fe <_sbrk+0x22>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80045ec:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80045f2:	4b08      	ldr	r3, [pc, #32]	; (8004614 <_sbrk+0x38>)
 80045f4:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80045f6:	4418      	add	r0, r3
 80045f8:	4669      	mov	r1, sp
 80045fa:	4288      	cmp	r0, r1
 80045fc:	d9f6      	bls.n	80045ec <_sbrk+0x10>
		errno = ENOMEM;
 80045fe:	f000 ffd9 	bl	80055b4 <__errno>
 8004602:	230c      	movs	r3, #12
 8004604:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004606:	f04f 33ff 	mov.w	r3, #4294967295
}
 800460a:	4618      	mov	r0, r3
 800460c:	bd08      	pop	{r3, pc}
 800460e:	bf00      	nop
 8004610:	2000026c 	.word	0x2000026c
 8004614:	20000f44 	.word	0x20000f44

08004618 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004618:	4910      	ldr	r1, [pc, #64]	; (800465c <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800461a:	4b11      	ldr	r3, [pc, #68]	; (8004660 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800461c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004620:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8004624:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004626:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 800462a:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800462c:	4c0d      	ldr	r4, [pc, #52]	; (8004664 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 800462e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004636:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800463e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004642:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8004644:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004646:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004648:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800464c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004650:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8004652:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004654:	608c      	str	r4, [r1, #8]
#endif
}
 8004656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	e000ed00 	.word	0xe000ed00
 8004660:	40023800 	.word	0x40023800
 8004664:	24003010 	.word	0x24003010

08004668 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim1_ch1_ch2_ch3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004668:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim1.Instance = TIM1;
 800466a:	4b30      	ldr	r3, [pc, #192]	; (800472c <MX_TIM1_Init+0xc4>)
 800466c:	4a30      	ldr	r2, [pc, #192]	; (8004730 <MX_TIM1_Init+0xc8>)
 800466e:	601a      	str	r2, [r3, #0]
{
 8004670:	b086      	sub	sp, #24
  htim1.Init.Prescaler = 9;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004672:	2200      	movs	r2, #0
  htim1.Init.Prescaler = 9;
 8004674:	2409      	movs	r4, #9
  htim1.Init.Period = 9999;
 8004676:	f242 710f 	movw	r1, #9999	; 0x270f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800467a:	4618      	mov	r0, r3
  htim1.Init.Prescaler = 9;
 800467c:	605c      	str	r4, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800467e:	e9c3 2102 	strd	r2, r1, [r3, #8]
  htim1.Init.RepetitionCounter = 0;
 8004682:	e9c3 2204 	strd	r2, r2, [r3, #16]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8004686:	f7fe fa43 	bl	8002b10 <HAL_TIM_IC_Init>
 800468a:	2800      	cmp	r0, #0
 800468c:	d149      	bne.n	8004722 <MX_TIM1_Init+0xba>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800468e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004690:	4669      	mov	r1, sp
 8004692:	4826      	ldr	r0, [pc, #152]	; (800472c <MX_TIM1_Init+0xc4>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004694:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004698:	f7fe fb1c 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 800469c:	2800      	cmp	r0, #0
 800469e:	d13b      	bne.n	8004718 <MX_TIM1_Init+0xb0>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80046a0:	2300      	movs	r3, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80046a2:	2402      	movs	r4, #2
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80046a4:	461a      	mov	r2, r3
 80046a6:	a902      	add	r1, sp, #8
 80046a8:	4820      	ldr	r0, [pc, #128]	; (800472c <MX_TIM1_Init+0xc4>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80046aa:	9302      	str	r3, [sp, #8]
  sConfigIC.ICFilter = 0;
 80046ac:	e9cd 3304 	strd	r3, r3, [sp, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80046b0:	9403      	str	r4, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80046b2:	f7fe fa85 	bl	8002bc0 <HAL_TIM_IC_ConfigChannel>
 80046b6:	bb50      	cbnz	r0, 800470e <MX_TIM1_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80046b8:	240a      	movs	r4, #10
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80046ba:	2301      	movs	r3, #1
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80046bc:	2204      	movs	r2, #4
 80046be:	a902      	add	r1, sp, #8
 80046c0:	481a      	ldr	r0, [pc, #104]	; (800472c <MX_TIM1_Init+0xc4>)
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80046c2:	e9cd 4302 	strd	r4, r3, [sp, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80046c6:	f7fe fa7b 	bl	8002bc0 <HAL_TIM_IC_ConfigChannel>
 80046ca:	b9d8      	cbnz	r0, 8004704 <MX_TIM1_Init+0x9c>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80046cc:	2208      	movs	r2, #8
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80046ce:	2300      	movs	r3, #0
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80046d0:	eb0d 0102 	add.w	r1, sp, r2
 80046d4:	4815      	ldr	r0, [pc, #84]	; (800472c <MX_TIM1_Init+0xc4>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80046d6:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80046d8:	f7fe fa72 	bl	8002bc0 <HAL_TIM_IC_ConfigChannel>
 80046dc:	b968      	cbnz	r0, 80046fa <MX_TIM1_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80046de:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80046e0:	a902      	add	r1, sp, #8
 80046e2:	220c      	movs	r2, #12
 80046e4:	4811      	ldr	r0, [pc, #68]	; (800472c <MX_TIM1_Init+0xc4>)
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80046e6:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80046e8:	f7fe fa6a 	bl	8002bc0 <HAL_TIM_IC_ConfigChannel>
 80046ec:	b118      	cbz	r0, 80046f6 <MX_TIM1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80046ee:	2169      	movs	r1, #105	; 0x69
 80046f0:	4810      	ldr	r0, [pc, #64]	; (8004734 <MX_TIM1_Init+0xcc>)
 80046f2:	f7ff fedd 	bl	80044b0 <_Error_Handler>
  }

}
 80046f6:	b006      	add	sp, #24
 80046f8:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 80046fa:	2163      	movs	r1, #99	; 0x63
 80046fc:	480d      	ldr	r0, [pc, #52]	; (8004734 <MX_TIM1_Init+0xcc>)
 80046fe:	f7ff fed7 	bl	80044b0 <_Error_Handler>
 8004702:	e7ec      	b.n	80046de <MX_TIM1_Init+0x76>
    _Error_Handler(__FILE__, __LINE__);
 8004704:	215d      	movs	r1, #93	; 0x5d
 8004706:	480b      	ldr	r0, [pc, #44]	; (8004734 <MX_TIM1_Init+0xcc>)
 8004708:	f7ff fed2 	bl	80044b0 <_Error_Handler>
 800470c:	e7de      	b.n	80046cc <MX_TIM1_Init+0x64>
    _Error_Handler(__FILE__, __LINE__);
 800470e:	2156      	movs	r1, #86	; 0x56
 8004710:	4808      	ldr	r0, [pc, #32]	; (8004734 <MX_TIM1_Init+0xcc>)
 8004712:	f7ff fecd 	bl	80044b0 <_Error_Handler>
 8004716:	e7cf      	b.n	80046b8 <MX_TIM1_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 8004718:	214d      	movs	r1, #77	; 0x4d
 800471a:	4806      	ldr	r0, [pc, #24]	; (8004734 <MX_TIM1_Init+0xcc>)
 800471c:	f7ff fec8 	bl	80044b0 <_Error_Handler>
 8004720:	e7be      	b.n	80046a0 <MX_TIM1_Init+0x38>
    _Error_Handler(__FILE__, __LINE__);
 8004722:	2146      	movs	r1, #70	; 0x46
 8004724:	4803      	ldr	r0, [pc, #12]	; (8004734 <MX_TIM1_Init+0xcc>)
 8004726:	f7ff fec3 	bl	80044b0 <_Error_Handler>
 800472a:	e7b0      	b.n	800468e <MX_TIM1_Init+0x26>
 800472c:	20000c04 	.word	0x20000c04
 8004730:	40010000 	.word	0x40010000
 8004734:	08007278 	.word	0x08007278

08004738 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 8004738:	6802      	ldr	r2, [r0, #0]
 800473a:	4b0e      	ldr	r3, [pc, #56]	; (8004774 <HAL_TIM_Base_MspInit+0x3c>)
 800473c:	429a      	cmp	r2, r3
 800473e:	d000      	beq.n	8004742 <HAL_TIM_Base_MspInit+0xa>
 8004740:	4770      	bx	lr
{
 8004742:	b500      	push	{lr}
 8004744:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004746:	2200      	movs	r2, #0
 8004748:	f503 330d 	add.w	r3, r3, #144384	; 0x23400
 800474c:	9201      	str	r2, [sp, #4]
 800474e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004750:	f041 0102 	orr.w	r1, r1, #2
 8004754:	6419      	str	r1, [r3, #64]	; 0x40
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	9301      	str	r3, [sp, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800475e:	4611      	mov	r1, r2
 8004760:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004762:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004764:	f7fd f842 	bl	80017ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004768:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800476a:	b003      	add	sp, #12
 800476c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004770:	f7fd b872 	b.w	8001858 <HAL_NVIC_EnableIRQ>
 8004774:	40000400 	.word	0x40000400

08004778 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_icHandle->Instance==TIM1)
 8004778:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <HAL_TIM_IC_MspInit+0xb0>)
 800477a:	6802      	ldr	r2, [r0, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d000      	beq.n	8004782 <HAL_TIM_IC_MspInit+0xa>
 8004780:	4770      	bx	lr
{
 8004782:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004786:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004788:	2600      	movs	r6, #0
 800478a:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800478e:	9600      	str	r6, [sp, #0]
 8004790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

    /* TIM1 DMA Init */
    /* TIM1_CH1_CH2_CH3 Init */
    hdma_tim1_ch1_ch2_ch3.Instance = DMA2_Stream6;
 8004792:	4c26      	ldr	r4, [pc, #152]	; (800482c <HAL_TIM_IC_MspInit+0xb4>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004794:	f042 0201 	orr.w	r2, r2, #1
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
 800479a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479c:	9603      	str	r6, [sp, #12]
    __HAL_RCC_TIM1_CLK_ENABLE();
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a4:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047a6:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047aa:	f04f 0902 	mov.w	r9, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80047ae:	f04f 0801 	mov.w	r8, #1
 80047b2:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047b4:	481e      	ldr	r0, [pc, #120]	; (8004830 <HAL_TIM_IC_MspInit+0xb8>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047b6:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047b8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80047ba:	f44f 5700 	mov.w	r7, #8192	; 0x2000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047be:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c0:	f8cd 9008 	str.w	r9, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80047c4:	f8cd 8014 	str.w	r8, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047c8:	f7fd fa46 	bl	8001c58 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047cc:	a901      	add	r1, sp, #4
 80047ce:	4819      	ldr	r0, [pc, #100]	; (8004834 <HAL_TIM_IC_MspInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80047d0:	9701      	str	r7, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d2:	e9cd 9602 	strd	r9, r6, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80047d6:	e9cd 6804 	strd	r6, r8, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047da:	f7fd fa3d 	bl	8001c58 <HAL_GPIO_Init>
    hdma_tim1_ch1_ch2_ch3.Instance = DMA2_Stream6;
 80047de:	f8df c05c 	ldr.w	ip, [pc, #92]	; 800483c <HAL_TIM_IC_MspInit+0xc4>
    hdma_tim1_ch1_ch2_ch3.Init.Channel = DMA_CHANNEL_0;
    hdma_tim1_ch1_ch2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_tim1_ch1_ch2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1_ch2_ch3.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1_ch2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch1_ch2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047e2:	61a7      	str	r7, [r4, #24]
    hdma_tim1_ch1_ch2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80047e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_tim1_ch1_ch2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_tim1_ch1_ch2_ch3.Init.Mode = DMA_CIRCULAR;
 80047ec:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim1_ch1_ch2_ch3.Init.Priority = DMA_PRIORITY_LOW;
    hdma_tim1_ch1_ch2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_tim1_ch1_ch2_ch3) != HAL_OK)
 80047f0:	4620      	mov	r0, r4
    hdma_tim1_ch1_ch2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047f2:	e9c4 6601 	strd	r6, r6, [r4, #4]
    hdma_tim1_ch1_ch2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80047f6:	60e6      	str	r6, [r4, #12]
    hdma_tim1_ch1_ch2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047f8:	e9c4 6608 	strd	r6, r6, [r4, #32]
    hdma_tim1_ch1_ch2_ch3.Instance = DMA2_Stream6;
 80047fc:	f8c4 c000 	str.w	ip, [r4]
    hdma_tim1_ch1_ch2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004800:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim1_ch1_ch2_ch3.Init.Mode = DMA_CIRCULAR;
 8004804:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1_ch2_ch3) != HAL_OK)
 8004806:	f7fd f835 	bl	8001874 <HAL_DMA_Init>
 800480a:	b930      	cbnz	r0, 800481a <HAL_TIM_IC_MspInit+0xa2>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1_ch2_ch3);
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch1_ch2_ch3);
 800480c:	e9c5 4408 	strd	r4, r4, [r5, #32]
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch1_ch2_ch3);
 8004810:	62ac      	str	r4, [r5, #40]	; 0x28
 8004812:	63a5      	str	r5, [r4, #56]	; 0x38
  }
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  
}
 8004814:	b007      	add	sp, #28
 8004816:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      _Error_Handler(__FILE__, __LINE__);
 800481a:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800481e:	4806      	ldr	r0, [pc, #24]	; (8004838 <HAL_TIM_IC_MspInit+0xc0>)
 8004820:	f7ff fe46 	bl	80044b0 <_Error_Handler>
 8004824:	e7f2      	b.n	800480c <HAL_TIM_IC_MspInit+0x94>
 8004826:	bf00      	nop
 8004828:	40010000 	.word	0x40010000
 800482c:	20000ba4 	.word	0x20000ba4
 8004830:	40020000 	.word	0x40020000
 8004834:	40021000 	.word	0x40021000
 8004838:	08007278 	.word	0x08007278
 800483c:	400264a0 	.word	0x400264a0

08004840 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004840:	b538      	push	{r3, r4, r5, lr}

  huart1.Instance = USART1;
 8004842:	4b0d      	ldr	r3, [pc, #52]	; (8004878 <MX_USART1_UART_Init+0x38>)
 8004844:	4a0d      	ldr	r2, [pc, #52]	; (800487c <MX_USART1_UART_Init+0x3c>)
  huart1.Init.BaudRate = 100000;
 8004846:	4d0e      	ldr	r5, [pc, #56]	; (8004880 <MX_USART1_UART_Init+0x40>)
  huart1.Instance = USART1;
 8004848:	601a      	str	r2, [r3, #0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_EVEN;
 800484a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800484e:	2200      	movs	r2, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004850:	210c      	movs	r1, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004852:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 100000;
 8004854:	605d      	str	r5, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004856:	e9c3 4104 	strd	r4, r1, [r3, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800485a:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800485e:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004862:	f7fe fbe9 	bl	8003038 <HAL_UART_Init>
 8004866:	b900      	cbnz	r0, 800486a <MX_USART1_UART_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8004868:	bd38      	pop	{r3, r4, r5, pc}
    _Error_Handler(__FILE__, __LINE__);
 800486a:	2148      	movs	r1, #72	; 0x48
 800486c:	4805      	ldr	r0, [pc, #20]	; (8004884 <MX_USART1_UART_Init+0x44>)
}
 800486e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004872:	f7ff be1d 	b.w	80044b0 <_Error_Handler>
 8004876:	bf00      	nop
 8004878:	20000d40 	.word	0x20000d40
 800487c:	40011000 	.word	0x40011000
 8004880:	000186a0 	.word	0x000186a0
 8004884:	08007288 	.word	0x08007288

08004888 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004888:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800488a:	4a37      	ldr	r2, [pc, #220]	; (8004968 <HAL_UART_MspInit+0xe0>)
 800488c:	6803      	ldr	r3, [r0, #0]
 800488e:	4293      	cmp	r3, r2
{
 8004890:	b088      	sub	sp, #32
  if(uartHandle->Instance==USART1)
 8004892:	d004      	beq.n	800489e <HAL_UART_MspInit+0x16>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
	else if(uartHandle->Instance==USART6)
 8004894:	4a35      	ldr	r2, [pc, #212]	; (800496c <HAL_UART_MspInit+0xe4>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d040      	beq.n	800491c <HAL_UART_MspInit+0x94>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800489a:	b008      	add	sp, #32
 800489c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800489e:	2600      	movs	r6, #0
 80048a0:	4b33      	ldr	r3, [pc, #204]	; (8004970 <HAL_UART_MspInit+0xe8>)
 80048a2:	9601      	str	r6, [sp, #4]
 80048a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80048a6:	4c33      	ldr	r4, [pc, #204]	; (8004974 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80048a8:	f042 0210 	orr.w	r2, r2, #16
 80048ac:	645a      	str	r2, [r3, #68]	; 0x44
 80048ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b0:	f003 0310 	and.w	r3, r3, #16
 80048b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80048b6:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b8:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80048ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048bc:	2301      	movs	r3, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 80048be:	9901      	ldr	r1, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048c0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048c2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048c4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048c6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c8:	a903      	add	r1, sp, #12
 80048ca:	4605      	mov	r5, r0
 80048cc:	482a      	ldr	r0, [pc, #168]	; (8004978 <HAL_UART_MspInit+0xf0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ce:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d2:	f7fd f9c1 	bl	8001c58 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80048d6:	4929      	ldr	r1, [pc, #164]	; (800497c <HAL_UART_MspInit+0xf4>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048d8:	60a6      	str	r6, [r4, #8]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80048da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048de:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80048e2:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048e4:	60e6      	str	r6, [r4, #12]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048e6:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80048ea:	e9c4 6607 	strd	r6, r6, [r4, #28]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048ee:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80048f0:	e9c4 1200 	strd	r1, r2, [r4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048f4:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80048f6:	f7fc ffbd 	bl	8001874 <HAL_DMA_Init>
 80048fa:	b118      	cbz	r0, 8004904 <HAL_UART_MspInit+0x7c>
      _Error_Handler(__FILE__, __LINE__);
 80048fc:	2187      	movs	r1, #135	; 0x87
 80048fe:	4820      	ldr	r0, [pc, #128]	; (8004980 <HAL_UART_MspInit+0xf8>)
 8004900:	f7ff fdd6 	bl	80044b0 <_Error_Handler>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004904:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004906:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004908:	4611      	mov	r1, r2
 800490a:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800490c:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800490e:	f7fc ff6d 	bl	80017ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004912:	2025      	movs	r0, #37	; 0x25
 8004914:	f7fc ffa0 	bl	8001858 <HAL_NVIC_EnableIRQ>
}
 8004918:	b008      	add	sp, #32
 800491a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 800491c:	2400      	movs	r4, #0
 800491e:	4b14      	ldr	r3, [pc, #80]	; (8004970 <HAL_UART_MspInit+0xe8>)
 8004920:	9402      	str	r4, [sp, #8]
 8004922:	6c59      	ldr	r1, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004924:	4817      	ldr	r0, [pc, #92]	; (8004984 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8004926:	f041 0120 	orr.w	r1, r1, #32
 800492a:	6459      	str	r1, [r3, #68]	; 0x44
 800492c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492e:	f003 0320 	and.w	r3, r3, #32
 8004932:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004934:	2102      	movs	r1, #2
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8004936:	f44f 4384 	mov.w	r3, #16896	; 0x4200
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800493a:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 800493c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493e:	9104      	str	r1, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004940:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004942:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004944:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004946:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004948:	e9cd 5205 	strd	r5, r2, [sp, #20]
    __HAL_RCC_USART6_CLK_ENABLE();
 800494c:	9e02      	ldr	r6, [sp, #8]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800494e:	f7fd f983 	bl	8001c58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004952:	4622      	mov	r2, r4
 8004954:	4621      	mov	r1, r4
 8004956:	2047      	movs	r0, #71	; 0x47
 8004958:	f7fc ff48 	bl	80017ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800495c:	2047      	movs	r0, #71	; 0x47
 800495e:	f7fc ff7b 	bl	8001858 <HAL_NVIC_EnableIRQ>
}
 8004962:	b008      	add	sp, #32
 8004964:	bd70      	pop	{r4, r5, r6, pc}
 8004966:	bf00      	nop
 8004968:	40011000 	.word	0x40011000
 800496c:	40011400 	.word	0x40011400
 8004970:	40023800 	.word	0x40023800
 8004974:	20000ce0 	.word	0x20000ce0
 8004978:	40020400 	.word	0x40020400
 800497c:	40026440 	.word	0x40026440
 8004980:	08007288 	.word	0x08007288
 8004984:	40021800 	.word	0x40021800

08004988 <UART_Receive_DMA_NoIT>:
  *         
  * @param  
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_DMA_NoIT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004988:	b570      	push	{r4, r5, r6, lr}
 uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800498a:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
 800498e:	2c20      	cmp	r4, #32
{
 8004990:	b082      	sub	sp, #8
  if(huart->RxState == HAL_UART_STATE_READY) 
 8004992:	d132      	bne.n	80049fa <UART_Receive_DMA_NoIT+0x72>
  {
    if((pData == NULL) || (Size == 0U))
 8004994:	2900      	cmp	r1, #0
 8004996:	d033      	beq.n	8004a00 <UART_Receive_DMA_NoIT+0x78>
 8004998:	2a00      	cmp	r2, #0
 800499a:	d031      	beq.n	8004a00 <UART_Receive_DMA_NoIT+0x78>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800499c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d02a      	beq.n	80049fa <UART_Receive_DMA_NoIT+0x72>
 80049a4:	4604      	mov	r4, r0
 80049a6:	4613      	mov	r3, r2
    huart->RxXferSize = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80049a8:	6b40      	ldr	r0, [r0, #52]	; 0x34
    huart->RxXferSize = Size;
 80049aa:	85a3      	strh	r3, [r4, #44]	; 0x2c
 80049ac:	460a      	mov	r2, r1
    __HAL_LOCK(huart);
 80049ae:	2601      	movs	r6, #1

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80049b0:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(huart);
 80049b2:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b6:	2500      	movs	r5, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049b8:	2622      	movs	r6, #34	; 0x22
    huart->pRxBuffPtr = pData;
 80049ba:	62a2      	str	r2, [r4, #40]	; 0x28
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049bc:	63e5      	str	r5, [r4, #60]	; 0x3c
    HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80049be:	3104      	adds	r1, #4
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049c0:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
    huart->hdmarx->XferAbortCallback = NULL;
 80049c4:	6505      	str	r5, [r0, #80]	; 0x50
    HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80049c6:	f7fc ffef 	bl	80019a8 <HAL_DMA_Start>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	9501      	str	r5, [sp, #4]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	9201      	str	r2, [sp, #4]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	9201      	str	r2, [sp, #4]
 80049d6:	9a01      	ldr	r2, [sp, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049d8:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 80049da:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049e2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ec:	695a      	ldr	r2, [r3, #20]
 80049ee:	4628      	mov	r0, r5
 80049f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049f4:	615a      	str	r2, [r3, #20]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80049f6:	b002      	add	sp, #8
 80049f8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80049fa:	2002      	movs	r0, #2
}
 80049fc:	b002      	add	sp, #8
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004a00:	2001      	movs	r0, #1
}
 8004a02:	b002      	add	sp, #8
 8004a04:	bd70      	pop	{r4, r5, r6, pc}
 8004a06:	bf00      	nop

08004a08 <HAL_UART_Receive_IT_IDLE>:




HAL_StatusTypeDef HAL_UART_Receive_IT_IDLE(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size){
 8004a08:	b410      	push	{r4}

	
		__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);//
 8004a0a:	6804      	ldr	r4, [r0, #0]
 8004a0c:	68e3      	ldr	r3, [r4, #12]
 8004a0e:	f043 0310 	orr.w	r3, r3, #16
 8004a12:	60e3      	str	r3, [r4, #12]
	
		return UART_Receive_DMA_NoIT(huart,pData,Size);//DMADMA


}
 8004a14:	f85d 4b04 	ldr.w	r4, [sp], #4
		return UART_Receive_DMA_NoIT(huart,pData,Size);//DMADMA
 8004a18:	f7ff bfb6 	b.w	8004988 <UART_Receive_DMA_NoIT>

08004a1c <USART6_IRQHandler>:

void USART6_IRQHandler() { HAL_UART_IRQHandler(&huart6); }
 8004a1c:	4801      	ldr	r0, [pc, #4]	; (8004a24 <USART6_IRQHandler+0x8>)
 8004a1e:	f7fe bbf3 	b.w	8003208 <HAL_UART_IRQHandler>
 8004a22:	bf00      	nop
 8004a24:	20000d80 	.word	0x20000d80

08004a28 <HAL_UART_IDLE_IRQHandler>:
{
		
		uint32_t DMA_FLAGS,tmp;
	
			
	if(__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)){
 8004a28:	6802      	ldr	r2, [r0, #0]
 8004a2a:	6813      	ldr	r3, [r2, #0]
 8004a2c:	06db      	lsls	r3, r3, #27
 8004a2e:	d53d      	bpl.n	8004aac <HAL_UART_IDLE_IRQHandler+0x84>
			
		tmp = huart->Instance->SR;
		tmp = huart->Instance->DR;
		tmp++;  
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004a30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a32:	4948      	ldr	r1, [pc, #288]	; (8004b54 <HAL_UART_IDLE_IRQHandler+0x12c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	428b      	cmp	r3, r1
{
 8004a38:	b410      	push	{r4}
		tmp = huart->Instance->SR;
 8004a3a:	6814      	ldr	r4, [r2, #0]
		tmp = huart->Instance->DR;
 8004a3c:	6852      	ldr	r2, [r2, #4]
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004a3e:	d039      	beq.n	8004ab4 <HAL_UART_IDLE_IRQHandler+0x8c>
 8004a40:	4a45      	ldr	r2, [pc, #276]	; (8004b58 <HAL_UART_IDLE_IRQHandler+0x130>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d051      	beq.n	8004aea <HAL_UART_IDLE_IRQHandler+0xc2>
 8004a46:	f5a2 7268 	sub.w	r2, r2, #928	; 0x3a0
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d045      	beq.n	8004ada <HAL_UART_IDLE_IRQHandler+0xb2>
 8004a4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d051      	beq.n	8004afa <HAL_UART_IDLE_IRQHandler+0xd2>
 8004a56:	f5a2 6289 	sub.w	r2, r2, #1096	; 0x448
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d058      	beq.n	8004b10 <HAL_UART_IDLE_IRQHandler+0xe8>
 8004a5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d057      	beq.n	8004b16 <HAL_UART_IDLE_IRQHandler+0xee>
 8004a66:	f5a2 7268 	sub.w	r2, r2, #928	; 0x3a0
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d04d      	beq.n	8004b0a <HAL_UART_IDLE_IRQHandler+0xe2>
 8004a6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d052      	beq.n	8004b1c <HAL_UART_IDLE_IRQHandler+0xf4>
 8004a76:	f5a2 6289 	sub.w	r2, r2, #1096	; 0x448
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d051      	beq.n	8004b22 <HAL_UART_IDLE_IRQHandler+0xfa>
 8004a7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d050      	beq.n	8004b28 <HAL_UART_IDLE_IRQHandler+0x100>
 8004a86:	f5a2 7268 	sub.w	r2, r2, #928	; 0x3a0
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d04f      	beq.n	8004b2e <HAL_UART_IDLE_IRQHandler+0x106>
 8004a8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d04e      	beq.n	8004b34 <HAL_UART_IDLE_IRQHandler+0x10c>
		
		//??DMA
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004a96:	681a      	ldr	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004a98:	f501 6189 	add.w	r1, r1, #1096	; 0x448
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004a9c:	f022 0201 	bic.w	r2, r2, #1
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004aa0:	428b      	cmp	r3, r1
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004aa2:	601a      	str	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004aa4:	d949      	bls.n	8004b3a <HAL_UART_IDLE_IRQHandler+0x112>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004aa6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8004aaa:	e02b      	b.n	8004b04 <HAL_UART_IDLE_IRQHandler+0xdc>
		__HAL_DMA_ENABLE(huart->hdmarx);
		
	}
		
	
	Callback_RC_Handle(&remote_control,huart->pRxBuffPtr);
 8004aac:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004aae:	482b      	ldr	r0, [pc, #172]	; (8004b5c <HAL_UART_IDLE_IRQHandler+0x134>)
 8004ab0:	f7fe bc74 	b.w	800339c <Callback_RC_Handle>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004ab4:	2120      	movs	r1, #32
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	f022 0201 	bic.w	r2, r2, #1
 8004abc:	601a      	str	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004abe:	4a28      	ldr	r2, [pc, #160]	; (8004b60 <HAL_UART_IDLE_IRQHandler+0x138>)
 8004ac0:	6091      	str	r1, [r2, #8]
		huart->hdmarx->Instance->NDTR = huart->RxXferSize;
 8004ac2:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8004ac4:	605a      	str	r2, [r3, #4]
		__HAL_DMA_ENABLE(huart->hdmarx);
 8004ac6:	681a      	ldr	r2, [r3, #0]
	Callback_RC_Handle(&remote_control,huart->pRxBuffPtr);
 8004ac8:	6a81      	ldr	r1, [r0, #40]	; 0x28
	
}
 8004aca:	f85d 4b04 	ldr.w	r4, [sp], #4
	Callback_RC_Handle(&remote_control,huart->pRxBuffPtr);
 8004ace:	4823      	ldr	r0, [pc, #140]	; (8004b5c <HAL_UART_IDLE_IRQHandler+0x134>)
		__HAL_DMA_ENABLE(huart->hdmarx);
 8004ad0:	f042 0201 	orr.w	r2, r2, #1
 8004ad4:	601a      	str	r2, [r3, #0]
	Callback_RC_Handle(&remote_control,huart->pRxBuffPtr);
 8004ad6:	f7fe bc61 	b.w	800339c <Callback_RC_Handle>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004ada:	2120      	movs	r1, #32
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004ae4:	4a1e      	ldr	r2, [pc, #120]	; (8004b60 <HAL_UART_IDLE_IRQHandler+0x138>)
 8004ae6:	60d1      	str	r1, [r2, #12]
 8004ae8:	e7eb      	b.n	8004ac2 <HAL_UART_IDLE_IRQHandler+0x9a>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004aea:	2120      	movs	r1, #32
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	f022 0201 	bic.w	r2, r2, #1
 8004af2:	601a      	str	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004af4:	4a1b      	ldr	r2, [pc, #108]	; (8004b64 <HAL_UART_IDLE_IRQHandler+0x13c>)
 8004af6:	6091      	str	r1, [r2, #8]
 8004af8:	e7e3      	b.n	8004ac2 <HAL_UART_IDLE_IRQHandler+0x9a>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004afa:	2120      	movs	r1, #32
	  __HAL_DMA_DISABLE(huart->hdmarx);
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	f022 0201 	bic.w	r2, r2, #1
 8004b02:	601a      	str	r2, [r3, #0]
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004b04:	4a17      	ldr	r2, [pc, #92]	; (8004b64 <HAL_UART_IDLE_IRQHandler+0x13c>)
 8004b06:	60d1      	str	r1, [r2, #12]
 8004b08:	e7db      	b.n	8004ac2 <HAL_UART_IDLE_IRQHandler+0x9a>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004b0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b0e:	e7e5      	b.n	8004adc <HAL_UART_IDLE_IRQHandler+0xb4>
 8004b10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b14:	e7cf      	b.n	8004ab6 <HAL_UART_IDLE_IRQHandler+0x8e>
 8004b16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b1a:	e7e7      	b.n	8004aec <HAL_UART_IDLE_IRQHandler+0xc4>
 8004b1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b20:	e7ec      	b.n	8004afc <HAL_UART_IDLE_IRQHandler+0xd4>
 8004b22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b26:	e7c6      	b.n	8004ab6 <HAL_UART_IDLE_IRQHandler+0x8e>
 8004b28:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b2c:	e7de      	b.n	8004aec <HAL_UART_IDLE_IRQHandler+0xc4>
 8004b2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b32:	e7d3      	b.n	8004adc <HAL_UART_IDLE_IRQHandler+0xb4>
 8004b34:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b38:	e7e0      	b.n	8004afc <HAL_UART_IDLE_IRQHandler+0xd4>
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004b3a:	4a0b      	ldr	r2, [pc, #44]	; (8004b68 <HAL_UART_IDLE_IRQHandler+0x140>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d805      	bhi.n	8004b4c <HAL_UART_IDLE_IRQHandler+0x124>
 8004b40:	4a0a      	ldr	r2, [pc, #40]	; (8004b6c <HAL_UART_IDLE_IRQHandler+0x144>)
 8004b42:	4293      	cmp	r3, r2
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004b44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
		__HAL_DMA_CLEAR_FLAG(huart->hdmarx,DMA_FLAGS);
 8004b48:	d8cc      	bhi.n	8004ae4 <HAL_UART_IDLE_IRQHandler+0xbc>
 8004b4a:	e7b8      	b.n	8004abe <HAL_UART_IDLE_IRQHandler+0x96>
		DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(huart->hdmarx);
 8004b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8004b50:	e7d0      	b.n	8004af4 <HAL_UART_IDLE_IRQHandler+0xcc>
 8004b52:	bf00      	nop
 8004b54:	40026010 	.word	0x40026010
 8004b58:	40026410 	.word	0x40026410
 8004b5c:	20000424 	.word	0x20000424
 8004b60:	40026000 	.word	0x40026000
 8004b64:	40026400 	.word	0x40026400
 8004b68:	400260b8 	.word	0x400260b8
 8004b6c:	40026058 	.word	0x40026058

08004b70 <my_can_filter_init_recv_all>:
  * @Param		CAN_HandleTypeDef* hcan
  * @Retval		None
  * @Date     2015/11/30
 *******************************************************************************************/
void my_can_filter_init_recv_all(CAN_HandleTypeDef* _hcan)
{
 8004b70:	b510      	push	{r4, lr}
 8004b72:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterConfTypeDef		CAN_FilterConfigStructure;
	static CanTxMsgTypeDef		Tx1Message;
	static CanRxMsgTypeDef 		Rx1Message;


	CAN_FilterConfigStructure.FilterNumber = 0;
 8004b74:	2300      	movs	r3, #0
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8004b76:	2201      	movs	r2, #1
	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FilterFIFO0;
	CAN_FilterConfigStructure.BankNumber = 14;//can1(0-13)can2(14-27)filter
 8004b78:	240e      	movs	r4, #14
	CAN_FilterConfigStructure.FilterActivation = ENABLE;

	if(HAL_CAN_ConfigFilter(_hcan, &CAN_FilterConfigStructure) != HAL_OK)
 8004b7a:	4669      	mov	r1, sp
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8004b7c:	e9cd 3305 	strd	r3, r3, [sp, #20]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8004b80:	e9cd 3300 	strd	r3, r3, [sp]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8004b84:	e9cd 3302 	strd	r3, r3, [sp, #8]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FilterFIFO0;
 8004b88:	9304      	str	r3, [sp, #16]
	CAN_FilterConfigStructure.BankNumber = 14;//can1(0-13)can2(14-27)filter
 8004b8a:	9409      	str	r4, [sp, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 8004b8c:	e9cd 2207 	strd	r2, r2, [sp, #28]
{
 8004b90:	4604      	mov	r4, r0
	if(HAL_CAN_ConfigFilter(_hcan, &CAN_FilterConfigStructure) != HAL_OK)
 8004b92:	f7fc f9dd 	bl	8000f50 <HAL_CAN_ConfigFilter>
	{
		//err_deadloop(); //show error!
	}


	if(_hcan == &hcan1){
 8004b96:	4b04      	ldr	r3, [pc, #16]	; (8004ba8 <my_can_filter_init_recv_all+0x38>)
 8004b98:	429c      	cmp	r4, r3
 8004b9a:	d103      	bne.n	8004ba4 <my_can_filter_init_recv_all+0x34>
		_hcan->pTxMsg = &Tx1Message;
 8004b9c:	4a03      	ldr	r2, [pc, #12]	; (8004bac <my_can_filter_init_recv_all+0x3c>)
		_hcan->pRxMsg = &Rx1Message;
 8004b9e:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <my_can_filter_init_recv_all+0x40>)
 8004ba0:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
	}


}
 8004ba4:	b00a      	add	sp, #40	; 0x28
 8004ba6:	bd10      	pop	{r4, pc}
 8004ba8:	2000043c 	.word	0x2000043c
 8004bac:	20000294 	.word	0x20000294
 8004bb0:	20000270 	.word	0x20000270

08004bb4 <get_moto_measure>:
  * @Param		
  * @Retval		None
  * @Date     2015/11/24
 *******************************************************************************************/
void get_moto_measure(moto_measure_t *ptr, CAN_HandleTypeDef* hcan)
{
 8004bb4:	b570      	push	{r4, r5, r6, lr}
	ptr->last_total = ptr->total_angle;
	ptr->last_angle = ptr->angle;
	ptr->angle = (uint16_t)(hcan->pRxMsg->Data[0]<<8 | hcan->pRxMsg->Data[1]) ;
 8004bb6:	6b4b      	ldr	r3, [r1, #52]	; 0x34
	ptr->last_total = ptr->total_angle;
 8004bb8:	69c2      	ldr	r2, [r0, #28]
	ptr->last_angle = ptr->angle;
 8004bba:	8981      	ldrh	r1, [r0, #12]
 8004bbc:	81c1      	strh	r1, [r0, #14]
	ptr->last_total = ptr->total_angle;
 8004bbe:	6442      	str	r2, [r0, #68]	; 0x44
	ptr->angle = (uint16_t)(hcan->pRxMsg->Data[0]<<8 | hcan->pRxMsg->Data[1]) ;
 8004bc0:	7d1d      	ldrb	r5, [r3, #20]
 8004bc2:	7d5a      	ldrb	r2, [r3, #21]
	ptr->speed_rpm  = (hcan->pRxMsg->Data[2]<<8 | hcan->pRxMsg->Data[3]);
	ptr->real_current = (hcan->pRxMsg->Data[4]<<8 | hcan->pRxMsg->Data[5])*5.f/16384.f;
 8004bc4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004c50 <get_moto_measure+0x9c>
{
 8004bc8:	4604      	mov	r4, r0
	ptr->angle = (uint16_t)(hcan->pRxMsg->Data[0]<<8 | hcan->pRxMsg->Data[1]) ;
 8004bca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004bce:	6980      	ldr	r0, [r0, #24]
 8004bd0:	81a2      	strh	r2, [r4, #12]
	ptr->speed_rpm  = (hcan->pRxMsg->Data[2]<<8 | hcan->pRxMsg->Data[3]);
 8004bd2:	7d9e      	ldrb	r6, [r3, #22]
 8004bd4:	7ddd      	ldrb	r5, [r3, #23]
 8004bd6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 8004bda:	8025      	strh	r5, [r4, #0]
	ptr->real_current = (hcan->pRxMsg->Data[4]<<8 | hcan->pRxMsg->Data[5])*5.f/16384.f;
 8004bdc:	8b1b      	ldrh	r3, [r3, #24]
 8004bde:	ba5b      	rev16	r3, r3
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bea:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8004bee:	ee67 7aa6 	vmul.f32	s15, s15, s13
	
	
	if(ptr->angle - ptr->last_angle > 4096) {
 8004bf2:	1a51      	subs	r1, r2, r1
	ptr->real_current = (hcan->pRxMsg->Data[4]<<8 | hcan->pRxMsg->Data[5])*5.f/16384.f;
 8004bf4:	ee67 7a87 	vmul.f32	s15, s15, s14
	if(ptr->angle - ptr->last_angle > 4096) {
 8004bf8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
	ptr->real_current = (hcan->pRxMsg->Data[4]<<8 | hcan->pRxMsg->Data[5])*5.f/16384.f;
 8004bfc:	edc4 7a01 	vstr	s15, [r4, #4]
	if(ptr->angle - ptr->last_angle > 4096) {
 8004c00:	dc20      	bgt.n	8004c44 <get_moto_measure+0x90>
		ptr->round_cnt --;
		ptr->ecd_raw_rate = ptr->angle - ptr->last_angle - 8192;
	}
	else if (ptr->angle - ptr->last_angle < -4096) {
 8004c02:	f511 5f80 	cmn.w	r1, #4096	; 0x1000
		ptr->round_cnt ++;
 8004c06:	bfbe      	ittt	lt
 8004c08:	3001      	addlt	r0, #1
		ptr->ecd_raw_rate = ptr->angle - ptr->last_angle + 8192;
 8004c0a:	f501 5100 	addlt.w	r1, r1, #8192	; 0x2000
		ptr->round_cnt ++;
 8004c0e:	61a0      	strlt	r0, [r4, #24]
	} else {
		ptr->ecd_raw_rate = ptr->angle - ptr->last_angle;
 8004c10:	6361      	str	r1, [r4, #52]	; 0x34
	}
	
	ptr->total_angle = ptr->round_cnt * 8192 + ptr->angle - ptr->offset_angle;
 8004c12:	8aa3      	ldrh	r3, [r4, #20]
	
	ptr->angle_360 = ptr->total_angle / ENCODER_ANGLE_RATIO;
 8004c14:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004c54 <get_moto_measure+0xa0>
	
	ptr->last_time = ptr->this_time;
 8004c18:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004c1a:	63e1      	str	r1, [r4, #60]	; 0x3c
	ptr->total_angle = ptr->round_cnt * 8192 + ptr->angle - ptr->offset_angle;
 8004c1c:	eb02 3240 	add.w	r2, r2, r0, lsl #13
 8004c20:	1ad2      	subs	r2, r2, r3
	ptr->angle_360 = ptr->total_angle / ENCODER_ANGLE_RATIO;
 8004c22:	ee07 2a90 	vmov	s15, r2
 8004c26:	eef8 6ae7 	vcvt.f32.s32	s13, s15
	ptr->total_angle = ptr->round_cnt * 8192 + ptr->angle - ptr->offset_angle;
 8004c2a:	61e2      	str	r2, [r4, #28]
	ptr->angle_360 = ptr->total_angle / ENCODER_ANGLE_RATIO;
 8004c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c30:	edc4 7a04 	vstr	s15, [r4, #16]
	ptr->this_time = HAL_GetTick();
 8004c34:	f7fc f974 	bl	8000f20 <HAL_GetTick>
	
	
	//ptr->ecd_speed = (ptr->total_angle - ptr->last_total) / (ptr->this_time - ptr->last_time);
	ptr->ecd_speed = (ptr->total_angle - ptr->last_total);
 8004c38:	69e3      	ldr	r3, [r4, #28]
 8004c3a:	6c62      	ldr	r2, [r4, #68]	; 0x44
	ptr->this_time = HAL_GetTick();
 8004c3c:	6420      	str	r0, [r4, #64]	; 0x40
	ptr->ecd_speed = (ptr->total_angle - ptr->last_total);
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	63a3      	str	r3, [r4, #56]	; 0x38
	
}
 8004c42:	bd70      	pop	{r4, r5, r6, pc}
		ptr->round_cnt --;
 8004c44:	3801      	subs	r0, #1
		ptr->ecd_raw_rate = ptr->angle - ptr->last_angle - 8192;
 8004c46:	f5a1 5100 	sub.w	r1, r1, #8192	; 0x2000
		ptr->round_cnt --;
 8004c4a:	61a0      	str	r0, [r4, #24]
		ptr->ecd_raw_rate = ptr->angle - ptr->last_angle - 8192;
 8004c4c:	6361      	str	r1, [r4, #52]	; 0x34
 8004c4e:	e7e0      	b.n	8004c12 <get_moto_measure+0x5e>
 8004c50:	38800000 	.word	0x38800000
 8004c54:	41b60b61 	.word	0x41b60b61

08004c58 <HAL_CAN_RxCpltCallback>:
{
 8004c58:	b538      	push	{r3, r4, r5, lr}
	if(HAL_GetTick() - FlashTimer>500){
 8004c5a:	4d1f      	ldr	r5, [pc, #124]	; (8004cd8 <HAL_CAN_RxCpltCallback+0x80>)
{
 8004c5c:	4604      	mov	r4, r0
	if(HAL_GetTick() - FlashTimer>500){
 8004c5e:	f7fc f95f 	bl	8000f20 <HAL_GetTick>
 8004c62:	682b      	ldr	r3, [r5, #0]
 8004c64:	1ac0      	subs	r0, r0, r3
 8004c66:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8004c6a:	d82c      	bhi.n	8004cc6 <HAL_CAN_RxCpltCallback+0x6e>
	switch(_hcan->pRxMsg->StdId){
 8004c6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004c74:	189a      	adds	r2, r3, r2
 8004c76:	2a06      	cmp	r2, #6
 8004c78:	d809      	bhi.n	8004c8e <HAL_CAN_RxCpltCallback+0x36>
 8004c7a:	e8df f002 	tbb	[pc, r2]
 8004c7e:	1919      	.short	0x1919
 8004c80:	0f141919 	.word	0x0f141919
 8004c84:	04          	.byte	0x04
 8004c85:	00          	.byte	0x00
			get_moto_measure (&moto_trigger, _hcan);
 8004c86:	4621      	mov	r1, r4
 8004c88:	4814      	ldr	r0, [pc, #80]	; (8004cdc <HAL_CAN_RxCpltCallback+0x84>)
 8004c8a:	f7ff ff93 	bl	8004bb4 <get_moto_measure>
	__HAL_CAN_ENABLE_IT(&hcan1, CAN_IT_FMP0);
 8004c8e:	4b14      	ldr	r3, [pc, #80]	; (8004ce0 <HAL_CAN_RxCpltCallback+0x88>)
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	6953      	ldr	r3, [r2, #20]
 8004c94:	f043 0302 	orr.w	r3, r3, #2
 8004c98:	6153      	str	r3, [r2, #20]
}
 8004c9a:	bd38      	pop	{r3, r4, r5, pc}
			get_moto_measure (&moto_pit, _hcan);
 8004c9c:	4621      	mov	r1, r4
 8004c9e:	4811      	ldr	r0, [pc, #68]	; (8004ce4 <HAL_CAN_RxCpltCallback+0x8c>)
 8004ca0:	f7ff ff88 	bl	8004bb4 <get_moto_measure>
			break;
 8004ca4:	e7f3      	b.n	8004c8e <HAL_CAN_RxCpltCallback+0x36>
			get_moto_measure(&moto_yaw, _hcan);
 8004ca6:	4621      	mov	r1, r4
 8004ca8:	480f      	ldr	r0, [pc, #60]	; (8004ce8 <HAL_CAN_RxCpltCallback+0x90>)
 8004caa:	f7ff ff83 	bl	8004bb4 <get_moto_measure>
			break;
 8004cae:	e7ee      	b.n	8004c8e <HAL_CAN_RxCpltCallback+0x36>
				i = _hcan->pRxMsg->StdId - CAN_CHASSIS1_ID;
 8004cb0:	3b01      	subs	r3, #1
				get_moto_measure(&moto_chassis[i], _hcan);
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	480d      	ldr	r0, [pc, #52]	; (8004cec <HAL_CAN_RxCpltCallback+0x94>)
 8004cb6:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8004cba:	4621      	mov	r1, r4
 8004cbc:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8004cc0:	f7ff ff78 	bl	8004bb4 <get_moto_measure>
			break;
 8004cc4:	e7e3      	b.n	8004c8e <HAL_CAN_RxCpltCallback+0x36>
		HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8004cc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cca:	4809      	ldr	r0, [pc, #36]	; (8004cf0 <HAL_CAN_RxCpltCallback+0x98>)
 8004ccc:	f7fd f906 	bl	8001edc <HAL_GPIO_TogglePin>
		FlashTimer = HAL_GetTick();
 8004cd0:	f7fc f926 	bl	8000f20 <HAL_GetTick>
 8004cd4:	6028      	str	r0, [r5, #0]
 8004cd6:	e7c9      	b.n	8004c6c <HAL_CAN_RxCpltCallback+0x14>
 8004cd8:	20000dc0 	.word	0x20000dc0
 8004cdc:	20000dc4 	.word	0x20000dc4
 8004ce0:	2000043c 	.word	0x2000043c
 8004ce4:	20000e0c 	.word	0x20000e0c
 8004ce8:	20000e54 	.word	0x20000e54
 8004cec:	200002b0 	.word	0x200002b0
 8004cf0:	40021400 	.word	0x40021400

08004cf4 <set_moto_current>:

	p->total_angle += delta;
	p->last_angle = p->angle;
}

void set_moto_current(CAN_HandleTypeDef* hcan, s16 iq1, s16 iq2, s16 iq3, s16 iq4){
 8004cf4:	b4f0      	push	{r4, r5, r6, r7}

	hcan->pTxMsg->StdId = 0x200;
 8004cf6:	6b04      	ldr	r4, [r0, #48]	; 0x30
void set_moto_current(CAN_HandleTypeDef* hcan, s16 iq1, s16 iq2, s16 iq3, s16 iq4){
 8004cf8:	f9bd 5010 	ldrsh.w	r5, [sp, #16]
	hcan->pTxMsg->IDE = CAN_ID_STD;
	hcan->pTxMsg->RTR = CAN_RTR_DATA;
	hcan->pTxMsg->DLC = 0x08;
	hcan->pTxMsg->Data[0] = (iq1 >> 8);
	hcan->pTxMsg->Data[1] = iq1;
 8004cfc:	7561      	strb	r1, [r4, #21]
	hcan->pTxMsg->Data[0] = (iq1 >> 8);
 8004cfe:	120e      	asrs	r6, r1, #8
	hcan->pTxMsg->DLC = 0x08;
 8004d00:	2108      	movs	r1, #8
	hcan->pTxMsg->Data[2] = (iq2 >> 8);
	hcan->pTxMsg->Data[3] = iq2;
	hcan->pTxMsg->Data[4] = iq3 >> 8;
 8004d02:	121f      	asrs	r7, r3, #8
	hcan->pTxMsg->Data[2] = (iq2 >> 8);
 8004d04:	ea4f 2c22 	mov.w	ip, r2, asr #8
	hcan->pTxMsg->Data[3] = iq2;
 8004d08:	75e2      	strb	r2, [r4, #23]
	hcan->pTxMsg->Data[5] = iq3;
	hcan->pTxMsg->Data[6] = iq4 >> 8;
 8004d0a:	fa45 f201 	asr.w	r2, r5, r1
	hcan->pTxMsg->Data[0] = (iq1 >> 8);
 8004d0e:	7526      	strb	r6, [r4, #20]
	hcan->pTxMsg->Data[5] = iq3;
 8004d10:	7663      	strb	r3, [r4, #25]
	hcan->pTxMsg->StdId = 0x200;
 8004d12:	f44f 7600 	mov.w	r6, #512	; 0x200
	hcan->pTxMsg->Data[2] = (iq2 >> 8);
 8004d16:	f884 c016 	strb.w	ip, [r4, #22]
	hcan->pTxMsg->Data[4] = iq3 >> 8;
 8004d1a:	7627      	strb	r7, [r4, #24]
	hcan->pTxMsg->IDE = CAN_ID_STD;
 8004d1c:	2300      	movs	r3, #0
	hcan->pTxMsg->Data[7] = iq4;
 8004d1e:	76e5      	strb	r5, [r4, #27]
	hcan->pTxMsg->Data[6] = iq4 >> 8;
 8004d20:	76a2      	strb	r2, [r4, #26]
	hcan->pTxMsg->DLC = 0x08;
 8004d22:	6121      	str	r1, [r4, #16]
	hcan->pTxMsg->StdId = 0x200;
 8004d24:	6026      	str	r6, [r4, #0]
	hcan->pTxMsg->RTR = CAN_RTR_DATA;
 8004d26:	e9c4 3302 	strd	r3, r3, [r4, #8]
	
	HAL_CAN_Transmit(hcan, 100);
 8004d2a:	2164      	movs	r1, #100	; 0x64
}	
 8004d2c:	bcf0      	pop	{r4, r5, r6, r7}
	HAL_CAN_Transmit(hcan, 100);
 8004d2e:	f7fc ba25 	b.w	800117c <HAL_CAN_Transmit>
 8004d32:	bf00      	nop

08004d34 <send_gimbal_cur>:

void send_gimbal_cur(CAN_HandleTypeDef * hcan, int16_t yaw_iq, int16_t pit_iq, int16_t trigger_iq)
{
 8004d34:	b4f0      	push	{r4, r5, r6, r7}
  hcan->pTxMsg->StdId   = 0x1ff;
 8004d36:	6b04      	ldr	r4, [r0, #48]	; 0x30
  hcan->pTxMsg->IDE     = CAN_ID_STD;
  hcan->pTxMsg->RTR     = CAN_RTR_DATA;
  hcan->pTxMsg->DLC     = 8;
  hcan->pTxMsg->Data[0] = yaw_iq >> 8;
 8004d38:	120d      	asrs	r5, r1, #8
  hcan->pTxMsg->Data[1] = yaw_iq;
  hcan->pTxMsg->Data[2] = pit_iq >> 8;
 8004d3a:	1217      	asrs	r7, r2, #8
  hcan->pTxMsg->Data[3] = pit_iq;
  hcan->pTxMsg->Data[4] = trigger_iq >> 8;
 8004d3c:	121e      	asrs	r6, r3, #8
  hcan->pTxMsg->Data[3] = pit_iq;
 8004d3e:	75e2      	strb	r2, [r4, #23]
  hcan->pTxMsg->IDE     = CAN_ID_STD;
 8004d40:	2200      	movs	r2, #0
  hcan->pTxMsg->Data[0] = yaw_iq >> 8;
 8004d42:	7525      	strb	r5, [r4, #20]
  hcan->pTxMsg->Data[1] = yaw_iq;
 8004d44:	7561      	strb	r1, [r4, #21]
  hcan->pTxMsg->StdId   = 0x1ff;
 8004d46:	f240 15ff 	movw	r5, #511	; 0x1ff
  hcan->pTxMsg->DLC     = 8;
 8004d4a:	2108      	movs	r1, #8
  hcan->pTxMsg->Data[2] = pit_iq >> 8;
 8004d4c:	75a7      	strb	r7, [r4, #22]
  hcan->pTxMsg->Data[5] = trigger_iq;
 8004d4e:	7663      	strb	r3, [r4, #25]
  hcan->pTxMsg->Data[4] = trigger_iq >> 8;
 8004d50:	7626      	strb	r6, [r4, #24]
  hcan->pTxMsg->Data[6] = 0;
 8004d52:	8362      	strh	r2, [r4, #26]
  hcan->pTxMsg->DLC     = 8;
 8004d54:	6121      	str	r1, [r4, #16]
  hcan->pTxMsg->StdId   = 0x1ff;
 8004d56:	6025      	str	r5, [r4, #0]
  hcan->pTxMsg->RTR     = CAN_RTR_DATA;
 8004d58:	e9c4 2202 	strd	r2, r2, [r4, #8]
  hcan->pTxMsg->Data[7] = 0;
  HAL_CAN_Transmit(hcan, 100);
 8004d5c:	2164      	movs	r1, #100	; 0x64
}
 8004d5e:	bcf0      	pop	{r4, r5, r6, r7}
  HAL_CAN_Transmit(hcan, 100);
 8004d60:	f7fc ba0c 	b.w	800117c <HAL_CAN_Transmit>

08004d64 <mpu_write_byte>:
  *                 mpu_set_gyro_fsr(),             
  *                 mpu_set_accel_fsr(), 
  *                 mpu_device_init() function
  */
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 8004d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    MPU_NSS_LOW;
 8004d68:	4e16      	ldr	r6, [pc, #88]	; (8004dc4 <mpu_write_byte+0x60>)
    tx = reg & 0x7F;
 8004d6a:	4c17      	ldr	r4, [pc, #92]	; (8004dc8 <mpu_write_byte+0x64>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004d6c:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8004dd0 <mpu_write_byte+0x6c>
 8004d70:	4f16      	ldr	r7, [pc, #88]	; (8004dcc <mpu_write_byte+0x68>)
{
 8004d72:	b082      	sub	sp, #8
 8004d74:	468a      	mov	sl, r1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004d76:	f04f 0937 	mov.w	r9, #55	; 0x37
{
 8004d7a:	4605      	mov	r5, r0
    MPU_NSS_LOW;
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	4630      	mov	r0, r6
 8004d80:	2140      	movs	r1, #64	; 0x40
 8004d82:	f7fd f8a7 	bl	8001ed4 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8004d86:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004d8a:	4621      	mov	r1, r4
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	4638      	mov	r0, r7
 8004d90:	f8cd 9000 	str.w	r9, [sp]
 8004d94:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 8004d96:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004d98:	f7fd fc9a 	bl	80026d0 <HAL_SPI_TransmitReceive>
    tx = data;
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004d9c:	4642      	mov	r2, r8
 8004d9e:	4621      	mov	r1, r4
 8004da0:	2301      	movs	r3, #1
 8004da2:	f8cd 9000 	str.w	r9, [sp]
 8004da6:	4638      	mov	r0, r7
    tx = data;
 8004da8:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004dac:	f7fd fc90 	bl	80026d0 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004db0:	4630      	mov	r0, r6
 8004db2:	2201      	movs	r2, #1
 8004db4:	2140      	movs	r1, #64	; 0x40
 8004db6:	f7fd f88d 	bl	8001ed4 <HAL_GPIO_WritePin>
    return 0;
}
 8004dba:	2000      	movs	r0, #0
 8004dbc:	b002      	add	sp, #8
 8004dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dc2:	bf00      	nop
 8004dc4:	40021400 	.word	0x40021400
 8004dc8:	20000411 	.word	0x20000411
 8004dcc:	20000ee8 	.word	0x20000ee8
 8004dd0:	20000410 	.word	0x20000410

08004dd4 <ist_reg_write_by_mpu>:
  *         data: data to be written
	* @retval   
  * @usage  call in ist8310_init() function
	*/
static void ist_reg_write_by_mpu(uint8_t addr, uint8_t data)
{
 8004dd4:	b538      	push	{r3, r4, r5, lr}
 8004dd6:	4605      	mov	r5, r0
 8004dd8:	460c      	mov	r4, r1
    /* turn off slave 1 at first */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 8004dda:	202a      	movs	r0, #42	; 0x2a
 8004ddc:	2100      	movs	r1, #0
 8004dde:	f7ff ffc1 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8004de2:	2002      	movs	r0, #2
 8004de4:	f7fc f8a2 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, addr);
 8004de8:	4629      	mov	r1, r5
 8004dea:	2029      	movs	r0, #41	; 0x29
 8004dec:	f7ff ffba 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8004df0:	2002      	movs	r0, #2
 8004df2:	f7fc f89b 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, data);
 8004df6:	4621      	mov	r1, r4
 8004df8:	2064      	movs	r0, #100	; 0x64
 8004dfa:	f7ff ffb3 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8004dfe:	2002      	movs	r0, #2
 8004e00:	f7fc f894 	bl	8000f2c <HAL_Delay>
    /* turn on slave 1 with one byte transmitting */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 8004e04:	2181      	movs	r1, #129	; 0x81
 8004e06:	202a      	movs	r0, #42	; 0x2a
 8004e08:	f7ff ffac 	bl	8004d64 <mpu_write_byte>
    /* wait longer to ensure the data is transmitted from slave 1 */
    MPU_DELAY(10);
 8004e0c:	200a      	movs	r0, #10
}
 8004e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    MPU_DELAY(10);
 8004e12:	f7fc b88b 	b.w	8000f2c <HAL_Delay>
 8004e16:	bf00      	nop

08004e18 <mpu_read_byte>:
{
 8004e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    MPU_NSS_LOW;
 8004e1c:	4f14      	ldr	r7, [pc, #80]	; (8004e70 <mpu_read_byte+0x58>)
    tx = reg | 0x80;
 8004e1e:	4d15      	ldr	r5, [pc, #84]	; (8004e74 <mpu_read_byte+0x5c>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004e20:	4c15      	ldr	r4, [pc, #84]	; (8004e78 <mpu_read_byte+0x60>)
 8004e22:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8004e7c <mpu_read_byte+0x64>
{
 8004e26:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004e28:	f04f 0937 	mov.w	r9, #55	; 0x37
{
 8004e2c:	4606      	mov	r6, r0
    MPU_NSS_LOW;
 8004e2e:	2200      	movs	r2, #0
 8004e30:	4638      	mov	r0, r7
 8004e32:	2140      	movs	r1, #64	; 0x40
 8004e34:	f7fd f84e 	bl	8001ed4 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8004e38:	f066 067f 	orn	r6, r6, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004e3c:	4629      	mov	r1, r5
 8004e3e:	4622      	mov	r2, r4
 8004e40:	4640      	mov	r0, r8
 8004e42:	f8cd 9000 	str.w	r9, [sp]
 8004e46:	2301      	movs	r3, #1
    tx = reg | 0x80;
 8004e48:	702e      	strb	r6, [r5, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004e4a:	f7fd fc41 	bl	80026d0 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004e4e:	4629      	mov	r1, r5
 8004e50:	4622      	mov	r2, r4
 8004e52:	2301      	movs	r3, #1
 8004e54:	f8cd 9000 	str.w	r9, [sp]
 8004e58:	4640      	mov	r0, r8
 8004e5a:	f7fd fc39 	bl	80026d0 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004e5e:	4638      	mov	r0, r7
 8004e60:	2201      	movs	r2, #1
 8004e62:	2140      	movs	r1, #64	; 0x40
 8004e64:	f7fd f836 	bl	8001ed4 <HAL_GPIO_WritePin>
}
 8004e68:	7820      	ldrb	r0, [r4, #0]
 8004e6a:	b003      	add	sp, #12
 8004e6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e70:	40021400 	.word	0x40021400
 8004e74:	20000411 	.word	0x20000411
 8004e78:	20000410 	.word	0x20000410
 8004e7c:	20000ee8 	.word	0x20000ee8

08004e80 <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 8004e80:	b510      	push	{r4, lr}
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
 8004e82:	4601      	mov	r1, r0
 8004e84:	2032      	movs	r0, #50	; 0x32
 8004e86:	f7ff ff6d 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004e8a:	200a      	movs	r0, #10
 8004e8c:	f7fc f84e 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
 8004e90:	2180      	movs	r1, #128	; 0x80
 8004e92:	2034      	movs	r0, #52	; 0x34
 8004e94:	f7ff ff66 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004e98:	200a      	movs	r0, #10
 8004e9a:	f7fc f847 	bl	8000f2c <HAL_Delay>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
 8004e9e:	2035      	movs	r0, #53	; 0x35
 8004ea0:	f7ff ffba 	bl	8004e18 <mpu_read_byte>
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 8004ea4:	2100      	movs	r1, #0
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
 8004ea6:	4604      	mov	r4, r0
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 8004ea8:	2034      	movs	r0, #52	; 0x34
 8004eaa:	f7ff ff5b 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004eae:	200a      	movs	r0, #10
 8004eb0:	f7fc f83c 	bl	8000f2c <HAL_Delay>
    return retval;
}
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	bd10      	pop	{r4, pc}

08004eb8 <mpu_read_bytes>:
{
 8004eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    MPU_NSS_LOW;
 8004ebc:	4d15      	ldr	r5, [pc, #84]	; (8004f14 <mpu_read_bytes+0x5c>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004ebe:	4e16      	ldr	r6, [pc, #88]	; (8004f18 <mpu_read_bytes+0x60>)
    tx_buff[0] = tx;
 8004ec0:	4f16      	ldr	r7, [pc, #88]	; (8004f1c <mpu_read_bytes+0x64>)
{
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	4689      	mov	r9, r1
 8004ec6:	4692      	mov	sl, r2
 8004ec8:	4604      	mov	r4, r0
    MPU_NSS_LOW;
 8004eca:	2200      	movs	r2, #0
 8004ecc:	4628      	mov	r0, r5
 8004ece:	2140      	movs	r1, #64	; 0x40
 8004ed0:	f7fd f800 	bl	8001ed4 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 8004ed4:	4b12      	ldr	r3, [pc, #72]	; (8004f20 <mpu_read_bytes+0x68>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004ed6:	4a13      	ldr	r2, [pc, #76]	; (8004f24 <mpu_read_bytes+0x6c>)
 8004ed8:	f04f 0837 	mov.w	r8, #55	; 0x37
    tx         = regAddr | 0x80;
 8004edc:	f044 0480 	orr.w	r4, r4, #128	; 0x80
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004ee0:	f8cd 8000 	str.w	r8, [sp]
 8004ee4:	4619      	mov	r1, r3
    tx         = regAddr | 0x80;
 8004ee6:	701c      	strb	r4, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004ee8:	4630      	mov	r0, r6
 8004eea:	2301      	movs	r3, #1
    tx_buff[0] = tx;
 8004eec:	703c      	strb	r4, [r7, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004eee:	f7fd fbef 	bl	80026d0 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8004ef2:	4653      	mov	r3, sl
 8004ef4:	464a      	mov	r2, r9
 8004ef6:	4639      	mov	r1, r7
 8004ef8:	f8cd 8000 	str.w	r8, [sp]
 8004efc:	4630      	mov	r0, r6
 8004efe:	f7fd fbe7 	bl	80026d0 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004f02:	4628      	mov	r0, r5
 8004f04:	2201      	movs	r2, #1
 8004f06:	2140      	movs	r1, #64	; 0x40
 8004f08:	f7fc ffe4 	bl	8001ed4 <HAL_GPIO_WritePin>
}
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	b002      	add	sp, #8
 8004f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f14:	40021400 	.word	0x40021400
 8004f18:	20000ee8 	.word	0x20000ee8
 8004f1c:	20000030 	.word	0x20000030
 8004f20:	20000411 	.word	0x20000411
 8004f24:	20000410 	.word	0x20000410

08004f28 <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 8004f28:	b510      	push	{r4, lr}
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
 8004f2a:	2130      	movs	r1, #48	; 0x30
 8004f2c:	206a      	movs	r0, #106	; 0x6a
 8004f2e:	f7ff ff19 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004f32:	200a      	movs	r0, #10
 8004f34:	f7fb fffa 	bl	8000f2c <HAL_Delay>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
 8004f38:	210d      	movs	r1, #13
 8004f3a:	2024      	movs	r0, #36	; 0x24
 8004f3c:	f7ff ff12 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004f40:	200a      	movs	r0, #10
 8004f42:	f7fb fff3 	bl	8000f2c <HAL_Delay>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
 8004f46:	210e      	movs	r1, #14
 8004f48:	2028      	movs	r0, #40	; 0x28
 8004f4a:	f7ff ff0b 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004f4e:	200a      	movs	r0, #10
 8004f50:	f7fb ffec 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
 8004f54:	218e      	movs	r1, #142	; 0x8e
 8004f56:	2031      	movs	r0, #49	; 0x31
 8004f58:	f7ff ff04 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8004f5c:	200a      	movs	r0, #10
 8004f5e:	f7fb ffe5 	bl	8000f2c <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
 8004f62:	2101      	movs	r1, #1
 8004f64:	200b      	movs	r0, #11
 8004f66:	f7ff ff35 	bl	8004dd4 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 8004f6a:	200a      	movs	r0, #10
 8004f6c:	f7fb ffde 	bl	8000f2c <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 8004f70:	2000      	movs	r0, #0
 8004f72:	f7ff ff85 	bl	8004e80 <ist_reg_read_by_mpu>
 8004f76:	2810      	cmp	r0, #16
 8004f78:	d002      	beq.n	8004f80 <ist8310_init+0x58>
        return 1;
 8004f7a:	2401      	movs	r4, #1

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
    MPU_DELAY(100);
    return 0;
}
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	bd10      	pop	{r4, pc}
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01); 
 8004f80:	2101      	movs	r1, #1
 8004f82:	200b      	movs	r0, #11
 8004f84:	f7ff ff26 	bl	8004dd4 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 8004f88:	200a      	movs	r0, #10
 8004f8a:	f7fb ffcf 	bl	8000f2c <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_R_CONFA, 0x00); 
 8004f8e:	2100      	movs	r1, #0
 8004f90:	200a      	movs	r0, #10
 8004f92:	f7ff ff1f 	bl	8004dd4 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 8004f96:	200a      	movs	r0, #10
 8004f98:	f7ff ff72 	bl	8004e80 <ist_reg_read_by_mpu>
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	b9c8      	cbnz	r0, 8004fd4 <ist8310_init+0xac>
    MPU_DELAY(10);
 8004fa0:	200a      	movs	r0, #10
 8004fa2:	f7fb ffc3 	bl	8000f2c <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x00);
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	200b      	movs	r0, #11
 8004faa:	f7ff ff13 	bl	8004dd4 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 8004fae:	200b      	movs	r0, #11
 8004fb0:	f7ff ff66 	bl	8004e80 <ist_reg_read_by_mpu>
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	b980      	cbnz	r0, 8004fda <ist8310_init+0xb2>
    MPU_DELAY(10);
 8004fb8:	200a      	movs	r0, #10
 8004fba:	f7fb ffb7 	bl	8000f2c <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 8004fbe:	2124      	movs	r1, #36	; 0x24
 8004fc0:	2041      	movs	r0, #65	; 0x41
 8004fc2:	f7ff ff07 	bl	8004dd4 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 8004fc6:	2041      	movs	r0, #65	; 0x41
 8004fc8:	f7ff ff5a 	bl	8004e80 <ist_reg_read_by_mpu>
 8004fcc:	2824      	cmp	r0, #36	; 0x24
 8004fce:	d006      	beq.n	8004fde <ist8310_init+0xb6>
        return 4;
 8004fd0:	2404      	movs	r4, #4
 8004fd2:	e7d3      	b.n	8004f7c <ist8310_init+0x54>
        return 2;
 8004fd4:	2402      	movs	r4, #2
}
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	bd10      	pop	{r4, pc}
        return 3;
 8004fda:	2403      	movs	r4, #3
 8004fdc:	e7ce      	b.n	8004f7c <ist8310_init+0x54>
    MPU_DELAY(10);
 8004fde:	200a      	movs	r0, #10
 8004fe0:	f7fb ffa4 	bl	8000f2c <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 8004fe4:	21c0      	movs	r1, #192	; 0xc0
 8004fe6:	2042      	movs	r0, #66	; 0x42
 8004fe8:	f7ff fef4 	bl	8004dd4 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 8004fec:	2042      	movs	r0, #66	; 0x42
 8004fee:	f7ff ff47 	bl	8004e80 <ist_reg_read_by_mpu>
 8004ff2:	28c0      	cmp	r0, #192	; 0xc0
 8004ff4:	d001      	beq.n	8004ffa <ist8310_init+0xd2>
        return 5;
 8004ff6:	2405      	movs	r4, #5
 8004ff8:	e7c0      	b.n	8004f7c <ist8310_init+0x54>
    MPU_DELAY(10);
 8004ffa:	200a      	movs	r0, #10
 8004ffc:	f7fb ff96 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 8005000:	4621      	mov	r1, r4
 8005002:	202a      	movs	r0, #42	; 0x2a
 8005004:	f7ff feae 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8005008:	200a      	movs	r0, #10
 800500a:	f7fb ff8f 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 800500e:	4621      	mov	r1, r4
 8005010:	2034      	movs	r0, #52	; 0x34
 8005012:	f7ff fea7 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(10);
 8005016:	200a      	movs	r0, #10
 8005018:	f7fb ff88 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, device_address);
 800501c:	210e      	movs	r1, #14
 800501e:	2028      	movs	r0, #40	; 0x28
 8005020:	f7ff fea0 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8005024:	2002      	movs	r0, #2
 8005026:	f7fb ff81 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, IST8310_R_CONFA);
 800502a:	210a      	movs	r1, #10
 800502c:	2029      	movs	r0, #41	; 0x29
 800502e:	f7ff fe99 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8005032:	2002      	movs	r0, #2
 8005034:	f7fb ff7a 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, IST8310_ODR_MODE);
 8005038:	2101      	movs	r1, #1
 800503a:	2064      	movs	r0, #100	; 0x64
 800503c:	f7ff fe92 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8005040:	2002      	movs	r0, #2
 8005042:	f7fb ff73 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_ADDR, 0x80 | device_address);
 8005046:	218e      	movs	r1, #142	; 0x8e
 8005048:	2025      	movs	r0, #37	; 0x25
 800504a:	f7ff fe8b 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 800504e:	2002      	movs	r0, #2
 8005050:	f7fb ff6c 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_REG, reg_base_addr);
 8005054:	2103      	movs	r1, #3
 8005056:	2026      	movs	r0, #38	; 0x26
 8005058:	f7ff fe84 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 800505c:	2002      	movs	r0, #2
 800505e:	f7fb ff65 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x03);
 8005062:	2103      	movs	r1, #3
 8005064:	2034      	movs	r0, #52	; 0x34
 8005066:	f7ff fe7d 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 800506a:	2002      	movs	r0, #2
 800506c:	f7fb ff5e 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_MST_DELAY_CTRL, 0x01 | 0x02);
 8005070:	2103      	movs	r1, #3
 8005072:	2067      	movs	r0, #103	; 0x67
 8005074:	f7ff fe76 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8005078:	2002      	movs	r0, #2
 800507a:	f7fb ff57 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 800507e:	2181      	movs	r1, #129	; 0x81
 8005080:	202a      	movs	r0, #42	; 0x2a
 8005082:	f7ff fe6f 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(6); 
 8005086:	2006      	movs	r0, #6
 8005088:	f7fb ff50 	bl	8000f2c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_CTRL, 0x80 | data_num);
 800508c:	2186      	movs	r1, #134	; 0x86
 800508e:	2027      	movs	r0, #39	; 0x27
 8005090:	f7ff fe68 	bl	8004d64 <mpu_write_byte>
    MPU_DELAY(2);
 8005094:	2002      	movs	r0, #2
 8005096:	f7fb ff49 	bl	8000f2c <HAL_Delay>
    MPU_DELAY(100);
 800509a:	2064      	movs	r0, #100	; 0x64
 800509c:	f7fb ff46 	bl	8000f2c <HAL_Delay>
 80050a0:	e76c      	b.n	8004f7c <ist8310_init+0x54>
 80050a2:	bf00      	nop

080050a4 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 80050a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a8:	b083      	sub	sp, #12
 80050aa:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80050ae:	4d39      	ldr	r5, [pc, #228]	; (8005194 <mpu_offset_call+0xf0>)
 80050b0:	4c39      	ldr	r4, [pc, #228]	; (8005198 <mpu_offset_call+0xf4>)
 80050b2:	9301      	str	r3, [sp, #4]
	int i;
	for (i=0; i<300;i++)
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 80050b4:	220e      	movs	r2, #14
 80050b6:	4937      	ldr	r1, [pc, #220]	; (8005194 <mpu_offset_call+0xf0>)
 80050b8:	203b      	movs	r0, #59	; 0x3b
 80050ba:	f7ff fefd 	bl	8004eb8 <mpu_read_bytes>

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80050be:	f895 b000 	ldrb.w	fp, [r5]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80050c2:	78af      	ldrb	r7, [r5, #2]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80050c4:	7928      	ldrb	r0, [r5, #4]
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80050c6:	f895 a008 	ldrb.w	sl, [r5, #8]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80050ca:	f895 900a 	ldrb.w	r9, [r5, #10]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80050ce:	f895 800c 	ldrb.w	r8, [r5, #12]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80050d2:	786e      	ldrb	r6, [r5, #1]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80050d4:	f895 e003 	ldrb.w	lr, [r5, #3]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80050d8:	f895 c005 	ldrb.w	ip, [r5, #5]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80050dc:	7a69      	ldrb	r1, [r5, #9]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80050de:	7aea      	ldrb	r2, [r5, #11]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80050e0:	7b6b      	ldrb	r3, [r5, #13]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80050e2:	ea4e 2e07 	orr.w	lr, lr, r7, lsl #8
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80050e6:	ea46 260b 	orr.w	r6, r6, fp, lsl #8
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80050ea:	8ae7      	ldrh	r7, [r4, #22]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80050ec:	f8b4 b014 	ldrh.w	fp, [r4, #20]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80050f0:	ea4c 2c00 	orr.w	ip, ip, r0, lsl #8
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80050f4:	ea41 210a 	orr.w	r1, r1, sl, lsl #8
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80050f8:	8b20      	ldrh	r0, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80050fa:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80050fe:	ea42 2209 	orr.w	r2, r2, r9, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8005102:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8005106:	f8b4 901c 	ldrh.w	r9, [r4, #28]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800510a:	f8b4 801e 	ldrh.w	r8, [r4, #30]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 800510e:	4484      	add	ip, r0
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8005110:	4443      	add	r3, r8
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8005112:	4477      	add	r7, lr
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8005114:	4451      	add	r1, sl
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8005116:	444a      	add	r2, r9
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8005118:	445e      	add	r6, fp

		MPU_DELAY(5);
 800511a:	2005      	movs	r0, #5
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800511c:	83e3      	strh	r3, [r4, #30]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800511e:	82a6      	strh	r6, [r4, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8005120:	82e7      	strh	r7, [r4, #22]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8005122:	f8a4 c018 	strh.w	ip, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8005126:	8361      	strh	r1, [r4, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8005128:	83a2      	strh	r2, [r4, #28]
		MPU_DELAY(5);
 800512a:	f7fb feff 	bl	8000f2c <HAL_Delay>
	for (i=0; i<300;i++)
 800512e:	9b01      	ldr	r3, [sp, #4]
 8005130:	3b01      	subs	r3, #1
 8005132:	9301      	str	r3, [sp, #4]
 8005134:	d1be      	bne.n	80050b4 <mpu_offset_call+0x10>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 300;
 8005136:	4b19      	ldr	r3, [pc, #100]	; (800519c <mpu_offset_call+0xf8>)
 8005138:	f9b4 6014 	ldrsh.w	r6, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
	mpu_data.az_offset=mpu_data.az_offset / 300;
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
	mpu_data.gy_offset=mpu_data.gx_offset / 300;
 800513c:	9f01      	ldr	r7, [sp, #4]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
 800513e:	f9b4 5016 	ldrsh.w	r5, [r4, #22]
	mpu_data.gy_offset=mpu_data.gx_offset / 300;
 8005142:	83a7      	strh	r7, [r4, #28]
	mpu_data.ax_offset=mpu_data.ax_offset / 300;
 8005144:	fb83 c706 	smull	ip, r7, r3, r6
 8005148:	17f6      	asrs	r6, r6, #31
 800514a:	ebc6 1667 	rsb	r6, r6, r7, asr #5
	mpu_data.az_offset=mpu_data.az_offset / 300;
 800514e:	f9b4 0018 	ldrsh.w	r0, [r4, #24]
	mpu_data.ax_offset=mpu_data.ax_offset / 300;
 8005152:	82a6      	strh	r6, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
 8005154:	fb83 7605 	smull	r7, r6, r3, r5
 8005158:	17ed      	asrs	r5, r5, #31
 800515a:	ebc5 1566 	rsb	r5, r5, r6, asr #5
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 800515e:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 8005162:	f9b4 201e 	ldrsh.w	r2, [r4, #30]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
 8005166:	82e5      	strh	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 300;
 8005168:	fb83 6500 	smull	r6, r5, r3, r0
 800516c:	17c0      	asrs	r0, r0, #31
 800516e:	ebc0 1065 	rsb	r0, r0, r5, asr #5
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 8005172:	fb83 6501 	smull	r6, r5, r3, r1
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 8005176:	fb83 6302 	smull	r6, r3, r3, r2
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 800517a:	17c9      	asrs	r1, r1, #31
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 800517c:	17d2      	asrs	r2, r2, #31
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 800517e:	ebc1 1165 	rsb	r1, r1, r5, asr #5
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 8005182:	ebc2 1363 	rsb	r3, r2, r3, asr #5
	mpu_data.az_offset=mpu_data.az_offset / 300;
 8005186:	8320      	strh	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 8005188:	8361      	strh	r1, [r4, #26]
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 800518a:	83e3      	strh	r3, [r4, #30]
}
 800518c:	b003      	add	sp, #12
 800518e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005192:	bf00      	nop
 8005194:	20000ed0 	.word	0x20000ed0
 8005198:	20000eb0 	.word	0x20000eb0
 800519c:	1b4e81b5 	.word	0x1b4e81b5

080051a0 <mpu_device_init>:
{
 80051a0:	b570      	push	{r4, r5, r6, lr}
	MPU_DELAY(100);
 80051a2:	2064      	movs	r0, #100	; 0x64
{
 80051a4:	b086      	sub	sp, #24
	MPU_DELAY(100);
 80051a6:	f7fb fec1 	bl	8000f2c <HAL_Delay>
	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 80051aa:	2075      	movs	r0, #117	; 0x75
 80051ac:	f7ff fe34 	bl	8004e18 <mpu_read_byte>
 80051b0:	4b1e      	ldr	r3, [pc, #120]	; (800522c <mpu_device_init+0x8c>)
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80051b2:	4e1f      	ldr	r6, [pc, #124]	; (8005230 <mpu_device_init+0x90>)
	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 80051b4:	7018      	strb	r0, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80051b6:	2300      	movs	r3, #0
 80051b8:	9302      	str	r3, [sp, #8]
 80051ba:	256c      	movs	r5, #108	; 0x6c
 80051bc:	f240 441a 	movw	r4, #1050	; 0x41a
 80051c0:	f641 001b 	movw	r0, #6171	; 0x181b
 80051c4:	f241 011c 	movw	r1, #4124	; 0x101c
 80051c8:	9305      	str	r3, [sp, #20]
 80051ca:	f240 221d 	movw	r2, #541	; 0x21d
 80051ce:	f242 036a 	movw	r3, #8298	; 0x206a
 80051d2:	f88d 5008 	strb.w	r5, [sp, #8]
 80051d6:	f8ad 400a 	strh.w	r4, [sp, #10]
 80051da:	f8ad 000c 	strh.w	r0, [sp, #12]
 80051de:	f8ad 100e 	strh.w	r1, [sp, #14]
 80051e2:	9601      	str	r6, [sp, #4]
 80051e4:	f8ad 2010 	strh.w	r2, [sp, #16]
 80051e8:	f8ad 3012 	strh.w	r3, [sp, #18]
 80051ec:	ac01      	add	r4, sp, #4
 80051ee:	f10d 0516 	add.w	r5, sp, #22
 80051f2:	2180      	movs	r1, #128	; 0x80
 80051f4:	206b      	movs	r0, #107	; 0x6b
 80051f6:	e002      	b.n	80051fe <mpu_device_init+0x5e>
 80051f8:	78a0      	ldrb	r0, [r4, #2]
 80051fa:	78e1      	ldrb	r1, [r4, #3]
 80051fc:	3402      	adds	r4, #2
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 80051fe:	f7ff fdb1 	bl	8004d64 <mpu_write_byte>
		MPU_DELAY(1);
 8005202:	2001      	movs	r0, #1
 8005204:	f7fb fe92 	bl	8000f2c <HAL_Delay>
	for (i = 0; i < 10; i++)
 8005208:	42ac      	cmp	r4, r5
 800520a:	d1f5      	bne.n	80051f8 <mpu_device_init+0x58>
  return mpu_write_byte(MPU6500_GYRO_CONFIG, fsr << 3);
 800520c:	2118      	movs	r1, #24
 800520e:	201b      	movs	r0, #27
 8005210:	f7ff fda8 	bl	8004d64 <mpu_write_byte>
  return mpu_write_byte(MPU6500_ACCEL_CONFIG, fsr << 3); 
 8005214:	2110      	movs	r1, #16
 8005216:	201c      	movs	r0, #28
 8005218:	f7ff fda4 	bl	8004d64 <mpu_write_byte>
	ist8310_init();
 800521c:	f7ff fe84 	bl	8004f28 <ist8310_init>
	mpu_offset_call();
 8005220:	f7ff ff40 	bl	80050a4 <mpu_offset_call>
}
 8005224:	2000      	movs	r0, #0
 8005226:	b006      	add	sp, #24
 8005228:	bd70      	pop	{r4, r5, r6, pc}
 800522a:	bf00      	nop
 800522c:	20000ea6 	.word	0x20000ea6
 8005230:	036b806b 	.word	0x036b806b

08005234 <init_quaternion>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void init_quaternion(void)
{
 8005234:	b538      	push	{r3, r4, r5, lr}
	int16_t hx, hy;//hz;
	
	hx = imu.mx;
 8005236:	4b50      	ldr	r3, [pc, #320]	; (8005378 <init_quaternion+0x144>)
 8005238:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
	hy = imu.my;
 800523c:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
	//hz = imu.mz;
	
	#ifdef BOARD_DOWN
	if (hx < 0 && hy < 0) 
 8005240:	2a00      	cmp	r2, #0
 8005242:	db1c      	blt.n	800527e <init_quaternion+0x4a>
			q2 = -0.83;
			q3 = -0.0023;
		}
		
	}
	else if (hx > 0 && hy > 0)
 8005244:	d01a      	beq.n	800527c <init_quaternion+0x48>
 8005246:	2800      	cmp	r0, #0
 8005248:	dd36      	ble.n	80052b8 <init_quaternion+0x84>
	{
		if (fabs(hx / hy) >= 1)
 800524a:	fb92 f0f0 	sdiv	r0, r2, r0
 800524e:	f7fb f929 	bl	80004a4 <__aeabi_i2d>
 8005252:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005256:	4619      	mov	r1, r3
 8005258:	2200      	movs	r2, #0
 800525a:	4b48      	ldr	r3, [pc, #288]	; (800537c <init_quaternion+0x148>)
 800525c:	f7fb fc12 	bl	8000a84 <__aeabi_dcmpge>
 8005260:	2800      	cmp	r0, #0
 8005262:	d044      	beq.n	80052ee <init_quaternion+0xba>
		{
			q0 = 0.0012;
 8005264:	4b46      	ldr	r3, [pc, #280]	; (8005380 <init_quaternion+0x14c>)
 8005266:	4a47      	ldr	r2, [pc, #284]	; (8005384 <init_quaternion+0x150>)
 8005268:	601a      	str	r2, [r3, #0]
			q1 = -0.978;
 800526a:	4c47      	ldr	r4, [pc, #284]	; (8005388 <init_quaternion+0x154>)
			q2 = -0.199;
 800526c:	4947      	ldr	r1, [pc, #284]	; (800538c <init_quaternion+0x158>)
			q3 = -0.005;
 800526e:	4b48      	ldr	r3, [pc, #288]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.978;
 8005270:	4d48      	ldr	r5, [pc, #288]	; (8005394 <init_quaternion+0x160>)
			q2 = -0.199;
 8005272:	4849      	ldr	r0, [pc, #292]	; (8005398 <init_quaternion+0x164>)
			q3 = -0.005;
 8005274:	4a49      	ldr	r2, [pc, #292]	; (800539c <init_quaternion+0x168>)
			q1 = -0.978;
 8005276:	6025      	str	r5, [r4, #0]
			q2 = -0.199;
 8005278:	6008      	str	r0, [r1, #0]
			q3 = -0.005;
 800527a:	601a      	str	r2, [r3, #0]
			q2 = -0.012;
			q3 = -0.556;
		}		
	}
	#endif
}
 800527c:	bd38      	pop	{r3, r4, r5, pc}
	if (hx < 0 && hy < 0) 
 800527e:	2800      	cmp	r0, #0
 8005280:	db4b      	blt.n	800531a <init_quaternion+0xe6>
	else if (hx < 0 && hy > 0)
 8005282:	d0fb      	beq.n	800527c <init_quaternion+0x48>
		if (fabs(hx / hy)>=1)   
 8005284:	fb92 f0f0 	sdiv	r0, r2, r0
 8005288:	f7fb f90c 	bl	80004a4 <__aeabi_i2d>
 800528c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005290:	4619      	mov	r1, r3
 8005292:	2200      	movs	r2, #0
 8005294:	4b39      	ldr	r3, [pc, #228]	; (800537c <init_quaternion+0x148>)
			q1 = -0.199;
 8005296:	4c3c      	ldr	r4, [pc, #240]	; (8005388 <init_quaternion+0x154>)
		if (fabs(hx / hy)>=1)   
 8005298:	f7fb fbf4 	bl	8000a84 <__aeabi_dcmpge>
			q0 = 0.005;
 800529c:	4b38      	ldr	r3, [pc, #224]	; (8005380 <init_quaternion+0x14c>)
 800529e:	4a40      	ldr	r2, [pc, #256]	; (80053a0 <init_quaternion+0x16c>)
		if (fabs(hx / hy)>=1)   
 80052a0:	2800      	cmp	r0, #0
 80052a2:	d030      	beq.n	8005306 <init_quaternion+0xd2>
			q0 = 0.005;
 80052a4:	601a      	str	r2, [r3, #0]
			q2 = -0.978;
 80052a6:	4939      	ldr	r1, [pc, #228]	; (800538c <init_quaternion+0x158>)
			q3 = 0.012;
 80052a8:	4b39      	ldr	r3, [pc, #228]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.199;
 80052aa:	4d3b      	ldr	r5, [pc, #236]	; (8005398 <init_quaternion+0x164>)
			q2 = -0.978;
 80052ac:	4839      	ldr	r0, [pc, #228]	; (8005394 <init_quaternion+0x160>)
			q3 = 0.012;
 80052ae:	4a3d      	ldr	r2, [pc, #244]	; (80053a4 <init_quaternion+0x170>)
			q1 = -0.199;
 80052b0:	6025      	str	r5, [r4, #0]
			q2 = -0.978;
 80052b2:	6008      	str	r0, [r1, #0]
			q3 = 0.012;
 80052b4:	601a      	str	r2, [r3, #0]
}
 80052b6:	bd38      	pop	{r3, r4, r5, pc}
	else if (hx > 0 && hy < 0)
 80052b8:	d0e0      	beq.n	800527c <init_quaternion+0x48>
		if (fabs(hx / hy) >= 1)
 80052ba:	fb92 f0f0 	sdiv	r0, r2, r0
 80052be:	f7fb f8f1 	bl	80004a4 <__aeabi_i2d>
 80052c2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052c6:	4619      	mov	r1, r3
 80052c8:	2200      	movs	r2, #0
 80052ca:	4b2c      	ldr	r3, [pc, #176]	; (800537c <init_quaternion+0x148>)
			q1 = 0.978;
 80052cc:	4c2e      	ldr	r4, [pc, #184]	; (8005388 <init_quaternion+0x154>)
		if (fabs(hx / hy) >= 1)
 80052ce:	f7fb fbd9 	bl	8000a84 <__aeabi_dcmpge>
			q0 = 0.0025;
 80052d2:	4b2b      	ldr	r3, [pc, #172]	; (8005380 <init_quaternion+0x14c>)
 80052d4:	4a34      	ldr	r2, [pc, #208]	; (80053a8 <init_quaternion+0x174>)
		if (fabs(hx / hy) >= 1)
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d044      	beq.n	8005364 <init_quaternion+0x130>
			q0 = 0.0025;
 80052da:	601a      	str	r2, [r3, #0]
			q2 = -0.199;
 80052dc:	492b      	ldr	r1, [pc, #172]	; (800538c <init_quaternion+0x158>)
			q3 = 0.008;			
 80052de:	4b2c      	ldr	r3, [pc, #176]	; (8005390 <init_quaternion+0x15c>)
			q1 = 0.978;
 80052e0:	4d32      	ldr	r5, [pc, #200]	; (80053ac <init_quaternion+0x178>)
			q2 = -0.199;
 80052e2:	482d      	ldr	r0, [pc, #180]	; (8005398 <init_quaternion+0x164>)
			q3 = 0.008;			
 80052e4:	4a32      	ldr	r2, [pc, #200]	; (80053b0 <init_quaternion+0x17c>)
			q1 = 0.978;
 80052e6:	6025      	str	r5, [r4, #0]
			q2 = -0.199;
 80052e8:	6008      	str	r0, [r1, #0]
			q3 = 0.008;			
 80052ea:	601a      	str	r2, [r3, #0]
}
 80052ec:	bd38      	pop	{r3, r4, r5, pc}
			q0 = 0.0023;
 80052ee:	4a24      	ldr	r2, [pc, #144]	; (8005380 <init_quaternion+0x14c>)
 80052f0:	4b30      	ldr	r3, [pc, #192]	; (80053b4 <init_quaternion+0x180>)
 80052f2:	6013      	str	r3, [r2, #0]
			q1 = -0.83;
 80052f4:	4c24      	ldr	r4, [pc, #144]	; (8005388 <init_quaternion+0x154>)
			q2 = -0.553;
 80052f6:	4925      	ldr	r1, [pc, #148]	; (800538c <init_quaternion+0x158>)
			q3 = 0.0023;
 80052f8:	4a25      	ldr	r2, [pc, #148]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.83;
 80052fa:	4d2f      	ldr	r5, [pc, #188]	; (80053b8 <init_quaternion+0x184>)
			q2 = -0.553;
 80052fc:	482f      	ldr	r0, [pc, #188]	; (80053bc <init_quaternion+0x188>)
			q1 = -0.83;
 80052fe:	6025      	str	r5, [r4, #0]
			q2 = -0.553;
 8005300:	6008      	str	r0, [r1, #0]
			q3 = 0.0023;
 8005302:	6013      	str	r3, [r2, #0]
}
 8005304:	bd38      	pop	{r3, r4, r5, pc}
			q0 = 0.005;
 8005306:	601a      	str	r2, [r3, #0]
			q2 = -0.83;
 8005308:	4920      	ldr	r1, [pc, #128]	; (800538c <init_quaternion+0x158>)
			q3 = -0.0023;
 800530a:	4b21      	ldr	r3, [pc, #132]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.553;
 800530c:	4d2b      	ldr	r5, [pc, #172]	; (80053bc <init_quaternion+0x188>)
			q2 = -0.83;
 800530e:	482a      	ldr	r0, [pc, #168]	; (80053b8 <init_quaternion+0x184>)
			q3 = -0.0023;
 8005310:	4a2b      	ldr	r2, [pc, #172]	; (80053c0 <init_quaternion+0x18c>)
			q1 = -0.553;
 8005312:	6025      	str	r5, [r4, #0]
			q2 = -0.83;
 8005314:	6008      	str	r0, [r1, #0]
			q3 = -0.0023;
 8005316:	601a      	str	r2, [r3, #0]
}
 8005318:	bd38      	pop	{r3, r4, r5, pc}
		if (fabs(hx / hy) >= 1)
 800531a:	fb92 f0f0 	sdiv	r0, r2, r0
 800531e:	f7fb f8c1 	bl	80004a4 <__aeabi_i2d>
 8005322:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005326:	4619      	mov	r1, r3
 8005328:	2200      	movs	r2, #0
 800532a:	4b14      	ldr	r3, [pc, #80]	; (800537c <init_quaternion+0x148>)
 800532c:	f7fb fbaa 	bl	8000a84 <__aeabi_dcmpge>
			q0 = -0.005;
 8005330:	4b13      	ldr	r3, [pc, #76]	; (8005380 <init_quaternion+0x14c>)
		if (fabs(hx / hy) >= 1)
 8005332:	b158      	cbz	r0, 800534c <init_quaternion+0x118>
			q0 = -0.005;
 8005334:	4a19      	ldr	r2, [pc, #100]	; (800539c <init_quaternion+0x168>)
 8005336:	601a      	str	r2, [r3, #0]
			q1 = -0.199;
 8005338:	4c13      	ldr	r4, [pc, #76]	; (8005388 <init_quaternion+0x154>)
			q2 = 0.979;
 800533a:	4914      	ldr	r1, [pc, #80]	; (800538c <init_quaternion+0x158>)
			q3 = -0.0089;
 800533c:	4b14      	ldr	r3, [pc, #80]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.199;
 800533e:	4d16      	ldr	r5, [pc, #88]	; (8005398 <init_quaternion+0x164>)
			q2 = 0.979;
 8005340:	4820      	ldr	r0, [pc, #128]	; (80053c4 <init_quaternion+0x190>)
			q3 = -0.0089;
 8005342:	4a21      	ldr	r2, [pc, #132]	; (80053c8 <init_quaternion+0x194>)
			q1 = -0.199;
 8005344:	6025      	str	r5, [r4, #0]
			q2 = 0.979;
 8005346:	6008      	str	r0, [r1, #0]
			q3 = -0.0089;
 8005348:	601a      	str	r2, [r3, #0]
}
 800534a:	bd38      	pop	{r3, r4, r5, pc}
			q0 = -0.008;
 800534c:	4a1f      	ldr	r2, [pc, #124]	; (80053cc <init_quaternion+0x198>)
 800534e:	601a      	str	r2, [r3, #0]
			q1 = -0.555;
 8005350:	4c0d      	ldr	r4, [pc, #52]	; (8005388 <init_quaternion+0x154>)
			q2 = 0.83;
 8005352:	490e      	ldr	r1, [pc, #56]	; (800538c <init_quaternion+0x158>)
			q3 = -0.002;
 8005354:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <init_quaternion+0x15c>)
			q1 = -0.555;
 8005356:	4d1e      	ldr	r5, [pc, #120]	; (80053d0 <init_quaternion+0x19c>)
			q2 = 0.83;
 8005358:	481e      	ldr	r0, [pc, #120]	; (80053d4 <init_quaternion+0x1a0>)
			q3 = -0.002;
 800535a:	4a1f      	ldr	r2, [pc, #124]	; (80053d8 <init_quaternion+0x1a4>)
			q1 = -0.555;
 800535c:	6025      	str	r5, [r4, #0]
			q2 = 0.83;
 800535e:	6008      	str	r0, [r1, #0]
			q3 = -0.002;
 8005360:	601a      	str	r2, [r3, #0]
}
 8005362:	bd38      	pop	{r3, r4, r5, pc}
			q0 = 0.0025;
 8005364:	601a      	str	r2, [r3, #0]
			q2 = -0.56;
 8005366:	4909      	ldr	r1, [pc, #36]	; (800538c <init_quaternion+0x158>)
			q3 = 0.0045;
 8005368:	4b09      	ldr	r3, [pc, #36]	; (8005390 <init_quaternion+0x15c>)
			q1 = 0.83;
 800536a:	4d1a      	ldr	r5, [pc, #104]	; (80053d4 <init_quaternion+0x1a0>)
			q2 = -0.56;
 800536c:	481b      	ldr	r0, [pc, #108]	; (80053dc <init_quaternion+0x1a8>)
			q3 = 0.0045;
 800536e:	4a1c      	ldr	r2, [pc, #112]	; (80053e0 <init_quaternion+0x1ac>)
			q1 = 0.83;
 8005370:	6025      	str	r5, [r4, #0]
			q2 = -0.56;
 8005372:	6008      	str	r0, [r1, #0]
			q3 = 0.0045;
 8005374:	601a      	str	r2, [r3, #0]
}
 8005376:	bd38      	pop	{r3, r4, r5, pc}
 8005378:	200003d0 	.word	0x200003d0
 800537c:	3ff00000 	.word	0x3ff00000
 8005380:	2000002c 	.word	0x2000002c
 8005384:	3a9d4952 	.word	0x3a9d4952
 8005388:	20000404 	.word	0x20000404
 800538c:	20000408 	.word	0x20000408
 8005390:	2000040c 	.word	0x2000040c
 8005394:	bf7a5e35 	.word	0xbf7a5e35
 8005398:	be4bc6a8 	.word	0xbe4bc6a8
 800539c:	bba3d70a 	.word	0xbba3d70a
 80053a0:	3ba3d70a 	.word	0x3ba3d70a
 80053a4:	3c449ba6 	.word	0x3c449ba6
 80053a8:	3b23d70a 	.word	0x3b23d70a
 80053ac:	3f7a5e35 	.word	0x3f7a5e35
 80053b0:	3c03126f 	.word	0x3c03126f
 80053b4:	3b16bb99 	.word	0x3b16bb99
 80053b8:	bf547ae1 	.word	0xbf547ae1
 80053bc:	bf0d9168 	.word	0xbf0d9168
 80053c0:	bb16bb99 	.word	0xbb16bb99
 80053c4:	3f7a9fbe 	.word	0x3f7a9fbe
 80053c8:	bc11d14e 	.word	0xbc11d14e
 80053cc:	bc03126f 	.word	0xbc03126f
 80053d0:	bf0e147b 	.word	0xbf0e147b
 80053d4:	3f547ae1 	.word	0x3f547ae1
 80053d8:	bb03126f 	.word	0xbb03126f
 80053dc:	bf0f5c29 	.word	0xbf0f5c29
 80053e0:	3b9374bc 	.word	0x3b9374bc

080053e4 <pid_param_init>:
	float  target,

	float 	kp, 
	float 	ki, 
	float 	kd)
{
 80053e4:	f8bd c000 	ldrh.w	ip, [sp]
	pid->id = id;		
 80053e8:	7001      	strb	r1, [r0, #0]
	
	pid->ControlPeriod = period;             //
	pid->DeadBand = deadband;
	pid->IntegralLimit = intergral_limit;
 80053ea:	ee06 3a90 	vmov	s13, r3
{
 80053ee:	ee07 ca10 	vmov	s14, ip
 80053f2:	f9bd c004 	ldrsh.w	ip, [sp, #4]
	pid->DeadBand = deadband;
 80053f6:	ed80 0a10 	vstr	s0, [r0, #64]	; 0x40
	pid->IntegralLimit = intergral_limit;
 80053fa:	eeb8 6a66 	vcvt.f32.u32	s12, s13
{
 80053fe:	ee07 ca90 	vmov	s15, ip
	pid->MaxOutput = maxout;
 8005402:	ee06 2a90 	vmov	s13, r2
	pid->ControlPeriod = period;             //
 8005406:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	pid->MaxOutput = maxout;
 800540a:	eef8 6a66 	vcvt.f32.u32	s13, s13
	pid->Max_Err = max_err;
 800540e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	
	pid->kp = kp;
	pid->ki = ki;
	pid->kd = kd;
	
	pid->output = 0;
 8005412:	2300      	movs	r3, #0
	pid->target = target;
 8005414:	edc0 0a01 	vstr	s1, [r0, #4]
	pid->kp = kp;
 8005418:	ed80 1a03 	vstr	s2, [r0, #12]
	pid->ki = ki;
 800541c:	edc0 1a04 	vstr	s3, [r0, #16]
	pid->kd = kd;
 8005420:	ed80 2a05 	vstr	s4, [r0, #20]
	pid->ControlPeriod = period;             //
 8005424:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
	pid->IntegralLimit = intergral_limit;
 8005428:	ed80 6a0f 	vstr	s12, [r0, #60]	; 0x3c
	pid->MaxOutput = maxout;
 800542c:	edc0 6a0e 	vstr	s13, [r0, #56]	; 0x38
	pid->Max_Err = max_err;
 8005430:	edc0 7a12 	vstr	s15, [r0, #72]	; 0x48
	pid->output = 0;
 8005434:	6303      	str	r3, [r0, #48]	; 0x30
}
 8005436:	4770      	bx	lr

08005438 <pid_reset>:


/*--------------------------------------------------------------*/
void pid_reset(PID_TypeDef * pid, float kp, float ki, float kd)
{
	pid->kp = kp;
 8005438:	ed80 0a03 	vstr	s0, [r0, #12]
	pid->ki = ki;
 800543c:	edc0 0a04 	vstr	s1, [r0, #16]
	pid->kd = kd;
 8005440:	ed80 1a05 	vstr	s2, [r0, #20]
}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop

08005448 <pid_calculate>:

/*pid-----------------------------------------------------------------------*/

	
static float pid_calculate(PID_TypeDef* pid, float measure)//, int16_t target)
{
 8005448:	b510      	push	{r4, lr}
//	uint32_t time,lasttime;
	
	pid->lasttime = pid->thistime;
 800544a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 800544c:	4604      	mov	r4, r0
 800544e:	ed2d 8b02 	vpush	{d8}
	pid->lasttime = pid->thistime;
 8005452:	6503      	str	r3, [r0, #80]	; 0x50
{
 8005454:	eeb0 8a40 	vmov.f32	s16, s0
	pid->thistime = HAL_GetTick();
 8005458:	f7fb fd62 	bl	8000f20 <HAL_GetTick>
  //	pid->target = target;
		
	pid->last_err  = pid->err;
	pid->last_output = pid->output;
	
	pid->err = pid->target - pid->measure;
 800545c:	ed94 7a01 	vldr	s14, [r4, #4]
	
	//
	if((ABS(pid->err) > pid->DeadBand))
 8005460:	edd4 6a10 	vldr	s13, [r4, #64]	; 0x40
	pid->dtime = pid->thistime-pid->lasttime;
 8005464:	6d23      	ldr	r3, [r4, #80]	; 0x50
	pid->last_err  = pid->err;
 8005466:	edd4 5a07 	vldr	s11, [r4, #28]
	pid->last_output = pid->output;
 800546a:	ed94 0a0c 	vldr	s0, [r4, #48]	; 0x30
	pid->thistime = HAL_GetTick();
 800546e:	64e0      	str	r0, [r4, #76]	; 0x4c
	pid->err = pid->target - pid->measure;
 8005470:	ee37 6a48 	vsub.f32	s12, s14, s16
	pid->dtime = pid->thistime-pid->lasttime;
 8005474:	1ac0      	subs	r0, r0, r3
	if((ABS(pid->err) > pid->DeadBand))
 8005476:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 800547a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800547e:	bfd4      	ite	le
 8005480:	eeb1 7a46 	vnegle.f32	s14, s12
 8005484:	eeb0 7a46 	vmovgt.f32	s14, s12
 8005488:	eef4 6ac7 	vcmpe.f32	s13, s14
 800548c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->measure = measure;
 8005490:	ed84 8a06 	vstr	s16, [r4, #24]
	pid->dtime = pid->thistime-pid->lasttime;
 8005494:	f884 0054 	strb.w	r0, [r4, #84]	; 0x54
	pid->err = pid->target - pid->measure;
 8005498:	ed84 6a07 	vstr	s12, [r4, #28]
	pid->last_err  = pid->err;
 800549c:	edc4 5a08 	vstr	s11, [r4, #32]
	pid->last_output = pid->output;
 80054a0:	ed84 0a0d 	vstr	s0, [r4, #52]	; 0x34
	if((ABS(pid->err) > pid->DeadBand))
 80054a4:	d548      	bpl.n	8005538 <pid_calculate+0xf0>
	{
		pid->pout = pid->kp * pid->err;
		pid->iout += (pid->ki * pid->err);
 80054a6:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80054aa:	ed94 7a04 	vldr	s14, [r4, #16]
		

		pid->dout =  pid->kd * (pid->err - pid->last_err); 
		
		//
		if(pid->iout > pid->IntegralLimit)
 80054ae:	ed94 5a0f 	vldr	s10, [r4, #60]	; 0x3c
		pid->pout = pid->kp * pid->err;
 80054b2:	edd4 6a03 	vldr	s13, [r4, #12]
		pid->dout =  pid->kd * (pid->err - pid->last_err); 
 80054b6:	ed94 0a05 	vldr	s0, [r4, #20]
		pid->iout += (pid->ki * pid->err);
 80054ba:	eee6 7a07 	vfma.f32	s15, s12, s14
		pid->dout =  pid->kd * (pid->err - pid->last_err); 
 80054be:	ee76 5a65 	vsub.f32	s11, s12, s11
		if(pid->iout > pid->IntegralLimit)
 80054c2:	eef4 7ac5 	vcmpe.f32	s15, s10
 80054c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		pid->iout += (pid->ki * pid->err);
 80054ca:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
			pid->iout = pid->IntegralLimit;
 80054ce:	bfc4      	itt	gt
 80054d0:	eef0 7a45 	vmovgt.f32	s15, s10
 80054d4:	ed84 5a0a 	vstrgt	s10, [r4, #40]	; 0x28
		if(pid->iout < - pid->IntegralLimit)
 80054d8:	eeb1 5a45 	vneg.f32	s10, s10
 80054dc:	eeb4 5ae7 	vcmpe.f32	s10, s15
 80054e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		pid->pout = pid->kp * pid->err;
 80054e4:	ee26 7a26 	vmul.f32	s14, s12, s13
			pid->iout = - pid->IntegralLimit;
 80054e8:	bfc8      	it	gt
 80054ea:	eef0 7a45 	vmovgt.f32	s15, s10
		pid->dout =  pid->kd * (pid->err - pid->last_err); 
 80054ee:	ee65 5a80 	vmul.f32	s11, s11, s0
		
		//pid ?-dout or + dout?
		pid->output = pid->pout + pid->iout + pid->dout;
 80054f2:	ee77 7a27 	vadd.f32	s15, s14, s15
		pid->pout = pid->kp * pid->err;
 80054f6:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
		pid->output = pid->pout + pid->iout + pid->dout;
 80054fa:	ee37 0aa5 	vadd.f32	s0, s15, s11
		

		//pid->output = pid->output*0.7f + pid->last_output*0.3f;  //
		if(pid->output>pid->MaxOutput)         
 80054fe:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
			pid->iout = - pid->IntegralLimit;
 8005502:	bfc8      	it	gt
 8005504:	ed84 5a0a 	vstrgt	s10, [r4, #40]	; 0x28
		if(pid->output>pid->MaxOutput)         
 8005508:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800550c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		pid->output = pid->pout + pid->iout + pid->dout;
 8005510:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
		{
			pid->output = pid->MaxOutput;
 8005514:	bfc4      	itt	gt
 8005516:	eeb0 0a47 	vmovgt.f32	s0, s14
 800551a:	ed84 7a0c 	vstrgt	s14, [r4, #48]	; 0x30
		}
		if(pid->output < -(pid->MaxOutput))
 800551e:	eeb1 7a47 	vneg.f32	s14, s14
 8005522:	eeb4 7ac0 	vcmpe.f32	s14, s0
 8005526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		pid->dout =  pid->kd * (pid->err - pid->last_err); 
 800552a:	edc4 5a0b 	vstr	s11, [r4, #44]	; 0x2c
		{
			pid->output = -(pid->MaxOutput);
 800552e:	bfc4      	itt	gt
 8005530:	eeb0 0a47 	vmovgt.f32	s0, s14
 8005534:	ed84 7a0c 	vstrgt	s14, [r4, #48]	; 0x30
	
	}


	return pid->output;
}
 8005538:	ecbd 8b02 	vpop	{d8}
 800553c:	bd10      	pop	{r4, pc}
 800553e:	bf00      	nop

08005540 <pid_init>:

/*pidpid-----------------------------------------------------*/
void pid_init(PID_TypeDef* pid)
{
	pid->f_param_init = pid_param_init;
 8005540:	4903      	ldr	r1, [pc, #12]	; (8005550 <pid_init+0x10>)
	pid->f_pid_reset = pid_reset;
 8005542:	4a04      	ldr	r2, [pc, #16]	; (8005554 <pid_init+0x14>)
	pid->f_cal_pid = pid_calculate;
 8005544:	4b04      	ldr	r3, [pc, #16]	; (8005558 <pid_init+0x18>)
 8005546:	6603      	str	r3, [r0, #96]	; 0x60
	pid->f_pid_reset = pid_reset;
 8005548:	e9c0 1216 	strd	r1, r2, [r0, #88]	; 0x58
}
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	080053e5 	.word	0x080053e5
 8005554:	08005439 	.word	0x08005439
 8005558:	08005449 	.word	0x08005449

0800555c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800555c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005594 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005560:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005562:	e003      	b.n	800556c <LoopCopyDataInit>

08005564 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005564:	4b0c      	ldr	r3, [pc, #48]	; (8005598 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005566:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005568:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800556a:	3104      	adds	r1, #4

0800556c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800556c:	480b      	ldr	r0, [pc, #44]	; (800559c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800556e:	4b0c      	ldr	r3, [pc, #48]	; (80055a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005570:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005572:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005574:	d3f6      	bcc.n	8005564 <CopyDataInit>
  ldr  r2, =_sbss
 8005576:	4a0b      	ldr	r2, [pc, #44]	; (80055a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005578:	e002      	b.n	8005580 <LoopFillZerobss>

0800557a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800557a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800557c:	f842 3b04 	str.w	r3, [r2], #4

08005580 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005580:	4b09      	ldr	r3, [pc, #36]	; (80055a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005582:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005584:	d3f9      	bcc.n	800557a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005586:	f7ff f847 	bl	8004618 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800558a:	f000 f819 	bl	80055c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800558e:	f7fe f983 	bl	8003898 <main>
  bx  lr    
 8005592:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005594:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005598:	08007518 	.word	0x08007518
  ldr  r0, =_sdata
 800559c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80055a0:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 80055a4:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 80055a8:	20000f44 	.word	0x20000f44

080055ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80055ac:	e7fe      	b.n	80055ac <ADC_IRQHandler>

080055ae <atof>:
 80055ae:	2100      	movs	r1, #0
 80055b0:	f000 be42 	b.w	8006238 <strtod>

080055b4 <__errno>:
 80055b4:	4b01      	ldr	r3, [pc, #4]	; (80055bc <__errno+0x8>)
 80055b6:	6818      	ldr	r0, [r3, #0]
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	20000040 	.word	0x20000040

080055c0 <__libc_init_array>:
 80055c0:	b570      	push	{r4, r5, r6, lr}
 80055c2:	4e0d      	ldr	r6, [pc, #52]	; (80055f8 <__libc_init_array+0x38>)
 80055c4:	4c0d      	ldr	r4, [pc, #52]	; (80055fc <__libc_init_array+0x3c>)
 80055c6:	1ba4      	subs	r4, r4, r6
 80055c8:	10a4      	asrs	r4, r4, #2
 80055ca:	2500      	movs	r5, #0
 80055cc:	42a5      	cmp	r5, r4
 80055ce:	d109      	bne.n	80055e4 <__libc_init_array+0x24>
 80055d0:	4e0b      	ldr	r6, [pc, #44]	; (8005600 <__libc_init_array+0x40>)
 80055d2:	4c0c      	ldr	r4, [pc, #48]	; (8005604 <__libc_init_array+0x44>)
 80055d4:	f001 fe2a 	bl	800722c <_init>
 80055d8:	1ba4      	subs	r4, r4, r6
 80055da:	10a4      	asrs	r4, r4, #2
 80055dc:	2500      	movs	r5, #0
 80055de:	42a5      	cmp	r5, r4
 80055e0:	d105      	bne.n	80055ee <__libc_init_array+0x2e>
 80055e2:	bd70      	pop	{r4, r5, r6, pc}
 80055e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055e8:	4798      	blx	r3
 80055ea:	3501      	adds	r5, #1
 80055ec:	e7ee      	b.n	80055cc <__libc_init_array+0xc>
 80055ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055f2:	4798      	blx	r3
 80055f4:	3501      	adds	r5, #1
 80055f6:	e7f2      	b.n	80055de <__libc_init_array+0x1e>
 80055f8:	08007510 	.word	0x08007510
 80055fc:	08007510 	.word	0x08007510
 8005600:	08007510 	.word	0x08007510
 8005604:	08007514 	.word	0x08007514

08005608 <memset>:
 8005608:	4402      	add	r2, r0
 800560a:	4603      	mov	r3, r0
 800560c:	4293      	cmp	r3, r2
 800560e:	d100      	bne.n	8005612 <memset+0xa>
 8005610:	4770      	bx	lr
 8005612:	f803 1b01 	strb.w	r1, [r3], #1
 8005616:	e7f9      	b.n	800560c <memset+0x4>

08005618 <sulp>:
 8005618:	b570      	push	{r4, r5, r6, lr}
 800561a:	4604      	mov	r4, r0
 800561c:	460d      	mov	r5, r1
 800561e:	ec45 4b10 	vmov	d0, r4, r5
 8005622:	4616      	mov	r6, r2
 8005624:	f001 fc2c 	bl	8006e80 <__ulp>
 8005628:	ec51 0b10 	vmov	r0, r1, d0
 800562c:	b17e      	cbz	r6, 800564e <sulp+0x36>
 800562e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005632:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005636:	2b00      	cmp	r3, #0
 8005638:	dd09      	ble.n	800564e <sulp+0x36>
 800563a:	051b      	lsls	r3, r3, #20
 800563c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005640:	2400      	movs	r4, #0
 8005642:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005646:	4622      	mov	r2, r4
 8005648:	462b      	mov	r3, r5
 800564a:	f7fa ff95 	bl	8000578 <__aeabi_dmul>
 800564e:	bd70      	pop	{r4, r5, r6, pc}

08005650 <_strtod_l>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	461f      	mov	r7, r3
 8005656:	b0a1      	sub	sp, #132	; 0x84
 8005658:	2300      	movs	r3, #0
 800565a:	4681      	mov	r9, r0
 800565c:	4638      	mov	r0, r7
 800565e:	460e      	mov	r6, r1
 8005660:	9217      	str	r2, [sp, #92]	; 0x5c
 8005662:	931c      	str	r3, [sp, #112]	; 0x70
 8005664:	f001 f922 	bl	80068ac <__localeconv_l>
 8005668:	4680      	mov	r8, r0
 800566a:	6800      	ldr	r0, [r0, #0]
 800566c:	f7fa fdc0 	bl	80001f0 <strlen>
 8005670:	f04f 0a00 	mov.w	sl, #0
 8005674:	4604      	mov	r4, r0
 8005676:	f04f 0b00 	mov.w	fp, #0
 800567a:	961b      	str	r6, [sp, #108]	; 0x6c
 800567c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800567e:	781a      	ldrb	r2, [r3, #0]
 8005680:	2a0d      	cmp	r2, #13
 8005682:	d832      	bhi.n	80056ea <_strtod_l+0x9a>
 8005684:	2a09      	cmp	r2, #9
 8005686:	d236      	bcs.n	80056f6 <_strtod_l+0xa6>
 8005688:	2a00      	cmp	r2, #0
 800568a:	d03e      	beq.n	800570a <_strtod_l+0xba>
 800568c:	2300      	movs	r3, #0
 800568e:	930d      	str	r3, [sp, #52]	; 0x34
 8005690:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005692:	782b      	ldrb	r3, [r5, #0]
 8005694:	2b30      	cmp	r3, #48	; 0x30
 8005696:	f040 80ac 	bne.w	80057f2 <_strtod_l+0x1a2>
 800569a:	786b      	ldrb	r3, [r5, #1]
 800569c:	2b58      	cmp	r3, #88	; 0x58
 800569e:	d001      	beq.n	80056a4 <_strtod_l+0x54>
 80056a0:	2b78      	cmp	r3, #120	; 0x78
 80056a2:	d167      	bne.n	8005774 <_strtod_l+0x124>
 80056a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056a6:	9301      	str	r3, [sp, #4]
 80056a8:	ab1c      	add	r3, sp, #112	; 0x70
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	9702      	str	r7, [sp, #8]
 80056ae:	ab1d      	add	r3, sp, #116	; 0x74
 80056b0:	4a88      	ldr	r2, [pc, #544]	; (80058d4 <_strtod_l+0x284>)
 80056b2:	a91b      	add	r1, sp, #108	; 0x6c
 80056b4:	4648      	mov	r0, r9
 80056b6:	f000 fe22 	bl	80062fe <__gethex>
 80056ba:	f010 0407 	ands.w	r4, r0, #7
 80056be:	4606      	mov	r6, r0
 80056c0:	d005      	beq.n	80056ce <_strtod_l+0x7e>
 80056c2:	2c06      	cmp	r4, #6
 80056c4:	d12b      	bne.n	800571e <_strtod_l+0xce>
 80056c6:	3501      	adds	r5, #1
 80056c8:	2300      	movs	r3, #0
 80056ca:	951b      	str	r5, [sp, #108]	; 0x6c
 80056cc:	930d      	str	r3, [sp, #52]	; 0x34
 80056ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f040 859a 	bne.w	800620a <_strtod_l+0xbba>
 80056d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056d8:	b1e3      	cbz	r3, 8005714 <_strtod_l+0xc4>
 80056da:	4652      	mov	r2, sl
 80056dc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80056e0:	ec43 2b10 	vmov	d0, r2, r3
 80056e4:	b021      	add	sp, #132	; 0x84
 80056e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ea:	2a2b      	cmp	r2, #43	; 0x2b
 80056ec:	d015      	beq.n	800571a <_strtod_l+0xca>
 80056ee:	2a2d      	cmp	r2, #45	; 0x2d
 80056f0:	d004      	beq.n	80056fc <_strtod_l+0xac>
 80056f2:	2a20      	cmp	r2, #32
 80056f4:	d1ca      	bne.n	800568c <_strtod_l+0x3c>
 80056f6:	3301      	adds	r3, #1
 80056f8:	931b      	str	r3, [sp, #108]	; 0x6c
 80056fa:	e7bf      	b.n	800567c <_strtod_l+0x2c>
 80056fc:	2201      	movs	r2, #1
 80056fe:	920d      	str	r2, [sp, #52]	; 0x34
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	921b      	str	r2, [sp, #108]	; 0x6c
 8005704:	785b      	ldrb	r3, [r3, #1]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1c2      	bne.n	8005690 <_strtod_l+0x40>
 800570a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800570c:	961b      	str	r6, [sp, #108]	; 0x6c
 800570e:	2b00      	cmp	r3, #0
 8005710:	f040 8579 	bne.w	8006206 <_strtod_l+0xbb6>
 8005714:	4652      	mov	r2, sl
 8005716:	465b      	mov	r3, fp
 8005718:	e7e2      	b.n	80056e0 <_strtod_l+0x90>
 800571a:	2200      	movs	r2, #0
 800571c:	e7ef      	b.n	80056fe <_strtod_l+0xae>
 800571e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005720:	b13a      	cbz	r2, 8005732 <_strtod_l+0xe2>
 8005722:	2135      	movs	r1, #53	; 0x35
 8005724:	a81e      	add	r0, sp, #120	; 0x78
 8005726:	f001 fca3 	bl	8007070 <__copybits>
 800572a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800572c:	4648      	mov	r0, r9
 800572e:	f001 f910 	bl	8006952 <_Bfree>
 8005732:	3c01      	subs	r4, #1
 8005734:	2c04      	cmp	r4, #4
 8005736:	d806      	bhi.n	8005746 <_strtod_l+0xf6>
 8005738:	e8df f004 	tbb	[pc, r4]
 800573c:	1714030a 	.word	0x1714030a
 8005740:	0a          	.byte	0x0a
 8005741:	00          	.byte	0x00
 8005742:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8005746:	0730      	lsls	r0, r6, #28
 8005748:	d5c1      	bpl.n	80056ce <_strtod_l+0x7e>
 800574a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800574e:	e7be      	b.n	80056ce <_strtod_l+0x7e>
 8005750:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8005754:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005756:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800575a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800575e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005762:	e7f0      	b.n	8005746 <_strtod_l+0xf6>
 8005764:	f8df b170 	ldr.w	fp, [pc, #368]	; 80058d8 <_strtod_l+0x288>
 8005768:	e7ed      	b.n	8005746 <_strtod_l+0xf6>
 800576a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800576e:	f04f 3aff 	mov.w	sl, #4294967295
 8005772:	e7e8      	b.n	8005746 <_strtod_l+0xf6>
 8005774:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	921b      	str	r2, [sp, #108]	; 0x6c
 800577a:	785b      	ldrb	r3, [r3, #1]
 800577c:	2b30      	cmp	r3, #48	; 0x30
 800577e:	d0f9      	beq.n	8005774 <_strtod_l+0x124>
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0a4      	beq.n	80056ce <_strtod_l+0x7e>
 8005784:	2301      	movs	r3, #1
 8005786:	2500      	movs	r5, #0
 8005788:	9306      	str	r3, [sp, #24]
 800578a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800578c:	9308      	str	r3, [sp, #32]
 800578e:	9507      	str	r5, [sp, #28]
 8005790:	9505      	str	r5, [sp, #20]
 8005792:	220a      	movs	r2, #10
 8005794:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005796:	7807      	ldrb	r7, [r0, #0]
 8005798:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800579c:	b2d9      	uxtb	r1, r3
 800579e:	2909      	cmp	r1, #9
 80057a0:	d929      	bls.n	80057f6 <_strtod_l+0x1a6>
 80057a2:	4622      	mov	r2, r4
 80057a4:	f8d8 1000 	ldr.w	r1, [r8]
 80057a8:	f001 fd16 	bl	80071d8 <strncmp>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	d031      	beq.n	8005814 <_strtod_l+0x1c4>
 80057b0:	2000      	movs	r0, #0
 80057b2:	9c05      	ldr	r4, [sp, #20]
 80057b4:	9004      	str	r0, [sp, #16]
 80057b6:	463b      	mov	r3, r7
 80057b8:	4602      	mov	r2, r0
 80057ba:	2b65      	cmp	r3, #101	; 0x65
 80057bc:	d001      	beq.n	80057c2 <_strtod_l+0x172>
 80057be:	2b45      	cmp	r3, #69	; 0x45
 80057c0:	d114      	bne.n	80057ec <_strtod_l+0x19c>
 80057c2:	b924      	cbnz	r4, 80057ce <_strtod_l+0x17e>
 80057c4:	b910      	cbnz	r0, 80057cc <_strtod_l+0x17c>
 80057c6:	9b06      	ldr	r3, [sp, #24]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d09e      	beq.n	800570a <_strtod_l+0xba>
 80057cc:	2400      	movs	r4, #0
 80057ce:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80057d0:	1c73      	adds	r3, r6, #1
 80057d2:	931b      	str	r3, [sp, #108]	; 0x6c
 80057d4:	7873      	ldrb	r3, [r6, #1]
 80057d6:	2b2b      	cmp	r3, #43	; 0x2b
 80057d8:	d078      	beq.n	80058cc <_strtod_l+0x27c>
 80057da:	2b2d      	cmp	r3, #45	; 0x2d
 80057dc:	d070      	beq.n	80058c0 <_strtod_l+0x270>
 80057de:	f04f 0c00 	mov.w	ip, #0
 80057e2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80057e6:	2f09      	cmp	r7, #9
 80057e8:	d97c      	bls.n	80058e4 <_strtod_l+0x294>
 80057ea:	961b      	str	r6, [sp, #108]	; 0x6c
 80057ec:	f04f 0e00 	mov.w	lr, #0
 80057f0:	e09a      	b.n	8005928 <_strtod_l+0x2d8>
 80057f2:	2300      	movs	r3, #0
 80057f4:	e7c7      	b.n	8005786 <_strtod_l+0x136>
 80057f6:	9905      	ldr	r1, [sp, #20]
 80057f8:	2908      	cmp	r1, #8
 80057fa:	bfdd      	ittte	le
 80057fc:	9907      	ldrle	r1, [sp, #28]
 80057fe:	fb02 3301 	mlale	r3, r2, r1, r3
 8005802:	9307      	strle	r3, [sp, #28]
 8005804:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005808:	9b05      	ldr	r3, [sp, #20]
 800580a:	3001      	adds	r0, #1
 800580c:	3301      	adds	r3, #1
 800580e:	9305      	str	r3, [sp, #20]
 8005810:	901b      	str	r0, [sp, #108]	; 0x6c
 8005812:	e7bf      	b.n	8005794 <_strtod_l+0x144>
 8005814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005816:	191a      	adds	r2, r3, r4
 8005818:	921b      	str	r2, [sp, #108]	; 0x6c
 800581a:	9a05      	ldr	r2, [sp, #20]
 800581c:	5d1b      	ldrb	r3, [r3, r4]
 800581e:	2a00      	cmp	r2, #0
 8005820:	d037      	beq.n	8005892 <_strtod_l+0x242>
 8005822:	9c05      	ldr	r4, [sp, #20]
 8005824:	4602      	mov	r2, r0
 8005826:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800582a:	2909      	cmp	r1, #9
 800582c:	d913      	bls.n	8005856 <_strtod_l+0x206>
 800582e:	2101      	movs	r1, #1
 8005830:	9104      	str	r1, [sp, #16]
 8005832:	e7c2      	b.n	80057ba <_strtod_l+0x16a>
 8005834:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005836:	1c5a      	adds	r2, r3, #1
 8005838:	921b      	str	r2, [sp, #108]	; 0x6c
 800583a:	785b      	ldrb	r3, [r3, #1]
 800583c:	3001      	adds	r0, #1
 800583e:	2b30      	cmp	r3, #48	; 0x30
 8005840:	d0f8      	beq.n	8005834 <_strtod_l+0x1e4>
 8005842:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005846:	2a08      	cmp	r2, #8
 8005848:	f200 84e4 	bhi.w	8006214 <_strtod_l+0xbc4>
 800584c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800584e:	9208      	str	r2, [sp, #32]
 8005850:	4602      	mov	r2, r0
 8005852:	2000      	movs	r0, #0
 8005854:	4604      	mov	r4, r0
 8005856:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800585a:	f100 0101 	add.w	r1, r0, #1
 800585e:	d012      	beq.n	8005886 <_strtod_l+0x236>
 8005860:	440a      	add	r2, r1
 8005862:	eb00 0c04 	add.w	ip, r0, r4
 8005866:	4621      	mov	r1, r4
 8005868:	270a      	movs	r7, #10
 800586a:	458c      	cmp	ip, r1
 800586c:	d113      	bne.n	8005896 <_strtod_l+0x246>
 800586e:	1821      	adds	r1, r4, r0
 8005870:	2908      	cmp	r1, #8
 8005872:	f104 0401 	add.w	r4, r4, #1
 8005876:	4404      	add	r4, r0
 8005878:	dc19      	bgt.n	80058ae <_strtod_l+0x25e>
 800587a:	9b07      	ldr	r3, [sp, #28]
 800587c:	210a      	movs	r1, #10
 800587e:	fb01 e303 	mla	r3, r1, r3, lr
 8005882:	9307      	str	r3, [sp, #28]
 8005884:	2100      	movs	r1, #0
 8005886:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005888:	1c58      	adds	r0, r3, #1
 800588a:	901b      	str	r0, [sp, #108]	; 0x6c
 800588c:	785b      	ldrb	r3, [r3, #1]
 800588e:	4608      	mov	r0, r1
 8005890:	e7c9      	b.n	8005826 <_strtod_l+0x1d6>
 8005892:	9805      	ldr	r0, [sp, #20]
 8005894:	e7d3      	b.n	800583e <_strtod_l+0x1ee>
 8005896:	2908      	cmp	r1, #8
 8005898:	f101 0101 	add.w	r1, r1, #1
 800589c:	dc03      	bgt.n	80058a6 <_strtod_l+0x256>
 800589e:	9b07      	ldr	r3, [sp, #28]
 80058a0:	437b      	muls	r3, r7
 80058a2:	9307      	str	r3, [sp, #28]
 80058a4:	e7e1      	b.n	800586a <_strtod_l+0x21a>
 80058a6:	2910      	cmp	r1, #16
 80058a8:	bfd8      	it	le
 80058aa:	437d      	mulle	r5, r7
 80058ac:	e7dd      	b.n	800586a <_strtod_l+0x21a>
 80058ae:	2c10      	cmp	r4, #16
 80058b0:	bfdc      	itt	le
 80058b2:	210a      	movle	r1, #10
 80058b4:	fb01 e505 	mlale	r5, r1, r5, lr
 80058b8:	e7e4      	b.n	8005884 <_strtod_l+0x234>
 80058ba:	2301      	movs	r3, #1
 80058bc:	9304      	str	r3, [sp, #16]
 80058be:	e781      	b.n	80057c4 <_strtod_l+0x174>
 80058c0:	f04f 0c01 	mov.w	ip, #1
 80058c4:	1cb3      	adds	r3, r6, #2
 80058c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80058c8:	78b3      	ldrb	r3, [r6, #2]
 80058ca:	e78a      	b.n	80057e2 <_strtod_l+0x192>
 80058cc:	f04f 0c00 	mov.w	ip, #0
 80058d0:	e7f8      	b.n	80058c4 <_strtod_l+0x274>
 80058d2:	bf00      	nop
 80058d4:	080072a4 	.word	0x080072a4
 80058d8:	7ff00000 	.word	0x7ff00000
 80058dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058de:	1c5f      	adds	r7, r3, #1
 80058e0:	971b      	str	r7, [sp, #108]	; 0x6c
 80058e2:	785b      	ldrb	r3, [r3, #1]
 80058e4:	2b30      	cmp	r3, #48	; 0x30
 80058e6:	d0f9      	beq.n	80058dc <_strtod_l+0x28c>
 80058e8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80058ec:	2f08      	cmp	r7, #8
 80058ee:	f63f af7d 	bhi.w	80057ec <_strtod_l+0x19c>
 80058f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80058f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058f8:	930a      	str	r3, [sp, #40]	; 0x28
 80058fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058fc:	1c5f      	adds	r7, r3, #1
 80058fe:	971b      	str	r7, [sp, #108]	; 0x6c
 8005900:	785b      	ldrb	r3, [r3, #1]
 8005902:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005906:	f1b8 0f09 	cmp.w	r8, #9
 800590a:	d937      	bls.n	800597c <_strtod_l+0x32c>
 800590c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800590e:	1a7f      	subs	r7, r7, r1
 8005910:	2f08      	cmp	r7, #8
 8005912:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005916:	dc37      	bgt.n	8005988 <_strtod_l+0x338>
 8005918:	45be      	cmp	lr, r7
 800591a:	bfa8      	it	ge
 800591c:	46be      	movge	lr, r7
 800591e:	f1bc 0f00 	cmp.w	ip, #0
 8005922:	d001      	beq.n	8005928 <_strtod_l+0x2d8>
 8005924:	f1ce 0e00 	rsb	lr, lr, #0
 8005928:	2c00      	cmp	r4, #0
 800592a:	d151      	bne.n	80059d0 <_strtod_l+0x380>
 800592c:	2800      	cmp	r0, #0
 800592e:	f47f aece 	bne.w	80056ce <_strtod_l+0x7e>
 8005932:	9a06      	ldr	r2, [sp, #24]
 8005934:	2a00      	cmp	r2, #0
 8005936:	f47f aeca 	bne.w	80056ce <_strtod_l+0x7e>
 800593a:	9a04      	ldr	r2, [sp, #16]
 800593c:	2a00      	cmp	r2, #0
 800593e:	f47f aee4 	bne.w	800570a <_strtod_l+0xba>
 8005942:	2b4e      	cmp	r3, #78	; 0x4e
 8005944:	d027      	beq.n	8005996 <_strtod_l+0x346>
 8005946:	dc21      	bgt.n	800598c <_strtod_l+0x33c>
 8005948:	2b49      	cmp	r3, #73	; 0x49
 800594a:	f47f aede 	bne.w	800570a <_strtod_l+0xba>
 800594e:	49a0      	ldr	r1, [pc, #640]	; (8005bd0 <_strtod_l+0x580>)
 8005950:	a81b      	add	r0, sp, #108	; 0x6c
 8005952:	f000 ff07 	bl	8006764 <__match>
 8005956:	2800      	cmp	r0, #0
 8005958:	f43f aed7 	beq.w	800570a <_strtod_l+0xba>
 800595c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800595e:	499d      	ldr	r1, [pc, #628]	; (8005bd4 <_strtod_l+0x584>)
 8005960:	3b01      	subs	r3, #1
 8005962:	a81b      	add	r0, sp, #108	; 0x6c
 8005964:	931b      	str	r3, [sp, #108]	; 0x6c
 8005966:	f000 fefd 	bl	8006764 <__match>
 800596a:	b910      	cbnz	r0, 8005972 <_strtod_l+0x322>
 800596c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800596e:	3301      	adds	r3, #1
 8005970:	931b      	str	r3, [sp, #108]	; 0x6c
 8005972:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005be8 <_strtod_l+0x598>
 8005976:	f04f 0a00 	mov.w	sl, #0
 800597a:	e6a8      	b.n	80056ce <_strtod_l+0x7e>
 800597c:	210a      	movs	r1, #10
 800597e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005982:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005986:	e7b8      	b.n	80058fa <_strtod_l+0x2aa>
 8005988:	46be      	mov	lr, r7
 800598a:	e7c8      	b.n	800591e <_strtod_l+0x2ce>
 800598c:	2b69      	cmp	r3, #105	; 0x69
 800598e:	d0de      	beq.n	800594e <_strtod_l+0x2fe>
 8005990:	2b6e      	cmp	r3, #110	; 0x6e
 8005992:	f47f aeba 	bne.w	800570a <_strtod_l+0xba>
 8005996:	4990      	ldr	r1, [pc, #576]	; (8005bd8 <_strtod_l+0x588>)
 8005998:	a81b      	add	r0, sp, #108	; 0x6c
 800599a:	f000 fee3 	bl	8006764 <__match>
 800599e:	2800      	cmp	r0, #0
 80059a0:	f43f aeb3 	beq.w	800570a <_strtod_l+0xba>
 80059a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	2b28      	cmp	r3, #40	; 0x28
 80059aa:	d10e      	bne.n	80059ca <_strtod_l+0x37a>
 80059ac:	aa1e      	add	r2, sp, #120	; 0x78
 80059ae:	498b      	ldr	r1, [pc, #556]	; (8005bdc <_strtod_l+0x58c>)
 80059b0:	a81b      	add	r0, sp, #108	; 0x6c
 80059b2:	f000 feeb 	bl	800678c <__hexnan>
 80059b6:	2805      	cmp	r0, #5
 80059b8:	d107      	bne.n	80059ca <_strtod_l+0x37a>
 80059ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80059bc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80059c0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80059c4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80059c8:	e681      	b.n	80056ce <_strtod_l+0x7e>
 80059ca:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005bf0 <_strtod_l+0x5a0>
 80059ce:	e7d2      	b.n	8005976 <_strtod_l+0x326>
 80059d0:	ebae 0302 	sub.w	r3, lr, r2
 80059d4:	9306      	str	r3, [sp, #24]
 80059d6:	9b05      	ldr	r3, [sp, #20]
 80059d8:	9807      	ldr	r0, [sp, #28]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	bf08      	it	eq
 80059de:	4623      	moveq	r3, r4
 80059e0:	2c10      	cmp	r4, #16
 80059e2:	9305      	str	r3, [sp, #20]
 80059e4:	46a0      	mov	r8, r4
 80059e6:	bfa8      	it	ge
 80059e8:	f04f 0810 	movge.w	r8, #16
 80059ec:	f7fa fd4a 	bl	8000484 <__aeabi_ui2d>
 80059f0:	2c09      	cmp	r4, #9
 80059f2:	4682      	mov	sl, r0
 80059f4:	468b      	mov	fp, r1
 80059f6:	dc13      	bgt.n	8005a20 <_strtod_l+0x3d0>
 80059f8:	9b06      	ldr	r3, [sp, #24]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f43f ae67 	beq.w	80056ce <_strtod_l+0x7e>
 8005a00:	9b06      	ldr	r3, [sp, #24]
 8005a02:	dd7a      	ble.n	8005afa <_strtod_l+0x4aa>
 8005a04:	2b16      	cmp	r3, #22
 8005a06:	dc61      	bgt.n	8005acc <_strtod_l+0x47c>
 8005a08:	4a75      	ldr	r2, [pc, #468]	; (8005be0 <_strtod_l+0x590>)
 8005a0a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005a0e:	e9de 0100 	ldrd	r0, r1, [lr]
 8005a12:	4652      	mov	r2, sl
 8005a14:	465b      	mov	r3, fp
 8005a16:	f7fa fdaf 	bl	8000578 <__aeabi_dmul>
 8005a1a:	4682      	mov	sl, r0
 8005a1c:	468b      	mov	fp, r1
 8005a1e:	e656      	b.n	80056ce <_strtod_l+0x7e>
 8005a20:	4b6f      	ldr	r3, [pc, #444]	; (8005be0 <_strtod_l+0x590>)
 8005a22:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005a26:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005a2a:	f7fa fda5 	bl	8000578 <__aeabi_dmul>
 8005a2e:	4606      	mov	r6, r0
 8005a30:	4628      	mov	r0, r5
 8005a32:	460f      	mov	r7, r1
 8005a34:	f7fa fd26 	bl	8000484 <__aeabi_ui2d>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	4630      	mov	r0, r6
 8005a3e:	4639      	mov	r1, r7
 8005a40:	f7fa fbe4 	bl	800020c <__adddf3>
 8005a44:	2c0f      	cmp	r4, #15
 8005a46:	4682      	mov	sl, r0
 8005a48:	468b      	mov	fp, r1
 8005a4a:	ddd5      	ble.n	80059f8 <_strtod_l+0x3a8>
 8005a4c:	9b06      	ldr	r3, [sp, #24]
 8005a4e:	eba4 0808 	sub.w	r8, r4, r8
 8005a52:	4498      	add	r8, r3
 8005a54:	f1b8 0f00 	cmp.w	r8, #0
 8005a58:	f340 8096 	ble.w	8005b88 <_strtod_l+0x538>
 8005a5c:	f018 030f 	ands.w	r3, r8, #15
 8005a60:	d00a      	beq.n	8005a78 <_strtod_l+0x428>
 8005a62:	495f      	ldr	r1, [pc, #380]	; (8005be0 <_strtod_l+0x590>)
 8005a64:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a68:	4652      	mov	r2, sl
 8005a6a:	465b      	mov	r3, fp
 8005a6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a70:	f7fa fd82 	bl	8000578 <__aeabi_dmul>
 8005a74:	4682      	mov	sl, r0
 8005a76:	468b      	mov	fp, r1
 8005a78:	f038 080f 	bics.w	r8, r8, #15
 8005a7c:	d073      	beq.n	8005b66 <_strtod_l+0x516>
 8005a7e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005a82:	dd47      	ble.n	8005b14 <_strtod_l+0x4c4>
 8005a84:	2400      	movs	r4, #0
 8005a86:	46a0      	mov	r8, r4
 8005a88:	9407      	str	r4, [sp, #28]
 8005a8a:	9405      	str	r4, [sp, #20]
 8005a8c:	2322      	movs	r3, #34	; 0x22
 8005a8e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005be8 <_strtod_l+0x598>
 8005a92:	f8c9 3000 	str.w	r3, [r9]
 8005a96:	f04f 0a00 	mov.w	sl, #0
 8005a9a:	9b07      	ldr	r3, [sp, #28]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f43f ae16 	beq.w	80056ce <_strtod_l+0x7e>
 8005aa2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005aa4:	4648      	mov	r0, r9
 8005aa6:	f000 ff54 	bl	8006952 <_Bfree>
 8005aaa:	9905      	ldr	r1, [sp, #20]
 8005aac:	4648      	mov	r0, r9
 8005aae:	f000 ff50 	bl	8006952 <_Bfree>
 8005ab2:	4641      	mov	r1, r8
 8005ab4:	4648      	mov	r0, r9
 8005ab6:	f000 ff4c 	bl	8006952 <_Bfree>
 8005aba:	9907      	ldr	r1, [sp, #28]
 8005abc:	4648      	mov	r0, r9
 8005abe:	f000 ff48 	bl	8006952 <_Bfree>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4648      	mov	r0, r9
 8005ac6:	f000 ff44 	bl	8006952 <_Bfree>
 8005aca:	e600      	b.n	80056ce <_strtod_l+0x7e>
 8005acc:	9a06      	ldr	r2, [sp, #24]
 8005ace:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	dbba      	blt.n	8005a4c <_strtod_l+0x3fc>
 8005ad6:	4d42      	ldr	r5, [pc, #264]	; (8005be0 <_strtod_l+0x590>)
 8005ad8:	f1c4 040f 	rsb	r4, r4, #15
 8005adc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005ae0:	4652      	mov	r2, sl
 8005ae2:	465b      	mov	r3, fp
 8005ae4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ae8:	f7fa fd46 	bl	8000578 <__aeabi_dmul>
 8005aec:	9b06      	ldr	r3, [sp, #24]
 8005aee:	1b1c      	subs	r4, r3, r4
 8005af0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005af4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005af8:	e78d      	b.n	8005a16 <_strtod_l+0x3c6>
 8005afa:	f113 0f16 	cmn.w	r3, #22
 8005afe:	dba5      	blt.n	8005a4c <_strtod_l+0x3fc>
 8005b00:	4a37      	ldr	r2, [pc, #220]	; (8005be0 <_strtod_l+0x590>)
 8005b02:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005b06:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005b0a:	4650      	mov	r0, sl
 8005b0c:	4659      	mov	r1, fp
 8005b0e:	f7fa fe5d 	bl	80007cc <__aeabi_ddiv>
 8005b12:	e782      	b.n	8005a1a <_strtod_l+0x3ca>
 8005b14:	2300      	movs	r3, #0
 8005b16:	4e33      	ldr	r6, [pc, #204]	; (8005be4 <_strtod_l+0x594>)
 8005b18:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005b1c:	4650      	mov	r0, sl
 8005b1e:	4659      	mov	r1, fp
 8005b20:	461d      	mov	r5, r3
 8005b22:	f1b8 0f01 	cmp.w	r8, #1
 8005b26:	dc21      	bgt.n	8005b6c <_strtod_l+0x51c>
 8005b28:	b10b      	cbz	r3, 8005b2e <_strtod_l+0x4de>
 8005b2a:	4682      	mov	sl, r0
 8005b2c:	468b      	mov	fp, r1
 8005b2e:	4b2d      	ldr	r3, [pc, #180]	; (8005be4 <_strtod_l+0x594>)
 8005b30:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005b34:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005b38:	4652      	mov	r2, sl
 8005b3a:	465b      	mov	r3, fp
 8005b3c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005b40:	f7fa fd1a 	bl	8000578 <__aeabi_dmul>
 8005b44:	4b28      	ldr	r3, [pc, #160]	; (8005be8 <_strtod_l+0x598>)
 8005b46:	460a      	mov	r2, r1
 8005b48:	400b      	ands	r3, r1
 8005b4a:	4928      	ldr	r1, [pc, #160]	; (8005bec <_strtod_l+0x59c>)
 8005b4c:	428b      	cmp	r3, r1
 8005b4e:	4682      	mov	sl, r0
 8005b50:	d898      	bhi.n	8005a84 <_strtod_l+0x434>
 8005b52:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005b56:	428b      	cmp	r3, r1
 8005b58:	bf86      	itte	hi
 8005b5a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005bf4 <_strtod_l+0x5a4>
 8005b5e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005b62:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005b66:	2300      	movs	r3, #0
 8005b68:	9304      	str	r3, [sp, #16]
 8005b6a:	e077      	b.n	8005c5c <_strtod_l+0x60c>
 8005b6c:	f018 0f01 	tst.w	r8, #1
 8005b70:	d006      	beq.n	8005b80 <_strtod_l+0x530>
 8005b72:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	f7fa fcfd 	bl	8000578 <__aeabi_dmul>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	3501      	adds	r5, #1
 8005b82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b86:	e7cc      	b.n	8005b22 <_strtod_l+0x4d2>
 8005b88:	d0ed      	beq.n	8005b66 <_strtod_l+0x516>
 8005b8a:	f1c8 0800 	rsb	r8, r8, #0
 8005b8e:	f018 020f 	ands.w	r2, r8, #15
 8005b92:	d00a      	beq.n	8005baa <_strtod_l+0x55a>
 8005b94:	4b12      	ldr	r3, [pc, #72]	; (8005be0 <_strtod_l+0x590>)
 8005b96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b9a:	4650      	mov	r0, sl
 8005b9c:	4659      	mov	r1, fp
 8005b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba2:	f7fa fe13 	bl	80007cc <__aeabi_ddiv>
 8005ba6:	4682      	mov	sl, r0
 8005ba8:	468b      	mov	fp, r1
 8005baa:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005bae:	d0da      	beq.n	8005b66 <_strtod_l+0x516>
 8005bb0:	f1b8 0f1f 	cmp.w	r8, #31
 8005bb4:	dd20      	ble.n	8005bf8 <_strtod_l+0x5a8>
 8005bb6:	2400      	movs	r4, #0
 8005bb8:	46a0      	mov	r8, r4
 8005bba:	9407      	str	r4, [sp, #28]
 8005bbc:	9405      	str	r4, [sp, #20]
 8005bbe:	2322      	movs	r3, #34	; 0x22
 8005bc0:	f04f 0a00 	mov.w	sl, #0
 8005bc4:	f04f 0b00 	mov.w	fp, #0
 8005bc8:	f8c9 3000 	str.w	r3, [r9]
 8005bcc:	e765      	b.n	8005a9a <_strtod_l+0x44a>
 8005bce:	bf00      	nop
 8005bd0:	08007298 	.word	0x08007298
 8005bd4:	0800729b 	.word	0x0800729b
 8005bd8:	080072a1 	.word	0x080072a1
 8005bdc:	080072b8 	.word	0x080072b8
 8005be0:	08007330 	.word	0x08007330
 8005be4:	08007308 	.word	0x08007308
 8005be8:	7ff00000 	.word	0x7ff00000
 8005bec:	7ca00000 	.word	0x7ca00000
 8005bf0:	fff80000 	.word	0xfff80000
 8005bf4:	7fefffff 	.word	0x7fefffff
 8005bf8:	f018 0310 	ands.w	r3, r8, #16
 8005bfc:	bf18      	it	ne
 8005bfe:	236a      	movne	r3, #106	; 0x6a
 8005c00:	4da0      	ldr	r5, [pc, #640]	; (8005e84 <_strtod_l+0x834>)
 8005c02:	9304      	str	r3, [sp, #16]
 8005c04:	4650      	mov	r0, sl
 8005c06:	4659      	mov	r1, fp
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f1b8 0f00 	cmp.w	r8, #0
 8005c0e:	f300 810a 	bgt.w	8005e26 <_strtod_l+0x7d6>
 8005c12:	b10b      	cbz	r3, 8005c18 <_strtod_l+0x5c8>
 8005c14:	4682      	mov	sl, r0
 8005c16:	468b      	mov	fp, r1
 8005c18:	9b04      	ldr	r3, [sp, #16]
 8005c1a:	b1bb      	cbz	r3, 8005c4c <_strtod_l+0x5fc>
 8005c1c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005c20:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	4659      	mov	r1, fp
 8005c28:	dd10      	ble.n	8005c4c <_strtod_l+0x5fc>
 8005c2a:	2b1f      	cmp	r3, #31
 8005c2c:	f340 8107 	ble.w	8005e3e <_strtod_l+0x7ee>
 8005c30:	2b34      	cmp	r3, #52	; 0x34
 8005c32:	bfde      	ittt	le
 8005c34:	3b20      	suble	r3, #32
 8005c36:	f04f 32ff 	movle.w	r2, #4294967295
 8005c3a:	fa02 f303 	lslle.w	r3, r2, r3
 8005c3e:	f04f 0a00 	mov.w	sl, #0
 8005c42:	bfcc      	ite	gt
 8005c44:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005c48:	ea03 0b01 	andle.w	fp, r3, r1
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2300      	movs	r3, #0
 8005c50:	4650      	mov	r0, sl
 8005c52:	4659      	mov	r1, fp
 8005c54:	f7fa fef8 	bl	8000a48 <__aeabi_dcmpeq>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	d1ac      	bne.n	8005bb6 <_strtod_l+0x566>
 8005c5c:	9b07      	ldr	r3, [sp, #28]
 8005c5e:	9300      	str	r3, [sp, #0]
 8005c60:	9a05      	ldr	r2, [sp, #20]
 8005c62:	9908      	ldr	r1, [sp, #32]
 8005c64:	4623      	mov	r3, r4
 8005c66:	4648      	mov	r0, r9
 8005c68:	f000 fec5 	bl	80069f6 <__s2b>
 8005c6c:	9007      	str	r0, [sp, #28]
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	f43f af08 	beq.w	8005a84 <_strtod_l+0x434>
 8005c74:	9a06      	ldr	r2, [sp, #24]
 8005c76:	9b06      	ldr	r3, [sp, #24]
 8005c78:	2a00      	cmp	r2, #0
 8005c7a:	f1c3 0300 	rsb	r3, r3, #0
 8005c7e:	bfa8      	it	ge
 8005c80:	2300      	movge	r3, #0
 8005c82:	930e      	str	r3, [sp, #56]	; 0x38
 8005c84:	2400      	movs	r4, #0
 8005c86:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005c8a:	9316      	str	r3, [sp, #88]	; 0x58
 8005c8c:	46a0      	mov	r8, r4
 8005c8e:	9b07      	ldr	r3, [sp, #28]
 8005c90:	4648      	mov	r0, r9
 8005c92:	6859      	ldr	r1, [r3, #4]
 8005c94:	f000 fe29 	bl	80068ea <_Balloc>
 8005c98:	9005      	str	r0, [sp, #20]
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f43f aef6 	beq.w	8005a8c <_strtod_l+0x43c>
 8005ca0:	9b07      	ldr	r3, [sp, #28]
 8005ca2:	691a      	ldr	r2, [r3, #16]
 8005ca4:	3202      	adds	r2, #2
 8005ca6:	f103 010c 	add.w	r1, r3, #12
 8005caa:	0092      	lsls	r2, r2, #2
 8005cac:	300c      	adds	r0, #12
 8005cae:	f000 fe11 	bl	80068d4 <memcpy>
 8005cb2:	aa1e      	add	r2, sp, #120	; 0x78
 8005cb4:	a91d      	add	r1, sp, #116	; 0x74
 8005cb6:	ec4b ab10 	vmov	d0, sl, fp
 8005cba:	4648      	mov	r0, r9
 8005cbc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005cc0:	f001 f954 	bl	8006f6c <__d2b>
 8005cc4:	901c      	str	r0, [sp, #112]	; 0x70
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	f43f aee0 	beq.w	8005a8c <_strtod_l+0x43c>
 8005ccc:	2101      	movs	r1, #1
 8005cce:	4648      	mov	r0, r9
 8005cd0:	f000 ff1d 	bl	8006b0e <__i2b>
 8005cd4:	4680      	mov	r8, r0
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f43f aed8 	beq.w	8005a8c <_strtod_l+0x43c>
 8005cdc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005cde:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005ce0:	2e00      	cmp	r6, #0
 8005ce2:	bfab      	itete	ge
 8005ce4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005ce6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005ce8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005cea:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8005cec:	bfac      	ite	ge
 8005cee:	18f7      	addge	r7, r6, r3
 8005cf0:	1b9d      	sublt	r5, r3, r6
 8005cf2:	9b04      	ldr	r3, [sp, #16]
 8005cf4:	1af6      	subs	r6, r6, r3
 8005cf6:	4416      	add	r6, r2
 8005cf8:	4b63      	ldr	r3, [pc, #396]	; (8005e88 <_strtod_l+0x838>)
 8005cfa:	3e01      	subs	r6, #1
 8005cfc:	429e      	cmp	r6, r3
 8005cfe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005d02:	f280 80af 	bge.w	8005e64 <_strtod_l+0x814>
 8005d06:	1b9b      	subs	r3, r3, r6
 8005d08:	2b1f      	cmp	r3, #31
 8005d0a:	eba2 0203 	sub.w	r2, r2, r3
 8005d0e:	f04f 0101 	mov.w	r1, #1
 8005d12:	f300 809b 	bgt.w	8005e4c <_strtod_l+0x7fc>
 8005d16:	fa01 f303 	lsl.w	r3, r1, r3
 8005d1a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005d20:	18be      	adds	r6, r7, r2
 8005d22:	9b04      	ldr	r3, [sp, #16]
 8005d24:	42b7      	cmp	r7, r6
 8005d26:	4415      	add	r5, r2
 8005d28:	441d      	add	r5, r3
 8005d2a:	463b      	mov	r3, r7
 8005d2c:	bfa8      	it	ge
 8005d2e:	4633      	movge	r3, r6
 8005d30:	42ab      	cmp	r3, r5
 8005d32:	bfa8      	it	ge
 8005d34:	462b      	movge	r3, r5
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	bfc2      	ittt	gt
 8005d3a:	1af6      	subgt	r6, r6, r3
 8005d3c:	1aed      	subgt	r5, r5, r3
 8005d3e:	1aff      	subgt	r7, r7, r3
 8005d40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d42:	b1bb      	cbz	r3, 8005d74 <_strtod_l+0x724>
 8005d44:	4641      	mov	r1, r8
 8005d46:	461a      	mov	r2, r3
 8005d48:	4648      	mov	r0, r9
 8005d4a:	f000 ff7f 	bl	8006c4c <__pow5mult>
 8005d4e:	4680      	mov	r8, r0
 8005d50:	2800      	cmp	r0, #0
 8005d52:	f43f ae9b 	beq.w	8005a8c <_strtod_l+0x43c>
 8005d56:	4601      	mov	r1, r0
 8005d58:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005d5a:	4648      	mov	r0, r9
 8005d5c:	f000 fee0 	bl	8006b20 <__multiply>
 8005d60:	900c      	str	r0, [sp, #48]	; 0x30
 8005d62:	2800      	cmp	r0, #0
 8005d64:	f43f ae92 	beq.w	8005a8c <_strtod_l+0x43c>
 8005d68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d6a:	4648      	mov	r0, r9
 8005d6c:	f000 fdf1 	bl	8006952 <_Bfree>
 8005d70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d72:	931c      	str	r3, [sp, #112]	; 0x70
 8005d74:	2e00      	cmp	r6, #0
 8005d76:	dc7a      	bgt.n	8005e6e <_strtod_l+0x81e>
 8005d78:	9b06      	ldr	r3, [sp, #24]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	dd08      	ble.n	8005d90 <_strtod_l+0x740>
 8005d7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005d80:	9905      	ldr	r1, [sp, #20]
 8005d82:	4648      	mov	r0, r9
 8005d84:	f000 ff62 	bl	8006c4c <__pow5mult>
 8005d88:	9005      	str	r0, [sp, #20]
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	f43f ae7e 	beq.w	8005a8c <_strtod_l+0x43c>
 8005d90:	2d00      	cmp	r5, #0
 8005d92:	dd08      	ble.n	8005da6 <_strtod_l+0x756>
 8005d94:	462a      	mov	r2, r5
 8005d96:	9905      	ldr	r1, [sp, #20]
 8005d98:	4648      	mov	r0, r9
 8005d9a:	f000 ffa5 	bl	8006ce8 <__lshift>
 8005d9e:	9005      	str	r0, [sp, #20]
 8005da0:	2800      	cmp	r0, #0
 8005da2:	f43f ae73 	beq.w	8005a8c <_strtod_l+0x43c>
 8005da6:	2f00      	cmp	r7, #0
 8005da8:	dd08      	ble.n	8005dbc <_strtod_l+0x76c>
 8005daa:	4641      	mov	r1, r8
 8005dac:	463a      	mov	r2, r7
 8005dae:	4648      	mov	r0, r9
 8005db0:	f000 ff9a 	bl	8006ce8 <__lshift>
 8005db4:	4680      	mov	r8, r0
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f43f ae68 	beq.w	8005a8c <_strtod_l+0x43c>
 8005dbc:	9a05      	ldr	r2, [sp, #20]
 8005dbe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005dc0:	4648      	mov	r0, r9
 8005dc2:	f000 ffff 	bl	8006dc4 <__mdiff>
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	f43f ae5f 	beq.w	8005a8c <_strtod_l+0x43c>
 8005dce:	68c3      	ldr	r3, [r0, #12]
 8005dd0:	930c      	str	r3, [sp, #48]	; 0x30
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60c3      	str	r3, [r0, #12]
 8005dd6:	4641      	mov	r1, r8
 8005dd8:	f000 ffda 	bl	8006d90 <__mcmp>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	da55      	bge.n	8005e8c <_strtod_l+0x83c>
 8005de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005de2:	b9e3      	cbnz	r3, 8005e1e <_strtod_l+0x7ce>
 8005de4:	f1ba 0f00 	cmp.w	sl, #0
 8005de8:	d119      	bne.n	8005e1e <_strtod_l+0x7ce>
 8005dea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005dee:	b9b3      	cbnz	r3, 8005e1e <_strtod_l+0x7ce>
 8005df0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005df4:	0d1b      	lsrs	r3, r3, #20
 8005df6:	051b      	lsls	r3, r3, #20
 8005df8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005dfc:	d90f      	bls.n	8005e1e <_strtod_l+0x7ce>
 8005dfe:	6963      	ldr	r3, [r4, #20]
 8005e00:	b913      	cbnz	r3, 8005e08 <_strtod_l+0x7b8>
 8005e02:	6923      	ldr	r3, [r4, #16]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	dd0a      	ble.n	8005e1e <_strtod_l+0x7ce>
 8005e08:	4621      	mov	r1, r4
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	4648      	mov	r0, r9
 8005e0e:	f000 ff6b 	bl	8006ce8 <__lshift>
 8005e12:	4641      	mov	r1, r8
 8005e14:	4604      	mov	r4, r0
 8005e16:	f000 ffbb 	bl	8006d90 <__mcmp>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	dc67      	bgt.n	8005eee <_strtod_l+0x89e>
 8005e1e:	9b04      	ldr	r3, [sp, #16]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d171      	bne.n	8005f08 <_strtod_l+0x8b8>
 8005e24:	e63d      	b.n	8005aa2 <_strtod_l+0x452>
 8005e26:	f018 0f01 	tst.w	r8, #1
 8005e2a:	d004      	beq.n	8005e36 <_strtod_l+0x7e6>
 8005e2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e30:	f7fa fba2 	bl	8000578 <__aeabi_dmul>
 8005e34:	2301      	movs	r3, #1
 8005e36:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005e3a:	3508      	adds	r5, #8
 8005e3c:	e6e5      	b.n	8005c0a <_strtod_l+0x5ba>
 8005e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e42:	fa02 f303 	lsl.w	r3, r2, r3
 8005e46:	ea03 0a0a 	and.w	sl, r3, sl
 8005e4a:	e6ff      	b.n	8005c4c <_strtod_l+0x5fc>
 8005e4c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005e50:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005e54:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005e58:	36e2      	adds	r6, #226	; 0xe2
 8005e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8005e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e60:	910f      	str	r1, [sp, #60]	; 0x3c
 8005e62:	e75d      	b.n	8005d20 <_strtod_l+0x6d0>
 8005e64:	2300      	movs	r3, #0
 8005e66:	930a      	str	r3, [sp, #40]	; 0x28
 8005e68:	2301      	movs	r3, #1
 8005e6a:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e6c:	e758      	b.n	8005d20 <_strtod_l+0x6d0>
 8005e6e:	4632      	mov	r2, r6
 8005e70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e72:	4648      	mov	r0, r9
 8005e74:	f000 ff38 	bl	8006ce8 <__lshift>
 8005e78:	901c      	str	r0, [sp, #112]	; 0x70
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	f47f af7c 	bne.w	8005d78 <_strtod_l+0x728>
 8005e80:	e604      	b.n	8005a8c <_strtod_l+0x43c>
 8005e82:	bf00      	nop
 8005e84:	080072d0 	.word	0x080072d0
 8005e88:	fffffc02 	.word	0xfffffc02
 8005e8c:	465d      	mov	r5, fp
 8005e8e:	f040 8086 	bne.w	8005f9e <_strtod_l+0x94e>
 8005e92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e98:	b32a      	cbz	r2, 8005ee6 <_strtod_l+0x896>
 8005e9a:	4aaf      	ldr	r2, [pc, #700]	; (8006158 <_strtod_l+0xb08>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d153      	bne.n	8005f48 <_strtod_l+0x8f8>
 8005ea0:	9b04      	ldr	r3, [sp, #16]
 8005ea2:	4650      	mov	r0, sl
 8005ea4:	b1d3      	cbz	r3, 8005edc <_strtod_l+0x88c>
 8005ea6:	4aad      	ldr	r2, [pc, #692]	; (800615c <_strtod_l+0xb0c>)
 8005ea8:	402a      	ands	r2, r5
 8005eaa:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005eae:	f04f 31ff 	mov.w	r1, #4294967295
 8005eb2:	d816      	bhi.n	8005ee2 <_strtod_l+0x892>
 8005eb4:	0d12      	lsrs	r2, r2, #20
 8005eb6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005eba:	fa01 f303 	lsl.w	r3, r1, r3
 8005ebe:	4298      	cmp	r0, r3
 8005ec0:	d142      	bne.n	8005f48 <_strtod_l+0x8f8>
 8005ec2:	4ba7      	ldr	r3, [pc, #668]	; (8006160 <_strtod_l+0xb10>)
 8005ec4:	429d      	cmp	r5, r3
 8005ec6:	d102      	bne.n	8005ece <_strtod_l+0x87e>
 8005ec8:	3001      	adds	r0, #1
 8005eca:	f43f addf 	beq.w	8005a8c <_strtod_l+0x43c>
 8005ece:	4ba3      	ldr	r3, [pc, #652]	; (800615c <_strtod_l+0xb0c>)
 8005ed0:	402b      	ands	r3, r5
 8005ed2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005ed6:	f04f 0a00 	mov.w	sl, #0
 8005eda:	e7a0      	b.n	8005e1e <_strtod_l+0x7ce>
 8005edc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee0:	e7ed      	b.n	8005ebe <_strtod_l+0x86e>
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	e7eb      	b.n	8005ebe <_strtod_l+0x86e>
 8005ee6:	bb7b      	cbnz	r3, 8005f48 <_strtod_l+0x8f8>
 8005ee8:	f1ba 0f00 	cmp.w	sl, #0
 8005eec:	d12c      	bne.n	8005f48 <_strtod_l+0x8f8>
 8005eee:	9904      	ldr	r1, [sp, #16]
 8005ef0:	4a9a      	ldr	r2, [pc, #616]	; (800615c <_strtod_l+0xb0c>)
 8005ef2:	465b      	mov	r3, fp
 8005ef4:	b1f1      	cbz	r1, 8005f34 <_strtod_l+0x8e4>
 8005ef6:	ea02 010b 	and.w	r1, r2, fp
 8005efa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005efe:	dc19      	bgt.n	8005f34 <_strtod_l+0x8e4>
 8005f00:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005f04:	f77f ae5b 	ble.w	8005bbe <_strtod_l+0x56e>
 8005f08:	4a96      	ldr	r2, [pc, #600]	; (8006164 <_strtod_l+0xb14>)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005f10:	4650      	mov	r0, sl
 8005f12:	4659      	mov	r1, fp
 8005f14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005f18:	f7fa fb2e 	bl	8000578 <__aeabi_dmul>
 8005f1c:	4682      	mov	sl, r0
 8005f1e:	468b      	mov	fp, r1
 8005f20:	2900      	cmp	r1, #0
 8005f22:	f47f adbe 	bne.w	8005aa2 <_strtod_l+0x452>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	f47f adbb 	bne.w	8005aa2 <_strtod_l+0x452>
 8005f2c:	2322      	movs	r3, #34	; 0x22
 8005f2e:	f8c9 3000 	str.w	r3, [r9]
 8005f32:	e5b6      	b.n	8005aa2 <_strtod_l+0x452>
 8005f34:	4013      	ands	r3, r2
 8005f36:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005f3a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005f3e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005f42:	f04f 3aff 	mov.w	sl, #4294967295
 8005f46:	e76a      	b.n	8005e1e <_strtod_l+0x7ce>
 8005f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f4a:	b193      	cbz	r3, 8005f72 <_strtod_l+0x922>
 8005f4c:	422b      	tst	r3, r5
 8005f4e:	f43f af66 	beq.w	8005e1e <_strtod_l+0x7ce>
 8005f52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f54:	9a04      	ldr	r2, [sp, #16]
 8005f56:	4650      	mov	r0, sl
 8005f58:	4659      	mov	r1, fp
 8005f5a:	b173      	cbz	r3, 8005f7a <_strtod_l+0x92a>
 8005f5c:	f7ff fb5c 	bl	8005618 <sulp>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f68:	f7fa f950 	bl	800020c <__adddf3>
 8005f6c:	4682      	mov	sl, r0
 8005f6e:	468b      	mov	fp, r1
 8005f70:	e755      	b.n	8005e1e <_strtod_l+0x7ce>
 8005f72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f74:	ea13 0f0a 	tst.w	r3, sl
 8005f78:	e7e9      	b.n	8005f4e <_strtod_l+0x8fe>
 8005f7a:	f7ff fb4d 	bl	8005618 <sulp>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f86:	f7fa f93f 	bl	8000208 <__aeabi_dsub>
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	4682      	mov	sl, r0
 8005f90:	468b      	mov	fp, r1
 8005f92:	f7fa fd59 	bl	8000a48 <__aeabi_dcmpeq>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	f47f ae11 	bne.w	8005bbe <_strtod_l+0x56e>
 8005f9c:	e73f      	b.n	8005e1e <_strtod_l+0x7ce>
 8005f9e:	4641      	mov	r1, r8
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	f001 f832 	bl	800700a <__ratio>
 8005fa6:	ec57 6b10 	vmov	r6, r7, d0
 8005faa:	2200      	movs	r2, #0
 8005fac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fb0:	ee10 0a10 	vmov	r0, s0
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	f7fa fd5b 	bl	8000a70 <__aeabi_dcmple>
 8005fba:	2800      	cmp	r0, #0
 8005fbc:	d077      	beq.n	80060ae <_strtod_l+0xa5e>
 8005fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d04a      	beq.n	800605a <_strtod_l+0xa0a>
 8005fc4:	4b68      	ldr	r3, [pc, #416]	; (8006168 <_strtod_l+0xb18>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005fcc:	4f66      	ldr	r7, [pc, #408]	; (8006168 <_strtod_l+0xb18>)
 8005fce:	2600      	movs	r6, #0
 8005fd0:	4b62      	ldr	r3, [pc, #392]	; (800615c <_strtod_l+0xb0c>)
 8005fd2:	402b      	ands	r3, r5
 8005fd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005fd8:	4b64      	ldr	r3, [pc, #400]	; (800616c <_strtod_l+0xb1c>)
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	f040 80ce 	bne.w	800617c <_strtod_l+0xb2c>
 8005fe0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fe4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005fe8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8005fec:	ec4b ab10 	vmov	d0, sl, fp
 8005ff0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005ff4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ff8:	f000 ff42 	bl	8006e80 <__ulp>
 8005ffc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006000:	ec53 2b10 	vmov	r2, r3, d0
 8006004:	f7fa fab8 	bl	8000578 <__aeabi_dmul>
 8006008:	4652      	mov	r2, sl
 800600a:	465b      	mov	r3, fp
 800600c:	f7fa f8fe 	bl	800020c <__adddf3>
 8006010:	460b      	mov	r3, r1
 8006012:	4952      	ldr	r1, [pc, #328]	; (800615c <_strtod_l+0xb0c>)
 8006014:	4a56      	ldr	r2, [pc, #344]	; (8006170 <_strtod_l+0xb20>)
 8006016:	4019      	ands	r1, r3
 8006018:	4291      	cmp	r1, r2
 800601a:	4682      	mov	sl, r0
 800601c:	d95b      	bls.n	80060d6 <_strtod_l+0xa86>
 800601e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006020:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006024:	4293      	cmp	r3, r2
 8006026:	d103      	bne.n	8006030 <_strtod_l+0x9e0>
 8006028:	9b08      	ldr	r3, [sp, #32]
 800602a:	3301      	adds	r3, #1
 800602c:	f43f ad2e 	beq.w	8005a8c <_strtod_l+0x43c>
 8006030:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006160 <_strtod_l+0xb10>
 8006034:	f04f 3aff 	mov.w	sl, #4294967295
 8006038:	991c      	ldr	r1, [sp, #112]	; 0x70
 800603a:	4648      	mov	r0, r9
 800603c:	f000 fc89 	bl	8006952 <_Bfree>
 8006040:	9905      	ldr	r1, [sp, #20]
 8006042:	4648      	mov	r0, r9
 8006044:	f000 fc85 	bl	8006952 <_Bfree>
 8006048:	4641      	mov	r1, r8
 800604a:	4648      	mov	r0, r9
 800604c:	f000 fc81 	bl	8006952 <_Bfree>
 8006050:	4621      	mov	r1, r4
 8006052:	4648      	mov	r0, r9
 8006054:	f000 fc7d 	bl	8006952 <_Bfree>
 8006058:	e619      	b.n	8005c8e <_strtod_l+0x63e>
 800605a:	f1ba 0f00 	cmp.w	sl, #0
 800605e:	d11a      	bne.n	8006096 <_strtod_l+0xa46>
 8006060:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006064:	b9eb      	cbnz	r3, 80060a2 <_strtod_l+0xa52>
 8006066:	2200      	movs	r2, #0
 8006068:	4b3f      	ldr	r3, [pc, #252]	; (8006168 <_strtod_l+0xb18>)
 800606a:	4630      	mov	r0, r6
 800606c:	4639      	mov	r1, r7
 800606e:	f7fa fcf5 	bl	8000a5c <__aeabi_dcmplt>
 8006072:	b9c8      	cbnz	r0, 80060a8 <_strtod_l+0xa58>
 8006074:	4630      	mov	r0, r6
 8006076:	4639      	mov	r1, r7
 8006078:	2200      	movs	r2, #0
 800607a:	4b3e      	ldr	r3, [pc, #248]	; (8006174 <_strtod_l+0xb24>)
 800607c:	f7fa fa7c 	bl	8000578 <__aeabi_dmul>
 8006080:	4606      	mov	r6, r0
 8006082:	460f      	mov	r7, r1
 8006084:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006088:	9618      	str	r6, [sp, #96]	; 0x60
 800608a:	9319      	str	r3, [sp, #100]	; 0x64
 800608c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006090:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006094:	e79c      	b.n	8005fd0 <_strtod_l+0x980>
 8006096:	f1ba 0f01 	cmp.w	sl, #1
 800609a:	d102      	bne.n	80060a2 <_strtod_l+0xa52>
 800609c:	2d00      	cmp	r5, #0
 800609e:	f43f ad8e 	beq.w	8005bbe <_strtod_l+0x56e>
 80060a2:	2200      	movs	r2, #0
 80060a4:	4b34      	ldr	r3, [pc, #208]	; (8006178 <_strtod_l+0xb28>)
 80060a6:	e78f      	b.n	8005fc8 <_strtod_l+0x978>
 80060a8:	2600      	movs	r6, #0
 80060aa:	4f32      	ldr	r7, [pc, #200]	; (8006174 <_strtod_l+0xb24>)
 80060ac:	e7ea      	b.n	8006084 <_strtod_l+0xa34>
 80060ae:	4b31      	ldr	r3, [pc, #196]	; (8006174 <_strtod_l+0xb24>)
 80060b0:	4630      	mov	r0, r6
 80060b2:	4639      	mov	r1, r7
 80060b4:	2200      	movs	r2, #0
 80060b6:	f7fa fa5f 	bl	8000578 <__aeabi_dmul>
 80060ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060bc:	4606      	mov	r6, r0
 80060be:	460f      	mov	r7, r1
 80060c0:	b933      	cbnz	r3, 80060d0 <_strtod_l+0xa80>
 80060c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80060c6:	9010      	str	r0, [sp, #64]	; 0x40
 80060c8:	9311      	str	r3, [sp, #68]	; 0x44
 80060ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80060ce:	e7df      	b.n	8006090 <_strtod_l+0xa40>
 80060d0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80060d4:	e7f9      	b.n	80060ca <_strtod_l+0xa7a>
 80060d6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80060da:	9b04      	ldr	r3, [sp, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1ab      	bne.n	8006038 <_strtod_l+0x9e8>
 80060e0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80060e4:	0d1b      	lsrs	r3, r3, #20
 80060e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060e8:	051b      	lsls	r3, r3, #20
 80060ea:	429a      	cmp	r2, r3
 80060ec:	465d      	mov	r5, fp
 80060ee:	d1a3      	bne.n	8006038 <_strtod_l+0x9e8>
 80060f0:	4639      	mov	r1, r7
 80060f2:	4630      	mov	r0, r6
 80060f4:	f7fa fcda 	bl	8000aac <__aeabi_d2iz>
 80060f8:	f7fa f9d4 	bl	80004a4 <__aeabi_i2d>
 80060fc:	460b      	mov	r3, r1
 80060fe:	4602      	mov	r2, r0
 8006100:	4639      	mov	r1, r7
 8006102:	4630      	mov	r0, r6
 8006104:	f7fa f880 	bl	8000208 <__aeabi_dsub>
 8006108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800610a:	4606      	mov	r6, r0
 800610c:	460f      	mov	r7, r1
 800610e:	b933      	cbnz	r3, 800611e <_strtod_l+0xace>
 8006110:	f1ba 0f00 	cmp.w	sl, #0
 8006114:	d103      	bne.n	800611e <_strtod_l+0xace>
 8006116:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800611a:	2d00      	cmp	r5, #0
 800611c:	d06d      	beq.n	80061fa <_strtod_l+0xbaa>
 800611e:	a30a      	add	r3, pc, #40	; (adr r3, 8006148 <_strtod_l+0xaf8>)
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	4630      	mov	r0, r6
 8006126:	4639      	mov	r1, r7
 8006128:	f7fa fc98 	bl	8000a5c <__aeabi_dcmplt>
 800612c:	2800      	cmp	r0, #0
 800612e:	f47f acb8 	bne.w	8005aa2 <_strtod_l+0x452>
 8006132:	a307      	add	r3, pc, #28	; (adr r3, 8006150 <_strtod_l+0xb00>)
 8006134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006138:	4630      	mov	r0, r6
 800613a:	4639      	mov	r1, r7
 800613c:	f7fa fcac 	bl	8000a98 <__aeabi_dcmpgt>
 8006140:	2800      	cmp	r0, #0
 8006142:	f43f af79 	beq.w	8006038 <_strtod_l+0x9e8>
 8006146:	e4ac      	b.n	8005aa2 <_strtod_l+0x452>
 8006148:	94a03595 	.word	0x94a03595
 800614c:	3fdfffff 	.word	0x3fdfffff
 8006150:	35afe535 	.word	0x35afe535
 8006154:	3fe00000 	.word	0x3fe00000
 8006158:	000fffff 	.word	0x000fffff
 800615c:	7ff00000 	.word	0x7ff00000
 8006160:	7fefffff 	.word	0x7fefffff
 8006164:	39500000 	.word	0x39500000
 8006168:	3ff00000 	.word	0x3ff00000
 800616c:	7fe00000 	.word	0x7fe00000
 8006170:	7c9fffff 	.word	0x7c9fffff
 8006174:	3fe00000 	.word	0x3fe00000
 8006178:	bff00000 	.word	0xbff00000
 800617c:	9b04      	ldr	r3, [sp, #16]
 800617e:	b333      	cbz	r3, 80061ce <_strtod_l+0xb7e>
 8006180:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006182:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006186:	d822      	bhi.n	80061ce <_strtod_l+0xb7e>
 8006188:	a327      	add	r3, pc, #156	; (adr r3, 8006228 <_strtod_l+0xbd8>)
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	4630      	mov	r0, r6
 8006190:	4639      	mov	r1, r7
 8006192:	f7fa fc6d 	bl	8000a70 <__aeabi_dcmple>
 8006196:	b1a0      	cbz	r0, 80061c2 <_strtod_l+0xb72>
 8006198:	4639      	mov	r1, r7
 800619a:	4630      	mov	r0, r6
 800619c:	f7fa fcae 	bl	8000afc <__aeabi_d2uiz>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	bf08      	it	eq
 80061a4:	2001      	moveq	r0, #1
 80061a6:	f7fa f96d 	bl	8000484 <__aeabi_ui2d>
 80061aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061ac:	4606      	mov	r6, r0
 80061ae:	460f      	mov	r7, r1
 80061b0:	bb03      	cbnz	r3, 80061f4 <_strtod_l+0xba4>
 80061b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061b6:	9012      	str	r0, [sp, #72]	; 0x48
 80061b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80061ba:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80061be:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80061c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061c6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80061ca:	1a9b      	subs	r3, r3, r2
 80061cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80061ce:	ed9d 0b08 	vldr	d0, [sp, #32]
 80061d2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80061d6:	f000 fe53 	bl	8006e80 <__ulp>
 80061da:	4650      	mov	r0, sl
 80061dc:	ec53 2b10 	vmov	r2, r3, d0
 80061e0:	4659      	mov	r1, fp
 80061e2:	f7fa f9c9 	bl	8000578 <__aeabi_dmul>
 80061e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80061ea:	f7fa f80f 	bl	800020c <__adddf3>
 80061ee:	4682      	mov	sl, r0
 80061f0:	468b      	mov	fp, r1
 80061f2:	e772      	b.n	80060da <_strtod_l+0xa8a>
 80061f4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80061f8:	e7df      	b.n	80061ba <_strtod_l+0xb6a>
 80061fa:	a30d      	add	r3, pc, #52	; (adr r3, 8006230 <_strtod_l+0xbe0>)
 80061fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006200:	f7fa fc2c 	bl	8000a5c <__aeabi_dcmplt>
 8006204:	e79c      	b.n	8006140 <_strtod_l+0xaf0>
 8006206:	2300      	movs	r3, #0
 8006208:	930d      	str	r3, [sp, #52]	; 0x34
 800620a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800620c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	f7ff ba61 	b.w	80056d6 <_strtod_l+0x86>
 8006214:	2b65      	cmp	r3, #101	; 0x65
 8006216:	f04f 0200 	mov.w	r2, #0
 800621a:	f43f ab4e 	beq.w	80058ba <_strtod_l+0x26a>
 800621e:	2101      	movs	r1, #1
 8006220:	4614      	mov	r4, r2
 8006222:	9104      	str	r1, [sp, #16]
 8006224:	f7ff bacb 	b.w	80057be <_strtod_l+0x16e>
 8006228:	ffc00000 	.word	0xffc00000
 800622c:	41dfffff 	.word	0x41dfffff
 8006230:	94a03595 	.word	0x94a03595
 8006234:	3fcfffff 	.word	0x3fcfffff

08006238 <strtod>:
 8006238:	4b07      	ldr	r3, [pc, #28]	; (8006258 <strtod+0x20>)
 800623a:	4a08      	ldr	r2, [pc, #32]	; (800625c <strtod+0x24>)
 800623c:	b410      	push	{r4}
 800623e:	681c      	ldr	r4, [r3, #0]
 8006240:	6a23      	ldr	r3, [r4, #32]
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf08      	it	eq
 8006246:	4613      	moveq	r3, r2
 8006248:	460a      	mov	r2, r1
 800624a:	4601      	mov	r1, r0
 800624c:	4620      	mov	r0, r4
 800624e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006252:	f7ff b9fd 	b.w	8005650 <_strtod_l>
 8006256:	bf00      	nop
 8006258:	20000040 	.word	0x20000040
 800625c:	200000a4 	.word	0x200000a4

08006260 <rshift>:
 8006260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006262:	6906      	ldr	r6, [r0, #16]
 8006264:	114b      	asrs	r3, r1, #5
 8006266:	429e      	cmp	r6, r3
 8006268:	f100 0414 	add.w	r4, r0, #20
 800626c:	dd30      	ble.n	80062d0 <rshift+0x70>
 800626e:	f011 011f 	ands.w	r1, r1, #31
 8006272:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006276:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800627a:	d108      	bne.n	800628e <rshift+0x2e>
 800627c:	4621      	mov	r1, r4
 800627e:	42b2      	cmp	r2, r6
 8006280:	460b      	mov	r3, r1
 8006282:	d211      	bcs.n	80062a8 <rshift+0x48>
 8006284:	f852 3b04 	ldr.w	r3, [r2], #4
 8006288:	f841 3b04 	str.w	r3, [r1], #4
 800628c:	e7f7      	b.n	800627e <rshift+0x1e>
 800628e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006292:	f1c1 0c20 	rsb	ip, r1, #32
 8006296:	40cd      	lsrs	r5, r1
 8006298:	3204      	adds	r2, #4
 800629a:	4623      	mov	r3, r4
 800629c:	42b2      	cmp	r2, r6
 800629e:	4617      	mov	r7, r2
 80062a0:	d30c      	bcc.n	80062bc <rshift+0x5c>
 80062a2:	601d      	str	r5, [r3, #0]
 80062a4:	b105      	cbz	r5, 80062a8 <rshift+0x48>
 80062a6:	3304      	adds	r3, #4
 80062a8:	1b1a      	subs	r2, r3, r4
 80062aa:	42a3      	cmp	r3, r4
 80062ac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80062b0:	bf08      	it	eq
 80062b2:	2300      	moveq	r3, #0
 80062b4:	6102      	str	r2, [r0, #16]
 80062b6:	bf08      	it	eq
 80062b8:	6143      	streq	r3, [r0, #20]
 80062ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062bc:	683f      	ldr	r7, [r7, #0]
 80062be:	fa07 f70c 	lsl.w	r7, r7, ip
 80062c2:	433d      	orrs	r5, r7
 80062c4:	f843 5b04 	str.w	r5, [r3], #4
 80062c8:	f852 5b04 	ldr.w	r5, [r2], #4
 80062cc:	40cd      	lsrs	r5, r1
 80062ce:	e7e5      	b.n	800629c <rshift+0x3c>
 80062d0:	4623      	mov	r3, r4
 80062d2:	e7e9      	b.n	80062a8 <rshift+0x48>

080062d4 <__hexdig_fun>:
 80062d4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80062d8:	2b09      	cmp	r3, #9
 80062da:	d802      	bhi.n	80062e2 <__hexdig_fun+0xe>
 80062dc:	3820      	subs	r0, #32
 80062de:	b2c0      	uxtb	r0, r0
 80062e0:	4770      	bx	lr
 80062e2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80062e6:	2b05      	cmp	r3, #5
 80062e8:	d801      	bhi.n	80062ee <__hexdig_fun+0x1a>
 80062ea:	3847      	subs	r0, #71	; 0x47
 80062ec:	e7f7      	b.n	80062de <__hexdig_fun+0xa>
 80062ee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80062f2:	2b05      	cmp	r3, #5
 80062f4:	d801      	bhi.n	80062fa <__hexdig_fun+0x26>
 80062f6:	3827      	subs	r0, #39	; 0x27
 80062f8:	e7f1      	b.n	80062de <__hexdig_fun+0xa>
 80062fa:	2000      	movs	r0, #0
 80062fc:	4770      	bx	lr

080062fe <__gethex>:
 80062fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006302:	b08b      	sub	sp, #44	; 0x2c
 8006304:	468a      	mov	sl, r1
 8006306:	9002      	str	r0, [sp, #8]
 8006308:	9816      	ldr	r0, [sp, #88]	; 0x58
 800630a:	9306      	str	r3, [sp, #24]
 800630c:	4690      	mov	r8, r2
 800630e:	f000 facd 	bl	80068ac <__localeconv_l>
 8006312:	6803      	ldr	r3, [r0, #0]
 8006314:	9303      	str	r3, [sp, #12]
 8006316:	4618      	mov	r0, r3
 8006318:	f7f9 ff6a 	bl	80001f0 <strlen>
 800631c:	9b03      	ldr	r3, [sp, #12]
 800631e:	9001      	str	r0, [sp, #4]
 8006320:	4403      	add	r3, r0
 8006322:	f04f 0b00 	mov.w	fp, #0
 8006326:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800632a:	9307      	str	r3, [sp, #28]
 800632c:	f8da 3000 	ldr.w	r3, [sl]
 8006330:	3302      	adds	r3, #2
 8006332:	461f      	mov	r7, r3
 8006334:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006338:	2830      	cmp	r0, #48	; 0x30
 800633a:	d06c      	beq.n	8006416 <__gethex+0x118>
 800633c:	f7ff ffca 	bl	80062d4 <__hexdig_fun>
 8006340:	4604      	mov	r4, r0
 8006342:	2800      	cmp	r0, #0
 8006344:	d16a      	bne.n	800641c <__gethex+0x11e>
 8006346:	9a01      	ldr	r2, [sp, #4]
 8006348:	9903      	ldr	r1, [sp, #12]
 800634a:	4638      	mov	r0, r7
 800634c:	f000 ff44 	bl	80071d8 <strncmp>
 8006350:	2800      	cmp	r0, #0
 8006352:	d166      	bne.n	8006422 <__gethex+0x124>
 8006354:	9b01      	ldr	r3, [sp, #4]
 8006356:	5cf8      	ldrb	r0, [r7, r3]
 8006358:	18fe      	adds	r6, r7, r3
 800635a:	f7ff ffbb 	bl	80062d4 <__hexdig_fun>
 800635e:	2800      	cmp	r0, #0
 8006360:	d062      	beq.n	8006428 <__gethex+0x12a>
 8006362:	4633      	mov	r3, r6
 8006364:	7818      	ldrb	r0, [r3, #0]
 8006366:	2830      	cmp	r0, #48	; 0x30
 8006368:	461f      	mov	r7, r3
 800636a:	f103 0301 	add.w	r3, r3, #1
 800636e:	d0f9      	beq.n	8006364 <__gethex+0x66>
 8006370:	f7ff ffb0 	bl	80062d4 <__hexdig_fun>
 8006374:	fab0 f580 	clz	r5, r0
 8006378:	096d      	lsrs	r5, r5, #5
 800637a:	4634      	mov	r4, r6
 800637c:	f04f 0b01 	mov.w	fp, #1
 8006380:	463a      	mov	r2, r7
 8006382:	4616      	mov	r6, r2
 8006384:	3201      	adds	r2, #1
 8006386:	7830      	ldrb	r0, [r6, #0]
 8006388:	f7ff ffa4 	bl	80062d4 <__hexdig_fun>
 800638c:	2800      	cmp	r0, #0
 800638e:	d1f8      	bne.n	8006382 <__gethex+0x84>
 8006390:	9a01      	ldr	r2, [sp, #4]
 8006392:	9903      	ldr	r1, [sp, #12]
 8006394:	4630      	mov	r0, r6
 8006396:	f000 ff1f 	bl	80071d8 <strncmp>
 800639a:	b950      	cbnz	r0, 80063b2 <__gethex+0xb4>
 800639c:	b954      	cbnz	r4, 80063b4 <__gethex+0xb6>
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	18f4      	adds	r4, r6, r3
 80063a2:	4622      	mov	r2, r4
 80063a4:	4616      	mov	r6, r2
 80063a6:	3201      	adds	r2, #1
 80063a8:	7830      	ldrb	r0, [r6, #0]
 80063aa:	f7ff ff93 	bl	80062d4 <__hexdig_fun>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	d1f8      	bne.n	80063a4 <__gethex+0xa6>
 80063b2:	b10c      	cbz	r4, 80063b8 <__gethex+0xba>
 80063b4:	1ba4      	subs	r4, r4, r6
 80063b6:	00a4      	lsls	r4, r4, #2
 80063b8:	7833      	ldrb	r3, [r6, #0]
 80063ba:	2b50      	cmp	r3, #80	; 0x50
 80063bc:	d001      	beq.n	80063c2 <__gethex+0xc4>
 80063be:	2b70      	cmp	r3, #112	; 0x70
 80063c0:	d140      	bne.n	8006444 <__gethex+0x146>
 80063c2:	7873      	ldrb	r3, [r6, #1]
 80063c4:	2b2b      	cmp	r3, #43	; 0x2b
 80063c6:	d031      	beq.n	800642c <__gethex+0x12e>
 80063c8:	2b2d      	cmp	r3, #45	; 0x2d
 80063ca:	d033      	beq.n	8006434 <__gethex+0x136>
 80063cc:	1c71      	adds	r1, r6, #1
 80063ce:	f04f 0900 	mov.w	r9, #0
 80063d2:	7808      	ldrb	r0, [r1, #0]
 80063d4:	f7ff ff7e 	bl	80062d4 <__hexdig_fun>
 80063d8:	1e43      	subs	r3, r0, #1
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b18      	cmp	r3, #24
 80063de:	d831      	bhi.n	8006444 <__gethex+0x146>
 80063e0:	f1a0 0210 	sub.w	r2, r0, #16
 80063e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80063e8:	f7ff ff74 	bl	80062d4 <__hexdig_fun>
 80063ec:	1e43      	subs	r3, r0, #1
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b18      	cmp	r3, #24
 80063f2:	d922      	bls.n	800643a <__gethex+0x13c>
 80063f4:	f1b9 0f00 	cmp.w	r9, #0
 80063f8:	d000      	beq.n	80063fc <__gethex+0xfe>
 80063fa:	4252      	negs	r2, r2
 80063fc:	4414      	add	r4, r2
 80063fe:	f8ca 1000 	str.w	r1, [sl]
 8006402:	b30d      	cbz	r5, 8006448 <__gethex+0x14a>
 8006404:	f1bb 0f00 	cmp.w	fp, #0
 8006408:	bf0c      	ite	eq
 800640a:	2706      	moveq	r7, #6
 800640c:	2700      	movne	r7, #0
 800640e:	4638      	mov	r0, r7
 8006410:	b00b      	add	sp, #44	; 0x2c
 8006412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006416:	f10b 0b01 	add.w	fp, fp, #1
 800641a:	e78a      	b.n	8006332 <__gethex+0x34>
 800641c:	2500      	movs	r5, #0
 800641e:	462c      	mov	r4, r5
 8006420:	e7ae      	b.n	8006380 <__gethex+0x82>
 8006422:	463e      	mov	r6, r7
 8006424:	2501      	movs	r5, #1
 8006426:	e7c7      	b.n	80063b8 <__gethex+0xba>
 8006428:	4604      	mov	r4, r0
 800642a:	e7fb      	b.n	8006424 <__gethex+0x126>
 800642c:	f04f 0900 	mov.w	r9, #0
 8006430:	1cb1      	adds	r1, r6, #2
 8006432:	e7ce      	b.n	80063d2 <__gethex+0xd4>
 8006434:	f04f 0901 	mov.w	r9, #1
 8006438:	e7fa      	b.n	8006430 <__gethex+0x132>
 800643a:	230a      	movs	r3, #10
 800643c:	fb03 0202 	mla	r2, r3, r2, r0
 8006440:	3a10      	subs	r2, #16
 8006442:	e7cf      	b.n	80063e4 <__gethex+0xe6>
 8006444:	4631      	mov	r1, r6
 8006446:	e7da      	b.n	80063fe <__gethex+0x100>
 8006448:	1bf3      	subs	r3, r6, r7
 800644a:	3b01      	subs	r3, #1
 800644c:	4629      	mov	r1, r5
 800644e:	2b07      	cmp	r3, #7
 8006450:	dc49      	bgt.n	80064e6 <__gethex+0x1e8>
 8006452:	9802      	ldr	r0, [sp, #8]
 8006454:	f000 fa49 	bl	80068ea <_Balloc>
 8006458:	9b01      	ldr	r3, [sp, #4]
 800645a:	f100 0914 	add.w	r9, r0, #20
 800645e:	f04f 0b00 	mov.w	fp, #0
 8006462:	f1c3 0301 	rsb	r3, r3, #1
 8006466:	4605      	mov	r5, r0
 8006468:	f8cd 9010 	str.w	r9, [sp, #16]
 800646c:	46da      	mov	sl, fp
 800646e:	9308      	str	r3, [sp, #32]
 8006470:	42b7      	cmp	r7, r6
 8006472:	d33b      	bcc.n	80064ec <__gethex+0x1ee>
 8006474:	9804      	ldr	r0, [sp, #16]
 8006476:	f840 ab04 	str.w	sl, [r0], #4
 800647a:	eba0 0009 	sub.w	r0, r0, r9
 800647e:	1080      	asrs	r0, r0, #2
 8006480:	6128      	str	r0, [r5, #16]
 8006482:	0147      	lsls	r7, r0, #5
 8006484:	4650      	mov	r0, sl
 8006486:	f000 faf4 	bl	8006a72 <__hi0bits>
 800648a:	f8d8 6000 	ldr.w	r6, [r8]
 800648e:	1a3f      	subs	r7, r7, r0
 8006490:	42b7      	cmp	r7, r6
 8006492:	dd64      	ble.n	800655e <__gethex+0x260>
 8006494:	1bbf      	subs	r7, r7, r6
 8006496:	4639      	mov	r1, r7
 8006498:	4628      	mov	r0, r5
 800649a:	f000 fe03 	bl	80070a4 <__any_on>
 800649e:	4682      	mov	sl, r0
 80064a0:	b178      	cbz	r0, 80064c2 <__gethex+0x1c4>
 80064a2:	1e7b      	subs	r3, r7, #1
 80064a4:	1159      	asrs	r1, r3, #5
 80064a6:	f003 021f 	and.w	r2, r3, #31
 80064aa:	f04f 0a01 	mov.w	sl, #1
 80064ae:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80064b2:	fa0a f202 	lsl.w	r2, sl, r2
 80064b6:	420a      	tst	r2, r1
 80064b8:	d003      	beq.n	80064c2 <__gethex+0x1c4>
 80064ba:	4553      	cmp	r3, sl
 80064bc:	dc46      	bgt.n	800654c <__gethex+0x24e>
 80064be:	f04f 0a02 	mov.w	sl, #2
 80064c2:	4639      	mov	r1, r7
 80064c4:	4628      	mov	r0, r5
 80064c6:	f7ff fecb 	bl	8006260 <rshift>
 80064ca:	443c      	add	r4, r7
 80064cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064d0:	42a3      	cmp	r3, r4
 80064d2:	da52      	bge.n	800657a <__gethex+0x27c>
 80064d4:	4629      	mov	r1, r5
 80064d6:	9802      	ldr	r0, [sp, #8]
 80064d8:	f000 fa3b 	bl	8006952 <_Bfree>
 80064dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80064de:	2300      	movs	r3, #0
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	27a3      	movs	r7, #163	; 0xa3
 80064e4:	e793      	b.n	800640e <__gethex+0x110>
 80064e6:	3101      	adds	r1, #1
 80064e8:	105b      	asrs	r3, r3, #1
 80064ea:	e7b0      	b.n	800644e <__gethex+0x150>
 80064ec:	1e73      	subs	r3, r6, #1
 80064ee:	9305      	str	r3, [sp, #20]
 80064f0:	9a07      	ldr	r2, [sp, #28]
 80064f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d018      	beq.n	800652c <__gethex+0x22e>
 80064fa:	f1bb 0f20 	cmp.w	fp, #32
 80064fe:	d107      	bne.n	8006510 <__gethex+0x212>
 8006500:	9b04      	ldr	r3, [sp, #16]
 8006502:	f8c3 a000 	str.w	sl, [r3]
 8006506:	3304      	adds	r3, #4
 8006508:	f04f 0a00 	mov.w	sl, #0
 800650c:	9304      	str	r3, [sp, #16]
 800650e:	46d3      	mov	fp, sl
 8006510:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006514:	f7ff fede 	bl	80062d4 <__hexdig_fun>
 8006518:	f000 000f 	and.w	r0, r0, #15
 800651c:	fa00 f00b 	lsl.w	r0, r0, fp
 8006520:	ea4a 0a00 	orr.w	sl, sl, r0
 8006524:	f10b 0b04 	add.w	fp, fp, #4
 8006528:	9b05      	ldr	r3, [sp, #20]
 800652a:	e00d      	b.n	8006548 <__gethex+0x24a>
 800652c:	9b05      	ldr	r3, [sp, #20]
 800652e:	9a08      	ldr	r2, [sp, #32]
 8006530:	4413      	add	r3, r2
 8006532:	42bb      	cmp	r3, r7
 8006534:	d3e1      	bcc.n	80064fa <__gethex+0x1fc>
 8006536:	4618      	mov	r0, r3
 8006538:	9a01      	ldr	r2, [sp, #4]
 800653a:	9903      	ldr	r1, [sp, #12]
 800653c:	9309      	str	r3, [sp, #36]	; 0x24
 800653e:	f000 fe4b 	bl	80071d8 <strncmp>
 8006542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006544:	2800      	cmp	r0, #0
 8006546:	d1d8      	bne.n	80064fa <__gethex+0x1fc>
 8006548:	461e      	mov	r6, r3
 800654a:	e791      	b.n	8006470 <__gethex+0x172>
 800654c:	1eb9      	subs	r1, r7, #2
 800654e:	4628      	mov	r0, r5
 8006550:	f000 fda8 	bl	80070a4 <__any_on>
 8006554:	2800      	cmp	r0, #0
 8006556:	d0b2      	beq.n	80064be <__gethex+0x1c0>
 8006558:	f04f 0a03 	mov.w	sl, #3
 800655c:	e7b1      	b.n	80064c2 <__gethex+0x1c4>
 800655e:	da09      	bge.n	8006574 <__gethex+0x276>
 8006560:	1bf7      	subs	r7, r6, r7
 8006562:	4629      	mov	r1, r5
 8006564:	463a      	mov	r2, r7
 8006566:	9802      	ldr	r0, [sp, #8]
 8006568:	f000 fbbe 	bl	8006ce8 <__lshift>
 800656c:	1be4      	subs	r4, r4, r7
 800656e:	4605      	mov	r5, r0
 8006570:	f100 0914 	add.w	r9, r0, #20
 8006574:	f04f 0a00 	mov.w	sl, #0
 8006578:	e7a8      	b.n	80064cc <__gethex+0x1ce>
 800657a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800657e:	42a0      	cmp	r0, r4
 8006580:	dd6a      	ble.n	8006658 <__gethex+0x35a>
 8006582:	1b04      	subs	r4, r0, r4
 8006584:	42a6      	cmp	r6, r4
 8006586:	dc2e      	bgt.n	80065e6 <__gethex+0x2e8>
 8006588:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800658c:	2b02      	cmp	r3, #2
 800658e:	d022      	beq.n	80065d6 <__gethex+0x2d8>
 8006590:	2b03      	cmp	r3, #3
 8006592:	d024      	beq.n	80065de <__gethex+0x2e0>
 8006594:	2b01      	cmp	r3, #1
 8006596:	d115      	bne.n	80065c4 <__gethex+0x2c6>
 8006598:	42a6      	cmp	r6, r4
 800659a:	d113      	bne.n	80065c4 <__gethex+0x2c6>
 800659c:	2e01      	cmp	r6, #1
 800659e:	dc0b      	bgt.n	80065b8 <__gethex+0x2ba>
 80065a0:	9a06      	ldr	r2, [sp, #24]
 80065a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80065a6:	6013      	str	r3, [r2, #0]
 80065a8:	2301      	movs	r3, #1
 80065aa:	612b      	str	r3, [r5, #16]
 80065ac:	f8c9 3000 	str.w	r3, [r9]
 80065b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065b2:	2762      	movs	r7, #98	; 0x62
 80065b4:	601d      	str	r5, [r3, #0]
 80065b6:	e72a      	b.n	800640e <__gethex+0x110>
 80065b8:	1e71      	subs	r1, r6, #1
 80065ba:	4628      	mov	r0, r5
 80065bc:	f000 fd72 	bl	80070a4 <__any_on>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d1ed      	bne.n	80065a0 <__gethex+0x2a2>
 80065c4:	4629      	mov	r1, r5
 80065c6:	9802      	ldr	r0, [sp, #8]
 80065c8:	f000 f9c3 	bl	8006952 <_Bfree>
 80065cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065ce:	2300      	movs	r3, #0
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	2750      	movs	r7, #80	; 0x50
 80065d4:	e71b      	b.n	800640e <__gethex+0x110>
 80065d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0e1      	beq.n	80065a0 <__gethex+0x2a2>
 80065dc:	e7f2      	b.n	80065c4 <__gethex+0x2c6>
 80065de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1dd      	bne.n	80065a0 <__gethex+0x2a2>
 80065e4:	e7ee      	b.n	80065c4 <__gethex+0x2c6>
 80065e6:	1e67      	subs	r7, r4, #1
 80065e8:	f1ba 0f00 	cmp.w	sl, #0
 80065ec:	d131      	bne.n	8006652 <__gethex+0x354>
 80065ee:	b127      	cbz	r7, 80065fa <__gethex+0x2fc>
 80065f0:	4639      	mov	r1, r7
 80065f2:	4628      	mov	r0, r5
 80065f4:	f000 fd56 	bl	80070a4 <__any_on>
 80065f8:	4682      	mov	sl, r0
 80065fa:	117a      	asrs	r2, r7, #5
 80065fc:	2301      	movs	r3, #1
 80065fe:	f007 071f 	and.w	r7, r7, #31
 8006602:	fa03 f707 	lsl.w	r7, r3, r7
 8006606:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800660a:	4621      	mov	r1, r4
 800660c:	421f      	tst	r7, r3
 800660e:	4628      	mov	r0, r5
 8006610:	bf18      	it	ne
 8006612:	f04a 0a02 	orrne.w	sl, sl, #2
 8006616:	1b36      	subs	r6, r6, r4
 8006618:	f7ff fe22 	bl	8006260 <rshift>
 800661c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006620:	2702      	movs	r7, #2
 8006622:	f1ba 0f00 	cmp.w	sl, #0
 8006626:	d048      	beq.n	80066ba <__gethex+0x3bc>
 8006628:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800662c:	2b02      	cmp	r3, #2
 800662e:	d015      	beq.n	800665c <__gethex+0x35e>
 8006630:	2b03      	cmp	r3, #3
 8006632:	d017      	beq.n	8006664 <__gethex+0x366>
 8006634:	2b01      	cmp	r3, #1
 8006636:	d109      	bne.n	800664c <__gethex+0x34e>
 8006638:	f01a 0f02 	tst.w	sl, #2
 800663c:	d006      	beq.n	800664c <__gethex+0x34e>
 800663e:	f8d9 3000 	ldr.w	r3, [r9]
 8006642:	ea4a 0a03 	orr.w	sl, sl, r3
 8006646:	f01a 0f01 	tst.w	sl, #1
 800664a:	d10e      	bne.n	800666a <__gethex+0x36c>
 800664c:	f047 0710 	orr.w	r7, r7, #16
 8006650:	e033      	b.n	80066ba <__gethex+0x3bc>
 8006652:	f04f 0a01 	mov.w	sl, #1
 8006656:	e7d0      	b.n	80065fa <__gethex+0x2fc>
 8006658:	2701      	movs	r7, #1
 800665a:	e7e2      	b.n	8006622 <__gethex+0x324>
 800665c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800665e:	f1c3 0301 	rsb	r3, r3, #1
 8006662:	9315      	str	r3, [sp, #84]	; 0x54
 8006664:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f0      	beq.n	800664c <__gethex+0x34e>
 800666a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800666e:	f105 0314 	add.w	r3, r5, #20
 8006672:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006676:	eb03 010a 	add.w	r1, r3, sl
 800667a:	f04f 0c00 	mov.w	ip, #0
 800667e:	4618      	mov	r0, r3
 8006680:	f853 2b04 	ldr.w	r2, [r3], #4
 8006684:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006688:	d01c      	beq.n	80066c4 <__gethex+0x3c6>
 800668a:	3201      	adds	r2, #1
 800668c:	6002      	str	r2, [r0, #0]
 800668e:	2f02      	cmp	r7, #2
 8006690:	f105 0314 	add.w	r3, r5, #20
 8006694:	d138      	bne.n	8006708 <__gethex+0x40a>
 8006696:	f8d8 2000 	ldr.w	r2, [r8]
 800669a:	3a01      	subs	r2, #1
 800669c:	42b2      	cmp	r2, r6
 800669e:	d10a      	bne.n	80066b6 <__gethex+0x3b8>
 80066a0:	1171      	asrs	r1, r6, #5
 80066a2:	2201      	movs	r2, #1
 80066a4:	f006 061f 	and.w	r6, r6, #31
 80066a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80066ac:	fa02 f606 	lsl.w	r6, r2, r6
 80066b0:	421e      	tst	r6, r3
 80066b2:	bf18      	it	ne
 80066b4:	4617      	movne	r7, r2
 80066b6:	f047 0720 	orr.w	r7, r7, #32
 80066ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80066bc:	601d      	str	r5, [r3, #0]
 80066be:	9b06      	ldr	r3, [sp, #24]
 80066c0:	601c      	str	r4, [r3, #0]
 80066c2:	e6a4      	b.n	800640e <__gethex+0x110>
 80066c4:	4299      	cmp	r1, r3
 80066c6:	f843 cc04 	str.w	ip, [r3, #-4]
 80066ca:	d8d8      	bhi.n	800667e <__gethex+0x380>
 80066cc:	68ab      	ldr	r3, [r5, #8]
 80066ce:	4599      	cmp	r9, r3
 80066d0:	db12      	blt.n	80066f8 <__gethex+0x3fa>
 80066d2:	6869      	ldr	r1, [r5, #4]
 80066d4:	9802      	ldr	r0, [sp, #8]
 80066d6:	3101      	adds	r1, #1
 80066d8:	f000 f907 	bl	80068ea <_Balloc>
 80066dc:	692a      	ldr	r2, [r5, #16]
 80066de:	3202      	adds	r2, #2
 80066e0:	f105 010c 	add.w	r1, r5, #12
 80066e4:	4683      	mov	fp, r0
 80066e6:	0092      	lsls	r2, r2, #2
 80066e8:	300c      	adds	r0, #12
 80066ea:	f000 f8f3 	bl	80068d4 <memcpy>
 80066ee:	4629      	mov	r1, r5
 80066f0:	9802      	ldr	r0, [sp, #8]
 80066f2:	f000 f92e 	bl	8006952 <_Bfree>
 80066f6:	465d      	mov	r5, fp
 80066f8:	692b      	ldr	r3, [r5, #16]
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006700:	612a      	str	r2, [r5, #16]
 8006702:	2201      	movs	r2, #1
 8006704:	615a      	str	r2, [r3, #20]
 8006706:	e7c2      	b.n	800668e <__gethex+0x390>
 8006708:	692a      	ldr	r2, [r5, #16]
 800670a:	454a      	cmp	r2, r9
 800670c:	dd0b      	ble.n	8006726 <__gethex+0x428>
 800670e:	2101      	movs	r1, #1
 8006710:	4628      	mov	r0, r5
 8006712:	f7ff fda5 	bl	8006260 <rshift>
 8006716:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800671a:	3401      	adds	r4, #1
 800671c:	42a3      	cmp	r3, r4
 800671e:	f6ff aed9 	blt.w	80064d4 <__gethex+0x1d6>
 8006722:	2701      	movs	r7, #1
 8006724:	e7c7      	b.n	80066b6 <__gethex+0x3b8>
 8006726:	f016 061f 	ands.w	r6, r6, #31
 800672a:	d0fa      	beq.n	8006722 <__gethex+0x424>
 800672c:	449a      	add	sl, r3
 800672e:	f1c6 0620 	rsb	r6, r6, #32
 8006732:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006736:	f000 f99c 	bl	8006a72 <__hi0bits>
 800673a:	42b0      	cmp	r0, r6
 800673c:	dbe7      	blt.n	800670e <__gethex+0x410>
 800673e:	e7f0      	b.n	8006722 <__gethex+0x424>

08006740 <L_shift>:
 8006740:	f1c2 0208 	rsb	r2, r2, #8
 8006744:	0092      	lsls	r2, r2, #2
 8006746:	b570      	push	{r4, r5, r6, lr}
 8006748:	f1c2 0620 	rsb	r6, r2, #32
 800674c:	6843      	ldr	r3, [r0, #4]
 800674e:	6804      	ldr	r4, [r0, #0]
 8006750:	fa03 f506 	lsl.w	r5, r3, r6
 8006754:	432c      	orrs	r4, r5
 8006756:	40d3      	lsrs	r3, r2
 8006758:	6004      	str	r4, [r0, #0]
 800675a:	f840 3f04 	str.w	r3, [r0, #4]!
 800675e:	4288      	cmp	r0, r1
 8006760:	d3f4      	bcc.n	800674c <L_shift+0xc>
 8006762:	bd70      	pop	{r4, r5, r6, pc}

08006764 <__match>:
 8006764:	b530      	push	{r4, r5, lr}
 8006766:	6803      	ldr	r3, [r0, #0]
 8006768:	3301      	adds	r3, #1
 800676a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800676e:	b914      	cbnz	r4, 8006776 <__match+0x12>
 8006770:	6003      	str	r3, [r0, #0]
 8006772:	2001      	movs	r0, #1
 8006774:	bd30      	pop	{r4, r5, pc}
 8006776:	f813 2b01 	ldrb.w	r2, [r3], #1
 800677a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800677e:	2d19      	cmp	r5, #25
 8006780:	bf98      	it	ls
 8006782:	3220      	addls	r2, #32
 8006784:	42a2      	cmp	r2, r4
 8006786:	d0f0      	beq.n	800676a <__match+0x6>
 8006788:	2000      	movs	r0, #0
 800678a:	e7f3      	b.n	8006774 <__match+0x10>

0800678c <__hexnan>:
 800678c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006790:	680b      	ldr	r3, [r1, #0]
 8006792:	6801      	ldr	r1, [r0, #0]
 8006794:	115f      	asrs	r7, r3, #5
 8006796:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800679a:	f013 031f 	ands.w	r3, r3, #31
 800679e:	b087      	sub	sp, #28
 80067a0:	bf18      	it	ne
 80067a2:	3704      	addne	r7, #4
 80067a4:	2500      	movs	r5, #0
 80067a6:	1f3e      	subs	r6, r7, #4
 80067a8:	4682      	mov	sl, r0
 80067aa:	4690      	mov	r8, r2
 80067ac:	9301      	str	r3, [sp, #4]
 80067ae:	f847 5c04 	str.w	r5, [r7, #-4]
 80067b2:	46b1      	mov	r9, r6
 80067b4:	4634      	mov	r4, r6
 80067b6:	9502      	str	r5, [sp, #8]
 80067b8:	46ab      	mov	fp, r5
 80067ba:	784a      	ldrb	r2, [r1, #1]
 80067bc:	1c4b      	adds	r3, r1, #1
 80067be:	9303      	str	r3, [sp, #12]
 80067c0:	b342      	cbz	r2, 8006814 <__hexnan+0x88>
 80067c2:	4610      	mov	r0, r2
 80067c4:	9105      	str	r1, [sp, #20]
 80067c6:	9204      	str	r2, [sp, #16]
 80067c8:	f7ff fd84 	bl	80062d4 <__hexdig_fun>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	d143      	bne.n	8006858 <__hexnan+0xcc>
 80067d0:	9a04      	ldr	r2, [sp, #16]
 80067d2:	9905      	ldr	r1, [sp, #20]
 80067d4:	2a20      	cmp	r2, #32
 80067d6:	d818      	bhi.n	800680a <__hexnan+0x7e>
 80067d8:	9b02      	ldr	r3, [sp, #8]
 80067da:	459b      	cmp	fp, r3
 80067dc:	dd13      	ble.n	8006806 <__hexnan+0x7a>
 80067de:	454c      	cmp	r4, r9
 80067e0:	d206      	bcs.n	80067f0 <__hexnan+0x64>
 80067e2:	2d07      	cmp	r5, #7
 80067e4:	dc04      	bgt.n	80067f0 <__hexnan+0x64>
 80067e6:	462a      	mov	r2, r5
 80067e8:	4649      	mov	r1, r9
 80067ea:	4620      	mov	r0, r4
 80067ec:	f7ff ffa8 	bl	8006740 <L_shift>
 80067f0:	4544      	cmp	r4, r8
 80067f2:	d944      	bls.n	800687e <__hexnan+0xf2>
 80067f4:	2300      	movs	r3, #0
 80067f6:	f1a4 0904 	sub.w	r9, r4, #4
 80067fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80067fe:	f8cd b008 	str.w	fp, [sp, #8]
 8006802:	464c      	mov	r4, r9
 8006804:	461d      	mov	r5, r3
 8006806:	9903      	ldr	r1, [sp, #12]
 8006808:	e7d7      	b.n	80067ba <__hexnan+0x2e>
 800680a:	2a29      	cmp	r2, #41	; 0x29
 800680c:	d14a      	bne.n	80068a4 <__hexnan+0x118>
 800680e:	3102      	adds	r1, #2
 8006810:	f8ca 1000 	str.w	r1, [sl]
 8006814:	f1bb 0f00 	cmp.w	fp, #0
 8006818:	d044      	beq.n	80068a4 <__hexnan+0x118>
 800681a:	454c      	cmp	r4, r9
 800681c:	d206      	bcs.n	800682c <__hexnan+0xa0>
 800681e:	2d07      	cmp	r5, #7
 8006820:	dc04      	bgt.n	800682c <__hexnan+0xa0>
 8006822:	462a      	mov	r2, r5
 8006824:	4649      	mov	r1, r9
 8006826:	4620      	mov	r0, r4
 8006828:	f7ff ff8a 	bl	8006740 <L_shift>
 800682c:	4544      	cmp	r4, r8
 800682e:	d928      	bls.n	8006882 <__hexnan+0xf6>
 8006830:	4643      	mov	r3, r8
 8006832:	f854 2b04 	ldr.w	r2, [r4], #4
 8006836:	f843 2b04 	str.w	r2, [r3], #4
 800683a:	42a6      	cmp	r6, r4
 800683c:	d2f9      	bcs.n	8006832 <__hexnan+0xa6>
 800683e:	2200      	movs	r2, #0
 8006840:	f843 2b04 	str.w	r2, [r3], #4
 8006844:	429e      	cmp	r6, r3
 8006846:	d2fb      	bcs.n	8006840 <__hexnan+0xb4>
 8006848:	6833      	ldr	r3, [r6, #0]
 800684a:	b91b      	cbnz	r3, 8006854 <__hexnan+0xc8>
 800684c:	4546      	cmp	r6, r8
 800684e:	d127      	bne.n	80068a0 <__hexnan+0x114>
 8006850:	2301      	movs	r3, #1
 8006852:	6033      	str	r3, [r6, #0]
 8006854:	2005      	movs	r0, #5
 8006856:	e026      	b.n	80068a6 <__hexnan+0x11a>
 8006858:	3501      	adds	r5, #1
 800685a:	2d08      	cmp	r5, #8
 800685c:	f10b 0b01 	add.w	fp, fp, #1
 8006860:	dd06      	ble.n	8006870 <__hexnan+0xe4>
 8006862:	4544      	cmp	r4, r8
 8006864:	d9cf      	bls.n	8006806 <__hexnan+0x7a>
 8006866:	2300      	movs	r3, #0
 8006868:	f844 3c04 	str.w	r3, [r4, #-4]
 800686c:	2501      	movs	r5, #1
 800686e:	3c04      	subs	r4, #4
 8006870:	6822      	ldr	r2, [r4, #0]
 8006872:	f000 000f 	and.w	r0, r0, #15
 8006876:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800687a:	6020      	str	r0, [r4, #0]
 800687c:	e7c3      	b.n	8006806 <__hexnan+0x7a>
 800687e:	2508      	movs	r5, #8
 8006880:	e7c1      	b.n	8006806 <__hexnan+0x7a>
 8006882:	9b01      	ldr	r3, [sp, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0df      	beq.n	8006848 <__hexnan+0xbc>
 8006888:	f04f 32ff 	mov.w	r2, #4294967295
 800688c:	f1c3 0320 	rsb	r3, r3, #32
 8006890:	fa22 f303 	lsr.w	r3, r2, r3
 8006894:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006898:	401a      	ands	r2, r3
 800689a:	f847 2c04 	str.w	r2, [r7, #-4]
 800689e:	e7d3      	b.n	8006848 <__hexnan+0xbc>
 80068a0:	3e04      	subs	r6, #4
 80068a2:	e7d1      	b.n	8006848 <__hexnan+0xbc>
 80068a4:	2004      	movs	r0, #4
 80068a6:	b007      	add	sp, #28
 80068a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068ac <__localeconv_l>:
 80068ac:	30f0      	adds	r0, #240	; 0xf0
 80068ae:	4770      	bx	lr

080068b0 <__ascii_mbtowc>:
 80068b0:	b082      	sub	sp, #8
 80068b2:	b901      	cbnz	r1, 80068b6 <__ascii_mbtowc+0x6>
 80068b4:	a901      	add	r1, sp, #4
 80068b6:	b142      	cbz	r2, 80068ca <__ascii_mbtowc+0x1a>
 80068b8:	b14b      	cbz	r3, 80068ce <__ascii_mbtowc+0x1e>
 80068ba:	7813      	ldrb	r3, [r2, #0]
 80068bc:	600b      	str	r3, [r1, #0]
 80068be:	7812      	ldrb	r2, [r2, #0]
 80068c0:	1c10      	adds	r0, r2, #0
 80068c2:	bf18      	it	ne
 80068c4:	2001      	movne	r0, #1
 80068c6:	b002      	add	sp, #8
 80068c8:	4770      	bx	lr
 80068ca:	4610      	mov	r0, r2
 80068cc:	e7fb      	b.n	80068c6 <__ascii_mbtowc+0x16>
 80068ce:	f06f 0001 	mvn.w	r0, #1
 80068d2:	e7f8      	b.n	80068c6 <__ascii_mbtowc+0x16>

080068d4 <memcpy>:
 80068d4:	b510      	push	{r4, lr}
 80068d6:	1e43      	subs	r3, r0, #1
 80068d8:	440a      	add	r2, r1
 80068da:	4291      	cmp	r1, r2
 80068dc:	d100      	bne.n	80068e0 <memcpy+0xc>
 80068de:	bd10      	pop	{r4, pc}
 80068e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068e8:	e7f7      	b.n	80068da <memcpy+0x6>

080068ea <_Balloc>:
 80068ea:	b570      	push	{r4, r5, r6, lr}
 80068ec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80068ee:	4604      	mov	r4, r0
 80068f0:	460e      	mov	r6, r1
 80068f2:	b93d      	cbnz	r5, 8006904 <_Balloc+0x1a>
 80068f4:	2010      	movs	r0, #16
 80068f6:	f000 fc8f 	bl	8007218 <malloc>
 80068fa:	6260      	str	r0, [r4, #36]	; 0x24
 80068fc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006900:	6005      	str	r5, [r0, #0]
 8006902:	60c5      	str	r5, [r0, #12]
 8006904:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006906:	68eb      	ldr	r3, [r5, #12]
 8006908:	b183      	cbz	r3, 800692c <_Balloc+0x42>
 800690a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006912:	b9b8      	cbnz	r0, 8006944 <_Balloc+0x5a>
 8006914:	2101      	movs	r1, #1
 8006916:	fa01 f506 	lsl.w	r5, r1, r6
 800691a:	1d6a      	adds	r2, r5, #5
 800691c:	0092      	lsls	r2, r2, #2
 800691e:	4620      	mov	r0, r4
 8006920:	f000 fbe1 	bl	80070e6 <_calloc_r>
 8006924:	b160      	cbz	r0, 8006940 <_Balloc+0x56>
 8006926:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800692a:	e00e      	b.n	800694a <_Balloc+0x60>
 800692c:	2221      	movs	r2, #33	; 0x21
 800692e:	2104      	movs	r1, #4
 8006930:	4620      	mov	r0, r4
 8006932:	f000 fbd8 	bl	80070e6 <_calloc_r>
 8006936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006938:	60e8      	str	r0, [r5, #12]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1e4      	bne.n	800690a <_Balloc+0x20>
 8006940:	2000      	movs	r0, #0
 8006942:	bd70      	pop	{r4, r5, r6, pc}
 8006944:	6802      	ldr	r2, [r0, #0]
 8006946:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800694a:	2300      	movs	r3, #0
 800694c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006950:	e7f7      	b.n	8006942 <_Balloc+0x58>

08006952 <_Bfree>:
 8006952:	b570      	push	{r4, r5, r6, lr}
 8006954:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006956:	4606      	mov	r6, r0
 8006958:	460d      	mov	r5, r1
 800695a:	b93c      	cbnz	r4, 800696c <_Bfree+0x1a>
 800695c:	2010      	movs	r0, #16
 800695e:	f000 fc5b 	bl	8007218 <malloc>
 8006962:	6270      	str	r0, [r6, #36]	; 0x24
 8006964:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006968:	6004      	str	r4, [r0, #0]
 800696a:	60c4      	str	r4, [r0, #12]
 800696c:	b13d      	cbz	r5, 800697e <_Bfree+0x2c>
 800696e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006970:	686a      	ldr	r2, [r5, #4]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006978:	6029      	str	r1, [r5, #0]
 800697a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800697e:	bd70      	pop	{r4, r5, r6, pc}

08006980 <__multadd>:
 8006980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006984:	690d      	ldr	r5, [r1, #16]
 8006986:	461f      	mov	r7, r3
 8006988:	4606      	mov	r6, r0
 800698a:	460c      	mov	r4, r1
 800698c:	f101 0c14 	add.w	ip, r1, #20
 8006990:	2300      	movs	r3, #0
 8006992:	f8dc 0000 	ldr.w	r0, [ip]
 8006996:	b281      	uxth	r1, r0
 8006998:	fb02 7101 	mla	r1, r2, r1, r7
 800699c:	0c0f      	lsrs	r7, r1, #16
 800699e:	0c00      	lsrs	r0, r0, #16
 80069a0:	fb02 7000 	mla	r0, r2, r0, r7
 80069a4:	b289      	uxth	r1, r1
 80069a6:	3301      	adds	r3, #1
 80069a8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80069ac:	429d      	cmp	r5, r3
 80069ae:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80069b2:	f84c 1b04 	str.w	r1, [ip], #4
 80069b6:	dcec      	bgt.n	8006992 <__multadd+0x12>
 80069b8:	b1d7      	cbz	r7, 80069f0 <__multadd+0x70>
 80069ba:	68a3      	ldr	r3, [r4, #8]
 80069bc:	42ab      	cmp	r3, r5
 80069be:	dc12      	bgt.n	80069e6 <__multadd+0x66>
 80069c0:	6861      	ldr	r1, [r4, #4]
 80069c2:	4630      	mov	r0, r6
 80069c4:	3101      	adds	r1, #1
 80069c6:	f7ff ff90 	bl	80068ea <_Balloc>
 80069ca:	6922      	ldr	r2, [r4, #16]
 80069cc:	3202      	adds	r2, #2
 80069ce:	f104 010c 	add.w	r1, r4, #12
 80069d2:	4680      	mov	r8, r0
 80069d4:	0092      	lsls	r2, r2, #2
 80069d6:	300c      	adds	r0, #12
 80069d8:	f7ff ff7c 	bl	80068d4 <memcpy>
 80069dc:	4621      	mov	r1, r4
 80069de:	4630      	mov	r0, r6
 80069e0:	f7ff ffb7 	bl	8006952 <_Bfree>
 80069e4:	4644      	mov	r4, r8
 80069e6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80069ea:	3501      	adds	r5, #1
 80069ec:	615f      	str	r7, [r3, #20]
 80069ee:	6125      	str	r5, [r4, #16]
 80069f0:	4620      	mov	r0, r4
 80069f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080069f6 <__s2b>:
 80069f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069fa:	460c      	mov	r4, r1
 80069fc:	4615      	mov	r5, r2
 80069fe:	461f      	mov	r7, r3
 8006a00:	2209      	movs	r2, #9
 8006a02:	3308      	adds	r3, #8
 8006a04:	4606      	mov	r6, r0
 8006a06:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	db20      	blt.n	8006a54 <__s2b+0x5e>
 8006a12:	4630      	mov	r0, r6
 8006a14:	f7ff ff69 	bl	80068ea <_Balloc>
 8006a18:	9b08      	ldr	r3, [sp, #32]
 8006a1a:	6143      	str	r3, [r0, #20]
 8006a1c:	2d09      	cmp	r5, #9
 8006a1e:	f04f 0301 	mov.w	r3, #1
 8006a22:	6103      	str	r3, [r0, #16]
 8006a24:	dd19      	ble.n	8006a5a <__s2b+0x64>
 8006a26:	f104 0809 	add.w	r8, r4, #9
 8006a2a:	46c1      	mov	r9, r8
 8006a2c:	442c      	add	r4, r5
 8006a2e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006a32:	4601      	mov	r1, r0
 8006a34:	3b30      	subs	r3, #48	; 0x30
 8006a36:	220a      	movs	r2, #10
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7ff ffa1 	bl	8006980 <__multadd>
 8006a3e:	45a1      	cmp	r9, r4
 8006a40:	d1f5      	bne.n	8006a2e <__s2b+0x38>
 8006a42:	eb08 0405 	add.w	r4, r8, r5
 8006a46:	3c08      	subs	r4, #8
 8006a48:	1b2d      	subs	r5, r5, r4
 8006a4a:	1963      	adds	r3, r4, r5
 8006a4c:	42bb      	cmp	r3, r7
 8006a4e:	db07      	blt.n	8006a60 <__s2b+0x6a>
 8006a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a54:	0052      	lsls	r2, r2, #1
 8006a56:	3101      	adds	r1, #1
 8006a58:	e7d9      	b.n	8006a0e <__s2b+0x18>
 8006a5a:	340a      	adds	r4, #10
 8006a5c:	2509      	movs	r5, #9
 8006a5e:	e7f3      	b.n	8006a48 <__s2b+0x52>
 8006a60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006a64:	4601      	mov	r1, r0
 8006a66:	3b30      	subs	r3, #48	; 0x30
 8006a68:	220a      	movs	r2, #10
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f7ff ff88 	bl	8006980 <__multadd>
 8006a70:	e7eb      	b.n	8006a4a <__s2b+0x54>

08006a72 <__hi0bits>:
 8006a72:	0c02      	lsrs	r2, r0, #16
 8006a74:	0412      	lsls	r2, r2, #16
 8006a76:	4603      	mov	r3, r0
 8006a78:	b9b2      	cbnz	r2, 8006aa8 <__hi0bits+0x36>
 8006a7a:	0403      	lsls	r3, r0, #16
 8006a7c:	2010      	movs	r0, #16
 8006a7e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006a82:	bf04      	itt	eq
 8006a84:	021b      	lsleq	r3, r3, #8
 8006a86:	3008      	addeq	r0, #8
 8006a88:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006a8c:	bf04      	itt	eq
 8006a8e:	011b      	lsleq	r3, r3, #4
 8006a90:	3004      	addeq	r0, #4
 8006a92:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006a96:	bf04      	itt	eq
 8006a98:	009b      	lsleq	r3, r3, #2
 8006a9a:	3002      	addeq	r0, #2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	db06      	blt.n	8006aae <__hi0bits+0x3c>
 8006aa0:	005b      	lsls	r3, r3, #1
 8006aa2:	d503      	bpl.n	8006aac <__hi0bits+0x3a>
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	4770      	bx	lr
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	e7e8      	b.n	8006a7e <__hi0bits+0xc>
 8006aac:	2020      	movs	r0, #32
 8006aae:	4770      	bx	lr

08006ab0 <__lo0bits>:
 8006ab0:	6803      	ldr	r3, [r0, #0]
 8006ab2:	f013 0207 	ands.w	r2, r3, #7
 8006ab6:	4601      	mov	r1, r0
 8006ab8:	d00b      	beq.n	8006ad2 <__lo0bits+0x22>
 8006aba:	07da      	lsls	r2, r3, #31
 8006abc:	d423      	bmi.n	8006b06 <__lo0bits+0x56>
 8006abe:	0798      	lsls	r0, r3, #30
 8006ac0:	bf49      	itett	mi
 8006ac2:	085b      	lsrmi	r3, r3, #1
 8006ac4:	089b      	lsrpl	r3, r3, #2
 8006ac6:	2001      	movmi	r0, #1
 8006ac8:	600b      	strmi	r3, [r1, #0]
 8006aca:	bf5c      	itt	pl
 8006acc:	600b      	strpl	r3, [r1, #0]
 8006ace:	2002      	movpl	r0, #2
 8006ad0:	4770      	bx	lr
 8006ad2:	b298      	uxth	r0, r3
 8006ad4:	b9a8      	cbnz	r0, 8006b02 <__lo0bits+0x52>
 8006ad6:	0c1b      	lsrs	r3, r3, #16
 8006ad8:	2010      	movs	r0, #16
 8006ada:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006ade:	bf04      	itt	eq
 8006ae0:	0a1b      	lsreq	r3, r3, #8
 8006ae2:	3008      	addeq	r0, #8
 8006ae4:	071a      	lsls	r2, r3, #28
 8006ae6:	bf04      	itt	eq
 8006ae8:	091b      	lsreq	r3, r3, #4
 8006aea:	3004      	addeq	r0, #4
 8006aec:	079a      	lsls	r2, r3, #30
 8006aee:	bf04      	itt	eq
 8006af0:	089b      	lsreq	r3, r3, #2
 8006af2:	3002      	addeq	r0, #2
 8006af4:	07da      	lsls	r2, r3, #31
 8006af6:	d402      	bmi.n	8006afe <__lo0bits+0x4e>
 8006af8:	085b      	lsrs	r3, r3, #1
 8006afa:	d006      	beq.n	8006b0a <__lo0bits+0x5a>
 8006afc:	3001      	adds	r0, #1
 8006afe:	600b      	str	r3, [r1, #0]
 8006b00:	4770      	bx	lr
 8006b02:	4610      	mov	r0, r2
 8006b04:	e7e9      	b.n	8006ada <__lo0bits+0x2a>
 8006b06:	2000      	movs	r0, #0
 8006b08:	4770      	bx	lr
 8006b0a:	2020      	movs	r0, #32
 8006b0c:	4770      	bx	lr

08006b0e <__i2b>:
 8006b0e:	b510      	push	{r4, lr}
 8006b10:	460c      	mov	r4, r1
 8006b12:	2101      	movs	r1, #1
 8006b14:	f7ff fee9 	bl	80068ea <_Balloc>
 8006b18:	2201      	movs	r2, #1
 8006b1a:	6144      	str	r4, [r0, #20]
 8006b1c:	6102      	str	r2, [r0, #16]
 8006b1e:	bd10      	pop	{r4, pc}

08006b20 <__multiply>:
 8006b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	4614      	mov	r4, r2
 8006b26:	690a      	ldr	r2, [r1, #16]
 8006b28:	6923      	ldr	r3, [r4, #16]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	bfb8      	it	lt
 8006b2e:	460b      	movlt	r3, r1
 8006b30:	4688      	mov	r8, r1
 8006b32:	bfbc      	itt	lt
 8006b34:	46a0      	movlt	r8, r4
 8006b36:	461c      	movlt	r4, r3
 8006b38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006b3c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006b40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b44:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b48:	eb07 0609 	add.w	r6, r7, r9
 8006b4c:	42b3      	cmp	r3, r6
 8006b4e:	bfb8      	it	lt
 8006b50:	3101      	addlt	r1, #1
 8006b52:	f7ff feca 	bl	80068ea <_Balloc>
 8006b56:	f100 0514 	add.w	r5, r0, #20
 8006b5a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006b5e:	462b      	mov	r3, r5
 8006b60:	2200      	movs	r2, #0
 8006b62:	4573      	cmp	r3, lr
 8006b64:	d316      	bcc.n	8006b94 <__multiply+0x74>
 8006b66:	f104 0214 	add.w	r2, r4, #20
 8006b6a:	f108 0114 	add.w	r1, r8, #20
 8006b6e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006b72:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	9b00      	ldr	r3, [sp, #0]
 8006b7a:	9201      	str	r2, [sp, #4]
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d80c      	bhi.n	8006b9a <__multiply+0x7a>
 8006b80:	2e00      	cmp	r6, #0
 8006b82:	dd03      	ble.n	8006b8c <__multiply+0x6c>
 8006b84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d05d      	beq.n	8006c48 <__multiply+0x128>
 8006b8c:	6106      	str	r6, [r0, #16]
 8006b8e:	b003      	add	sp, #12
 8006b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b94:	f843 2b04 	str.w	r2, [r3], #4
 8006b98:	e7e3      	b.n	8006b62 <__multiply+0x42>
 8006b9a:	f8b2 b000 	ldrh.w	fp, [r2]
 8006b9e:	f1bb 0f00 	cmp.w	fp, #0
 8006ba2:	d023      	beq.n	8006bec <__multiply+0xcc>
 8006ba4:	4689      	mov	r9, r1
 8006ba6:	46ac      	mov	ip, r5
 8006ba8:	f04f 0800 	mov.w	r8, #0
 8006bac:	f859 4b04 	ldr.w	r4, [r9], #4
 8006bb0:	f8dc a000 	ldr.w	sl, [ip]
 8006bb4:	b2a3      	uxth	r3, r4
 8006bb6:	fa1f fa8a 	uxth.w	sl, sl
 8006bba:	fb0b a303 	mla	r3, fp, r3, sl
 8006bbe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006bc2:	f8dc 4000 	ldr.w	r4, [ip]
 8006bc6:	4443      	add	r3, r8
 8006bc8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006bcc:	fb0b 840a 	mla	r4, fp, sl, r8
 8006bd0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006bd4:	46e2      	mov	sl, ip
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006bdc:	454f      	cmp	r7, r9
 8006bde:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006be2:	f84a 3b04 	str.w	r3, [sl], #4
 8006be6:	d82b      	bhi.n	8006c40 <__multiply+0x120>
 8006be8:	f8cc 8004 	str.w	r8, [ip, #4]
 8006bec:	9b01      	ldr	r3, [sp, #4]
 8006bee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006bf2:	3204      	adds	r2, #4
 8006bf4:	f1ba 0f00 	cmp.w	sl, #0
 8006bf8:	d020      	beq.n	8006c3c <__multiply+0x11c>
 8006bfa:	682b      	ldr	r3, [r5, #0]
 8006bfc:	4689      	mov	r9, r1
 8006bfe:	46a8      	mov	r8, r5
 8006c00:	f04f 0b00 	mov.w	fp, #0
 8006c04:	f8b9 c000 	ldrh.w	ip, [r9]
 8006c08:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006c0c:	fb0a 440c 	mla	r4, sl, ip, r4
 8006c10:	445c      	add	r4, fp
 8006c12:	46c4      	mov	ip, r8
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006c1a:	f84c 3b04 	str.w	r3, [ip], #4
 8006c1e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c22:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006c26:	0c1b      	lsrs	r3, r3, #16
 8006c28:	fb0a b303 	mla	r3, sl, r3, fp
 8006c2c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006c30:	454f      	cmp	r7, r9
 8006c32:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006c36:	d805      	bhi.n	8006c44 <__multiply+0x124>
 8006c38:	f8c8 3004 	str.w	r3, [r8, #4]
 8006c3c:	3504      	adds	r5, #4
 8006c3e:	e79b      	b.n	8006b78 <__multiply+0x58>
 8006c40:	46d4      	mov	ip, sl
 8006c42:	e7b3      	b.n	8006bac <__multiply+0x8c>
 8006c44:	46e0      	mov	r8, ip
 8006c46:	e7dd      	b.n	8006c04 <__multiply+0xe4>
 8006c48:	3e01      	subs	r6, #1
 8006c4a:	e799      	b.n	8006b80 <__multiply+0x60>

08006c4c <__pow5mult>:
 8006c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c50:	4615      	mov	r5, r2
 8006c52:	f012 0203 	ands.w	r2, r2, #3
 8006c56:	4606      	mov	r6, r0
 8006c58:	460f      	mov	r7, r1
 8006c5a:	d007      	beq.n	8006c6c <__pow5mult+0x20>
 8006c5c:	3a01      	subs	r2, #1
 8006c5e:	4c21      	ldr	r4, [pc, #132]	; (8006ce4 <__pow5mult+0x98>)
 8006c60:	2300      	movs	r3, #0
 8006c62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c66:	f7ff fe8b 	bl	8006980 <__multadd>
 8006c6a:	4607      	mov	r7, r0
 8006c6c:	10ad      	asrs	r5, r5, #2
 8006c6e:	d035      	beq.n	8006cdc <__pow5mult+0x90>
 8006c70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c72:	b93c      	cbnz	r4, 8006c84 <__pow5mult+0x38>
 8006c74:	2010      	movs	r0, #16
 8006c76:	f000 facf 	bl	8007218 <malloc>
 8006c7a:	6270      	str	r0, [r6, #36]	; 0x24
 8006c7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c80:	6004      	str	r4, [r0, #0]
 8006c82:	60c4      	str	r4, [r0, #12]
 8006c84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006c88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c8c:	b94c      	cbnz	r4, 8006ca2 <__pow5mult+0x56>
 8006c8e:	f240 2171 	movw	r1, #625	; 0x271
 8006c92:	4630      	mov	r0, r6
 8006c94:	f7ff ff3b 	bl	8006b0e <__i2b>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	6003      	str	r3, [r0, #0]
 8006ca2:	f04f 0800 	mov.w	r8, #0
 8006ca6:	07eb      	lsls	r3, r5, #31
 8006ca8:	d50a      	bpl.n	8006cc0 <__pow5mult+0x74>
 8006caa:	4639      	mov	r1, r7
 8006cac:	4622      	mov	r2, r4
 8006cae:	4630      	mov	r0, r6
 8006cb0:	f7ff ff36 	bl	8006b20 <__multiply>
 8006cb4:	4639      	mov	r1, r7
 8006cb6:	4681      	mov	r9, r0
 8006cb8:	4630      	mov	r0, r6
 8006cba:	f7ff fe4a 	bl	8006952 <_Bfree>
 8006cbe:	464f      	mov	r7, r9
 8006cc0:	106d      	asrs	r5, r5, #1
 8006cc2:	d00b      	beq.n	8006cdc <__pow5mult+0x90>
 8006cc4:	6820      	ldr	r0, [r4, #0]
 8006cc6:	b938      	cbnz	r0, 8006cd8 <__pow5mult+0x8c>
 8006cc8:	4622      	mov	r2, r4
 8006cca:	4621      	mov	r1, r4
 8006ccc:	4630      	mov	r0, r6
 8006cce:	f7ff ff27 	bl	8006b20 <__multiply>
 8006cd2:	6020      	str	r0, [r4, #0]
 8006cd4:	f8c0 8000 	str.w	r8, [r0]
 8006cd8:	4604      	mov	r4, r0
 8006cda:	e7e4      	b.n	8006ca6 <__pow5mult+0x5a>
 8006cdc:	4638      	mov	r0, r7
 8006cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ce2:	bf00      	nop
 8006ce4:	080073f8 	.word	0x080073f8

08006ce8 <__lshift>:
 8006ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cec:	460c      	mov	r4, r1
 8006cee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cf2:	6923      	ldr	r3, [r4, #16]
 8006cf4:	6849      	ldr	r1, [r1, #4]
 8006cf6:	eb0a 0903 	add.w	r9, sl, r3
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	4616      	mov	r6, r2
 8006d00:	f109 0501 	add.w	r5, r9, #1
 8006d04:	42ab      	cmp	r3, r5
 8006d06:	db32      	blt.n	8006d6e <__lshift+0x86>
 8006d08:	4638      	mov	r0, r7
 8006d0a:	f7ff fdee 	bl	80068ea <_Balloc>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	4680      	mov	r8, r0
 8006d12:	f100 0114 	add.w	r1, r0, #20
 8006d16:	461a      	mov	r2, r3
 8006d18:	4553      	cmp	r3, sl
 8006d1a:	db2b      	blt.n	8006d74 <__lshift+0x8c>
 8006d1c:	6920      	ldr	r0, [r4, #16]
 8006d1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d22:	f104 0314 	add.w	r3, r4, #20
 8006d26:	f016 021f 	ands.w	r2, r6, #31
 8006d2a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d2e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d32:	d025      	beq.n	8006d80 <__lshift+0x98>
 8006d34:	f1c2 0e20 	rsb	lr, r2, #32
 8006d38:	2000      	movs	r0, #0
 8006d3a:	681e      	ldr	r6, [r3, #0]
 8006d3c:	468a      	mov	sl, r1
 8006d3e:	4096      	lsls	r6, r2
 8006d40:	4330      	orrs	r0, r6
 8006d42:	f84a 0b04 	str.w	r0, [sl], #4
 8006d46:	f853 0b04 	ldr.w	r0, [r3], #4
 8006d4a:	459c      	cmp	ip, r3
 8006d4c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006d50:	d814      	bhi.n	8006d7c <__lshift+0x94>
 8006d52:	6048      	str	r0, [r1, #4]
 8006d54:	b108      	cbz	r0, 8006d5a <__lshift+0x72>
 8006d56:	f109 0502 	add.w	r5, r9, #2
 8006d5a:	3d01      	subs	r5, #1
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006d62:	4621      	mov	r1, r4
 8006d64:	f7ff fdf5 	bl	8006952 <_Bfree>
 8006d68:	4640      	mov	r0, r8
 8006d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d6e:	3101      	adds	r1, #1
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	e7c7      	b.n	8006d04 <__lshift+0x1c>
 8006d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	e7cd      	b.n	8006d18 <__lshift+0x30>
 8006d7c:	4651      	mov	r1, sl
 8006d7e:	e7dc      	b.n	8006d3a <__lshift+0x52>
 8006d80:	3904      	subs	r1, #4
 8006d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d86:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d8a:	459c      	cmp	ip, r3
 8006d8c:	d8f9      	bhi.n	8006d82 <__lshift+0x9a>
 8006d8e:	e7e4      	b.n	8006d5a <__lshift+0x72>

08006d90 <__mcmp>:
 8006d90:	6903      	ldr	r3, [r0, #16]
 8006d92:	690a      	ldr	r2, [r1, #16]
 8006d94:	1a9b      	subs	r3, r3, r2
 8006d96:	b530      	push	{r4, r5, lr}
 8006d98:	d10c      	bne.n	8006db4 <__mcmp+0x24>
 8006d9a:	0092      	lsls	r2, r2, #2
 8006d9c:	3014      	adds	r0, #20
 8006d9e:	3114      	adds	r1, #20
 8006da0:	1884      	adds	r4, r0, r2
 8006da2:	4411      	add	r1, r2
 8006da4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006da8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006dac:	4295      	cmp	r5, r2
 8006dae:	d003      	beq.n	8006db8 <__mcmp+0x28>
 8006db0:	d305      	bcc.n	8006dbe <__mcmp+0x2e>
 8006db2:	2301      	movs	r3, #1
 8006db4:	4618      	mov	r0, r3
 8006db6:	bd30      	pop	{r4, r5, pc}
 8006db8:	42a0      	cmp	r0, r4
 8006dba:	d3f3      	bcc.n	8006da4 <__mcmp+0x14>
 8006dbc:	e7fa      	b.n	8006db4 <__mcmp+0x24>
 8006dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc2:	e7f7      	b.n	8006db4 <__mcmp+0x24>

08006dc4 <__mdiff>:
 8006dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc8:	460d      	mov	r5, r1
 8006dca:	4607      	mov	r7, r0
 8006dcc:	4611      	mov	r1, r2
 8006dce:	4628      	mov	r0, r5
 8006dd0:	4614      	mov	r4, r2
 8006dd2:	f7ff ffdd 	bl	8006d90 <__mcmp>
 8006dd6:	1e06      	subs	r6, r0, #0
 8006dd8:	d108      	bne.n	8006dec <__mdiff+0x28>
 8006dda:	4631      	mov	r1, r6
 8006ddc:	4638      	mov	r0, r7
 8006dde:	f7ff fd84 	bl	80068ea <_Balloc>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dec:	bfa4      	itt	ge
 8006dee:	4623      	movge	r3, r4
 8006df0:	462c      	movge	r4, r5
 8006df2:	4638      	mov	r0, r7
 8006df4:	6861      	ldr	r1, [r4, #4]
 8006df6:	bfa6      	itte	ge
 8006df8:	461d      	movge	r5, r3
 8006dfa:	2600      	movge	r6, #0
 8006dfc:	2601      	movlt	r6, #1
 8006dfe:	f7ff fd74 	bl	80068ea <_Balloc>
 8006e02:	692b      	ldr	r3, [r5, #16]
 8006e04:	60c6      	str	r6, [r0, #12]
 8006e06:	6926      	ldr	r6, [r4, #16]
 8006e08:	f105 0914 	add.w	r9, r5, #20
 8006e0c:	f104 0214 	add.w	r2, r4, #20
 8006e10:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006e14:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006e18:	f100 0514 	add.w	r5, r0, #20
 8006e1c:	f04f 0e00 	mov.w	lr, #0
 8006e20:	f852 ab04 	ldr.w	sl, [r2], #4
 8006e24:	f859 4b04 	ldr.w	r4, [r9], #4
 8006e28:	fa1e f18a 	uxtah	r1, lr, sl
 8006e2c:	b2a3      	uxth	r3, r4
 8006e2e:	1ac9      	subs	r1, r1, r3
 8006e30:	0c23      	lsrs	r3, r4, #16
 8006e32:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006e36:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006e3a:	b289      	uxth	r1, r1
 8006e3c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006e40:	45c8      	cmp	r8, r9
 8006e42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006e46:	4694      	mov	ip, r2
 8006e48:	f845 3b04 	str.w	r3, [r5], #4
 8006e4c:	d8e8      	bhi.n	8006e20 <__mdiff+0x5c>
 8006e4e:	45bc      	cmp	ip, r7
 8006e50:	d304      	bcc.n	8006e5c <__mdiff+0x98>
 8006e52:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006e56:	b183      	cbz	r3, 8006e7a <__mdiff+0xb6>
 8006e58:	6106      	str	r6, [r0, #16]
 8006e5a:	e7c5      	b.n	8006de8 <__mdiff+0x24>
 8006e5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006e60:	fa1e f381 	uxtah	r3, lr, r1
 8006e64:	141a      	asrs	r2, r3, #16
 8006e66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e70:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006e74:	f845 3b04 	str.w	r3, [r5], #4
 8006e78:	e7e9      	b.n	8006e4e <__mdiff+0x8a>
 8006e7a:	3e01      	subs	r6, #1
 8006e7c:	e7e9      	b.n	8006e52 <__mdiff+0x8e>
	...

08006e80 <__ulp>:
 8006e80:	4b12      	ldr	r3, [pc, #72]	; (8006ecc <__ulp+0x4c>)
 8006e82:	ee10 2a90 	vmov	r2, s1
 8006e86:	401a      	ands	r2, r3
 8006e88:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	dd04      	ble.n	8006e9a <__ulp+0x1a>
 8006e90:	2000      	movs	r0, #0
 8006e92:	4619      	mov	r1, r3
 8006e94:	ec41 0b10 	vmov	d0, r0, r1
 8006e98:	4770      	bx	lr
 8006e9a:	425b      	negs	r3, r3
 8006e9c:	151b      	asrs	r3, r3, #20
 8006e9e:	2b13      	cmp	r3, #19
 8006ea0:	f04f 0000 	mov.w	r0, #0
 8006ea4:	f04f 0100 	mov.w	r1, #0
 8006ea8:	dc04      	bgt.n	8006eb4 <__ulp+0x34>
 8006eaa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006eae:	fa42 f103 	asr.w	r1, r2, r3
 8006eb2:	e7ef      	b.n	8006e94 <__ulp+0x14>
 8006eb4:	3b14      	subs	r3, #20
 8006eb6:	2b1e      	cmp	r3, #30
 8006eb8:	f04f 0201 	mov.w	r2, #1
 8006ebc:	bfda      	itte	le
 8006ebe:	f1c3 031f 	rsble	r3, r3, #31
 8006ec2:	fa02 f303 	lslle.w	r3, r2, r3
 8006ec6:	4613      	movgt	r3, r2
 8006ec8:	4618      	mov	r0, r3
 8006eca:	e7e3      	b.n	8006e94 <__ulp+0x14>
 8006ecc:	7ff00000 	.word	0x7ff00000

08006ed0 <__b2d>:
 8006ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed2:	6905      	ldr	r5, [r0, #16]
 8006ed4:	f100 0714 	add.w	r7, r0, #20
 8006ed8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006edc:	1f2e      	subs	r6, r5, #4
 8006ede:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f7ff fdc5 	bl	8006a72 <__hi0bits>
 8006ee8:	f1c0 0320 	rsb	r3, r0, #32
 8006eec:	280a      	cmp	r0, #10
 8006eee:	600b      	str	r3, [r1, #0]
 8006ef0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8006f68 <__b2d+0x98>
 8006ef4:	dc14      	bgt.n	8006f20 <__b2d+0x50>
 8006ef6:	f1c0 0e0b 	rsb	lr, r0, #11
 8006efa:	fa24 f10e 	lsr.w	r1, r4, lr
 8006efe:	42b7      	cmp	r7, r6
 8006f00:	ea41 030c 	orr.w	r3, r1, ip
 8006f04:	bf34      	ite	cc
 8006f06:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006f0a:	2100      	movcs	r1, #0
 8006f0c:	3015      	adds	r0, #21
 8006f0e:	fa04 f000 	lsl.w	r0, r4, r0
 8006f12:	fa21 f10e 	lsr.w	r1, r1, lr
 8006f16:	ea40 0201 	orr.w	r2, r0, r1
 8006f1a:	ec43 2b10 	vmov	d0, r2, r3
 8006f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f20:	42b7      	cmp	r7, r6
 8006f22:	bf3a      	itte	cc
 8006f24:	f1a5 0608 	subcc.w	r6, r5, #8
 8006f28:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006f2c:	2100      	movcs	r1, #0
 8006f2e:	380b      	subs	r0, #11
 8006f30:	d015      	beq.n	8006f5e <__b2d+0x8e>
 8006f32:	4084      	lsls	r4, r0
 8006f34:	f1c0 0520 	rsb	r5, r0, #32
 8006f38:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8006f3c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8006f40:	42be      	cmp	r6, r7
 8006f42:	fa21 fc05 	lsr.w	ip, r1, r5
 8006f46:	ea44 030c 	orr.w	r3, r4, ip
 8006f4a:	bf8c      	ite	hi
 8006f4c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006f50:	2400      	movls	r4, #0
 8006f52:	fa01 f000 	lsl.w	r0, r1, r0
 8006f56:	40ec      	lsrs	r4, r5
 8006f58:	ea40 0204 	orr.w	r2, r0, r4
 8006f5c:	e7dd      	b.n	8006f1a <__b2d+0x4a>
 8006f5e:	ea44 030c 	orr.w	r3, r4, ip
 8006f62:	460a      	mov	r2, r1
 8006f64:	e7d9      	b.n	8006f1a <__b2d+0x4a>
 8006f66:	bf00      	nop
 8006f68:	3ff00000 	.word	0x3ff00000

08006f6c <__d2b>:
 8006f6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f70:	460e      	mov	r6, r1
 8006f72:	2101      	movs	r1, #1
 8006f74:	ec59 8b10 	vmov	r8, r9, d0
 8006f78:	4615      	mov	r5, r2
 8006f7a:	f7ff fcb6 	bl	80068ea <_Balloc>
 8006f7e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f82:	4607      	mov	r7, r0
 8006f84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f88:	bb34      	cbnz	r4, 8006fd8 <__d2b+0x6c>
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	f1b8 0300 	subs.w	r3, r8, #0
 8006f90:	d027      	beq.n	8006fe2 <__d2b+0x76>
 8006f92:	a802      	add	r0, sp, #8
 8006f94:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006f98:	f7ff fd8a 	bl	8006ab0 <__lo0bits>
 8006f9c:	9900      	ldr	r1, [sp, #0]
 8006f9e:	b1f0      	cbz	r0, 8006fde <__d2b+0x72>
 8006fa0:	9a01      	ldr	r2, [sp, #4]
 8006fa2:	f1c0 0320 	rsb	r3, r0, #32
 8006fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006faa:	430b      	orrs	r3, r1
 8006fac:	40c2      	lsrs	r2, r0
 8006fae:	617b      	str	r3, [r7, #20]
 8006fb0:	9201      	str	r2, [sp, #4]
 8006fb2:	9b01      	ldr	r3, [sp, #4]
 8006fb4:	61bb      	str	r3, [r7, #24]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	bf14      	ite	ne
 8006fba:	2102      	movne	r1, #2
 8006fbc:	2101      	moveq	r1, #1
 8006fbe:	6139      	str	r1, [r7, #16]
 8006fc0:	b1c4      	cbz	r4, 8006ff4 <__d2b+0x88>
 8006fc2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006fc6:	4404      	add	r4, r0
 8006fc8:	6034      	str	r4, [r6, #0]
 8006fca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fce:	6028      	str	r0, [r5, #0]
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	b003      	add	sp, #12
 8006fd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fdc:	e7d5      	b.n	8006f8a <__d2b+0x1e>
 8006fde:	6179      	str	r1, [r7, #20]
 8006fe0:	e7e7      	b.n	8006fb2 <__d2b+0x46>
 8006fe2:	a801      	add	r0, sp, #4
 8006fe4:	f7ff fd64 	bl	8006ab0 <__lo0bits>
 8006fe8:	9b01      	ldr	r3, [sp, #4]
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	2101      	movs	r1, #1
 8006fee:	6139      	str	r1, [r7, #16]
 8006ff0:	3020      	adds	r0, #32
 8006ff2:	e7e5      	b.n	8006fc0 <__d2b+0x54>
 8006ff4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006ff8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ffc:	6030      	str	r0, [r6, #0]
 8006ffe:	6918      	ldr	r0, [r3, #16]
 8007000:	f7ff fd37 	bl	8006a72 <__hi0bits>
 8007004:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007008:	e7e1      	b.n	8006fce <__d2b+0x62>

0800700a <__ratio>:
 800700a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700e:	4688      	mov	r8, r1
 8007010:	4669      	mov	r1, sp
 8007012:	4681      	mov	r9, r0
 8007014:	f7ff ff5c 	bl	8006ed0 <__b2d>
 8007018:	a901      	add	r1, sp, #4
 800701a:	4640      	mov	r0, r8
 800701c:	ec57 6b10 	vmov	r6, r7, d0
 8007020:	f7ff ff56 	bl	8006ed0 <__b2d>
 8007024:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007028:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800702c:	eba3 0c02 	sub.w	ip, r3, r2
 8007030:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007034:	1a9b      	subs	r3, r3, r2
 8007036:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800703a:	ec5b ab10 	vmov	sl, fp, d0
 800703e:	2b00      	cmp	r3, #0
 8007040:	bfce      	itee	gt
 8007042:	463a      	movgt	r2, r7
 8007044:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007048:	465a      	movle	r2, fp
 800704a:	4659      	mov	r1, fp
 800704c:	463d      	mov	r5, r7
 800704e:	bfd4      	ite	le
 8007050:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007054:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007058:	4630      	mov	r0, r6
 800705a:	ee10 2a10 	vmov	r2, s0
 800705e:	460b      	mov	r3, r1
 8007060:	4629      	mov	r1, r5
 8007062:	f7f9 fbb3 	bl	80007cc <__aeabi_ddiv>
 8007066:	ec41 0b10 	vmov	d0, r0, r1
 800706a:	b003      	add	sp, #12
 800706c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007070 <__copybits>:
 8007070:	3901      	subs	r1, #1
 8007072:	b510      	push	{r4, lr}
 8007074:	1149      	asrs	r1, r1, #5
 8007076:	6914      	ldr	r4, [r2, #16]
 8007078:	3101      	adds	r1, #1
 800707a:	f102 0314 	add.w	r3, r2, #20
 800707e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007082:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007086:	42a3      	cmp	r3, r4
 8007088:	4602      	mov	r2, r0
 800708a:	d303      	bcc.n	8007094 <__copybits+0x24>
 800708c:	2300      	movs	r3, #0
 800708e:	428a      	cmp	r2, r1
 8007090:	d305      	bcc.n	800709e <__copybits+0x2e>
 8007092:	bd10      	pop	{r4, pc}
 8007094:	f853 2b04 	ldr.w	r2, [r3], #4
 8007098:	f840 2b04 	str.w	r2, [r0], #4
 800709c:	e7f3      	b.n	8007086 <__copybits+0x16>
 800709e:	f842 3b04 	str.w	r3, [r2], #4
 80070a2:	e7f4      	b.n	800708e <__copybits+0x1e>

080070a4 <__any_on>:
 80070a4:	f100 0214 	add.w	r2, r0, #20
 80070a8:	6900      	ldr	r0, [r0, #16]
 80070aa:	114b      	asrs	r3, r1, #5
 80070ac:	4298      	cmp	r0, r3
 80070ae:	b510      	push	{r4, lr}
 80070b0:	db11      	blt.n	80070d6 <__any_on+0x32>
 80070b2:	dd0a      	ble.n	80070ca <__any_on+0x26>
 80070b4:	f011 011f 	ands.w	r1, r1, #31
 80070b8:	d007      	beq.n	80070ca <__any_on+0x26>
 80070ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80070be:	fa24 f001 	lsr.w	r0, r4, r1
 80070c2:	fa00 f101 	lsl.w	r1, r0, r1
 80070c6:	428c      	cmp	r4, r1
 80070c8:	d10b      	bne.n	80070e2 <__any_on+0x3e>
 80070ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d803      	bhi.n	80070da <__any_on+0x36>
 80070d2:	2000      	movs	r0, #0
 80070d4:	bd10      	pop	{r4, pc}
 80070d6:	4603      	mov	r3, r0
 80070d8:	e7f7      	b.n	80070ca <__any_on+0x26>
 80070da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070de:	2900      	cmp	r1, #0
 80070e0:	d0f5      	beq.n	80070ce <__any_on+0x2a>
 80070e2:	2001      	movs	r0, #1
 80070e4:	e7f6      	b.n	80070d4 <__any_on+0x30>

080070e6 <_calloc_r>:
 80070e6:	b538      	push	{r3, r4, r5, lr}
 80070e8:	fb02 f401 	mul.w	r4, r2, r1
 80070ec:	4621      	mov	r1, r4
 80070ee:	f000 f809 	bl	8007104 <_malloc_r>
 80070f2:	4605      	mov	r5, r0
 80070f4:	b118      	cbz	r0, 80070fe <_calloc_r+0x18>
 80070f6:	4622      	mov	r2, r4
 80070f8:	2100      	movs	r1, #0
 80070fa:	f7fe fa85 	bl	8005608 <memset>
 80070fe:	4628      	mov	r0, r5
 8007100:	bd38      	pop	{r3, r4, r5, pc}
	...

08007104 <_malloc_r>:
 8007104:	b570      	push	{r4, r5, r6, lr}
 8007106:	1ccd      	adds	r5, r1, #3
 8007108:	f025 0503 	bic.w	r5, r5, #3
 800710c:	3508      	adds	r5, #8
 800710e:	2d0c      	cmp	r5, #12
 8007110:	bf38      	it	cc
 8007112:	250c      	movcc	r5, #12
 8007114:	2d00      	cmp	r5, #0
 8007116:	4606      	mov	r6, r0
 8007118:	db01      	blt.n	800711e <_malloc_r+0x1a>
 800711a:	42a9      	cmp	r1, r5
 800711c:	d903      	bls.n	8007126 <_malloc_r+0x22>
 800711e:	230c      	movs	r3, #12
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	2000      	movs	r0, #0
 8007124:	bd70      	pop	{r4, r5, r6, pc}
 8007126:	f000 f87f 	bl	8007228 <__malloc_lock>
 800712a:	4a21      	ldr	r2, [pc, #132]	; (80071b0 <_malloc_r+0xac>)
 800712c:	6814      	ldr	r4, [r2, #0]
 800712e:	4621      	mov	r1, r4
 8007130:	b991      	cbnz	r1, 8007158 <_malloc_r+0x54>
 8007132:	4c20      	ldr	r4, [pc, #128]	; (80071b4 <_malloc_r+0xb0>)
 8007134:	6823      	ldr	r3, [r4, #0]
 8007136:	b91b      	cbnz	r3, 8007140 <_malloc_r+0x3c>
 8007138:	4630      	mov	r0, r6
 800713a:	f000 f83d 	bl	80071b8 <_sbrk_r>
 800713e:	6020      	str	r0, [r4, #0]
 8007140:	4629      	mov	r1, r5
 8007142:	4630      	mov	r0, r6
 8007144:	f000 f838 	bl	80071b8 <_sbrk_r>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	d124      	bne.n	8007196 <_malloc_r+0x92>
 800714c:	230c      	movs	r3, #12
 800714e:	6033      	str	r3, [r6, #0]
 8007150:	4630      	mov	r0, r6
 8007152:	f000 f86a 	bl	800722a <__malloc_unlock>
 8007156:	e7e4      	b.n	8007122 <_malloc_r+0x1e>
 8007158:	680b      	ldr	r3, [r1, #0]
 800715a:	1b5b      	subs	r3, r3, r5
 800715c:	d418      	bmi.n	8007190 <_malloc_r+0x8c>
 800715e:	2b0b      	cmp	r3, #11
 8007160:	d90f      	bls.n	8007182 <_malloc_r+0x7e>
 8007162:	600b      	str	r3, [r1, #0]
 8007164:	50cd      	str	r5, [r1, r3]
 8007166:	18cc      	adds	r4, r1, r3
 8007168:	4630      	mov	r0, r6
 800716a:	f000 f85e 	bl	800722a <__malloc_unlock>
 800716e:	f104 000b 	add.w	r0, r4, #11
 8007172:	1d23      	adds	r3, r4, #4
 8007174:	f020 0007 	bic.w	r0, r0, #7
 8007178:	1ac3      	subs	r3, r0, r3
 800717a:	d0d3      	beq.n	8007124 <_malloc_r+0x20>
 800717c:	425a      	negs	r2, r3
 800717e:	50e2      	str	r2, [r4, r3]
 8007180:	e7d0      	b.n	8007124 <_malloc_r+0x20>
 8007182:	428c      	cmp	r4, r1
 8007184:	684b      	ldr	r3, [r1, #4]
 8007186:	bf16      	itet	ne
 8007188:	6063      	strne	r3, [r4, #4]
 800718a:	6013      	streq	r3, [r2, #0]
 800718c:	460c      	movne	r4, r1
 800718e:	e7eb      	b.n	8007168 <_malloc_r+0x64>
 8007190:	460c      	mov	r4, r1
 8007192:	6849      	ldr	r1, [r1, #4]
 8007194:	e7cc      	b.n	8007130 <_malloc_r+0x2c>
 8007196:	1cc4      	adds	r4, r0, #3
 8007198:	f024 0403 	bic.w	r4, r4, #3
 800719c:	42a0      	cmp	r0, r4
 800719e:	d005      	beq.n	80071ac <_malloc_r+0xa8>
 80071a0:	1a21      	subs	r1, r4, r0
 80071a2:	4630      	mov	r0, r6
 80071a4:	f000 f808 	bl	80071b8 <_sbrk_r>
 80071a8:	3001      	adds	r0, #1
 80071aa:	d0cf      	beq.n	800714c <_malloc_r+0x48>
 80071ac:	6025      	str	r5, [r4, #0]
 80071ae:	e7db      	b.n	8007168 <_malloc_r+0x64>
 80071b0:	20000414 	.word	0x20000414
 80071b4:	20000418 	.word	0x20000418

080071b8 <_sbrk_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4c06      	ldr	r4, [pc, #24]	; (80071d4 <_sbrk_r+0x1c>)
 80071bc:	2300      	movs	r3, #0
 80071be:	4605      	mov	r5, r0
 80071c0:	4608      	mov	r0, r1
 80071c2:	6023      	str	r3, [r4, #0]
 80071c4:	f7fd fa0a 	bl	80045dc <_sbrk>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_sbrk_r+0x1a>
 80071cc:	6823      	ldr	r3, [r4, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_sbrk_r+0x1a>
 80071d0:	602b      	str	r3, [r5, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	20000f40 	.word	0x20000f40

080071d8 <strncmp>:
 80071d8:	b510      	push	{r4, lr}
 80071da:	b16a      	cbz	r2, 80071f8 <strncmp+0x20>
 80071dc:	3901      	subs	r1, #1
 80071de:	1884      	adds	r4, r0, r2
 80071e0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80071e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d103      	bne.n	80071f4 <strncmp+0x1c>
 80071ec:	42a0      	cmp	r0, r4
 80071ee:	d001      	beq.n	80071f4 <strncmp+0x1c>
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1f5      	bne.n	80071e0 <strncmp+0x8>
 80071f4:	1a98      	subs	r0, r3, r2
 80071f6:	bd10      	pop	{r4, pc}
 80071f8:	4610      	mov	r0, r2
 80071fa:	e7fc      	b.n	80071f6 <strncmp+0x1e>

080071fc <__ascii_wctomb>:
 80071fc:	b149      	cbz	r1, 8007212 <__ascii_wctomb+0x16>
 80071fe:	2aff      	cmp	r2, #255	; 0xff
 8007200:	bf85      	ittet	hi
 8007202:	238a      	movhi	r3, #138	; 0x8a
 8007204:	6003      	strhi	r3, [r0, #0]
 8007206:	700a      	strbls	r2, [r1, #0]
 8007208:	f04f 30ff 	movhi.w	r0, #4294967295
 800720c:	bf98      	it	ls
 800720e:	2001      	movls	r0, #1
 8007210:	4770      	bx	lr
 8007212:	4608      	mov	r0, r1
 8007214:	4770      	bx	lr
	...

08007218 <malloc>:
 8007218:	4b02      	ldr	r3, [pc, #8]	; (8007224 <malloc+0xc>)
 800721a:	4601      	mov	r1, r0
 800721c:	6818      	ldr	r0, [r3, #0]
 800721e:	f7ff bf71 	b.w	8007104 <_malloc_r>
 8007222:	bf00      	nop
 8007224:	20000040 	.word	0x20000040

08007228 <__malloc_lock>:
 8007228:	4770      	bx	lr

0800722a <__malloc_unlock>:
 800722a:	4770      	bx	lr

0800722c <_init>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr

08007238 <_fini>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr
