LIBRARY ieee;
USE ieee.std_logic_1164.all;

PACKAGE mux4to1 IS
	COMPONENT mux4to1Component
		PORT (w0, w1, w2, w3: IN STD_LOGIC ;
				s 						 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
				res 					 : OUT STD_LOGIC);
	END COMPONENT;
END PACKAGE mux4to1;

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux4to1Component IS
	PORT (w0, w1, w2, w3 : IN STD_LOGIC ;
			s 						 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			res 					 : OUT STD_LOGIC);
END mux4to1Component ;

ARCHITECTURE mux4to1_behavior OF mux4to1Component IS
BEGIN
	WITH s SELECT
	res <= w0 WHEN "00",
	w1 WHEN "01",
	w2 WHEN "10",
	w3 WHEN OTHERS;
END mux4to1_behavior;