ARM GAS  /tmp/ccjxDUeE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB130:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /tmp/ccjxDUeE.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  52              		.loc 1 44 3 is_stmt 1 view .LVU5
  53              		.loc 1 44 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 134A     		ldr	r2, .L7+4
  56 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  57              		.loc 1 45 3 is_stmt 1 view .LVU7
  58              		.loc 1 45 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccjxDUeE.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU17
  74              		.loc 1 50 32 is_stmt 0 view .LVU18
  75 0028 8023     		movs	r3, #128
  76 002a 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  77              		.loc 1 51 3 is_stmt 1 view .LVU19
  78              		.loc 1 51 23 is_stmt 0 view .LVU20
  79 002c 0323     		movs	r3, #3
  80 002e 0393     		str	r3, [sp, #12]
  52:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  81              		.loc 1 52 3 is_stmt 1 view .LVU21
  53:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  82              		.loc 1 53 3 view .LVU22
  83              		.loc 1 53 24 is_stmt 0 view .LVU23
  84 0030 0123     		movs	r3, #1
  85 0032 0593     		str	r3, [sp, #20]
  54:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 54 3 is_stmt 1 view .LVU24
  55:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  87              		.loc 1 55 3 view .LVU25
  56:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  88              		.loc 1 56 3 view .LVU26
  57:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  89              		.loc 1 57 3 view .LVU27
  90              		.loc 1 57 24 is_stmt 0 view .LVU28
  91 0034 0993     		str	r3, [sp, #36]
  58:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  92              		.loc 1 58 3 is_stmt 1 view .LVU29
  59:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  93              		.loc 1 59 3 view .LVU30
  60:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  94              		.loc 1 60 3 view .LVU31
  95              		.loc 1 60 7 is_stmt 0 view .LVU32
  96 0036 03A9     		add	r1, sp, #12
  97 0038 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  98              	.LVL1:
  99              		.loc 1 60 6 view .LVU33
 100 003c 50B9     		cbnz	r0, .L5
 101              	.L2:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102              		.loc 1 64 3 is_stmt 1 view .LVU34
 103              		.loc 1 64 37 is_stmt 0 view .LVU35
 104 003e 0023     		movs	r3, #0
 105 0040 0193     		str	r3, [sp, #4]
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 106              		.loc 1 65 3 is_stmt 1 view .LVU36
 107              		.loc 1 65 33 is_stmt 0 view .LVU37
ARM GAS  /tmp/ccjxDUeE.s 			page 4


 108 0042 0293     		str	r3, [sp, #8]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 109              		.loc 1 66 3 is_stmt 1 view .LVU38
 110              		.loc 1 66 7 is_stmt 0 view .LVU39
 111 0044 01A9     		add	r1, sp, #4
 112 0046 0648     		ldr	r0, .L7
 113 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 114              	.LVL2:
 115              		.loc 1 66 6 view .LVU40
 116 004c 28B9     		cbnz	r0, .L6
 117              	.L1:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** }
 118              		.loc 1 74 1 view .LVU41
 119 004e 0DB0     		add	sp, sp, #52
 120              	.LCFI2:
 121              		.cfi_remember_state
 122              		.cfi_def_cfa_offset 4
 123              		@ sp needed
 124 0050 5DF804FB 		ldr	pc, [sp], #4
 125              	.L5:
 126              	.LCFI3:
 127              		.cfi_restore_state
  62:Core/Src/tim.c ****   }
 128              		.loc 1 62 5 is_stmt 1 view .LVU42
 129 0054 FFF7FEFF 		bl	Error_Handler
 130              	.LVL3:
 131 0058 F1E7     		b	.L2
 132              	.L6:
  68:Core/Src/tim.c ****   }
 133              		.loc 1 68 5 view .LVU43
 134 005a FFF7FEFF 		bl	Error_Handler
 135              	.LVL4:
 136              		.loc 1 74 1 is_stmt 0 view .LVU44
 137 005e F6E7     		b	.L1
 138              	.L8:
 139              		.align	2
 140              	.L7:
 141 0060 00000000 		.word	htim1
 142 0064 00000140 		.word	1073807360
 143              		.cfi_endproc
 144              	.LFE130:
 146              		.section	.text.MX_TIM2_Init,"ax",%progbits
 147              		.align	1
 148              		.global	MX_TIM2_Init
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	MX_TIM2_Init:
 154              	.LFB131:
  75:Core/Src/tim.c **** /* TIM2 init function */
ARM GAS  /tmp/ccjxDUeE.s 			page 5


  76:Core/Src/tim.c **** void MX_TIM2_Init(void)
  77:Core/Src/tim.c **** {
 155              		.loc 1 77 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 48
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 8DB0     		sub	sp, sp, #52
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 56
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 166              		.loc 1 83 3 view .LVU46
 167              		.loc 1 83 27 is_stmt 0 view .LVU47
 168 0004 2422     		movs	r2, #36
 169 0006 0021     		movs	r1, #0
 170 0008 03A8     		add	r0, sp, #12
 171 000a FFF7FEFF 		bl	memset
 172              	.LVL5:
  84:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173              		.loc 1 84 3 is_stmt 1 view .LVU48
 174              		.loc 1 84 27 is_stmt 0 view .LVU49
 175 000e 0023     		movs	r3, #0
 176 0010 0193     		str	r3, [sp, #4]
 177 0012 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  89:Core/Src/tim.c ****   htim2.Instance = TIM2;
 178              		.loc 1 89 3 is_stmt 1 view .LVU50
 179              		.loc 1 89 18 is_stmt 0 view .LVU51
 180 0014 1348     		ldr	r0, .L15
 181 0016 4FF08042 		mov	r2, #1073741824
 182 001a 0260     		str	r2, [r0]
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 183              		.loc 1 90 3 is_stmt 1 view .LVU52
 184              		.loc 1 90 24 is_stmt 0 view .LVU53
 185 001c 4360     		str	r3, [r0, #4]
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 91 3 is_stmt 1 view .LVU54
 187              		.loc 1 91 26 is_stmt 0 view .LVU55
 188 001e 8360     		str	r3, [r0, #8]
  92:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 189              		.loc 1 92 3 is_stmt 1 view .LVU56
 190              		.loc 1 92 21 is_stmt 0 view .LVU57
 191 0020 4FF6FF72 		movw	r2, #65535
 192 0024 C260     		str	r2, [r0, #12]
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193              		.loc 1 93 3 is_stmt 1 view .LVU58
ARM GAS  /tmp/ccjxDUeE.s 			page 6


 194              		.loc 1 93 28 is_stmt 0 view .LVU59
 195 0026 0361     		str	r3, [r0, #16]
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 196              		.loc 1 94 3 is_stmt 1 view .LVU60
 197              		.loc 1 94 32 is_stmt 0 view .LVU61
 198 0028 8023     		movs	r3, #128
 199 002a 8361     		str	r3, [r0, #24]
  95:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 200              		.loc 1 95 3 is_stmt 1 view .LVU62
 201              		.loc 1 95 23 is_stmt 0 view .LVU63
 202 002c 0323     		movs	r3, #3
 203 002e 0393     		str	r3, [sp, #12]
  96:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 204              		.loc 1 96 3 is_stmt 1 view .LVU64
  97:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 205              		.loc 1 97 3 view .LVU65
 206              		.loc 1 97 24 is_stmt 0 view .LVU66
 207 0030 0123     		movs	r3, #1
 208 0032 0593     		str	r3, [sp, #20]
  98:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 209              		.loc 1 98 3 is_stmt 1 view .LVU67
  99:Core/Src/tim.c ****   sConfig.IC1Filter = 10;
 210              		.loc 1 99 3 view .LVU68
 211              		.loc 1 99 21 is_stmt 0 view .LVU69
 212 0034 0A22     		movs	r2, #10
 213 0036 0792     		str	r2, [sp, #28]
 100:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 214              		.loc 1 100 3 is_stmt 1 view .LVU70
 101:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 215              		.loc 1 101 3 view .LVU71
 216              		.loc 1 101 24 is_stmt 0 view .LVU72
 217 0038 0993     		str	r3, [sp, #36]
 102:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 218              		.loc 1 102 3 is_stmt 1 view .LVU73
 103:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 219              		.loc 1 103 3 view .LVU74
 104:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 220              		.loc 1 104 3 view .LVU75
 221              		.loc 1 104 7 is_stmt 0 view .LVU76
 222 003a 03A9     		add	r1, sp, #12
 223 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 224              	.LVL6:
 225              		.loc 1 104 6 view .LVU77
 226 0040 50B9     		cbnz	r0, .L13
 227              	.L10:
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 228              		.loc 1 108 3 is_stmt 1 view .LVU78
 229              		.loc 1 108 37 is_stmt 0 view .LVU79
 230 0042 0023     		movs	r3, #0
 231 0044 0193     		str	r3, [sp, #4]
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 232              		.loc 1 109 3 is_stmt 1 view .LVU80
 233              		.loc 1 109 33 is_stmt 0 view .LVU81
 234 0046 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccjxDUeE.s 			page 7


 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 235              		.loc 1 110 3 is_stmt 1 view .LVU82
 236              		.loc 1 110 7 is_stmt 0 view .LVU83
 237 0048 01A9     		add	r1, sp, #4
 238 004a 0648     		ldr	r0, .L15
 239 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 240              	.LVL7:
 241              		.loc 1 110 6 view .LVU84
 242 0050 28B9     		cbnz	r0, .L14
 243              	.L9:
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****     Error_Handler();
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c **** }
 244              		.loc 1 118 1 view .LVU85
 245 0052 0DB0     		add	sp, sp, #52
 246              	.LCFI6:
 247              		.cfi_remember_state
 248              		.cfi_def_cfa_offset 4
 249              		@ sp needed
 250 0054 5DF804FB 		ldr	pc, [sp], #4
 251              	.L13:
 252              	.LCFI7:
 253              		.cfi_restore_state
 106:Core/Src/tim.c ****   }
 254              		.loc 1 106 5 is_stmt 1 view .LVU86
 255 0058 FFF7FEFF 		bl	Error_Handler
 256              	.LVL8:
 257 005c F1E7     		b	.L10
 258              	.L14:
 112:Core/Src/tim.c ****   }
 259              		.loc 1 112 5 view .LVU87
 260 005e FFF7FEFF 		bl	Error_Handler
 261              	.LVL9:
 262              		.loc 1 118 1 is_stmt 0 view .LVU88
 263 0062 F6E7     		b	.L9
 264              	.L16:
 265              		.align	2
 266              	.L15:
 267 0064 00000000 		.word	htim2
 268              		.cfi_endproc
 269              	.LFE131:
 271              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_TIM_Encoder_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	HAL_TIM_Encoder_MspInit:
 279              	.LVL10:
 280              	.LFB132:
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
ARM GAS  /tmp/ccjxDUeE.s 			page 8


 121:Core/Src/tim.c **** {
 281              		.loc 1 121 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 40
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		.loc 1 121 1 is_stmt 0 view .LVU90
 286 0000 10B5     		push	{r4, lr}
 287              	.LCFI8:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 291 0002 8AB0     		sub	sp, sp, #40
 292              	.LCFI9:
 293              		.cfi_def_cfa_offset 48
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 294              		.loc 1 123 3 is_stmt 1 view .LVU91
 295              		.loc 1 123 20 is_stmt 0 view .LVU92
 296 0004 0023     		movs	r3, #0
 297 0006 0593     		str	r3, [sp, #20]
 298 0008 0693     		str	r3, [sp, #24]
 299 000a 0793     		str	r3, [sp, #28]
 300 000c 0893     		str	r3, [sp, #32]
 301 000e 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 302              		.loc 1 124 3 is_stmt 1 view .LVU93
 303              		.loc 1 124 23 is_stmt 0 view .LVU94
 304 0010 0368     		ldr	r3, [r0]
 305              		.loc 1 124 5 view .LVU95
 306 0012 324A     		ldr	r2, .L23
 307 0014 9342     		cmp	r3, r2
 308 0016 04D0     		beq	.L21
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 129:Core/Src/tim.c ****     /* TIM1 clock enable */
 130:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 133:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 134:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 135:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 136:Core/Src/tim.c ****     */
 137:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 138:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 139:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 140:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 142:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 145:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 146:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 147:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 148:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /tmp/ccjxDUeE.s 			page 9


 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 309              		.loc 1 153 8 is_stmt 1 view .LVU96
 310              		.loc 1 153 10 is_stmt 0 view .LVU97
 311 0018 B3F1804F 		cmp	r3, #1073741824
 312 001c 33D0     		beq	.L22
 313              	.LVL11:
 314              	.L17:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 158:Core/Src/tim.c ****     /* TIM2 clock enable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 163:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 164:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 165:Core/Src/tim.c ****     */
 166:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 167:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 171:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 174:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 175:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 179:Core/Src/tim.c ****   }
 180:Core/Src/tim.c **** }
 315              		.loc 1 180 1 view .LVU98
 316 001e 0AB0     		add	sp, sp, #40
 317              	.LCFI10:
 318              		.cfi_remember_state
 319              		.cfi_def_cfa_offset 8
 320              		@ sp needed
 321 0020 10BD     		pop	{r4, pc}
 322              	.LVL12:
 323              	.L21:
 324              	.LCFI11:
 325              		.cfi_restore_state
 130:Core/Src/tim.c **** 
 326              		.loc 1 130 5 is_stmt 1 view .LVU99
 327              	.LBB2:
 130:Core/Src/tim.c **** 
 328              		.loc 1 130 5 view .LVU100
 329 0022 0024     		movs	r4, #0
 330 0024 0194     		str	r4, [sp, #4]
 130:Core/Src/tim.c **** 
 331              		.loc 1 130 5 view .LVU101
ARM GAS  /tmp/ccjxDUeE.s 			page 10


 332 0026 2E4B     		ldr	r3, .L23+4
 333 0028 5A6C     		ldr	r2, [r3, #68]
 334 002a 42F00102 		orr	r2, r2, #1
 335 002e 5A64     		str	r2, [r3, #68]
 130:Core/Src/tim.c **** 
 336              		.loc 1 130 5 view .LVU102
 337 0030 5A6C     		ldr	r2, [r3, #68]
 338 0032 02F00102 		and	r2, r2, #1
 339 0036 0192     		str	r2, [sp, #4]
 130:Core/Src/tim.c **** 
 340              		.loc 1 130 5 view .LVU103
 341 0038 019A     		ldr	r2, [sp, #4]
 342              	.LBE2:
 130:Core/Src/tim.c **** 
 343              		.loc 1 130 5 view .LVU104
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 344              		.loc 1 132 5 view .LVU105
 345              	.LBB3:
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 346              		.loc 1 132 5 view .LVU106
 347 003a 0294     		str	r4, [sp, #8]
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 348              		.loc 1 132 5 view .LVU107
 349 003c 1A6B     		ldr	r2, [r3, #48]
 350 003e 42F01002 		orr	r2, r2, #16
 351 0042 1A63     		str	r2, [r3, #48]
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 352              		.loc 1 132 5 view .LVU108
 353 0044 1B6B     		ldr	r3, [r3, #48]
 354 0046 03F01003 		and	r3, r3, #16
 355 004a 0293     		str	r3, [sp, #8]
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 356              		.loc 1 132 5 view .LVU109
 357 004c 029B     		ldr	r3, [sp, #8]
 358              	.LBE3:
 132:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 359              		.loc 1 132 5 view .LVU110
 137:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360              		.loc 1 137 5 view .LVU111
 137:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361              		.loc 1 137 25 is_stmt 0 view .LVU112
 362 004e 4FF42063 		mov	r3, #2560
 363 0052 0593     		str	r3, [sp, #20]
 138:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 138 5 is_stmt 1 view .LVU113
 138:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365              		.loc 1 138 26 is_stmt 0 view .LVU114
 366 0054 0223     		movs	r3, #2
 367 0056 0693     		str	r3, [sp, #24]
 139:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 368              		.loc 1 139 5 is_stmt 1 view .LVU115
 140:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 369              		.loc 1 140 5 view .LVU116
 141:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 370              		.loc 1 141 5 view .LVU117
 141:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 371              		.loc 1 141 31 is_stmt 0 view .LVU118
ARM GAS  /tmp/ccjxDUeE.s 			page 11


 372 0058 0123     		movs	r3, #1
 373 005a 0993     		str	r3, [sp, #36]
 142:Core/Src/tim.c **** 
 374              		.loc 1 142 5 is_stmt 1 view .LVU119
 375 005c 05A9     		add	r1, sp, #20
 376 005e 2148     		ldr	r0, .L23+8
 377              	.LVL13:
 142:Core/Src/tim.c **** 
 378              		.loc 1 142 5 is_stmt 0 view .LVU120
 379 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL14:
 145:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 381              		.loc 1 145 5 is_stmt 1 view .LVU121
 382 0064 2246     		mov	r2, r4
 383 0066 2146     		mov	r1, r4
 384 0068 1820     		movs	r0, #24
 385 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL15:
 146:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 387              		.loc 1 146 5 view .LVU122
 388 006e 1820     		movs	r0, #24
 389 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL16:
 147:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 391              		.loc 1 147 5 view .LVU123
 392 0074 2246     		mov	r2, r4
 393 0076 2146     		mov	r1, r4
 394 0078 1A20     		movs	r0, #26
 395 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL17:
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 397              		.loc 1 148 5 view .LVU124
 398 007e 1A20     		movs	r0, #26
 399 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL18:
 401 0084 CBE7     		b	.L17
 402              	.LVL19:
 403              	.L22:
 159:Core/Src/tim.c **** 
 404              		.loc 1 159 5 view .LVU125
 405              	.LBB4:
 159:Core/Src/tim.c **** 
 406              		.loc 1 159 5 view .LVU126
 407 0086 0024     		movs	r4, #0
 408 0088 0394     		str	r4, [sp, #12]
 159:Core/Src/tim.c **** 
 409              		.loc 1 159 5 view .LVU127
 410 008a 03F50E33 		add	r3, r3, #145408
 411 008e 1A6C     		ldr	r2, [r3, #64]
 412 0090 42F00102 		orr	r2, r2, #1
 413 0094 1A64     		str	r2, [r3, #64]
 159:Core/Src/tim.c **** 
 414              		.loc 1 159 5 view .LVU128
 415 0096 1A6C     		ldr	r2, [r3, #64]
 416 0098 02F00102 		and	r2, r2, #1
 417 009c 0392     		str	r2, [sp, #12]
 159:Core/Src/tim.c **** 
ARM GAS  /tmp/ccjxDUeE.s 			page 12


 418              		.loc 1 159 5 view .LVU129
 419 009e 039A     		ldr	r2, [sp, #12]
 420              	.LBE4:
 159:Core/Src/tim.c **** 
 421              		.loc 1 159 5 view .LVU130
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 422              		.loc 1 161 5 view .LVU131
 423              	.LBB5:
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 424              		.loc 1 161 5 view .LVU132
 425 00a0 0494     		str	r4, [sp, #16]
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 426              		.loc 1 161 5 view .LVU133
 427 00a2 1A6B     		ldr	r2, [r3, #48]
 428 00a4 42F00102 		orr	r2, r2, #1
 429 00a8 1A63     		str	r2, [r3, #48]
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 430              		.loc 1 161 5 view .LVU134
 431 00aa 1B6B     		ldr	r3, [r3, #48]
 432 00ac 03F00103 		and	r3, r3, #1
 433 00b0 0493     		str	r3, [sp, #16]
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 434              		.loc 1 161 5 view .LVU135
 435 00b2 049B     		ldr	r3, [sp, #16]
 436              	.LBE5:
 161:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 437              		.loc 1 161 5 view .LVU136
 166:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 166 5 view .LVU137
 166:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 439              		.loc 1 166 25 is_stmt 0 view .LVU138
 440 00b4 0323     		movs	r3, #3
 441 00b6 0593     		str	r3, [sp, #20]
 167:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 442              		.loc 1 167 5 is_stmt 1 view .LVU139
 167:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 443              		.loc 1 167 26 is_stmt 0 view .LVU140
 444 00b8 0223     		movs	r3, #2
 445 00ba 0693     		str	r3, [sp, #24]
 168:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446              		.loc 1 168 5 is_stmt 1 view .LVU141
 169:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 447              		.loc 1 169 5 view .LVU142
 170:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 448              		.loc 1 170 5 view .LVU143
 170:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449              		.loc 1 170 31 is_stmt 0 view .LVU144
 450 00bc 0123     		movs	r3, #1
 451 00be 0993     		str	r3, [sp, #36]
 171:Core/Src/tim.c **** 
 452              		.loc 1 171 5 is_stmt 1 view .LVU145
 453 00c0 05A9     		add	r1, sp, #20
 454 00c2 0948     		ldr	r0, .L23+12
 455              	.LVL20:
 171:Core/Src/tim.c **** 
 456              		.loc 1 171 5 is_stmt 0 view .LVU146
 457 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccjxDUeE.s 			page 13


 458              	.LVL21:
 174:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 459              		.loc 1 174 5 is_stmt 1 view .LVU147
 460 00c8 2246     		mov	r2, r4
 461 00ca 2146     		mov	r1, r4
 462 00cc 1C20     		movs	r0, #28
 463 00ce FFF7FEFF 		bl	HAL_NVIC_SetPriority
 464              	.LVL22:
 175:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 465              		.loc 1 175 5 view .LVU148
 466 00d2 1C20     		movs	r0, #28
 467 00d4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 468              	.LVL23:
 469              		.loc 1 180 1 is_stmt 0 view .LVU149
 470 00d8 A1E7     		b	.L17
 471              	.L24:
 472 00da 00BF     		.align	2
 473              	.L23:
 474 00dc 00000140 		.word	1073807360
 475 00e0 00380240 		.word	1073887232
 476 00e4 00100240 		.word	1073876992
 477 00e8 00000240 		.word	1073872896
 478              		.cfi_endproc
 479              	.LFE132:
 481              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 482              		.align	1
 483              		.global	HAL_TIM_Encoder_MspDeInit
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	HAL_TIM_Encoder_MspDeInit:
 489              	.LVL24:
 490              	.LFB133:
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 183:Core/Src/tim.c **** {
 491              		.loc 1 183 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		.loc 1 183 1 is_stmt 0 view .LVU151
 496 0000 08B5     		push	{r3, lr}
 497              	.LCFI12:
 498              		.cfi_def_cfa_offset 8
 499              		.cfi_offset 3, -8
 500              		.cfi_offset 14, -4
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 501              		.loc 1 185 3 is_stmt 1 view .LVU152
 502              		.loc 1 185 23 is_stmt 0 view .LVU153
 503 0002 0368     		ldr	r3, [r0]
 504              		.loc 1 185 5 view .LVU154
 505 0004 124A     		ldr	r2, .L31
 506 0006 9342     		cmp	r3, r2
 507 0008 03D0     		beq	.L29
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
ARM GAS  /tmp/ccjxDUeE.s 			page 14


 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 190:Core/Src/tim.c ****     /* Peripheral clock disable */
 191:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 194:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 195:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 196:Core/Src/tim.c ****     */
 197:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_9|GPIO_PIN_11);
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 200:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM9_IRQn);
 201:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 508              		.loc 1 206 8 is_stmt 1 view .LVU155
 509              		.loc 1 206 10 is_stmt 0 view .LVU156
 510 000a B3F1804F 		cmp	r3, #1073741824
 511 000e 12D0     		beq	.L30
 512              	.LVL25:
 513              	.L25:
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 211:Core/Src/tim.c ****     /* Peripheral clock disable */
 212:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 215:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 216:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 217:Core/Src/tim.c ****     */
 218:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 221:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 225:Core/Src/tim.c ****   }
 226:Core/Src/tim.c **** }
 514              		.loc 1 226 1 view .LVU157
 515 0010 08BD     		pop	{r3, pc}
 516              	.LVL26:
 517              	.L29:
 191:Core/Src/tim.c **** 
 518              		.loc 1 191 5 is_stmt 1 view .LVU158
 519 0012 02F59C32 		add	r2, r2, #79872
 520 0016 536C     		ldr	r3, [r2, #68]
 521 0018 23F00103 		bic	r3, r3, #1
 522 001c 5364     		str	r3, [r2, #68]
 197:Core/Src/tim.c **** 
 523              		.loc 1 197 5 view .LVU159
ARM GAS  /tmp/ccjxDUeE.s 			page 15


 524 001e 4FF42061 		mov	r1, #2560
 525 0022 0C48     		ldr	r0, .L31+4
 526              	.LVL27:
 197:Core/Src/tim.c **** 
 527              		.loc 1 197 5 is_stmt 0 view .LVU160
 528 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 529              	.LVL28:
 200:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 530              		.loc 1 200 5 is_stmt 1 view .LVU161
 531 0028 1820     		movs	r0, #24
 532 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 533              	.LVL29:
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 534              		.loc 1 201 5 view .LVU162
 535 002e 1A20     		movs	r0, #26
 536 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 537              	.LVL30:
 538 0034 ECE7     		b	.L25
 539              	.LVL31:
 540              	.L30:
 212:Core/Src/tim.c **** 
 541              		.loc 1 212 5 view .LVU163
 542 0036 084A     		ldr	r2, .L31+8
 543 0038 136C     		ldr	r3, [r2, #64]
 544 003a 23F00103 		bic	r3, r3, #1
 545 003e 1364     		str	r3, [r2, #64]
 218:Core/Src/tim.c **** 
 546              		.loc 1 218 5 view .LVU164
 547 0040 0321     		movs	r1, #3
 548 0042 0648     		ldr	r0, .L31+12
 549              	.LVL32:
 218:Core/Src/tim.c **** 
 550              		.loc 1 218 5 is_stmt 0 view .LVU165
 551 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 552              	.LVL33:
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 553              		.loc 1 221 5 is_stmt 1 view .LVU166
 554 0048 1C20     		movs	r0, #28
 555 004a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 556              	.LVL34:
 557              		.loc 1 226 1 is_stmt 0 view .LVU167
 558 004e DFE7     		b	.L25
 559              	.L32:
 560              		.align	2
 561              	.L31:
 562 0050 00000140 		.word	1073807360
 563 0054 00100240 		.word	1073876992
 564 0058 00380240 		.word	1073887232
 565 005c 00000240 		.word	1073872896
 566              		.cfi_endproc
 567              	.LFE133:
 569              		.global	htim2
 570              		.section	.bss.htim2,"aw",%nobits
 571              		.align	2
 574              	htim2:
 575 0000 00000000 		.space	72
 575      00000000 
ARM GAS  /tmp/ccjxDUeE.s 			page 16


 575      00000000 
 575      00000000 
 575      00000000 
 576              		.global	htim1
 577              		.section	.bss.htim1,"aw",%nobits
 578              		.align	2
 581              	htim1:
 582 0000 00000000 		.space	72
 582      00000000 
 582      00000000 
 582      00000000 
 582      00000000 
 583              		.text
 584              	.Letext0:
 585              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 586              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 587              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 588              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 589              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 590              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 591              		.file 8 "Core/Inc/tim.h"
 592              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 593              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 594              		.file 11 "Core/Inc/main.h"
 595              		.file 12 "<built-in>"
ARM GAS  /tmp/ccjxDUeE.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccjxDUeE.s:21     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccjxDUeE.s:27     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccjxDUeE.s:141    .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/ccjxDUeE.s:581    .bss.htim1:0000000000000000 htim1
     /tmp/ccjxDUeE.s:147    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccjxDUeE.s:153    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccjxDUeE.s:267    .text.MX_TIM2_Init:0000000000000064 $d
     /tmp/ccjxDUeE.s:574    .bss.htim2:0000000000000000 htim2
     /tmp/ccjxDUeE.s:272    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccjxDUeE.s:278    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccjxDUeE.s:474    .text.HAL_TIM_Encoder_MspInit:00000000000000dc $d
     /tmp/ccjxDUeE.s:482    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccjxDUeE.s:488    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccjxDUeE.s:562    .text.HAL_TIM_Encoder_MspDeInit:0000000000000050 $d
     /tmp/ccjxDUeE.s:571    .bss.htim2:0000000000000000 $d
     /tmp/ccjxDUeE.s:578    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
