#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_000001fbb3f7b630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fbb3f7b7c0 .scope module, "top_tb" "top_tb" 3 4;
 .timescale -9 -9;
v000001fbb3fefe10_0 .net "RGB_B", 0 0, L_000001fbb3feee70;  1 drivers
v000001fbb3fefa50_0 .net "RGB_G", 0 0, L_000001fbb3feedd0;  1 drivers
v000001fbb3feed30_0 .net "RGB_R", 0 0, L_000001fbb3feef10;  1 drivers
v000001fbb3fefeb0_0 .var/real "blue_analog", 0 0;
v000001fbb3fee6f0_0 .var "blue_duty", 7 0;
v000001fbb3feea10_0 .var "clk", 0 0;
v000001fbb3fee510_0 .var/real "green_analog", 0 0;
v000001fbb3fef730_0 .var "green_duty", 7 0;
v000001fbb3fef230_0 .var "pwm_count", 7 0;
v000001fbb3fee330_0 .var/real "red_analog", 0 0;
v000001fbb3fee010_0 .var "red_duty", 7 0;
S_000001fbb3f17090 .scope module, "dut" "top" 3 22, 4 1 0, S_000001fbb3f7b7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "RGB_R";
    .port_info 2 /OUTPUT 1 "RGB_G";
    .port_info 3 /OUTPUT 1 "RGB_B";
P_000001fbb3f17220 .param/l "CLK_FREQ" 1 4 9, +C4<00000000101101110001101100000000>;
P_000001fbb3f17258 .param/l "CYCLES_PER_DEGREE" 1 4 16, +C4<00000000000000001000001000110101>;
P_000001fbb3f17290 .param/l "DEGREES_MAX" 1 4 15, +C4<00000000000000000000000101101000>;
P_000001fbb3f172c8 .param/l "PWM_CYCLES" 1 4 12, +C4<00000000000000000000000100000000>;
P_000001fbb3f17300 .param/l "PWM_MAX" 1 4 11, +C4<00000000000000000000000000000000011111111>;
P_000001fbb3f17338 .param/l "PWM_RESOLUTION" 1 4 10, +C4<00000000000000000000000000001000>;
enum000001fbb3f84e90 .enum4 (2)
   "STATE_PWM_COUNT" 2'b00,
   "STATE_DEGREE_COUNT" 2'b01,
   "STATE_HSV_CALC" 2'b10,
   "STATE_PWM_OUTPUT" 2'b11
 ;
v000001fbb3f88d30_0 .net "RGB_B", 0 0, L_000001fbb3feee70;  alias, 1 drivers
v000001fbb3f895f0_0 .net "RGB_G", 0 0, L_000001fbb3feedd0;  alias, 1 drivers
v000001fbb3f892d0_0 .net "RGB_R", 0 0, L_000001fbb3feef10;  alias, 1 drivers
v000001fbb3f89050_0 .net *"_ivl_0", 0 0, L_000001fbb3fef7d0;  1 drivers
L_000001fbb4220118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fbb3f88dd0_0 .net/2u *"_ivl_10", 0 0, L_000001fbb4220118;  1 drivers
L_000001fbb4220160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fbb3f89370_0 .net/2u *"_ivl_12", 0 0, L_000001fbb4220160;  1 drivers
v000001fbb3f88e70_0 .net *"_ivl_16", 0 0, L_000001fbb3fef910;  1 drivers
L_000001fbb42201a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fbb3f894b0_0 .net/2u *"_ivl_18", 0 0, L_000001fbb42201a8;  1 drivers
L_000001fbb4220088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fbb3f89550_0 .net/2u *"_ivl_2", 0 0, L_000001fbb4220088;  1 drivers
L_000001fbb42201f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fbb3f88f10_0 .net/2u *"_ivl_20", 0 0, L_000001fbb42201f0;  1 drivers
L_000001fbb42200d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fbb3f89190_0 .net/2u *"_ivl_4", 0 0, L_000001fbb42200d0;  1 drivers
v000001fbb3f89230_0 .net *"_ivl_8", 0 0, L_000001fbb3fef870;  1 drivers
v000001fbb3f89690_0 .var "blue_pwm_value", 7 0;
v000001fbb3f89730_0 .net "clk", 0 0, v000001fbb3feea10_0;  1 drivers
v000001fbb3f897d0_0 .var "current_degree", 8 0;
v000001fbb3f89870_0 .var "current_state", 1 0;
v000001fbb3f89af0_0 .var "degree_counter", 31 0;
v000001fbb3f89910_0 .var "green_pwm_value", 7 0;
v000001fbb3f88bf0_0 .var "next_state", 1 0;
v000001fbb3f899b0_0 .var "pwm_counter", 7 0;
v000001fbb3f88c90_0 .var "red_pwm_value", 7 0;
E_000001fbb3f92af0 .event posedge, v000001fbb3f89730_0;
E_000001fbb3f93030 .event anyedge, v000001fbb3f89870_0, v000001fbb3f89af0_0;
L_000001fbb3fef7d0 .cmp/gt 8, v000001fbb3f899b0_0, v000001fbb3f88c90_0;
L_000001fbb3feef10 .functor MUXZ 1, L_000001fbb42200d0, L_000001fbb4220088, L_000001fbb3fef7d0, C4<>;
L_000001fbb3fef870 .cmp/gt 8, v000001fbb3f899b0_0, v000001fbb3f89910_0;
L_000001fbb3feedd0 .functor MUXZ 1, L_000001fbb4220160, L_000001fbb4220118, L_000001fbb3fef870, C4<>;
L_000001fbb3fef910 .cmp/gt 8, v000001fbb3f899b0_0, v000001fbb3f89690_0;
L_000001fbb3feee70 .functor MUXZ 1, L_000001fbb42201f0, L_000001fbb42201a8, L_000001fbb3fef910, C4<>;
    .scope S_000001fbb3f17090;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbb3f899b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbb3f89af0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001fbb3f897d0_0, 0, 9;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbb3f89870_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_000001fbb3f17090;
T_1 ;
    %wait E_000001fbb3f92af0;
    %load/vec4 v000001fbb3f88bf0_0;
    %assign/vec4 v000001fbb3f89870_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbb3f17090;
T_2 ;
Ewait_0 .event/or E_000001fbb3f93030, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001fbb3f89870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001fbb3f89af0_0;
    %cmpi/e 33332, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbb3f88bf0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fbb3f17090;
T_3 ;
    %wait E_000001fbb3f92af0;
    %load/vec4 v000001fbb3f89870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001fbb3f899b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fbb3f899b0_0, 0;
    %load/vec4 v000001fbb3f89af0_0;
    %cmpi/e 33332, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fbb3f89af0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001fbb3f89af0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fbb3f89af0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/e 359, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001fbb3f897d0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001fbb3f897d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001fbb3f897d0_0, 0;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %jmp/0xz  T_3.9, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001fbb3f88c90_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 255, 0, 41;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %subi 60, 0, 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %sub;
    %pad/u 8;
    %assign/vec4 v000001fbb3f88c90_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 240, 0, 32;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3f88c90_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 300, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %subi 240, 0, 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %pad/u 8;
    %assign/vec4 v000001fbb3f88c90_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001fbb3f88c90_0, 0;
T_3.16 ;
T_3.14 ;
T_3.12 ;
T_3.10 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %pad/u 8;
    %assign/vec4 v000001fbb3f89910_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %jmp/0xz  T_3.19, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001fbb3f89910_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 240, 0, 32;
    %jmp/0xz  T_3.21, 5;
    %pushi/vec4 255, 0, 41;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %subi 180, 0, 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %sub;
    %pad/u 8;
    %assign/vec4 v000001fbb3f89910_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3f89910_0, 0;
T_3.22 ;
T_3.20 ;
T_3.18 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %jmp/0xz  T_3.23, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3f89690_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %jmp/0xz  T_3.25, 5;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %subi 120, 0, 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %pad/u 8;
    %assign/vec4 v000001fbb3f89690_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 32;
    %cmpi/u 300, 0, 32;
    %jmp/0xz  T_3.27, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001fbb3f89690_0, 0;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 255, 0, 41;
    %load/vec4 v000001fbb3f897d0_0;
    %pad/u 41;
    %subi 300, 0, 41;
    %muli 255, 0, 41;
    %pushi/vec4 60, 0, 41;
    %div;
    %sub;
    %pad/u 8;
    %assign/vec4 v000001fbb3f89690_0, 0;
T_3.28 ;
T_3.26 ;
T_3.24 ;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fbb3f7b7c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbb3feea10_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001fbb3fee330_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001fbb3fee510_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001fbb3fefeb0_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbb3fee010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbb3fef730_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbb3fee6f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbb3fef230_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_000001fbb3f7b7c0;
T_5 ;
    %delay 42, 0;
    %load/vec4 v000001fbb3feea10_0;
    %inv;
    %store/vec4 v000001fbb3feea10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fbb3f7b7c0;
T_6 ;
    %wait E_000001fbb3f92af0;
    %load/vec4 v000001fbb3fef230_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fbb3fef230_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fbb3f7b7c0;
T_7 ;
    %wait E_000001fbb3f92af0;
    %load/vec4 v000001fbb3fef230_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001fbb3fee010_0;
    %cvt/rv;
    %assign/wr v000001fbb3fee330_0, 0;
    %load/vec4 v000001fbb3fef730_0;
    %cvt/rv;
    %assign/wr v000001fbb3fee510_0, 0;
    %load/vec4 v000001fbb3fee6f0_0;
    %cvt/rv;
    %assign/wr v000001fbb3fefeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3fee010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3fef730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fbb3fee6f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fbb3feed30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fbb3fee010_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fbb3fee010_0, 0;
T_7.2 ;
    %load/vec4 v000001fbb3fefa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001fbb3fef730_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fbb3fef730_0, 0;
T_7.4 ;
    %load/vec4 v000001fbb3fefe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001fbb3fee6f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001fbb3fee6f0_0, 0;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fbb3f7b7c0;
T_8 ;
    %vpi_call/w 3 57 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fbb3f7b7c0 {0 0 0};
    %vpi_call/w 3 61 "$dumpvars", 32'sb00000000000000000000000000000000, v000001fbb3fee330_0 {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000000, v000001fbb3fee510_0 {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000000, v000001fbb3fefeb0_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "Starting simulation of HSV color wheel cycle..." {0 0 0};
    %delay 1200000000, 0;
    %vpi_call/w 3 70 "$display", "Simulation completed successfully!" {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/testbench.sv";
    "src/../src/top.sv";
