<stg><name>merge_sort.57</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="20" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_02"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_01"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %store_ln9 = store i32 0, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln9 = store i32 0, i32 %k_02

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:5 %store_ln9 = store i20 0, i20 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln9 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.body:0 %i_48 = load i20 %i

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %k_42 = load i32 %k_02

]]></Node>
<StgValue><ssdm name="k_42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %j_42 = load i32 %j_01

]]></Node>
<StgValue><ssdm name="j_42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body:3 %icmp_ln9 = icmp_eq  i20 %i_48, i20 625000

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 625000, i64 625000, i64 625000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body:5 %add_ln9 = add i20 %i_48, i20 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln9 = br i1 %icmp_ln9, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:3 %zext_ln10 = zext i32 %j_42

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="input1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:5 %zext_ln10_5 = zext i32 %k_42

]]></Node>
<StgValue><ssdm name="zext_ln10_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:6 %input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln10_5

]]></Node>
<StgValue><ssdm name="input2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:7 %icmp_ln12 = icmp_slt  i32 %j_42, i32 312500

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:8 %icmp_ln12_5 = icmp_slt  i32 %k_42, i32 312500

]]></Node>
<StgValue><ssdm name="icmp_ln12_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:9 %and_ln12 = and i1 %icmp_ln12, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:11 %br_ln12 = br i1 %and_ln12, void %if.else26, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26:0 %icmp_ln25 = icmp_eq  i32 %j_42, i32 312500

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else26:1 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln12_5

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else26:2 %br_ln25 = br i1 %and_ln25, void %if.else36, void %if.then30

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="21">
<![CDATA[
if.else36:0 %input1_load_5 = load i21 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else36:2 %j_43 = add i32 %j_42, i32 1

]]></Node>
<StgValue><ssdm name="j_43"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else36:3 %store_ln31 = store i32 %j_43, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="21">
<![CDATA[
if.then30:0 %input2_load_5 = load i21 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then30:2 %k_43 = add i32 %k_42, i32 1

]]></Node>
<StgValue><ssdm name="k_43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then30:3 %store_ln28 = store i32 312500, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then30:4 %store_ln28 = store i32 %k_43, i32 %k_02

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="21">
<![CDATA[
if.then:0 %input1_load = load i21 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="21">
<![CDATA[
if.then:1 %input2_load = load i21 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln9 = store i20 %add_ln9, i20 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln9 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.end:0 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="20">
<![CDATA[
for.body.split:0 %zext_ln9 = zext i20 %i_48

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:10 %sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="sorted_data_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="21">
<![CDATA[
if.else36:0 %input1_load_5 = load i21 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
if.else36:1 %store_ln30 = store i32 %input1_load_5, i22 %sorted_data_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.else36:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="21">
<![CDATA[
if.then30:0 %input2_load_5 = load i21 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
if.then30:1 %store_ln26 = store i32 %input2_load_5, i22 %sorted_data_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="0"/>
<literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then30:5 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="21">
<![CDATA[
if.then:0 %input1_load = load i21 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="21">
<![CDATA[
if.then:1 %input2_load = load i21 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %icmp_ln13 = icmp_slt  i32 %input1_load, i32 %input2_load

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:3 %br_ln13 = br i1 %icmp_ln13, void %if.else, void %if.then10

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
if.else:0 %store_ln19 = store i32 %input2_load, i22 %sorted_data_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %k = add i32 %k_42, i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:2 %store_ln20 = store i32 %k, i32 %k_02

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
if.then10:0 %store_ln14 = store i32 %input1_load, i22 %sorted_data_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10:1 %j = add i32 %j_42, i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10:2 %store_ln17 = store i32 %j, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln12" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.then10:3 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="input1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="input2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="sorted_data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="5">
</dataflow>
<dataflow id="82" from="StgValue_80" to="k_02" fromId="80" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_80" to="j_01" fromId="80" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln9" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="j_01" to="store_ln9" fromId="7" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_84" to="store_ln9" fromId="84" toId="9">
</dataflow>
<dataflow id="88" from="k_02" to="store_ln9" fromId="6" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln9" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="i" to="store_ln9" fromId="5" toId="10">
</dataflow>
<dataflow id="92" from="i" to="i_48" fromId="5" toId="12">
</dataflow>
<dataflow id="93" from="k_02" to="k_42" fromId="6" toId="13">
</dataflow>
<dataflow id="94" from="j_01" to="j_42" fromId="7" toId="14">
</dataflow>
<dataflow id="95" from="i_48" to="icmp_ln9" fromId="12" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln9" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="empty" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_100" to="empty" fromId="100" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_100" to="empty" fromId="100" toId="16">
</dataflow>
<dataflow id="104" from="i_48" to="add_ln9" fromId="12" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln9" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="icmp_ln9" to="br_ln9" fromId="15" toId="18">
</dataflow>
<dataflow id="108" from="j_42" to="zext_ln10" fromId="14" toId="19">
</dataflow>
<dataflow id="109" from="input1" to="input1_addr" fromId="77" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="input1_addr" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="zext_ln10" to="input1_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="k_42" to="zext_ln10_5" fromId="13" toId="21">
</dataflow>
<dataflow id="114" from="input2" to="input2_addr" fromId="78" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_110" to="input2_addr" fromId="110" toId="22">
</dataflow>
<dataflow id="116" from="zext_ln10_5" to="input2_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="117" from="j_42" to="icmp_ln12" fromId="14" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln12" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="k_42" to="icmp_ln12_5" fromId="13" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_118" to="icmp_ln12_5" fromId="118" toId="24">
</dataflow>
<dataflow id="122" from="icmp_ln12" to="and_ln12" fromId="23" toId="25">
</dataflow>
<dataflow id="123" from="icmp_ln12_5" to="and_ln12" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="and_ln12" to="br_ln12" fromId="25" toId="26">
</dataflow>
<dataflow id="125" from="j_42" to="icmp_ln25" fromId="14" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_118" to="icmp_ln25" fromId="118" toId="27">
</dataflow>
<dataflow id="127" from="icmp_ln25" to="and_ln25" fromId="27" toId="28">
</dataflow>
<dataflow id="128" from="icmp_ln12_5" to="and_ln25" fromId="24" toId="28">
</dataflow>
<dataflow id="129" from="and_ln25" to="br_ln25" fromId="28" toId="29">
</dataflow>
<dataflow id="130" from="input1_addr" to="input1_load_5" fromId="20" toId="30">
</dataflow>
<dataflow id="131" from="j_42" to="j_43" fromId="14" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_80" to="j_43" fromId="80" toId="31">
</dataflow>
<dataflow id="133" from="j_43" to="store_ln31" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="j_01" to="store_ln31" fromId="7" toId="32">
</dataflow>
<dataflow id="135" from="input2_addr" to="input2_load_5" fromId="22" toId="33">
</dataflow>
<dataflow id="136" from="k_42" to="k_43" fromId="13" toId="34">
</dataflow>
<dataflow id="137" from="StgValue_80" to="k_43" fromId="80" toId="34">
</dataflow>
<dataflow id="138" from="StgValue_118" to="store_ln28" fromId="118" toId="35">
</dataflow>
<dataflow id="139" from="j_01" to="store_ln28" fromId="7" toId="35">
</dataflow>
<dataflow id="140" from="k_43" to="store_ln28" fromId="34" toId="36">
</dataflow>
<dataflow id="141" from="k_02" to="store_ln28" fromId="6" toId="36">
</dataflow>
<dataflow id="142" from="input1_addr" to="input1_load" fromId="20" toId="37">
</dataflow>
<dataflow id="143" from="input2_addr" to="input2_load" fromId="22" toId="38">
</dataflow>
<dataflow id="144" from="add_ln9" to="store_ln9" fromId="17" toId="39">
</dataflow>
<dataflow id="145" from="i" to="store_ln9" fromId="5" toId="39">
</dataflow>
<dataflow id="146" from="i_48" to="zext_ln9" fromId="12" toId="41">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln11" fromId="147" toId="42">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specpipeline_ln11" fromId="149" toId="42">
</dataflow>
<dataflow id="151" from="StgValue_84" to="specpipeline_ln11" fromId="84" toId="42">
</dataflow>
<dataflow id="152" from="StgValue_84" to="specpipeline_ln11" fromId="84" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_84" to="specpipeline_ln11" fromId="84" toId="42">
</dataflow>
<dataflow id="155" from="empty_15" to="specpipeline_ln11" fromId="154" toId="42">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="156" toId="43">
</dataflow>
<dataflow id="159" from="empty_32" to="specloopname_ln7" fromId="158" toId="43">
</dataflow>
<dataflow id="160" from="sorted_data" to="sorted_data_addr" fromId="79" toId="44">
</dataflow>
<dataflow id="161" from="StgValue_110" to="sorted_data_addr" fromId="110" toId="44">
</dataflow>
<dataflow id="162" from="zext_ln9" to="sorted_data_addr" fromId="41" toId="44">
</dataflow>
<dataflow id="163" from="input1_addr" to="input1_load_5" fromId="20" toId="45">
</dataflow>
<dataflow id="164" from="input1_load_5" to="store_ln30" fromId="45" toId="46">
</dataflow>
<dataflow id="165" from="sorted_data_addr" to="store_ln30" fromId="44" toId="46">
</dataflow>
<dataflow id="166" from="input2_addr" to="input2_load_5" fromId="22" toId="48">
</dataflow>
<dataflow id="167" from="input2_load_5" to="store_ln26" fromId="48" toId="49">
</dataflow>
<dataflow id="168" from="sorted_data_addr" to="store_ln26" fromId="44" toId="49">
</dataflow>
<dataflow id="169" from="input1_addr" to="input1_load" fromId="20" toId="51">
</dataflow>
<dataflow id="170" from="input2_addr" to="input2_load" fromId="22" toId="52">
</dataflow>
<dataflow id="171" from="input1_load" to="icmp_ln13" fromId="51" toId="53">
</dataflow>
<dataflow id="172" from="input2_load" to="icmp_ln13" fromId="52" toId="53">
</dataflow>
<dataflow id="173" from="icmp_ln13" to="br_ln13" fromId="53" toId="54">
</dataflow>
<dataflow id="174" from="input2_load" to="store_ln19" fromId="52" toId="55">
</dataflow>
<dataflow id="175" from="sorted_data_addr" to="store_ln19" fromId="44" toId="55">
</dataflow>
<dataflow id="176" from="k_42" to="k" fromId="13" toId="56">
</dataflow>
<dataflow id="177" from="StgValue_80" to="k" fromId="80" toId="56">
</dataflow>
<dataflow id="178" from="k" to="store_ln20" fromId="56" toId="57">
</dataflow>
<dataflow id="179" from="k_02" to="store_ln20" fromId="6" toId="57">
</dataflow>
<dataflow id="180" from="input1_load" to="store_ln14" fromId="51" toId="59">
</dataflow>
<dataflow id="181" from="sorted_data_addr" to="store_ln14" fromId="44" toId="59">
</dataflow>
<dataflow id="182" from="j_42" to="j" fromId="14" toId="60">
</dataflow>
<dataflow id="183" from="StgValue_80" to="j" fromId="80" toId="60">
</dataflow>
<dataflow id="184" from="j" to="store_ln17" fromId="60" toId="61">
</dataflow>
<dataflow id="185" from="j_01" to="store_ln17" fromId="7" toId="61">
</dataflow>
<dataflow id="186" from="icmp_ln9" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="187" from="and_ln12" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="188" from="and_ln25" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="189" from="and_ln12" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="190" from="and_ln25" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="191" from="icmp_ln13" to="StgValue_3" fromId="53" toId="3">
</dataflow>
</dataflows>


</stg>
