-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Dec  7 18:13:51 2021
-- Host        : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ VRAM_sim_netlist.vhdl
-- Design      : VRAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(3),
      I2 => wea(0),
      I3 => addra(1),
      I4 => addra(2),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 : entity is "bindec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(3),
      I3 => addrb(1),
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \doutb[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(0),
      I4 => \doutb[0]_INST_0_i_1_n_0\,
      I5 => \doutb[0]_INST_0_i_2_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(0),
      I1 => \doutb[7]\(0),
      I2 => \doutb[7]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(0),
      I1 => \doutb[7]_2\(0),
      I2 => \doutb[7]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(1),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(1),
      I4 => \doutb[1]_INST_0_i_1_n_0\,
      I5 => \doutb[1]_INST_0_i_2_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(1),
      I1 => \doutb[7]\(1),
      I2 => \doutb[7]_0\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(1),
      I1 => \doutb[7]_2\(1),
      I2 => \doutb[7]_3\(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(2),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(2),
      I4 => \doutb[2]_INST_0_i_1_n_0\,
      I5 => \doutb[2]_INST_0_i_2_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(2),
      I1 => \doutb[7]\(2),
      I2 => \doutb[7]_0\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(2),
      I1 => \doutb[7]_2\(2),
      I2 => \doutb[7]_3\(2),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(3),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(3),
      I4 => \doutb[3]_INST_0_i_1_n_0\,
      I5 => \doutb[3]_INST_0_i_2_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(3),
      I1 => \doutb[7]\(3),
      I2 => \doutb[7]_0\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(3),
      I1 => \doutb[7]_2\(3),
      I2 => \doutb[7]_3\(3),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(4),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(4),
      I4 => \doutb[4]_INST_0_i_1_n_0\,
      I5 => \doutb[4]_INST_0_i_2_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(4),
      I1 => \doutb[7]\(4),
      I2 => \doutb[7]_0\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(4),
      I1 => \doutb[7]_2\(4),
      I2 => \doutb[7]_3\(4),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(5),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(5),
      I4 => \doutb[5]_INST_0_i_1_n_0\,
      I5 => \doutb[5]_INST_0_i_2_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(5),
      I1 => \doutb[7]\(5),
      I2 => \doutb[7]_0\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(5),
      I1 => \doutb[7]_2\(5),
      I2 => \doutb[7]_3\(5),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(6),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(6),
      I4 => \doutb[6]_INST_0_i_1_n_0\,
      I5 => \doutb[6]_INST_0_i_2_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(6),
      I1 => \doutb[7]\(6),
      I2 => \doutb[7]_0\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(6),
      I1 => \doutb[7]_2\(6),
      I2 => \doutb[7]_3\(6),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(7),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(7),
      I4 => \doutb[7]_INST_0_i_1_n_0\,
      I5 => \doutb[7]_INST_0_i_2_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(7),
      I1 => \doutb[7]\(7),
      I2 => \doutb[7]_0\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(7),
      I1 => \doutb[7]_2\(7),
      I2 => \doutb[7]_3\(7),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOPBDOP(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(8),
      I4 => \doutb[8]_INST_0_i_3_n_0\,
      I5 => \doutb[8]_INST_0_i_4_n_0\,
      O => doutb(8)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel_pipe(1),
      I1 => sel_pipe(2),
      I2 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(2),
      I3 => sel_pipe(1),
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(8),
      I1 => \doutb[8]\(0),
      I2 => \doutb[8]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_3_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[8]_1\(0),
      I1 => \doutb[8]_2\(0),
      I2 => \doutb[8]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_4_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"9530DD99C2674FF00000109FA601FFFFE000000000957B4273FE1C583FB065CB",
      INITP_01 => X"17800F7FFCE72731841C550B4127C20C01067FD003FFFFF0000100003FEF983B",
      INITP_02 => X"FF003BFDFFED0002881F7FFEC545683C0FF8CE9A32C00C01C3FFC00FFEFFE000",
      INITP_03 => X"0DA98581AE5228FFE03EFFFFC600011FA77FDEE6EC803409D2EF1C7AE5C29A5B",
      INITP_04 => X"DBCFEF08A43E459B91C7A0E824FAFF00BFFFFB5200013FFFFFFEFB9CE0781F5D",
      INITP_05 => X"FC0000000FFFFFBBDF2F0CD0B732547B47A04804EFFD007FFFFE020000FFFFEF",
      INITP_06 => X"0000FB44ADFBFFF90080080DFFFDBBFFF71056FE6147DF57900409B7540F17FF",
      INITP_07 => X"3FA91BE9FF67800092F5E1F2FBFFF800801837FFFFE3FEFC801335BE81BF9780",
      INITP_08 => X"7FFFFFFBF7EFD6173C1BAFFFEF006016D609EB597FFE800084FFFFFFC3FF7C08",
      INITP_09 => X"6687FFEA0101DEFFF9FF7FFFE140C616801FFECF8001137B44EA493FF4000152",
      INITP_0A => X"EC72000FDF988963D71FFD0180CFBFFFFF7FAFFC0ABE1A002BF6AF0007FFDC8E",
      INITP_0B => X"BF4E03B61F90000A304016FB1E0D83D7AFC80081EAFFFFFFFFFFBC0B3A1F8221",
      INITP_0C => X"01A86FFFFFFFFF7FE3015C03E06C14000006F2D94EE38EAF8800CC6FDFFFFFFE",
      INITP_0D => X"C9A91400CFFCA001BD6D3FFFFFBAFFC0048027A0F6000000976D7E7E4A3FE3C0",
      INITP_0E => X"0D440800200082FD48759FF7FC0000150B3FBF26BFFFC015411FC46400200003",
      INITP_0F => X"7FABFF7E7007C3C61770000083C5311BF70BFFFC20028DDA7FBFCDFDEFD91CC0",
      INIT_00 => X"3286423254424243424243434364434364435343428543425343536363756484",
      INIT_01 => X"33322222223333323332322222222243A732D943636332323286323286433232",
      INIT_02 => X"B9B9BAB9B9B9B9B9B9B9B9654354334333222232222232222222222222222233",
      INIT_03 => X"BABAB9BAB9BABABABABABABABABABABABABACABABABABABABABABABAB9B9B9B9",
      INIT_04 => X"9798989898989898A898A8A9A8A9A9A9A9A9A9A9A9A9A9A9B9A9B9B9A9B9A9A9",
      INIT_05 => X"8686878787878787878787878787978786978787878787989787879787989798",
      INIT_06 => X"43754342434253438643435364A6535353535464636454857576868687868786",
      INIT_07 => X"3232332233223264C9D94353B832323243653232974242324375423242538743",
      INIT_08 => X"B9B9763333333332322222333232332222222232324333335533223232332232",
      INIT_09 => X"BAB9BABABABABABABABACABACABACACABABABABABABABABABABAB9BABAB9B9B9",
      INIT_0A => X"A8A8A9A9A9A9A9A9A9A9A9B9A9B9A9B9A9A9A9B9A9A9B9A9B9BAB9B9B9BABABA",
      INIT_0B => X"8787878787878787878787878788207587878797979798989898989898989898",
      INIT_0C => X"43434286749643525353646475B8647576768686878797878787878797979787",
      INIT_0D => X"31C863DA42323232323232423332643243425432435464434343435343434354",
      INIT_0E => X"3222323232334422323222222232223333335533333322223333322232323222",
      INIT_0F => X"BACABACABACACACACABABAB9BABABABABABAB9BABABABABAB9BA333233333222",
      INIT_10 => X"A9A9A9A9B9B9B9A9A9A9B9B9A9B9B9B9B9B9B9B9B9B9B9BABABABABABABABABA",
      INIT_11 => X"97878787862253528797878797979897979898A89898989898A8A9A9A9A9A9B9",
      INIT_12 => X"5353656475976475768687869797979787878797989797878787878787878787",
      INIT_13 => X"323232544343323342323332324343435353435353434353434353B863858553",
      INIT_14 => X"3232222222222233333333334332332233322232223233774131FB2243323232",
      INIT_15 => X"CABABABACABABAB9BABABABACACABABABA323222222222222222322233323322",
      INIT_16 => X"A9A9A9B9B9B9B9B9B9B9B9BAB9B9B9B9BABAB9B9B9B9B9B9B9BABABABABACABA",
      INIT_17 => X"428797979797989898989898989898A9A9A9A9A9A9A9A9A9A9A9A9B9B9B9A9A9",
      INIT_18 => X"7686868787979797979797879797989798878797878797878797878732644353",
      INIT_19 => X"32324342424343434354546353534353535364426474A7535364646485CA64C9",
      INIT_1A => X"2222223332333333323333333232323233416432223232323232323243323332",
      INIT_1B => X"BABABABABACACACABA3232222222222222222122223332223222222222322222",
      INIT_1C => X"B9B9BABAB9B9B9B9B9B9BAB9B9B9BABAB9BABABABABABACABABABACACACABACA",
      INIT_1D => X"989898A898A898A8A8A9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_1E => X"9887978797979787979787878787878787878787214242436497879897989898",
      INIT_1F => X"6554645364855353536497536363B8536395647586CACACA7686868687979797",
      INIT_20 => X"32322232333233322243B7323232323232324333323232324243323253434353",
      INIT_21 => X"3233322232322222223222222233222232323232222232222233332222324333",
      INIT_22 => X"B9B9B9BABABABABAB9B9BABABABABACABABABACACACACACACACACACACACACACA",
      INIT_23 => X"A9A8A9A9B9B9A9B9A9B9B9B9B9A9B9B9BAA9B9B9BABAB9B9B9B9B9B9B9BAB9B9",
      INIT_24 => X"878797878797868797879722324253429797979797979898989898A8A8A8A8A9",
      INIT_25 => X"5385A7D97684B96463C8757596CACACA86868686879797979897978797978797",
      INIT_26 => X"313363A732423232324342323233325443434141318553A55353BAA764745396",
      INIT_27 => X"2222222222332222322222223232223232323233322232223332333222323232",
      INIT_28 => X"BABAB9B9BAB9BABACABACACACACABACACACACACACACACACA7621434322222222",
      INIT_29 => X"B9B9B9A9B9B9B9B9A9B9B9BABABAB9BABABABAB9B9BAB9BAB9B9BABAB9BABACA",
      INIT_2A => X"978732333232223298989898979898989898A898A8A8A8A9A9A9A9A9A9A9A9A9",
      INIT_2B => X"64C9757585CACACA868686878787878787979797978787878787878787878687",
      INIT_2C => X"4342FB5342334342434295A5969596B6B863CA96A87473B953A585B98696C963",
      INIT_2D => X"322222323232333243443233323232323333333222323232634252EC41423232",
      INIT_2E => X"BABABABACACACACACACACACACACACACACACACACACA3232322222223232333232",
      INIT_2F => X"B9A9A9B9B9BABABABABABAB9BABAB9B9BABAB9BABABABABABABABABABABABABA",
      INIT_30 => X"9797989898989898A8A898A8AA98543333233456EEA9A9B9A9A9BAA9BAB9B9A9",
      INIT_31 => X"8686868687878687978797978797978787878787978787979787333222436421",
      INIT_32 => X"4253EA94B8A5C9A7C975BA86CA7495CA8595A7BAB9BACA6363CA757585CACACA",
      INIT_33 => X"222232333344222233333331323232335465D7423154324252FB323232327543",
      INIT_34 => X"CACACACACACACACACACACACACACA752122223222324422223232223232333222",
      INIT_35 => X"BABABABABABABABA86BAB9BABABABABABABABABACABABABABABABABACACABACA",
      INIT_36 => X"54A95522231223222223232446BBBAA9A9A9B9A9B9B9B9B9B9A9B9BAB9BABAB9",
      INIT_37 => X"978797879787878787878787878787979832224364A864325498989898989898",
      INIT_38 => X"CACACACACA74C9C9C8B7BABABABABA63B7CA977585CACACA7686868787868787",
      INIT_39 => X"32323333323233323231747464314342C7ED323232FD43436497E9B5CAB8CA97",
      INIT_3A => X"CACACBCACACACA97222232222244322222223232222222222222322233334333",
      INIT_3B => X"86B9BABAB9CABABABABABACACABABABABABACACABACACACACACACACACACACACA",
      INIT_3C => X"34231323233569BAA9A9A9B9B9B9B9B9A9A9B9B9B9B9B9B9B9BABABAB9BABABA",
      INIT_3D => X"978787878787976533222185A8002142323298989898A8553344565534342457",
      INIT_3E => X"B8DAB9BAB9BABA63C9CABA7496CACACA86878787878797878787879787878797",
      INIT_3F => X"322042D84343333241314243FD4353636463C9DACACACAC9CACACACACA96C9CA",
      INIT_40 => X"2232222222433222222232322222323233323232322243333332333221323232",
      INIT_41 => X"CACABABABACABABACACABACACACACACACACACACACACACACACACACACACAA92232",
      INIT_42 => X"AAA9B9A9B9A9B9B9B9B9B9B9B9B9B9B9B9BAB9BABABABABA98B9BABABABABABA",
      INIT_43 => X"2243643254762176213298A8A898442323231266343535234567232213343569",
      INIT_44 => X"CACACA64C9CACACA878687878687878787979787878787878787879787873233",
      INIT_45 => X"423275DA4363A76464CACACACACACACACACACACACAC9CACAC9CABABACACAB964",
      INIT_46 => X"223232222232222222323255322222323243332232312253322131C631333243",
      INIT_47 => X"BA86CACACACACACABACACACACACACACACACACB43222232323232322232332222",
      INIT_48 => X"B9B9B9B9B9B9BAB9B9B9B9BABABABABAB9BABABABAB9BABAB9CABACABABABABA",
      INIT_49 => X"2232A86598332323131212561222232322226745355735467AA9B9B9B9A9B9B9",
      INIT_4A => X"8687868687879787878787878786878787878787878711333353207463205321",
      INIT_4B => X"CACACACACACACACACACACACACACACACACABAC9BACACAB974CACACA63C9CACBCB",
      INIT_4C => X"3232323333333332324332323254313131313242303343434243434364DA53DA",
      INIT_4D => X"CACACACACABA3332332232222232322222222222323232323222322222332232",
      INIT_4E => X"B9B9B9B9BABABABACABAB9BABABABAB93311C9BABABACABACA85CACACACACACA",
      INIT_4F => X"44221223662222232245233435364647588BB9B9B9B9A9B9B9BAB9B9B9B9A9B9",
      INIT_50 => X"8787978786979798878797979787322222866453002110215332A8A866232222",
      INIT_51 => X"CACACACACACACACACACACACACACACA97CACACA53CACACBCB8787878787978787",
      INIT_52 => X"433332323221B944A7B8334331434343434343544354A8DBCACACACACACACACA",
      INIT_53 => X"2222222222222222222222223232322232223233222222223232222222323333",
      INIT_54 => X"CBBABAB9BABABA22121156BABACABACACAB8CACACACACACACACACACACA323222",
      INIT_55 => X"2312233456466847577ABCB9B9B9B9B9B9BAB9B9B9B9B9B9B9B9B9BAB9B9B977",
      INIT_56 => X"879787979788224464636432323211104332328723233334243412222244AA13",
      INIT_57 => X"CACACACACACACAC9CACACA84CACBCBCB87878787878787878787878797979797",
      INIT_58 => X"A641323274424343324343535343435376CACACACACACACACACACACACACACACA",
      INIT_59 => X"323232332222323322222222222222222233322222223333333333333332EA33",
      INIT_5A => X"337856BABABACABACAB9CACACACACACACACACACB223222323222222233222232",
      INIT_5B => X"3323CDCCB9B9B9B9B9B9B9B9B9B9B9BAB9B9B9B9BABABA43CABABACABABA3312",
      INIT_5C => X"53645300203210543221983345BB222322442323232312343457352323224488",
      INIT_5D => X"CBCBCAC8CACBCBCB879787878687878787878797879797879797979898212232",
      INIT_5E => X"4342435343434354435386B9CACACACACACACACACAC9B9CACACACACACACACACA",
      INIT_5F => X"32222222223222223332333332222233333333333332B7424231323287534343",
      INIT_60 => X"CA97CACACACACACACACACA323222323232222222223232323232223232323322",
      INIT_61 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9BABA44CACACABACB32222266111264CACACACA",
      INIT_62 => X"322222233423124577223323232333323321431233121111322222BBA9BAB9B9",
      INIT_63 => X"8786878686879797878787979787878797979897872221857454212221111042",
      INIT_64 => X"434343535353535353545353537552CACACACACACACACACACBCBCBDACBCBCBCB",
      INIT_65 => X"2232323333333222323343323332424197414232323242434243434242424343",
      INIT_66 => X"CACA323232323232222222223222323232323233323222322132222232223222",
      INIT_67 => X"B9B9BABABABA3333CBCA32541222662243545544A9CACACABA75CACACACACACA",
      INIT_68 => X"236722225565324322661212111111111111111144BABAB9B9B9B9B9B9B9B9B9",
      INIT_69 => X"9787879797978797879897873254655364541042211032321122453434339A44",
      INIT_6A => X"535353536474D9CACACBCBCBCBCBCBCBCBCBCADACBCBCBCB8687868787878787",
      INIT_6B => X"3233333232334285413242434243434343435363424343434353535353535353",
      INIT_6C => X"2222222232222232332233323322322232323222322222223222323333333332",
      INIT_6D => X"CBBA1111122122334344558833CABACAB964CACACACACACACA32323232322222",
      INIT_6E => X"1212212211111111111111111177BABAB9B9B9B9B9B9B9B9BABABABABACA3310",
      INIT_6F => X"9798873322317575641121111121322222232333343323222212222122222222",
      INIT_70 => X"CACBCBCACBCBCBCBCBCB85DBCBCBCBCB87878786878797878787979787879797",
      INIT_71 => X"4397874242A84343434343D94242434343534353534253535364646474C8DACB",
      INIT_72 => X"2222333332322222222233222222222222323333333333323232324332435352",
      INIT_73 => X"121166B9668887CA5465CACACBCACACB32332243CBCBCBCB2222222222322222",
      INIT_74 => X"111111111144BBBABAB9BAB9B9B9B9BAB9BABABABACA5511CABA333212112212",
      INIT_75 => X"5411322111323222243343222233122322221122333311113332331222111111",
      INIT_76 => X"DBDBB9CBDBDBDBCB868686878787868687979797878797979898982222646375",
      INIT_77 => X"434343634243424353A843535386755375746374D9CACBCBCACBCBCBCBCBCBCB",
      INIT_78 => X"3322322222222222323233322243334333323243333332645354324343434343",
      INIT_79 => X"2075CACBCACACB323254CBCACACBCBCBCBCBDC54223222223222333222222222",
      INIT_7A => X"BABAB9B9B9BABAB9B9BAB9BABABA9822A9212244122222333364A966777765B9",
      INIT_7B => X"233332231234573423222366332111111111111111111111111111111155AACB",
      INIT_7C => X"8686878787868786879797978797979787983355745353432221211143312212",
      INIT_7D => X"5352535453528553525285DADBCBCACBCBCBCBDBDBDBCBDBDBCBDBCBDBCBDBDB",
      INIT_7E => X"3232323232653333323232323232433231434343434343544343424275425353",
      INIT_7F => X"DBCACA4322CBCBDBDB3222222222323222223322222232222222223232323232",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => ram_doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F87D000372F5BDFFFEFFFFB27F843F9A000000818C3E57C467FDFD00052F0DBD",
      INITP_01 => X"00DE01EBEFC25FF19F4005746F5FF7BFFDFF887EC2FA550000002701C1B346B7",
      INITP_02 => X"E07F05FDAC800800A410C046C0CEAEFE200740B8BFBFE7DBFE407F435A540000",
      INITP_03 => X"F4683E7D5FFFFF80EF07D180800000600F9B6F023B0583C00739A8FDBF6FF7FE",
      INITP_04 => X"FF07813FBCE109F53DFFB5F7FFFC80FE07E0A18400005EB83A7FB4D800BB9000",
      INITP_05 => X"7E086600F8DFF9391880F7BEA5DFF5DBBFEFF7EFFD02F80FD068042000F43B6E",
      INITP_06 => X"0FFFA00BF21FC0B19022008977BC887F899E414F269E1EFFFFF7FFF203F50FA0",
      INITP_07 => X"69CA59CC573FCFBFBFC015F81FC09378AC007270AEED1CA65D7FA89D4C201FDF",
      INITP_08 => X"3DB97FAE5B06DAB58D61701DFFFEFF7FE00BF83FC10E35F4006999EAF4FFFCBE",
      INITP_09 => X"E1BF801FF2E00041F2ADC0A7FCE7FEC46DF98B3FFFFEFFA00FF03FC20FE07800",
      INITP_0A => X"713FFFEE7E001FC37F020FF6C800BC98FF48FA493CF762E5B9AAFFFFF4FEC03F",
      INITP_0B => X"7FE1172340F01FDFFCEF7BDB00BF0FFF80AF76E0004C8889117FFC25E17A45EE",
      INITP_0C => X"5E10008E0F076B0F21D919CF18F42E7FFB7FAB01FF8F7F02BFEBF800FFBB58B7",
      INITP_0D => X"FA03FB3C6C19FFB2E000AFC906F8723CDA99E33EECFBF5FFFFD801FD18FC097F",
      INITP_0E => X"3A819F9DE37F24F006F93F800EDDF8E000845AA2E1285FEFDEC258A115EFFFFF",
      INITP_0F => X"5970D671FD2FDEFD33B89068FBF0082F60BBF865F8F3C000DFD9E4B6C8B8C775",
      INIT_00 => X"BAB9BABABABABB221122116612121144435332344544A8CA2175CACBCBCB32CB",
      INIT_01 => X"22239A3411231111111111111112221111111111111011CCBABABAB9B9BABABA",
      INIT_02 => X"3232548797978797876522218686972132211010323212131300224423563523",
      INIT_03 => X"74CADACACBCBCBCBCBCBCBCBCBDBDBCBDBDBDBDBDBDBDCDB8686868675531122",
      INIT_04 => X"334333323243433232434243434343534243434342424243634253535364EA52",
      INIT_05 => X"2232322232323222322222223222323232322232322232323232323232334333",
      INIT_06 => X"221122343434122233213334565475744476CACBCBCBDBCBCBCBCB3232323232",
      INIT_07 => X"12121222122322232211111111115410CBBABABABABABABAB9BABAB9BA658833",
      INIT_08 => X"8722336463222121115311432222131322442122233433443389881022121212",
      INIT_09 => X"CBCBCBCBCBCBCBCBDBDBDBDBDBDBDCDC86868565321122222222213286878797",
      INIT_0A => X"32324243434397B8424243424375425375865353855374DBDBDBCBCBCBCBCBCB",
      INIT_0B => X"2232323232323332323232223232323232333333323233323343333232323243",
      INIT_0C => X"43544445777764FB7686CACBCBCBCBCBCBCB3233223222222222222222222222",
      INIT_0D => X"1122211111111154ABCBBABABABABABAB9BABABAB92255332211225668351222",
      INIT_0E => X"2120103122122222431122232345232333554411111212121212121223232212",
      INIT_0F => X"CBDBCBDBDBDBDBDB867564223222222222221122228687973222425243222122",
      INIT_10 => X"958653434353435353649675A863DBDBDBCBDBDBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_11 => X"32223232323232333232333232333332334343433232323242323243435273A6",
      INIT_12 => X"7575CACBCBCBCBCBCB3233222222222232323222223232323233333232333232",
      INIT_13 => X"A9CB76BABABABABAB9BABABABA10331122113457DF8B342232213434353423A8",
      INIT_14 => X"1122332222432223553322121212122212232323121233441233111111111100",
      INIT_15 => X"7675222221322222222122112221878722218564322232655310323223121223",
      INIT_16 => X"CA64DA6363DBDBDBDBDBDBCBCBCBCBCBCBCBCBCAA8CBCBCBCBCBDBDBDBDBDBDB",
      INIT_17 => X"22323232323332323233434343324332423243434274A6D9A643865343435385",
      INIT_18 => X"3233323222222233223222222232322232323233333232322232322222223232",
      INIT_19 => X"BABABABABA22110122222368CE7A34114475458B8B682243B854CACBCBCBDBCB",
      INIT_1A => X"22231212122311122323232323226566331222222222111121DC22FEBABABABA",
      INIT_1B => X"2122222111117732446453433222102132102222231322122123232234323245",
      INIT_1C => X"63DBDBDBDBCADBCBCBCACB97CBCBDBCBCBCBCBDBDBDBDBDB1132222222212121",
      INIT_1D => X"3233434343433232324343434385A68574435342535453635375646463DBDBDB",
      INIT_1E => X"2232222232322232323232323232323322222232222232323232333232333333",
      INIT_1F => X"223323357946332232A7559CEF47CC75DA65CACACBCBDB334432322232322232",
      INIT_20 => X"232222333455555566221111112233111111771142BABABABABABABACA222122",
      INIT_21 => X"2264324322541032112244131313771255223477232221243323233333222322",
      INIT_22 => X"DBDBCA97DBDBCBCBDBCBCBCBDBDBDBDB21321111102164752111111111104322",
      INIT_23 => X"4343434343435375424342534343535353B9646485CADC85D9DCDCDBDB75DBDB",
      INIT_24 => X"3232323232323222222232223232333222323232333333333243333333433343",
      INIT_25 => X"32869788676754D9EA97CACACACA543332434322223222323232323222223232",
      INIT_26 => X"546611111111222211111021B9BABABAA9CBCABAA92211112311562323222333",
      INIT_27 => X"1122121313133433232222231234761223222222222322112323333412111211",
      INIT_28 => X"DBDBCBDBDBDBDBDB321110652223222222213311118722226453322122112121",
      INIT_29 => X"434353424353535353535363A7C8CA63DADCDCDBDBDADBDBDBCA74CBCBDB86DB",
      INIT_2A => X"2232322222223232333232323333433233334343324343323342434343434353",
      INIT_2B => X"C9B9CACACACACACACACACADC3232323232333222223232323232333332222222",
      INIT_2C => X"1121B9B9BABA2233113355435454211133113312241222215543A733CB55B9C9",
      INIT_2D => X"2321211355212123332223222211234311111211222211121133111011111111",
      INIT_2E => X"1111762232212111211122115433446453224321222053112133231323232333",
      INIT_2F => X"5353547463DA64B7A7DCDBDC84CADBDBDC64C8CACACBDBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"3232323232323343323333434332433243434343534342434353435353534353",
      INIT_31 => X"CACACA3232323232322222222222222232322232222232222232323232322232",
      INIT_32 => X"322111433387862155652212231211111032B71298446396EB53C9CACACACACA",
      INIT_33 => X"552266221222231212232311111111226611112222101111443243BA54333355",
      INIT_34 => X"3311111121222174651132331142214333232323222323223322244411121145",
      INIT_35 => X"74CB86DB85DBDBDB6373DCB8DB74DBDBDBDBDBDBDBDBDBDB1054321165323232",
      INIT_36 => X"43334333434332434343434343434343434343434353434353435353636373DB",
      INIT_37 => X"2222222222323232223232223222223222323232323232433232323333323343",
      INIT_38 => X"104411221211112122548411873231B7D985C9CACACACACACACABA3232323332",
      INIT_39 => X"4444221011114422221111116611221111432276322212221122118743337565",
      INIT_3A => X"2211322121323323331212231124232333556611111122221122113400111223",
      INIT_3B => X"63DAA8DBDB74DBDBDBDCDCDCDCDCDCDC43333232323222222121111122335443",
      INIT_3C => X"4343434353434343434343535353535353535353646385DBA7DADB74DAC9DC64",
      INIT_3D => X"3233322232322232322232323332323232323233323332433332333332434343",
      INIT_3E => X"7596645443B8EDEAA7B7CACACABACACACACA5422323232332222323232323233",
      INIT_3F => X"21BB111110213311111111221122223222221044776665651011212212111121",
      INIT_40 => X"1111118733113322BB9811111111121233121233122223221122111111111111",
      INIT_41 => X"DCDBDCDCDCDCDCDC111143321143211111215443323253212211213232332323",
      INIT_42 => X"4343435353535353435353535353DB648563857496DB6464C8DC75DA63DADCDC",
      INIT_43 => X"3232223232323233333332324332333333433332334343434343434343435353",
      INIT_44 => X"6463BACACABABACACACA32333232332232333232323332323332323232223232",
      INIT_45 => X"112121331166223322332212558833544311111011126521B9C921A822DABAD9",
      INIT_46 => X"AA11211111232322232223222211112233112211112111211122111111331111",
      INIT_47 => X"2121222122212111111223442253542221114322332323121112346722210078",
      INIT_48 => X"5353535353536453537552B764746474B786EB8473DBDCDCDCDCDCDCDCDCDCDC",
      INIT_49 => X"3333333232333333433333434343434343434343434343434343535353535353",
      INIT_4A => X"CA22323232322232323332223232323332323232223232323232223232333232",
      INIT_4B => X"1111122211765544541111119801115443B81187648542522121CAB9CABABACA",
      INIT_4C => X"1111121112112211111111212222761111111111111111321111223322114443",
      INIT_4D => X"3333234453322122112143221223221122233534234633671122114422113312",
      INIT_4E => X"5363DA5363636274DA74DCB785DCDCDCDCDCDCDCDCDCDCDC2132111111433334",
      INIT_4F => X"3343434343434343544343434343434343535353535353535353535353535353",
      INIT_50 => X"3232323233323233323222322222323332323233333232323333433232333233",
      INIT_51 => X"542211111121112232A72122A84296A64332B9CACACACACA2132323222323232",
      INIT_52 => X"4211111111115521111111112211115353222222224322113254221123113344",
      INIT_53 => X"112232332323231123353523138B551111331111112211222212222234452132",
      INIT_54 => X"73DB6463EBDCDCDCDCDCDCDCDCDCDCDC11212211112234343444223364322121",
      INIT_55 => X"434342434343435353535353535353535353535353535353535353536364C763",
      INIT_56 => X"3322323232323233333232323332323232323233433333334333434343434343",
      INIT_57 => X"3331860022CBA8B95375CACABAB9CA2232323322222232322222222232323233",
      INIT_58 => X"1111112222222111871131434311322222226522231244444444442211111112",
      INIT_59 => X"34582335AE560111221111111111111111111111111164214242541022222232",
      INIT_5A => X"DCDCDCDCDCDCDCDC211111101111343434115422321111211121112322222111",
      INIT_5B => X"435353535353535353535353535353535353535363C9A66474B88585DCDCDCED",
      INIT_5C => X"4332323232323232333243333333434343434343545443435343434343434353",
      INIT_5D => X"31CACACACACA4322333265222232222222222222224332322232333322323232",
      INIT_5E => X"221121112222222111112133331144222111213322111121114464537521B8A7",
      INIT_5F => X"221111111111111111111122ED11434253424310331111111122118822443332",
      INIT_60 => X"1111431111111165663433113322333334345522232311112122234613221111",
      INIT_61 => X"535353535353535363535363C8736363D963C8EAEDEDEDDCEDEDDCDCEDDCDDDD",
      INIT_62 => X"3332324343433233434343435354545354544343534343435353435353535353",
      INIT_63 => X"97CB212233223233332232223232222232332233223332323233323243323233",
      INIT_64 => X"11222211211121223311111122111111118821B8EBEBDAC9B8C9CACACACA3232",
      INIT_65 => X"11111122BB111042001143431011651111222111112222222122222232985511",
      INIT_66 => X"3333332233111111122234222223221132544512122211111111324322111111",
      INIT_67 => X"6463955352845395649695ECEDDDDDDDDDDDEDEDEDEDEDDD1111213211111154",
      INIT_68 => X"4343434354545454535343535343535353535353535353535353535353535353",
      INIT_69 => X"3232323232322232323233323233323332333332333332333233334343434397",
      INIT_6A => X"331222223333232121A97732215241B8CACACACA984332323222333222323333",
      INIT_6B => X"1111115311214310112221111122223355442111111111662233333423442221",
      INIT_6C => X"2244232322231333334477333221222222544286101011442211111111012132",
      INIT_6D => X"74D9FADDEDEDEDDDDDEDEDEDEDEDEDED11221132321111112234343332111010",
      INIT_6E => X"5453535343434343535353535353535353645353535353535294955363639563",
      INIT_6F => X"3232322232332233333233333333333243434343434343524243435354EDB964",
      INIT_70 => X"1175DC5432DA86CACACACA435432433232333222323232323232323232323232",
      INIT_71 => X"4311221111111122113222221111762222222122113221321111102122652222",
      INIT_72 => X"335599661122444486B9CA111132222211112111111021211111112011212110",
      INIT_73 => X"EDEDEDEDEDEDEDED112221114311223354451143333343321233122333231333",
      INIT_74 => X"53534353535453535353525353536453527362537473638484B6EDEDEDEDEDED",
      INIT_75 => X"32333232323232A843433243434363744343755354EDEDED7653535343535353",
      INIT_76 => X"A843534343333232BA3233323233323233333233333233332222222233333233",
      INIT_77 => X"2222111111322222322222216532324254215544212232211253548722CA86BA",
      INIT_78 => X"DCDC544311322221111111111110105411111142001111653210111121112177",
      INIT_79 => X"1111211122111111104310212133321155122222232222212288551122336554",
      INIT_7A => X"53535353536463A7A6948453636363D8A5EBEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_7B => X"43435442433242B743435353B9EDEDEDED865464535396855353535353535353",
      INIT_7C => X"3332333233333232323232323333333333333333323332333333433243324332",
      INIT_7D => X"112244432111654311215376213311205543426554DB54767644434343333333",
      INIT_7E => X"1111111111321154321154431111111165211111111111221111111122332287",
      INIT_7F => X"3222332121113212341222342345334534122211235455B9B985331122111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"61BFFF7EE800EB029718C3E58FE72A44F2BC67CFF4013FE9EFF5FFFBCDC000C7",
      INITP_01 => X"C16760000F0DA5FFB9FEEAE080F1318C6481FF9FB8C214C7A842FF00001F016E",
      INITP_02 => X"7FFB6C277F769D1FEFF1405EA3E7FF9FFCEFE800E3CEE6F403FF9FAF0F842FC9",
      INITP_03 => X"E000F1E3A896427BF64CAAEA9F008BE323007E675E7BFDEAAB72E06768B5D503",
      INITP_04 => X"9C37FFFFFFA5A5E7C0F5B57FA262FFF4AD1CF8F57D8FF7F00AFE3587FFFFDCCF",
      INITP_05 => X"875B6E6FFF841DF0363FFFFFF0FFE0007E2555A201FF789C25C2C6E8DF7FF847",
      INITP_06 => X"2C66171FE1DA155E8E873F3B883FE0667DFFFFEDCFE240DE43184603BFFA743E",
      INITP_07 => X"FFFEFFFE00ED989C4F4FFDFACDA0C7038315FE007F30361BFFFFFF9FE100B4C7",
      INITP_08 => X"05F87E0E5E27FFFFFF7F1FC0C4C95E0FDB2FCA7C33D4E17E82E4C6BDD09293FF",
      INITP_09 => X"C1FCC56A7A7B9BA421FE0E54EFFFFFFFFF7E1C7C27EE5F959FF979AF6DBB65FB",
      INITP_0A => X"C5BB309FA2FC05C3FFF7E5A2E5E7D270F922D57FFFFFFFFF7E487EB5BAE7EE0C",
      INITP_0B => X"467FFFFFFFFF7F8CFD3970E0EC82CCE3CBE79404D036FCE04BF17FFFFFFFFD3F",
      INITP_0C => X"6CF80FBB95F7025EDFFFFFFFFFFF38FCFD205FFC2E08F7DCD7B62BA98F1FE020",
      INITP_0D => X"A2FBB3FFF2873E53624732A712925BFFFFFFFFFFE66EFC78E245C9E7DFC3A5BE",
      INITP_0E => X"FFFFF9BEBC9F5BF8FBF17996F19562D88E5ED30A4D57FFFFFFFFFFE6FAFD0483",
      INITP_0F => X"29EADFBFFFFFFFFFFFFCF4BF9FE3D5B790FDC6EFCB6B10EF521BE22513FFFFFF",
      INIT_00 => X"5252729553D8B695DAEDEDEDEDEDEDEDEDEDEDEDEDEDEDED1111222121221111",
      INIT_01 => X"43435353ECEDEDED64EC65535353646464635363535353535353535353636373",
      INIT_02 => X"32323232333233333233333333323222333343333332333243435463434343B8",
      INIT_03 => X"11113310212265C7211143646475856565445443333332323233334332323232",
      INIT_04 => X"32431031111111111165432221101111212111223287CC655522226544224422",
      INIT_05 => X"1123222344555633234422113344557654432222222110111111542222111100",
      INIT_06 => X"CAEDEDEDEDEDEDEDEDEDEDEDEDEDEDED11111121112233104322211132221234",
      INIT_07 => X"64EDED535253B9EDCA74535363535353535353535363A652A7C8959584D8A5C8",
      INIT_08 => X"33323333333232333332323343433343434343424343434343434353ECEDCA75",
      INIT_09 => X"2121322187536432765443433333333333223232222232543333333333333332",
      INIT_0A => X"11112211225454555433446533659844112122222265444411112211431132B8",
      INIT_0B => X"1211112243443354434322222222111111111111108611102210322211111111",
      INIT_0C => X"EDEDEDEDEDEDEDED111111112121212211112221113212231122222344122222",
      INIT_0D => X"EE75856364646353525253535374627352527384D6628484EDEDEDEDEDEDEDED",
      INIT_0E => X"323232323232434343434343535343534342425364EC866464EDEDEDEDEDEDED",
      INIT_0F => X"6543434333434332432232433222223233223232333333333333323333333233",
      INIT_10 => X"2222443298221111111144224332342356221122115422218721333332426343",
      INIT_11 => X"4422222222225511111111111111111111533211111211111111116554554410",
      INIT_12 => X"1011112121112232222221211111342111123322233311441211113233323332",
      INIT_13 => X"525353535352A752529674B5D762D8EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_14 => X"3343524243434343435443B953646464BAEDEDEDEDEDEDEDEDEDDAECEDED6474",
      INIT_15 => X"3232325422323232323222324343433233543233333332323243323333333343",
      INIT_16 => X"221111110032333344552232212266332221534342644221DC32333332324432",
      INIT_17 => X"2211111111111111117421111122111122112244664455445521114444321111",
      INIT_18 => X"2111222211332221112311122233441112112233434433654422222222443311",
      INIT_19 => X"9562B7A5C6C7DBEDEEEDEDEDEDEDEDEDEDEDEDEDEDEDEDED2211112222222222",
      INIT_1A => X"A753646464535353EDEDEDEEEEEEEDEDEEEDEDEDEDEDEDEDB953536352635263",
      INIT_1B => X"3333323332333232334333333333333232334343433333434342538643436443",
      INIT_1C => X"2255322233543200545264336431438787423333323332323232323232333222",
      INIT_1D => X"115211113221113232554322AA44555476777621110033221111111111325454",
      INIT_1E => X"1122122212211122112222324344435522222221222211211111111111221111",
      INIT_1F => X"EDEEEEEDEDEDEDEDEDEDEDEDEEEDEDED11111111222222222111112212221211",
      INIT_20 => X"EEEDEEEEEEEEEDEDEDEEEEEEEEEEEEEEEE7663536353636484A5A5A5D7D8EDED",
      INIT_21 => X"3333333333334332333233334343334243427586435364435253A754535353EC",
      INIT_22 => X"22A83222641032CA987633333232323333323232332232322222322132333332",
      INIT_23 => X"32224466BBFE2233432122111111112211111111111132542222546575CA9731",
      INIT_24 => X"1122332244334422223211222222112111111111111111111111111132431132",
      INIT_25 => X"EEEEEDEDEEEEEEEE101111112211222222221112541121112212122212111111",
      INIT_26 => X"EEEEEEEEEEEEEEEEEEEDED7463536373C784A694C7ECEEEDEDEEEEEDEDEDEDED",
      INIT_27 => X"434453434343434343437596434353437553ECED646464EDEEEEEEEEEEEEEEEE",
      INIT_28 => X"FE21543332323232433232322222323232322232323332324343333333333343",
      INIT_29 => X"33332211111111111111442222115432326687756497FE339854323243C8A853",
      INIT_2A => X"222222222222211111111111111111112111221111216543322143334466DD33",
      INIT_2B => X"1111111111111121212211224311221122332211221122112222222221553323",
      INIT_2C => X"EEEEEEEDBA636363957484A6EBEEEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2D => X"434397B74343A8535375ECEDEDDCECEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2E => X"3232443232323232323332323332333333333233434343333343434343434242",
      INIT_2F => X"11222222221111223332A99775B9EC65CB5421544310EB1121CBCB3233223232",
      INIT_30 => X"1100111111111111111111111154322121333333444443212221002111111121",
      INIT_31 => X"2110222211211111222243111122222222111111221133222222222222221111",
      INIT_32 => X"747485C8EEEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE1111221111111121",
      INIT_33 => X"54ECEDECEDDC64EDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED8663",
      INIT_34 => X"223333334333323233333343434354334333434343434376435396624343A853",
      INIT_35 => X"334465979700BA873221321032FCEABA43212232323332323333323232333232",
      INIT_36 => X"1111112265222211115522333322332121111132221144552211117744111144",
      INIT_37 => X"5411432211112222223311222111112222222211111111110000001111111111",
      INIT_38 => X"EDEEEEEEEEEDEEEEEEEEEEEEEEEEEEEE11221111221122212233222222321044",
      INIT_39 => X"EDEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEECCA74EDEEEEEEED",
      INIT_3A => X"43434443433343434343323232434343434396524243975354ECEDDCEC6496EE",
      INIT_3B => X"111055214432ECFCA9102222A86533333321EDA8333232333333433233433333",
      INIT_3C => X"11114422333322111121112222446544BB33445544221143544465654365AB9A",
      INIT_3D => X"4433232211111111111122220054111011101100111122111111113322212221",
      INIT_3E => X"EEEEEEEEEEEEEEEE111111111111212232111111112232324332331111112221",
      INIT_3F => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDEEEDEEEEEDEDEDEDEDEDEDEEEE",
      INIT_40 => X"32425354434243434343A7744353535363ECECEC5463ECEDEDEDEDEDEDEDEEEE",
      INIT_41 => X"DC216587A943BA33322132103266443222224311324443434333334343434343",
      INIT_42 => X"2122111223663322333344AA33112211333355655311A89922218810433343DA",
      INIT_43 => X"1111211133211111000010111010111111114422223321212211113333332221",
      INIT_44 => X"1111112200112111112221211133333232433333111111224444332211111111",
      INIT_45 => X"EEEEEEEEEEEEEEEEEEEEEEEDEEEEEEEDEDEDEDEDEDEDEEEEEEEEEEEEEEEEEEEE",
      INIT_46 => X"4243B9434263425485ECEC656364EDEDEDEDEDEDEDEDEEEEEEEEEEEEEEEEEEEE",
      INIT_47 => X"1144223322332264321110111122433343333343333343444343535353749643",
      INIT_48 => X"43FF3333443311213244444443333231A9322132433343B6FC00223242448732",
      INIT_49 => X"1000001011101111111111442222222222111111332221111122122212113222",
      INIT_4A => X"1110212221222232322222231112113344334433111111111121213221110011",
      INIT_4B => X"EEEEEEEEEEEEEEEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0011111011111111",
      INIT_4C => X"8463646463ECEDEDEDEDEDEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4D => X"2199124421111165433343434343434343434243548595964343439685639653",
      INIT_4E => X"544455546532441087325487321076C7EA75CA206611549888321155339822A9",
      INIT_4F => X"1122222222222111111111111111222211112222221233CC2222324443223311",
      INIT_50 => X"2244333343211122333433222211111111111222111111000000000010113221",
      INIT_51 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED00111011111111221121211143222232",
      INIT_52 => X"EDEDEDEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED",
      INIT_53 => X"6633434343434343434343434353E9B642535342956353C885646363B8EDEDED",
      INIT_54 => X"10103321545332C7DA112154213287667665871043110198DC54651111221211",
      INIT_55 => X"1111111111113311111133352412223222332365763343337655555565987532",
      INIT_56 => X"3322332211221122111111111111000000000000001121432111222211111111",
      INIT_57 => X"EDEDEDEDEDEDEDDC110010111122111121213233222244445543441143331133",
      INIT_58 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDEDEDECEDEDEDEDEDED",
      INIT_59 => X"434353434343FAD8536441438575535395646463EDEDEDEDEDEDEDEDEDEDEEEE",
      INIT_5A => X"101011321121339A23457865CB11112166224311111122113243434343434343",
      INIT_5B => X"111188595866223222338832A9541111868755656565867443A93333212244C8",
      INIT_5C => X"1111112111100000760000000000102122222122113211111111112222221111",
      INIT_5D => X"1111111111112211324333322222226666545411212244433333112122222222",
      INIT_5E => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDDCDC",
      INIT_5F => X"5453429775745374B86464ECEEEDEDEDEDEDEDEDEDEDEEEEEEEEEEEEEEEEEEEE",
      INIT_60 => X"5522557787111122DC54111111111111224343434344545343434385434364D9",
      INIT_61 => X"3311221143111111965242425365655421216543323322001065115410443332",
      INIT_62 => X"A800100010111100112121221143323211111111223211111111001133113333",
      INIT_63 => X"32333333111122112254AA222111114444332211111111111111111111100000",
      INIT_64 => X"EEEEEEEEEDEDEDEDEDEDDCEDEDEDEDEDEDEDEDEDEDECDCDB1111111111112122",
      INIT_65 => X"EC74CAEDEDEDEDEDEEEEEEEEEEEEEEFEEEEEFEFEFEEEEEEEEEFEEEEEEEEEEEEE",
      INIT_66 => X"5599871177111111224443434354545464434341424253A7534252426363DB84",
      INIT_67 => X"645342644333222111322211FF32338622211122111155336522225498567711",
      INIT_68 => X"1111221111111000101111882222111111212221321176765544111111111122",
      INIT_69 => X"111111222222772244332222211122111111122211001000A932A90000101110",
      INIT_6A => X"EDEDDCDCDCECDCDCECEDEDEDEDECDCDB11111111111111222233341133222323",
      INIT_6B => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEFEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEED",
      INIT_6C => X"222166434344546464544354C84352537543539696A8FEA7FDFDFEEEEDEDEDED",
      INIT_6D => X"9944432266212296111111222211111144223332CCA8328B9A87981176981111",
      INIT_6E => X"1111111154104421112211113333112222221111111111226532323233233311",
      INIT_6F => X"112211222221111111111211110011A9A922A976000010111111110010111010",
      INIT_70 => X"DCECEDEDEDEDDCDC111111111111223322222222232223342222222222221111",
      INIT_71 => X"FEFEFEFEFEFEFEFEEEFEFEFEEEEEEEEEEEEEEEEEEEEEEEEDEDECDCDCDBDBDCDC",
      INIT_72 => X"7575434343435353536474A597ECFDFEFEFEFEFEFEFEFEFEEEEEFEFEFEFEFEFE",
      INIT_73 => X"232122213311113333442333A9AA76A9ABAB6654769810113311344554435454",
      INIT_74 => X"1122003222222111112222112211223343542132332111227621651022CB3221",
      INIT_75 => X"111111110011A9A9A91100B90000001100111111100000111111221121101122",
      INIT_76 => X"1000101111112222123423122323233433112212112211111111111133223233",
      INIT_77 => X"EEFEFEFEEEEEEEEEEEEEEEEEEEEEEEEDEDECDCDCDBDBDBDCDCDCECEDEDEDDCDC",
      INIT_78 => X"5386A6B664EAEDFEFEFEFEFEFEFEFEEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_79 => X"21333333CB8612BA9844117565BA331111116622225443647575434343865343",
      INIT_7A => X"1111222212223311322133221111111121113210112154213322111111111110",
      INIT_7B => X"A95500AA00000000111111101111001100421142111111221111212110111111",
      INIT_7C => X"112233112223231211331122221111111111221122111110110011111143A8A9",
      INIT_7D => X"EEEEEEEEEEEEEEEEEDEDECDCDBDBDBDCDCECEDEDEDEDDCDC1122101111111133",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEEEE",
      INIT_7F => X"AAA80075652266BC1111117711566554967554655353534343645185FDEBFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(12),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DADFFF69D85F86B4F5AEAFFFFFFFFFFFFB7EBF2F59BFC7C17EB28FDFC6087E49",
      INITP_01 => X"9E6DF40FF003B65EA7E6633B2F8EF9FCBD2FFFFFFFFFFFFF3FFE7BB8DCD503F7",
      INITP_02 => X"FFFFFFFFFFFFFFFEB8FD6BC001FFCAEFFD6E2015705DFA9B3FFFFFFFFFFFFFFE",
      INITP_03 => X"3652265F8414ABFFFFFFFFFF9FFFBF7EFB7EC000FDF7FFAB36014667FA4E9EB7",
      INITP_04 => X"80587FF97F67C05CC411D0381897FFFFFFFFFFFFFFBEFB13FF00707EFAFFFF1E",
      INITP_05 => X"FFFFFF787CB79FC1FC6EFB7F7E909A576DF8C21E5FFFFFF7FFFFFFFF33E361FC",
      INITP_06 => X"FFBF2FFFFFC27FFFFFFF6FD3BA8EFFFC7BF37E1F298D3F2DEEC57FBFFFFFE5FF",
      INITP_07 => X"6FA798CFF08AF8FF3FFFFFFD807FFFFFFFE66572B7FFFBFB1D9E0F2BCE07E007",
      INITP_08 => X"69F288FFFB3FFDBF260FDDF7D419FACE0FFFF1E987FFFFFF8252A536FFF87BFD",
      INITP_09 => X"03FC6FFFFFFFB1705FCFFFE4FBBD67F017A2516462FF0FDF7FEBF0FDFFFFFFD4",
      INITP_0A => X"65AF31FE5C7BFD73B0DFFFFFFFE22573CFFC07EAC5B2E79FF0FDE395FAD509E7",
      INITP_0B => X"E32AC6D709F88441E7A7FFE409FAF340DB7FFFFF18DDFCDFFF4715F674063E95",
      INITP_0C => X"FFFFF9F6B1BFFFA3DD73D91FFA6C15F7A5FFCDC23FF602FEBFFFFF62DFEBFFFF",
      INITP_0D => X"E3001FCE7FEF3FFFFF5EFFB0BFFFFD3EDF02C7F4DC98176BFFC74857E507FE7F",
      INITP_0E => X"6714F9BE6FADFFE3A07F0FFFFFFFFFFFFCDB98A7FFFF1FBF2FCD5FDB9A6F7BFF",
      INITP_0F => X"7200AFC28AFF7FA4DC3AD21FCAFFEFA0DEFFFFFFBFFFFF7A7FF9C307EE1FB72F",
      INIT_00 => X"32321122223211225311434310651165212222111111112221435421AA885476",
      INIT_01 => X"0011111110101000213211322122112211112122111111111111221111113411",
      INIT_02 => X"441233121121221111221111111111101111000076A9A9B9B9BA000000000011",
      INIT_03 => X"EDEDEDDCDBDBDCDCDCECEDECECECDCDC00211111111112122222232212121255",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEEEEEEEEFEEEEEEEEE",
      INIT_05 => X"331111112211775353755354434364534252E953ECFCFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"8521113211AADC21213221332211113322111133EE11109911BAFE8798213345",
      INIT_07 => X"4221AA1132221122111122111111111111111111111111322111112211213264",
      INIT_08 => X"111144111111000011110198BAB9BAB9B9BA0000000010101011101144111110",
      INIT_09 => X"DCDCECECECECDCDC111111111111112222343312232212111222121211222222",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEFEEEEEEEEEEDEDEDEDDCDCDCDC",
      INIT_0B => X"537543434343545354526354EBA8EEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"213321331111331122221133FCFE65321198FF98FE7601123499111133112376",
      INIT_0D => X"1121111111111111111111212211113322111021331122228574973211436654",
      INIT_0E => X"11111054BABABABABABA00000000101011111111221011212110223311111166",
      INIT_0F => X"1100221111111222221111221256221111111212223222212222332111111111",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEEEEEEEEEEDEDEDEDEDECEDECECECDCEDDCECECECDC",
      INIT_11 => X"5353759685EDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_12 => X"2244116585CA54541198BAFFFFCB222211674511114411885454544343536453",
      INIT_13 => X"11111111211121112111331111321021A8756332212122CA4432204322334411",
      INIT_14 => X"BABA770000000000111111111111111011112222332211443311112211111111",
      INIT_15 => X"332211111123224512121122333311207433001111001111111121CACACACABA",
      INIT_16 => X"FEFEFEEEEEEEEEEDEDEDEDEDECECECECECECEDECECECECEC1111111111111110",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_18 => X"647496B9FF32A91123553511111166225554544343537553436464A864FEFEFE",
      INIT_19 => X"21312110211121A821847464212221B93232432111111112672233DA6496FC43",
      INIT_1A => X"1111111111110011111111112233331111111111111111111122112211224411",
      INIT_1B => X"5612113354431111A6221111331011001110CBCACBCACABACACACBBA00000000",
      INIT_1C => X"EDEDEDEDEDEDEDEDEDECECECECECECED11001111111111122211111111111145",
      INIT_1D => X"FEFEFEFEFEFEFEFEFEFEFEFEFFFEFEFFFEFEFEFEFEFEFEFEFEEEEEEEEEEEEEED",
      INIT_1E => X"11232335001122873343644354535453435364A7A7C8FFFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"33321076221121A85432214322435521222265336375A7437599ABA9A9CBA933",
      INIT_20 => X"1111111111223221111111111111111111111111331111111143213254321198",
      INIT_21 => X"117432111010111132BABABACACBCACACBCBCBCBCB0000002211111111111100",
      INIT_22 => X"EDEDEDEDEDEDEDED102211111112113412121112111211122222226654102211",
      INIT_23 => X"FEFEFEFEFEFEFEEEFEFEFEFEFEFEFEFEFEFEEEEEEEEEEEEDEEEDEDEDEDEDEDED",
      INIT_24 => X"7654C95343535354435397B9A974FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_25 => X"20752110101122332244333353A8CAFE76779ABB537665115644231312211144",
      INIT_26 => X"2111111111111111221111222211111111113354333111111132757511113243",
      INIT_27 => X"65CACACACBCACBCBCACBCBCBCBBA000000111111111110111111111111212122",
      INIT_28 => X"2122111122221135232311222244111111325464652144222231113355332210",
      INIT_29 => X"FEFEFEFEFEFEFEFEFEFEEEEEEEEEEEEEEEEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_2A => X"536553ECEEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7575FEFE",
      INIT_2B => X"222174214386CAFD333299CA5365532211122323233411228754A74353435397",
      INIT_2C => X"2277111111331121115431542131322111229797122154213264112211111111",
      INIT_2D => X"CBCBCBCBCBDB0001001111111111100011111111112132222111111111111111",
      INIT_2E => X"231212111133222211437575313232322221541111111075CBCBCACBCBCACBCB",
      INIT_2F => X"FEFEEEEEEEEEEEEEEEEEEEEDEDEEEEEEEEEEEDEDEDEEEEEE2211111111221112",
      INIT_30 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEED64747575FEFEFEFEFEFEFEFEFE",
      INIT_31 => X"3243886442658765111101232234451176ED756443434353656464DCFEFEFEFE",
      INIT_32 => X"211122332131321111212187111154642121114411111122227574322121C9DA",
      INIT_33 => X"0011111111221111111111112221111144221111111111003322223333111111",
      INIT_34 => X"43857485A695643232222242110121A8CBCBCBCBCBCBCBCBCBCBCBCBCBCB0000",
      INIT_35 => X"EEEEEEEEEEEEEEEEEEEEEEFEEEEEEEEE22111122222223111211231222222233",
      INIT_36 => X"FEFEFEFEFEFEFEFEFE966464647474B985FEFEFEFEFEFEFEFEFEFEFEEEEEEEEE",
      INIT_37 => X"11111133555534112254869743435343975475A8FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_38 => X"22112221112144752210213243111111112152531022DA852143984321545499",
      INIT_39 => X"2222221111112211111121111111772200872122113311111122113243312110",
      INIT_3A => X"11211120111131CCCBCBCBCBCBCBCBCBCBCBCBCBDB3311111111111111441111",
      INIT_3B => X"EEEEFEFEEEFEFEFE10111122676712111123112223112186206384B810214322",
      INIT_3C => X"646464646364A7746474FDFEFEFEFDFEFEFEFEFEFEEEEEEEFEEEFEFEFEEEEEEE",
      INIT_3D => X"224398B85343535386536475FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFD7564",
      INIT_3E => X"1165421122222122111152525321EC2133228711222132A91111111132232377",
      INIT_3F => X"4411112111111132112211222233112211214332213122211122213332114411",
      INIT_40 => X"CBCBCBCBCBCBCBCBCBDBDCDB1101000000111111102111111111111111112233",
      INIT_41 => X"11111223122334111112221144329731647475324364A84422211121211187CB",
      INIT_42 => X"74647486A8FDFEFEFEFEFEFEFEFEFEFEFEFEFEEEFEEEFEEEEEEEFEFEEEFEFEFE",
      INIT_43 => X"53545464FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE7664646463635364636364A7",
      INIT_44 => X"111175426322972121226511221132651111111100555411113367A853434364",
      INIT_45 => X"7611112122113343112121433211111111226432221143111110321111335411",
      INIT_46 => X"DCDBDCDC11111111000000111111101111111111111122333344111111111111",
      INIT_47 => X"1112222221846443435343649754102121331111101197CBCBCBCBCBCBCBDBCB",
      INIT_48 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE2211231222221111",
      INIT_49 => X"EDFEEEFEFEFEFEFEFEEDEDA9DB746464646363636363646485747485757574DA",
      INIT_4A => X"2232862221112165111111111132321132222364434353B9B9535364FEFEFEFD",
      INIT_4B => X"2111111121111111112253643111214321312132653311228711114275433221",
      INIT_4C => X"1111001011221111112111111111223344331122221111111111111111222211",
      INIT_4D => X"4364321011111021211111760021CBCBCBDBDBDBCBDBDCDCDCDCDCDC22110101",
      INIT_4E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE2222331111122222122244A8B7425432",
      INIT_4F => X"746464748564636363636374636363636485748585747474EDFEFEFEFEFEFEFE",
      INIT_50 => X"1111111111221166DD332388654364A85353546496A886646464636464857585",
      INIT_51 => X"11327674A82221111121322111113311111111212111322222226421111110AA",
      INIT_52 => X"1111112222112133334411112222112211111111111111112111001111111110",
      INIT_53 => X"65113321CC98CBCBCBCBDBDBDBDCDCDCDCDCDCDCDD1111110111110011221021",
      INIT_54 => X"FEFEFEFEFEFEFEFE23126566772333223410B8A6956263541111111121111110",
      INIT_55 => X"63645363636363647474B8858685747485FEFEFEFEFEFEFEFEFEFEFEEEEEFEFE",
      INIT_56 => X"6611223475545454645353648664646464646464536464636363855363645363",
      INIT_57 => X"3332761122322211323111224311112122112110112199111111111111111144",
      INIT_58 => X"44543311221122322211111111322111111111111111FF4411225484A7332143",
      INIT_59 => X"CBCBCBCBCBCBCBDBDBDBDCDCDC11111101012212223322111111111111111121",
      INIT_5A => X"2344422000212265A8EAB6C7B7A81133331111111111112211112311DCCBCBCB",
      INIT_5B => X"748596EDED85747485ECFEFEFEFEFEFEFEFEFEEEEEEEFEFEFEFEFEFEFEFEFEFE",
      INIT_5C => X"5486545465546464645464535353636463536363646364646463536363856463",
      INIT_5D => X"2121112211111142223221211144871111111111111111111011112353535454",
      INIT_5E => X"1111111111000011111111111122433211222232A86521113232764444112233",
      INIT_5F => X"CBCBDBDBDC221111010111221122332211112121227711213333431122111121",
      INIT_60 => X"FDFD9710111111221111112212215301111012A9A8CBCBCBCBCBCBCBCBCBCBCB",
      INIT_61 => X"7396FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE22215411432132EB",
      INIT_62 => X"545353535353535353535363647575746464646464B7ED867485A6EDFEFEEB74",
      INIT_63 => X"2132221021651111111111111111111111436521875454545375545354546454",
      INIT_64 => X"1111111111224312221211117522541133651011431122111111112233111121",
      INIT_65 => X"1111011111112233221111112222111132224333556612111111113211111111",
      INIT_66 => X"112211112232741111CB10FCCBDBCBDBCBDBCBCBCBCBCBCBDBDBDBDCDCDC1111",
      INIT_67 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE21223311A81154321111121222111122",
      INIT_68 => X"5364536364DCCA7474646464C9FEFEFEEC7485DBFEFEFE977395FEFEFEFEFEFE",
      INIT_69 => X"1111111111111111111111753243545354535353755354545454535353535353",
      INIT_6A => X"1111221111111187973154321076424321111111211022114421321111431111",
      INIT_6B => X"3311221111111111222222222222114411112244212111111111111122552122",
      INIT_6C => X"338710CACBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBCBCB21110101010111111122",
      INIT_6D => X"FEFEFEFEFEFEFEFE3211221122553344331112121111111112221112A9865311",
      INIT_6E => X"647464ECFEFEFEFEFE8574B7FEFEFEFE7484EDFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"1111112276645453536453975353545353535353535363635364636385FEFE75",
      INIT_70 => X"1153A96533216420332111111110111121322211102111111111111111111111",
      INIT_71 => X"2122332211111111111122223211221111111165102121121111114443212111",
      INIT_72 => X"CBCBCBCBCBCBCBCBCBCACACACBCBCB1101000011111112113322117711111111",
      INIT_73 => X"1111331134114444431133111222111112232211CBCA4376112210A9CBCBCBCB",
      INIT_74 => X"FEFD73A7FEFEFEFEFD74FDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_75 => X"5386539753545453535353535353535363636364FDFEFEEDBAFEFEFEFEFEFEFE",
      INIT_76 => X"1121211111111111114421111211541111111111111111111121112287CA5375",
      INIT_77 => X"2211112222761133211165103264332233101111223253111111213211112120",
      INIT_78 => X"CACACABACACACA98000000011111111111221111001111111122332211111111",
      INIT_79 => X"864312111211111112121211CA754365111121CABACACBCBBABABACACACACACA",
      INIT_7A => X"FE96EBFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE4411113311221165",
      INIT_7B => X"6453535353536363646474EDFEFEFEFEFEFEFEFEFEFEFEFEFEFE74A6FEFEFEFE",
      INIT_7C => X"1177222211113121111111111111111111111122543353976475648554545453",
      INIT_7D => X"1111321053423222222111111122112211115511224311325421431111111111",
      INIT_7E => X"0055000011231122011111101111111122331111111111103322112222324322",
      INIT_7F => X"22111111BA537576CBBACACACACACACACBBACBCACACBCBCBCACABABABABABACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => wea(0),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFEFFFFFFF7BBCBA203F4FD77DFE8E5D0EEC4F5DBFE0A7F4FFFFDFDFFFFFBC9D",
      INITP_01 => X"FFFEB3FF99BEFFFFFFFFFFFF7BFE9FF8001DF76FFBAFBA4175476767DB2F9F7F",
      INITP_02 => X"C3F8FB9FC9DDFDFDFF9DDEBFFFFFFFFFFFFFFFB55FCFE401DFF6BCF3E30935F6",
      INITP_03 => X"FF4A789E13FFFE01FFF46C6DF9DCFEDFCBD353FFFFFFFFFFFFFF28EF5FC07CFF",
      INITP_04 => X"FFFFFFFFFFFFFFFF20CD5807FFE0071FC194B9695FFCCEBEB363FFFFFFFFFFFF",
      INITP_05 => X"E3C6CE7BFC074FFFFFFFFFDFFFFFFF0D76101F6000049F9BAE480EF4DD6DED61",
      INITP_06 => X"F0000020079B6970F24F77A6B9A0E7FFFFFFEFFFFFFFF3F701F0E0002F81D5AD",
      INITP_07 => X"8FFFFFFFF36FDFEFC002200314FFF27EBBCFCDBCE193FFFFFFEFFFFFFF306BC3",
      INITP_08 => X"F8FEC33DFFFFFFBFFFFFFF30077F9FC002A001C8B65A873F3EF69E853BFFFFFF",
      INITP_09 => X"804F8C1C57BD94F910EAD67FFFFF67FFFFFFAC0EFFFE000126074779403C1D83",
      INITP_0A => X"6D9BF1C001A3E0316BADCF8F3F6C7FD5C011BFFFFFFBFFFFFF7507FFFC000005",
      INITP_0B => X"8FFFFF7FFFFFFFC225E00001828001EA378E56360D7DE9603F9FFFFFBBFFFFFF",
      INITP_0C => X"C17B04FF8901FFCFFFFE17FFFFFFEA0BF00000000403A7A8C5014F1DFD05C07F",
      INITP_0D => X"0038101352A835433105BA56287F8FFFFE25FFFFFFD227E400003A000BF581E8",
      INITP_0E => X"FFFFFFF71FFD0000479AFF3687FCCFB8AFFB1CB8FF8FFFFF87FFFFFF327FFC00",
      INITP_0F => X"E6F0FF8FFFFFFBFFFFFFE07FFF000064C3C49C1252D3D829EF50F67FDFFFFEF3",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE112211111111222287B8221211112211",
      INIT_01 => X"FE63ECFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE97A6FEFEFEFEFEFECAFEFEFEFEFE",
      INIT_02 => X"1123115510111111111111221143649665D975535464645453535353536374DB",
      INIT_03 => X"2288221133111121111111211154222232223320111111112211221111223154",
      INIT_04 => X"111111111111221111111111111111AA33224321111133111111760032113355",
      INIT_05 => X"BABAB9BAB9BABABABABACACACACBBABABACABABABABACABABACABA4301003311",
      INIT_06 => X"FEFEFEFEFEFEFFFF221111111122337532333312112223431122111164B9B9BA",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEEDC9FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"11112211112286EA97A78564646464646374636364FEFEFE86ECFEFEFEFEFEFE",
      INIT_09 => X"2211111121111111211165112211111122111121221131421011556597111211",
      INIT_0A => X"1111111111221111332133221111113322431110AA2233CC5533332211211111",
      INIT_0B => X"B9B9BABABABABABABABABACABABABACABACACACA331111231111100011111111",
      INIT_0C => X"22111111112233A8744311111134223212441176A9A9A9A9A9A9A9B9B9B9B9B9",
      INIT_0D => X"FEFEFEECFEFEFFFEFEFEFEFEFEFEFEFEFEFEFEFFFEFFFFFFFEFEFEFEFEFFFFFF",
      INIT_0E => X"9697B864646564A76497FDFEFEFEFECCFEFFFFFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0F => X"101011DA1111113355111111111132314322447596321111113232111143EDD9",
      INIT_10 => X"111132442222111111212121DC33433333433255111121221111111122111111",
      INIT_11 => X"CACABACACABACACACBCACBCBCB10112210011111111122111111111122223311",
      INIT_12 => X"863222112343432243A8A876A8A9A9A9A9A9B9B9B9B9B9B9B9B9BABABABABABA",
      INIT_13 => X"FFFFFEFEFEFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFEFFFEFE3321111122552286",
      INIT_14 => X"FEFFFEFEFFFEFEFEFEFEFEFFFEFEFEFEFEFEFEFFFFFFFEFEFEFFFFFEFFFEFEFF",
      INIT_15 => X"11111111111110422122765300B82211111021111122885386C8B8647497FEFE",
      INIT_16 => X"1010212121985522335433539621211111431132111132111111111011112211",
      INIT_17 => X"CBCBCBDBDBDB1011111110111122112211111111114355991143223377327711",
      INIT_18 => X"749710A8A9A9A9A9B9A9B9B9B9BABABABACABACABABABABACACACACACACACBCB",
      INIT_19 => X"FFFFFEFEFFFFFFFEFEFFFFFFFEFEFEFF22221144974522117422112211103253",
      INIT_1A => X"FFFEFEFEFEFEFEFFFEFEFFFFFEFEFEFFFEFEFEFFFFFEFEFEFFFEFEFEFEFEFFFF",
      INIT_1B => X"2133546553643311322111111122656586DAA8877575ECFEFEFFFEFEFEFFFFFF",
      INIT_1C => X"223244207453B785112110321011002111111111111111221111111011111143",
      INIT_1D => X"1100111110111111113311110011226622111121333322222211002121642133",
      INIT_1E => X"BABABACABABACACACACACACACACACACACACACACBCBCBCBCBDBDBDBDBDBDBDBA9",
      INIT_1F => X"FEFEFEFFFFFFFFFF44114422117642222122111010107596DB2121A9A9B9A9B9",
      INIT_20 => X"FEFEFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE",
      INIT_21 => X"3221111111224375A7EBFEB98686BAFEFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFE",
      INIT_22 => X"2221103222110000112111111111212211111121111111113243325442423122",
      INIT_23 => X"3311212233222133992211BB22112122111111112221313344224485972096D9",
      INIT_24 => X"CACBCACBCBCBCBCBCBCBCBDBDBDBDBDCDCDCDCDCDCECECEC4311011111111111",
      INIT_25 => X"22443322225554324365211143B8B7B8212276A9B9B9B9B9BABABABABABACACA",
      INIT_26 => X"FFFFFFFEFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFEFEFFFEFEFFFFFFFEFE",
      INIT_27 => X"86ECFFFFFFFEFEFFFEFFFEFEFEFFFFFFFFFFFFFEFEFFFEFEFEFFFFFFFFFFFFFF",
      INIT_28 => X"1111221111112232221111441111322111656453425396322111112122218775",
      INIT_29 => X"3321112211111121111111211011741122222120111086213222218732001011",
      INIT_2A => X"DBDBDBDBDCDCDCDCDCDCDCDCDCECBA5465535400101111111122225522446611",
      INIT_2B => X"10FE3243009664112121A9A9B9B9BABABABABACACBCBCBCBDBCBCBDBDBDBDBDB",
      INIT_2C => X"FFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFEFEFEFEFFFFFEFFFF2122662211115586",
      INIT_2D => X"FEFEFEFFFEFEFFFEFFFFFEFEFFFEFEFEFFFFFFFFFFFFFFFFFFFFBA75FEFFFFFF",
      INIT_2E => X"11111110113211654453434443536376211121221122769775CBFFFFFEFEFEFE",
      INIT_2F => X"1111112111112021111144212211226520226542320011212111111111211111",
      INIT_30 => X"DCDCED5443434443433332323200211111112233215444111111112111112111",
      INIT_31 => X"2121B9BABABABACACACBCBCBDBDBDCDBCBCBCBDBDBDCDCDCDCDCDCDCDCDCDCDC",
      INIT_32 => X"FFFEFFFFFFFFFFFEFFFFFFFEFFFEFFFF113222332222112100FE322132312121",
      INIT_33 => X"FFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFF7586FEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"33324343436452EA32112211222144B986B9CB8685FEFEFEFFFEFEFEFEFFFFFE",
      INIT_35 => X"11111144541111112111222132221111111132112111111111222211DD112254",
      INIT_36 => X"3232323232001010112122222222446621101121112222112233111121211198",
      INIT_37 => X"CBCBCBCBCBDBDBDBDBDBDBDBDBDBDCDCDCDCDCDCDCDCDCDCDC32433232323232",
      INIT_38 => X"FFFFFEFEFEFFFFFF222233322222213253C932323254212222CBCABABABACACB",
      INIT_39 => X"FEFFFFFFFFFFFFFFFFFE75CAFCFFFEFFFFFFFFFFFFFFFFFEFEFEFFFFFFFEFEFE",
      INIT_3A => X"FE21221122212165868675647585FFFFFEFFFFFFFFFFFFFFFFFFFFFEFEFEFFFF",
      INIT_3B => X"1121213211111111111054221010111111111121A91132545543434333536385",
      INIT_3C => X"2144223333336544221133111111DD1111102211112111112111101174423210",
      INIT_3D => X"CBCBDBCBCBDBDBDBDBDBDCDCDCDCDCDC32543232323232323232323232321111",
      INIT_3E => X"111111112222212121EC32225321222221CACACBCBCACBCBCBCBCBDBCBCBCBCB",
      INIT_3F => X"FF976453ECFEFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFEFEFFFFFFFEFEFFFFFFFF",
      INIT_40 => X"869775646474FEFFFFFEFFFEFEFFFFFEFEFEFFFEFEFEFFFFFEFFFFFFFFFFFFFF",
      INIT_41 => X"214365320011111111111111551121332233874343545384FC21112222112276",
      INIT_42 => X"BB22216600113277111133111143112122211111203232631031101111111111",
      INIT_43 => X"DBDBDCDCDCDCDC32223222323233323232323232323243001132223443433311",
      INIT_44 => X"633132102132212298CACACBCBCBCBCBCBDBDBCBCBCBCACACBCBCBCBCBDBCBDB",
      INIT_45 => X"FFFFFFFFFFFFFFFFFEFFFFFFFFFEFEFEFFFFFEFEFFFFFFFF4421111121112263",
      INIT_46 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFED63544386A8FFFF",
      INIT_47 => X"11111111212132332243325443435385B84321221122115597B864646464A8FE",
      INIT_48 => X"3311212122212111438811101031426410421111321122101154541101001111",
      INIT_49 => X"3232223232444332323232223233431100332244332232338833229743652133",
      INIT_4A => X"BACBCBCBCACACACBCBCACBCBCBCACBCBDBDBDBDBDBDBDBDCDCDCDCDCDCEC3222",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF1144332232321063C832312122212132",
      INIT_4C => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFF754232425353FFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"6644761043424274A5ED322211211122446464646464647575FEFFFFFEFEFEFE",
      INIT_4E => X"21326410114242101132101154AA331155655422111000211111111111113333",
      INIT_4F => X"3332333232323232001022332222222232434422101165551121435411226521",
      INIT_50 => X"CACACBCBCBCBCBDBDCDCDBDCDCDCDCDCDCDCDCDCDC5433323232333232223233",
      INIT_51 => X"FFFFFEFFFFFFFFFE22333232210010C874642121222221B9CACACBCBCBCACACA",
      INIT_52 => X"FEFEFEFEFEFFFEFF523233753153FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"73FB221121222122438787FE7564646464DCFDFEFEFEFEFEFEFEFEFEFEFEFEFF",
      INIT_54 => X"116510102166101044545411111100111110111111113333331154A94342A774",
      INIT_55 => X"1011113322222222222244553210009998329811543222111121543021425211",
      INIT_56 => X"DCDCDCDCDCDCDCECECDCECDCEC43223222222232333232323232433332323200",
      INIT_57 => X"223332224310659742213221222232CBCBCBCBCBDBCBCBCBCBCBCBDBDBDBDCDC",
      INIT_58 => X"533176313242FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFF",
      INIT_59 => X"76CBFEFFBA646363636475B9FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFE",
      INIT_5A => X"5454444311100000111111111111333333333311757483B6A5D9222222222221",
      INIT_5B => X"211166FF22441111004343228711226522113232753121219833111022111132",
      INIT_5C => X"ECDCDCDC5432223222323232323232323232323232323222111011AA44446655",
      INIT_5D => X"323232211120CACBCBCBDBDBDBDBDCDBDBDBDBDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFF1111212211112132",
      INIT_5F => X"63646475FFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFF5443A943322164FEFF",
      INIT_60 => X"1111111111112133222223223310103275C954112122221176A9FEFEFFFEED64",
      INIT_61 => X"111121432100222211112122212074B796102121221132424454445300110000",
      INIT_62 => X"32333332324333323332333232333300330010224411321111334487FF112222",
      INIT_63 => X"CBDBDBCBDBDBDCDCDCDCDCDBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCB953333232",
      INIT_64 => X"FFFFFFFEFFFFFFFFFEFEFFFFFFFFFFFF11111122111143323232323221CBCBCB",
      INIT_65 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE434354332221CBFDFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3322222222334341753144754333226577CCFEFEFEFEFEFD64636496FEFEFEFE",
      INIT_67 => X"5411212121212131311010431033315444545443541100001110111111111155",
      INIT_68 => X"33323233323244112110111122222111118855876644225511111144BA661121",
      INIT_69 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC6564647522323333323332333333",
      INIT_6A => X"FFFFFFFFFFFFFFFF111121111121213121323230CBCBCBCBCBCBCBDCDCCBDCDC",
      INIT_6B => X"FEFEFEFEFEFEFE424355212232FDDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"63A63196ED43766523FEFEFEFEFEFEFE64646474FEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6D => X"3221321043445454545444435410001111001111112111222255443222334374",
      INIT_6E => X"11542133222232333233AAAA7677444466661133211121111143102232211111",
      INIT_6F => X"DCDCDCDCDCDCDCDCDC7666433232323333333343323333323233323333332120",
      INIT_70 => X"2122553332543211324320CACBCBCBCBCBCBCBCBCBCBDCDCDCDCDCDCDCDCDCDC",
      INIT_71 => X"423311322297FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"44ECFEFEFEFEFEFEFE756463EDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE32",
      INIT_73 => X"54435443541110111111111111111133222222115444337594A532EAFE766524",
      INIT_74 => X"1111223344431111552211111111212211116410104232115411111143545344",
      INIT_75 => X"DBDC533232222222223332443333433243434333101022339754112221111122",
      INIT_76 => X"42A8CACCCBCBCBCBCBCBCBCBCBCBDCCBDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1111111122323200",
      INIT_78 => X"FE646464FDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE53322121332285FEFF",
      INIT_79 => X"10111100111111332333443344332210107576A76635453463FDFEFEFEFEFEFE",
      INIT_7A => X"2111211111223312111122645331105320221111104454444444444354540011",
      INIT_7B => X"2222333232434343334433212233221111332211113333222111211133552222",
      INIT_7C => X"CBCBCBCBCBCBCBCBCBDBDBDCDCDCDCDCDCDCDCDCDBDBDBDBDC54433232323243",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1111111111211121CBCBCBCBCBCBCBCB",
      INIT_7E => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFF763222214342CAFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"3333344444444454756475654444876486FEFEFEFEFEFEFEFEDB6364FDFEFEFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wea(0),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"B620C366A196F7F0FEFFDFFFFE9BFFFFFFE1FFFFC0006007DFFD8D927A785DD7",
      INITP_01 => X"FFFFB0130027FCCE81BF622157F7CC4DFFCFFFFF37FFFFFFE7FFFF4000E0890C",
      INITP_02 => X"FFFF17FFFFFFFFFFFFE004005BDD3D51F8F6423CFFA60F9FCFFFFF4FFFFFFFEF",
      INITP_03 => X"84FABF9CC3FFDFFFFEA7FFFFFFFFFFFE260780BEFEBE38C47A4DFF7FEEF0BBDF",
      INITP_04 => X"2183BFFFFC1E1200F1EF2925931FFFFE47FFFFFFFFFFFD80170003EF7F5A863A",
      INITP_05 => X"FFFFFFFDFAFE68020FAFBFAC1A867CFC8FF28F18A7FFFE4FFFFFFFFFFFF9E001",
      INITP_06 => X"DCDC91FFEE4FFFFFFFFEFFFBFF12840FAFFBBB8BA3B4EEFFBC1D8CAFFFFCA7FF",
      INITP_07 => X"3AEF4644FDFCE340BCF9BF1AEFFFFFFFEBBFFFFFF40047ABFD016BB2C47EBE57",
      INITP_08 => X"FFFF3B801FA9EE10FC8029F4ECF9A0E39D85982FFFFFFFF778BFFEAF804E87F2",
      INITP_09 => X"C8B7FFFFFFFFF7FFFFFA0037DEC812FB0C2AF80F44C4881BA570E7FFFFFFFFFF",
      INITP_0A => X"012E85C97F1FDD42DDFFFFFFFFFFFFFDFEC017DFF17AF1789CF03F2CD4CDBC87",
      INITP_0B => X"333FB409546849936F5FAFFE13BFC15DFFFFFFFFFFFF9BFE0037F7892364E9FB",
      INITP_0C => X"FF086E3FBBFC013EBE54F3CDF5A49DA02FFFFF2376153FFFFFFF7D6EEFF3F600",
      INITP_0D => X"FF3FE23156FFFFFF00C00B4FE5902D7EB8E0AD2F75C1C3BFE3DDBB8E2C11FFFF",
      INITP_0E => X"90DC24A435FFF1BF5BCF3F87FFFFFF0000007FEA03FDFFE4DAE83E03C173FFFB",
      INITP_0F => X"FFF803FAFBE16BD9DF80C809FF3C3FF890DDA3FFFFFF0000007FF801BDFDB7CB",
      INIT_00 => X"22111111437473B7333121215354445444444354534311111110221166111155",
      INIT_01 => X"2223221011111111111111111111227733212221112254113322221111212211",
      INIT_02 => X"CBCBDBCBDBDBDCDCDCDCDCDCDBDBDBDBCBCB4332323233323232543232552222",
      INIT_03 => X"FFFFFFFFFFFFFFFF1111112211112143CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_04 => X"FEFEFEFEFEFEFEBA5321324232A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"2163A665FFA87564FDFEFEFEFEFEFEFEFEFD6464FDFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"1132435343444444444343537653110011111111221111111111335533443343",
      INIT_07 => X"3422341133111122334411213311434411111111114311112111112111211153",
      INIT_08 => X"CBCBCBDBDBDBDB76864343433332333222323321000101110000010111112122",
      INIT_09 => X"1111112222111066CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBCBCBDBDB",
      INIT_0A => X"4232328742FEFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FEFEEEFEFEFEFEFEFEFE6374FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFECA",
      INIT_0C => X"4354434354532211111110112111111111112265333221434285C8DBFE857486",
      INIT_0D => X"11432221112111541111103211331111221111223321FC2111B9645443434454",
      INIT_0E => X"4343433233333233332111110111111111111111111222443445232311111122",
      INIT_0F => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBCBCBCBCBCBCBCBCBCBCBDBCBCB43",
      INIT_10 => X"FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBCB981166CBCBCB",
      INIT_11 => X"FEFE6397FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEC4243323165FEFEFE",
      INIT_12 => X"11111011111111111122112143434353325410B9FD7575FEEEBA43FEFEFEFEFE",
      INIT_13 => X"3254111111222222331133439888BADC21AA4343434354434343435454543322",
      INIT_14 => X"0011221111111111111101111111213323152513222221112211222132201111",
      INIT_15 => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB43433333333333323333",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBABACBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_17 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFE544232A95463FEFEFEFEFEFEFEFEFFFFFF",
      INIT_18 => X"111111223311102121334332CA6544434322445777A9BAEDFEFE64EDFEFEFEFE",
      INIT_19 => X"2233223277772343001054444355435454434353535343220011101111111111",
      INIT_1A => X"1111111111331223247E2514131233226522113322C953101132222111112322",
      INIT_1B => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCB434443334332323243330033111111111101",
      INIT_1C => X"FFFFFFFFFFFFFFFFCACACBBACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_1D => X"FEFEFEFEFEFEFE4232548731B9FEFEFEFEFEFEFEFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"11111144BA23322222433343322255A9CBED86FEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_1F => X"7611434454115443535354545453542211001011111111111122212255112121",
      INIT_20 => X"2425252323125654221122111121214364212121331111222222559A68FF45CB",
      INIT_21 => X"CBCBCBCBCBCA2287433343323232333343333200000011111111110111221222",
      INIT_22 => X"BACBCACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
      INIT_23 => X"2133766597FEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"10322144448832544343CBFEEEFEFEEEEEEEEEFEFEFEFEFEFEFEFEFEFEFEFE43",
      INIT_25 => X"5353535354545422111111001111111121223211116611111100112222432110",
      INIT_26 => X"1111111110112121113211111110112223232244232445227654424333234343",
      INIT_27 => X"4332323232323343433333430000111111221111113311122324241323551255",
      INIT_28 => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCA65",
      INIT_29 => X"FEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBBACACACBCBCBCB",
      INIT_2A => X"3244768875EDEDEDEEEEEEFEFEFEFEFEFEFEFEFEFEFEFE423254A943ECFEFEFE",
      INIT_2B => X"1100222211111111111111112143434444212144456511775533103232434387",
      INIT_2C => X"2121111110001122332322222256342397434243441243435354545343435311",
      INIT_2D => X"3333323233111111110111113211112223241313223456111143554432322121",
      INIT_2E => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACBCBCACB76333333333332334433",
      INIT_2F => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBCBCBCBCBCBCBCBCBCBCBCBCBCACBCB",
      INIT_30 => X"EDEDEDEDEDFEFEFEFEFEFEFEEEFE655487436543DBFEFEFEFEFEFEFEFEFEFEFE",
      INIT_31 => X"111122101154553321216534DB1043542255334343444443325432546577BBED",
      INIT_32 => X"1123332223231212986532652211324343535453534343545411111133111111",
      INIT_33 => X"1122113286122223132312123322341133443333322233642121322110001111",
      INIT_34 => X"BACACACBCACACACBCACACBCB5533323232333332322232433333323200111111",
      INIT_35 => X"FFFFFFFFFFFFFFFFCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACBCBCB",
      INIT_36 => X"EDFD53656454873243667664CAFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFF",
      INIT_37 => X"885444BA32334444771144321167334333323232443265CAEDEDEDEDEDEDEDED",
      INIT_38 => X"334465222243554343434343434343534321111111335566665544554454FF77",
      INIT_39 => X"1312123333552111224522222221221031406311100010111223333323332223",
      INIT_3A => X"CB43435433323233333332323233333333333233111111111111116433242424",
      INIT_3B => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACACABACBBA",
      INIT_3C => X"44557697CAFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"3366777755332244232222215443657676A9DCEDEDEDEDED6442424254444343",
      INIT_3E => X"43434343434353435343111111112222333233222222FF333322331144442222",
      INIT_3F => X"224533FE32212222323121111011110022332323232234231122222222764343",
      INIT_40 => X"3232333332333332324332431212111111012221231639252312124423432233",
      INIT_41 => X"CBCBCACACACBCBCBCBCBCACACACACACACABACACACACACA434443323322323232",
      INIT_42 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFEFFFFFFFFFFFFFFFFBABACACACBCBCBCB",
      INIT_43 => X"554422222243435464748675867587434254323343552122447787B9A8FEFEFE",
      INIT_44 => X"5353211111112222332233333322554432214343232344453334342222223333",
      INIT_45 => X"1111101111000000112222442323232333221121992187764343434353535353",
      INIT_46 => X"3232333322111111110033232348392512125522454322442222441111112111",
      INIT_47 => X"BACACACACABABABABACACABABABA873233333232323332323232334333333332",
      INIT_48 => X"FEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFBABABACACACACABABACACACBCBCACACB",
      INIT_49 => X"86877665653265323244223222331122225443BADCFEFEFEFEFEFEFEFEFEFEFE",
      INIT_4A => X"223322224332EE66322110212234232212000000100000112245443355AA8876",
      INIT_4B => X"2222213433332322234311215422670053435343435353535353432111111111",
      INIT_4C => X"1211441212242524122244223233125522444411111122221111111132441110",
      INIT_4D => X"BABABABABABB3233333332323233323333333233433332323232334322111111",
      INIT_4E => X"FEFEFFFFFFFFFFFFBABABABABABABABACABABACACABACACACABABABABABABABA",
      INIT_4F => X"664422222211212111445476DCFEEDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_50 => X"1232321123231101111122661111111112231211121122331111111122442221",
      INIT_51 => X"111121324497212232434353535353545454531111111111212254222244EE12",
      INIT_52 => X"1233124532114476214444113311324411111111210000110011655433232323",
      INIT_53 => X"3332323244333333323243333333323233323243331111121144221222132423",
      INIT_54 => X"BABABABABABABABABABABABACABABABABABABABABABABABABABABABABA873332",
      INIT_55 => X"22335487BAA8B9FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFF",
      INIT_56 => X"2211111111121211585757431212121222122233222222323311222222113322",
      INIT_57 => X"1143635353545464545454213311112233222233334422111111222244001001",
      INIT_58 => X"2233331122115533221111001110000011111022332323231132333211877744",
      INIT_59 => X"33334333334332333332434311111112114412112313231223441111112255A9",
      INIT_5A => X"BABABABABABABABABABABABABABABABA65543243434332322222223232323233",
      INIT_5B => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEFEBABABABABABABABA",
      INIT_5C => X"47582312222333331222122333111133777622222122446655339965646363EB",
      INIT_5D => X"5464542111111111213322331122111211223301111110111111111111121212",
      INIT_5E => X"2211001122110000221112213323232222442212123387654443207486536464",
      INIT_5F => X"3232434322221211336511121213231233442211224466BA1165221133115433",
      INIT_60 => X"B9B9BAB9BABABABABABA99433233323232323232433332333333333333333232",
      INIT_61 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFB9BABABABABAB9BAB9BAB9B9B9BABAB9",
      INIT_62 => X"4412111122117766666643334454652287222222445485FC97EEFEFEFEFEFEFE",
      INIT_63 => X"4443112211111111110111111132111111111111121112353557122222221212",
      INIT_64 => X"11331121443322111043122344348765664411112064A9EC6454542221112122",
      INIT_65 => X"4321121213121222441122114455559833112265221164321111000033110011",
      INIT_66 => X"BAB9BABA43333232333232333333333333333233323333433233434422111112",
      INIT_67 => X"FEFEFEFEFEFEFEFEA9BAB9B9BAB9B9B9B9B9B9B9BABAB9B9B9B9B9BAB9B9B9B9",
      INIT_68 => X"764411221111221121222222337665EBCAEEEEFEFEEEEEFEFEFEFEFEFEFEFEFE",
      INIT_69 => X"1211110022431111111101111212233423231112122212121223212233325544",
      INIT_6A => X"1043232323125455443443107575868665643223222233331022011111111112",
      INIT_6B => X"1277111133336632441132212222323211211100111100110022111188331211",
      INIT_6C => X"3332333333333332323333323233333332334322111111225412132423131122",
      INIT_6D => X"A9A9BAAAAAAAAAAABABAA9BABABABAB9A9A9A9A9B9A9B9B9A9A9763232333232",
      INIT_6E => X"43222222A9214252EDEDEDEDEDEEEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_6F => X"1111111212121212122311111211111212113322662233448722111122222232",
      INIT_70 => X"6534223132748764756522444411111111121212121111111111111122111011",
      INIT_71 => X"4411113211221076111111001100000021221211553312111065232323343211",
      INIT_72 => X"3333333333324343333343121111223322132727231312121111112233545522",
      INIT_73 => X"A9A9A9A9BAA9A9A9A9A9A9A9B9B9BA9833333332323233323333333332333233",
      INIT_74 => X"EDEDEDEDEDEDEDEDFDEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEA9A9A9AAA9AAA9A9",
      INIT_75 => X"23330111112211111111222233333333882211111122115433432111222232EC",
      INIT_76 => X"7575335512112211121211111111111111111111222123221222111111121212",
      INIT_77 => X"1100001100000000112322111133332222662223233522116467332121214275",
      INIT_78 => X"4354321211115454121339271312121211221133443265335433112111213211",
      INIT_79 => X"A9A9A93232323333333333333333333333333333333343333333333333333343",
      INIT_7A => X"EDEDEEFEFEFEFEFEFEFEFEFEFEFEFEFEA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9",
      INIT_7B => X"11222211224422226654223333772233222232984376BAEDEDEDEDEDEDEDEDED",
      INIT_7C => X"1111111212121211011111111111242345011123131211221111111111110101",
      INIT_7D => X"1133223312121055126633232323221164441110212196757587442111112211",
      INIT_7E => X"1213252523231112111133342244653265113222111064111111001111000011",
      INIT_7F => X"3333332233323333333333333333333333333333333343434365111111113322",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"77FFFFFF0000207BF503FFFFCE1FF5C2538227F6374B4FEDEB2FFFFFFF000000",
      INITP_01 => X"71EC3F036EC1C686FFFFFF018431D3C00FF7FBC486E76E587271F51F1F6D6BC9",
      INITP_02 => X"FB86214FCDEB03A4FF3E0235B054C3FFFFFF0B007FD8800FFEF38A4C5DEA0246",
      INITP_03 => X"008B7FF4001FCFFFCEC64F0A6BAFCAFF7802F1C77745FFFFFF099B7FFE000F87",
      INITP_04 => X"EFD6485FFFFFFF001FFFFC014796EFD2E047236BF305BC0237600C4603FFFFFF",
      INITP_05 => X"C5E5A7BF7989FFFE7D05AFFFFFFF031BFFF800EF89F79D99FFBA53485B6A3DC9",
      INITP_06 => X"20FDBFD64A2A3EF275A6E91B0F0063EC7133FFFFFF006FBFF000FFBC7F4A353E",
      INITP_07 => X"FFFFFFA77FDFE0007EBFDE8828FF77EE77889C7081E7BE029FFFFFFF2AFDBFF0",
      INITP_08 => X"272240000FA20BFFFFFFEFFFEF5000FC3FBFDB76BDB879E7A510D9D8325BC86F",
      INITP_09 => X"50621F8FB9E73A205600040F7863FFFFFFFFFFFA8001BC7FDD74BA3DEBFA77ED",
      INITP_0A => X"FFDAD00320BFE46A403F87BD6FB07EEE000020FFBFFFFFFFEFFFDEC000B83FFD",
      INITP_0B => X"00534D8BFFFFFFFFFED02382FFFC3611718BB4561D33DF400009748FFBFFFFFD",
      INITP_0C => X"F5D5205831C00010D08965FFFFFFFFFBC02FC3DF5D34359EA930FA9FE74C0000",
      INITP_0D => X"01CFDECE31B98BE83929D40BC00C20FA1F07FFFFF77FCAC00FC7DFDD7D01F9AC",
      INITP_0E => X"FFFFFFFD9C400B8DE7DABF253F9FF96CDB48CFF80002627C3FFFFFF77FDAC11B",
      INITP_0F => X"ABBF40008809FFFFFFFFFF9E00AE41F7B1682D5DB7E81FFC3B53BE0840241D1F",
      INIT_00 => X"FEFEFEFEFEFEFEFEA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A93233A8643333",
      INIT_01 => X"3311111155442222112111103264FCFDEDEDEDEDEDEDEDEDEDEDEDFEFEFEFEFE",
      INIT_02 => X"0100111100111112221202111412132311221201111111121111112211332222",
      INIT_03 => X"22654312232322115523113132547586CA762222221111111111111111341211",
      INIT_04 => X"1111445645448722441154321032A73211001111001100111134232222225622",
      INIT_05 => X"3333333233323332334343333333433343431111111133121112131312231212",
      INIT_06 => X"A9A9A9A8A9A89898A9A9A9A9A9A9A9A9A9A93333333333333333333332333332",
      INIT_07 => X"212210323331FCFCEDEDEDEDEDEDEDEDEDEDEDEDFDFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"0100022414132314684623342223111111113322112232333311112244432133",
      INIT_09 => X"3412212154324276DC3232332222221211111111111101110101221111111111",
      INIT_0A => X"2211543311437511101111000011111100224343553323232354651222232223",
      INIT_0B => X"3333334343434343434411122211221111221313230112111112444544448722",
      INIT_0C => X"98A898A8A998A9A9A9A933333333333333333332333333333333333333333333",
      INIT_0D => X"EDEDEDEDEDEDEDEDEDEDEDFEFEFEFEFEFEFEFEFEFEFEFEFEA998A8A8A998A998",
      INIT_0E => X"2524242312120100112122222222223333112222222210442222222212335252",
      INIT_0F => X"3332222223222212111111110111100100011111111111110101011246123524",
      INIT_10 => X"1011001111110011112232232324333312541022232233442245222154434465",
      INIT_11 => X"4332121111121122111223124622111111224444455598321121543320868633",
      INIT_12 => X"A998323333323232333243333333333333333333333333333333434343434343",
      INIT_13 => X"EDEDEDEDFEFEFEFEFEFEFEFEFEFEFEFE98989898989898989898A898A8989898",
      INIT_14 => X"11223311233244442211445421112222BB5411102121A8DCECEDEDEDEDEDEDED",
      INIT_15 => X"1211111111111111010011111111110101010101120112241312340112111100",
      INIT_16 => X"1112232233345533222211331223333323431122433322325544322222344422",
      INIT_17 => X"1112121222231211114455454455653311007611B9A732433211000011111111",
      INIT_18 => X"3233333233333333333333334333334333333243434343434322000000121111",
      INIT_19 => X"FEFEFEFEFEFEFEFE989898989898989898989898989898773332333333323333",
      INIT_1A => X"221111116522223221334320113143ECECECECEDEDEDEDEDEDEDEDEDEDFEFEFE",
      INIT_1B => X"0111111111000011010101011101222311012211111111113233222145333344",
      INIT_1C => X"2321113333233334342332113233323222334433542234221212111111111111",
      INIT_1D => X"1134455555556411441021113297214310110000111111112222232233446534",
      INIT_1E => X"3333333333434343434333444443434343110001111212122313123434121111",
      INIT_1F => X"9898989898989898979898989898A83222333233323233333233323333333333",
      INIT_20 => X"2111112132C9EBECECECECEDEDEDEDEDEDEDEDEDEDFEFEFEFEFEFEFEFEFEFEFE",
      INIT_21 => X"1111111111111101011111111111111122443222553344552111222266444421",
      INIT_22 => X"3434323222433232446543323333333433231211111100000000010100001101",
      INIT_23 => X"2211323265973164101100000011111122453323223365662311112232233433",
      INIT_24 => X"3333433254434343430011110111122424132323231111113334455644558611",
      INIT_25 => X"9798976532333333323333323233333232333233333333333343333333334343",
      INIT_26 => X"ECECECEDEDEDEDEDEDEDEDEDEDFEFEFEFEFEFEFEFEFEFEFE9898989798979897",
      INIT_27 => X"1111011101111111112233446666663311112122226522222211221054FDFDEC",
      INIT_28 => X"4454332222323233661111211010110000110000000000000000001211111101",
      INIT_29 => X"2111111111111111114411113323555422110011212234344534212233444445",
      INIT_2A => X"4300011111111326382412342211111133444455545532113211116475323286",
      INIT_2B => X"3333323333323333333333333333333343333333433343434333434343434343",
      INIT_2C => X"EDEDEDEDEDEDFEFEFEFEFEFEFEFEFEFE979797979797A8879897983232113232",
      INIT_2D => X"1111212232313244213333212222214432112111217395DCECECECECECECECED",
      INIT_2E => X"4511111154664400000010112200100010101000101000110000000001111111",
      INIT_2F => X"11111221223455111111000010332333332233222333343466442255AA222165",
      INIT_30 => X"392434441211111122345645555411334311A964642121537633101111111122",
      INIT_31 => X"3333333333433333334343333333433343434343434343434301110111111327",
      INIT_32 => X"FEFEFEFEFEFEFEFE979797979797982177DC8733323232323322323333333333",
      INIT_33 => X"32222122323221224422212243A8DBDCECECECECECECECECECEDEDEDEDEDEDED",
      INIT_34 => X"1010101010111111101010111010101010101010101111111121212164A84221",
      INIT_35 => X"1110111021112210114523232233332234566622331110226566221111000011",
      INIT_36 => X"233445445533003343102165542210437575A911111111221111111044236522",
      INIT_37 => X"3343433333333343434343434343544343001111111213242524452212111123",
      INIT_38 => X"98978698A9444321433232223232223233223322323322323233333333334333",
      INIT_39 => X"44331143A9B9DCDBDBDBDBECECECECECECECEDEDEDEDEDEDEEFEFEFEFEFEFEFE",
      INIT_3A => X"2121212121202110101010101010202031A7C9C9CACACA322121323221326633",
      INIT_3B => X"3223335622333333334344555644111154332211111010111010101011212121",
      INIT_3C => X"43774265642232543221CB111111111100111133222364113210110033111111",
      INIT_3D => X"4343434343434344434311111112121323232322111111233333454555116565",
      INIT_3E => X"3232323332323232323222323333333333323333334343433343433333333343",
      INIT_3F => X"DBDBDBDCDCDCECECECECECECEDEDEDEDEDEDFDFDEDFEFEFE3232323265A95432",
      INIT_40 => X"313120A8B9B9C9C9C9C9C9CACACACA653143323232435433332221323274EBDB",
      INIT_41 => X"332233444455222121DB44121111541110101020213131424242758542525231",
      INIT_42 => X"5343BA1111112211331111113321548722111111222122104334456721333233",
      INIT_43 => X"4353321111121212122333121111113433444555441153551110106410115443",
      INIT_44 => X"3222323333333333333333334343434344434343333343434343434343434343",
      INIT_45 => X"ECECECECECECEDEDEDEDEDEDEDEDEDED65333233323233323232323222323333",
      INIT_46 => X"C9C9C9C9C9C9C94242C9CAB9CA652133333332225375EBDBDBDBDBDBDBDCECEC",
      INIT_47 => X"10322175111110102121313196B9C9C9B9C9B9C9B9C9B9C9B9B9B9B9B9C9C9C9",
      INIT_48 => X"1223112211322111110111003311111111345611213333332233224322544322",
      INIT_49 => X"1234121111112223334444551143643344326464202197329787221111112211",
      INIT_4A => X"3333334343434343444333333343435443544343434343434343441111121212",
      INIT_4B => X"EDEDEDEDEDEDEDED323222322232323232323333323332333332333332333333",
      INIT_4C => X"C9C9CAC9CA432243552154655274DADBDBDBDBDBDBDBDCDBECECECECECECECEC",
      INIT_4D => X"21313142B8C9C9B9B9B9B9C9B9B9B9B9B9B9B8B9B9C9B9B9C9C9C9C9C9C9C9CA",
      INIT_4E => X"220111113222331111785544113333222222223322333311651187CBCA752042",
      INIT_4F => X"3334451111338611333231524211213231321111111111111257222312112111",
      INIT_50 => X"4333434343434333445443434344535353545411111212111223111111112333",
      INIT_51 => X"3332322222223233322233332233333332323333323333333233333343434344",
      INIT_52 => X"76217553DADADADBDBDBDBDBDBDBDBDCDCECECECECECECECEDEDEDEDEDEDEDED",
      INIT_53 => X"B9B9B9B8B8B8B8B8B8B8B8B8B8B8B8B9B9B9C9C9C9C9C9C9C9C9C9C9CA652143",
      INIT_54 => X"2312455610222222332222221132112200103232CACACA9775424242C9C9B9B9",
      INIT_55 => X"2122437463112153539811111111111112242223231111113301111132332334",
      INIT_56 => X"4376435454545454535344111112121111231111111122333344341177223210",
      INIT_57 => X"3233333222333333323233333333334332334333434443433333334333434443",
      INIT_58 => X"DBDADBEBDBDBDBEBEBDCDCDCECECECECECECECECEDEDEDED3332322222222233",
      INIT_59 => X"B8B8A8B8B8B8B8B8B8B8B8B8B8B8B8B9C9C9C9C9A8432232BA105364DADADADA",
      INIT_5A => X"552222223232322221552121CACACACACAC99653B9B8B8B8B8B8B8B8B8B8B8B8",
      INIT_5B => X"5487111100000011122523233344111111001111333323232311437811332222",
      INIT_5C => X"5454431111111211321111011011224523452344221200332133228585112297",
      INIT_5D => X"3233333333333333333333333333334343434333434343434354434354535453",
      INIT_5E => X"DBECDCDBECECECECECECECECEDEDEDED33322232323232323222333332333333",
      INIT_5F => X"B8B8B8B8B8B8B8B8B8B9C9C95332213232215442DADAC9DB873232324342CADB",
      INIT_60 => X"1132104385C9C9C9C9C9B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8",
      INIT_61 => X"1225222355222211000011112243232233221122112232222222223333323233",
      INIT_62 => X"2211110110112212222221112211861121432185532132104421211111111100",
      INIT_63 => X"3333333333333333334344434344434343434343545354545454431111111211",
      INIT_64 => X"ECECECECECEDEDED223322323233333332223332333333333233333333333333",
      INIT_65 => X"B8B9C9C94232434322323232424343323232213232433286EBDCDCEBECDCECEC",
      INIT_66 => X"B9B9B8B8B8B8B8B8B8B8B8B8A8B8B8A8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8",
      INIT_67 => X"10111111223233333310221122323222222222222122334421883387A7B8B9B9",
      INIT_68 => X"2255113354004311224321641022767565221111110000111135342323332201",
      INIT_69 => X"3343434344434443434354544354545454545311111111011111111111112211",
      INIT_6A => X"2222325533323332223233323333333332334333333333433333333343334343",
      INIT_6B => X"222221213231312132323232324242B9DBDBDBDBDBECECECECECECECECEDEDED",
      INIT_6C => X"C9B8B8B8A8B8A8B8B8A8A7A7B8B8B8B8B8B8B8B8B8B8B8B8B8B9C9C921224432",
      INIT_6D => X"23435411102143FF22223221222243654400223332B9B9B9B8B8B8B8B8B8B8C9",
      INIT_6E => X"5554213211118665982111101100001111362223336622011011112222432323",
      INIT_6F => X"7654545443536454545443111111113311111111001111221111224354443211",
      INIT_70 => X"4333333333333233333333333333333333324343433333444343435443544443",
      INIT_71 => X"3232312142DBEBDBDBDBEBEBDBDBECECECECECECECECECED3222223222322233",
      INIT_72 => X"B8A8A7A7B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8223322111111212121323232",
      INIT_73 => X"7733213222214442541155BA2143B8B8C9C8B8B8C8C9C9C9C9C9C9B8B8B8B8A7",
      INIT_74 => X"87223311111111111136221234552211111111112243233323334322771132CC",
      INIT_75 => X"545453651111111111111111112211220022112201322254EDDA332122214221",
      INIT_76 => X"3333333333333344333333434343334343434343435444436554545454545354",
      INIT_77 => X"DADBDBDBDBDBDBEBECECECECECECECEC22223232323233333232333333333332",
      INIT_78 => X"B8B8B8B7B8B8B8B8B8B8B9212133111111112122213232423131B9CADADADADA",
      INIT_79 => X"332221BA2233C8B8B8B8B8B8C8C8C9C9C9C9C9C9B8B8B8B8B8B8A7A7B8B8B8B8",
      INIT_7A => X"1024231223551211111111222244342333335577321122449833223222334333",
      INIT_7B => X"1011101122222210221111112211556587852266119863322133431011112211",
      INIT_7C => X"3333333333433343444344434343435454654353534343545453526411111101",
      INIT_7D => X"EBEBEBEBECECECEC223233323333333333333233333333333333333333333333",
      INIT_7E => X"B8A821442222112244122122214231C9C9C9C9C9C9C9C9CADADADADADADADADA",
      INIT_7F => X"C8B8C8B8C8C9C9C9C9C9C9C9C9B9B8B8B8B8A7A7B8B8B8B8B8B8B8B8B8B8B8B8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"91DE68953EE51E7FFFC7D1BEADFFFFFFFFFB8E00A25E9CBAD5A7E76F6C2AB5C1",
      INITP_01 => X"C400151FE32EC952CFAFFDF0C6A8BFFFDFECFE7DFFFFFFFDE68880B4D62875EB",
      INITP_02 => X"CF4FFFFFFFE13FC4006F2DD767E78EA7E1D0063089BFFFDFEF70BFFFFFFFF53E",
      INITP_03 => X"16C35D97FFDFEEF69FFFFFFFE3B44200744A67FF8F05FF7FEA018EF3FFFFDFDB",
      INITP_04 => X"C7EE2DD73F52CE61CCCA77FFDFBF099FFFFFFFDD0AC001744A47FB42DF4F41D8",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000385E0006DC08",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001010112244342333245533445465111121222233442255322211201054C9C8",
      INIT_01 => X"1111221122333343A8A610212211868722117622325310112212132334341211",
      INIT_02 => X"4443444376544354544353645453536554546453111100001011101111211000",
      INIT_03 => X"2233333333333332333333333343333333333333333333433333433333333343",
      INIT_04 => X"22112232323131C8C9C9C9C9C9C9C9CACADADADADADADADADADADBDBEBEBEBEB",
      INIT_05 => X"C9C9C9C9C8C9B8B8B8B8B7B8B8B8B8B8B8B8B8B8B8B8B8B86421211122543333",
      INIT_06 => X"23235422224343654311224333542222321111327422C9C8C8C8C8C8C9C9C9C9",
      INIT_07 => X"EBB8111111212166111121007554545432112323222322221100000133543444",
      INIT_08 => X"4343435464545464645453530000000044011111221000111011111111443322",
      INIT_09 => X"3333334343333343333343333333333333334333434333434443444354434454",
      INIT_0A => X"C8C9C9C9C9C9C9C9C9DADADADADADADADADADBDBEBEBEBEB3232323333333332",
      INIT_0B => X"C8B8B7B8C8B8B8B8B8B8B8B8B8B9A832212111222233234421212121313296C8",
      INIT_0C => X"4311213333333354657622217521C8C8C8C8C8C9D9D9D9C9C9C9C9C9C9C9C8C8",
      INIT_0D => X"1111229753545453532123233412331111111111444333343444333333434465",
      INIT_0E => X"545453546500111100111111111010220000112133222243C8A7211143102121",
      INIT_0F => X"3333334333333333333333434343334333434487544454434344435454545354",
      INIT_10 => X"DADADADBDBEBEBEBEBEBECECECECECEC33333233333333323333333233333333",
      INIT_11 => X"B8C8B8B8C92132212222223233338822223321433241C9C9C9C9C9C9C9CADADA",
      INIT_12 => X"CB2022113211B8C9C8C8C8D9D9D9D9C9C9C9C9C9C9C8C8C8C8C8B7B8C8C8C8C9",
      INIT_13 => X"5322232323222211111122113343232323234422110010225486333322434443",
      INIT_14 => X"0000110000101100001111222233324342641121111154112244218553535354",
      INIT_15 => X"3333334343433343334443544343654344435443545453535453645464111111",
      INIT_16 => X"ECECECECECECECEC333333434343653333333333333333333333333333333333",
      INIT_17 => X"22333233331222333321214342C9C9D9D9C9C9D9D9DADADADADADADBDBDBECEC",
      INIT_18 => X"C8C8C8C8C9D9D9D9D9C9D9D9D9C9C8C8C8C8B7C8C9C8C9C9C9C8C84222112222",
      INIT_19 => X"11113222543334232323444433334344544344223222334433852111325475B8",
      INIT_1A => X"1000222222222297643221101111211111754254535454535344231212121211",
      INIT_1B => X"4343434354439854544354535453535464535364641111110000001111110010",
      INIT_1C => X"3333546533433333333333333333333333333333333333333333333343434343",
      INIT_1D => X"33213264D9D9D9C9C9C9C9C9C9CADADADADADADADBDBDBEBEBEBECECEBECECEC",
      INIT_1E => X"D9D9D9D9D9C9C9C9C8C8B7C8C9C9C9C9C8DA22112222222122333243324532CB",
      INIT_1F => X"23234444432232334332113333229933A9854321438610B8B8C8C8C8C8C9D9D9",
      INIT_20 => X"3222434243211011328553425454535453653423342222111111222254335523",
      INIT_21 => X"5443534353435454545364646422111100111011110000112210212244222175",
      INIT_22 => X"3333433333333333333333433333333343334343434343444344654354435454",
      INIT_23 => X"C9C9C9C9C9C9C9C9CADADADADADADADBDBDBDBEBEBEBEBEB3333333232324333",
      INIT_24 => X"C8C8B7C8D9D9D9D9DA21222222222120C942645432783243652242B7D9D9D9C8",
      INIT_25 => X"444332434444441144646411228621B8B8B8B8C8C8C8C8C8D9D9D9D9D9D9C9C9",
      INIT_26 => X"7541535354535453534323222322122111112221545456232334326665443322",
      INIT_27 => X"5453645364541111110011221100111122221222121222118744434210311111",
      INIT_28 => X"3333333343433333433333433344444343545443434354544354435353438654",
      INIT_29 => X"0000000000000000000000000000000033333333333333333333433333333333",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_14_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_14_out(8),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"95D04A263FEF41F00000010059FFFFFFE000000000107FFE7BFF2C04484B7BC5",
      INIT_01 => X"0000003FFDFF0731D800ACEFD509C0000002002FFFFFFFF0000000003FEFF8BB",
      INIT_02 => X"00FFFFFFFFED000000007FFFFF4568301007EEEA09C0000007003FFFFFFFE000",
      INIT_03 => X"044E328000000F801FFFFFFFC6000000007FFFFFEC8030002FEE3E0DE000000B",
      INIT_04 => X"FBFFEF08B040B9A51270A000001700FFFFFFFB5200000000FFFFFF9CE01820EF",
      INIT_05 => X"FC000000000007FBFF2F0CB068E5A7A8F0A000002F02FFFFFFFE0200000000CF",
      INIT_06 => X"00006BBB520FFFF9000000000001FBFFF310E5D1EEAE00B09000003BABF9EFFF",
      INIT_07 => X"001C34124090800001F2DECC85FFF8000000000000FBFFFC8017CF207EC05080",
      INIT_08 => X"00000FFBFFFF9700D8645000180000028ABC1E26FFFE808000000007FBFF7C08",
      INIT_09 => X"593FFFEA0101800001FFFFFFE10411FD7FE001388000016DFF05ABFFF4000000",
      INIT_0A => X"139D0000021B05D8357FFD0101200007FFFFEFFC09C1FBFFD40850000003D7B1",
      INIT_0B => X"FF4E004DFFAFFFF5DF0000062D3E3DACEFC80000C0000FFFFFFFBC0245FF7DDE",
      INIT_0C => X"013708003FFFFFFFE302C3FFE005EBFF0000077E78BFD9CF88000790401FFFFF",
      INIT_0D => X"0AF5F7FF3004A0000308007FFFFFFFC0035FEFA00FFFFF00000948BCB6C013C0",
      INIT_0E => X"EF06EFFFDF00001891CE7CE80000031AE880A0FFFFFFC003FBFF8417FFFF0000",
      INIT_0F => X"883FFFFE74003FFE063FFFFF800062C27DFC00022001E3FA81C03FFFFFD800FF",
      INIT_10 => X"078200059DF8021FFFFFFFB0007EBF06FFFFFF87A07B6423CC02020005D04280",
      INIT_11 => X"FFDFF8C7CF39800E608007996F203FFFFDFF88013FFEC3FFFFFF03E04544BEA8",
      INIT_12 => X"E000F97DF7FFFFFFBFECE5895B7152402002B3E7803FFFDBFE4000B85A1BFFFF",
      INIT_13 => X"C704807FFFFFFF8010FDD07F7FEFFFFFF30D30F2C4FBFCB004DA2AC2BFFFF7FE",
      INIT_14 => X"43F67EF043118E8B7BC19FFFFFFC8001FDE057FBEFFFE6C10CC27BBFF7C64007",
      INIT_15 => X"177FFFFF1F25DA87E7FE0C016762AB94001FFFEFFD0007FFD016FFFFFF97E37B",
      INIT_16 => X"FFFFA0000DFFC00FF7FFFF590EF2F7707661BE46C161ABC01FFFFFF2000AFFA0",
      INIT_17 => X"D62A7B335B403FFFBFC00007FFC00FFFDFFF638BEF932351208628A5B378E01F",
      INIT_18 => X"FE6F99F5A4F9A54A67CC0F4D803FFF7FE00007FFC00377FFFF866BA9E1809341",
      INIT_19 => X"1FFF80002DF7FFFDEB53BF4A031E01A882067D807FFEFFA0000FFFC0005FFFFF",
      INIT_1A => X"2481FFFE7E00003FFF00000BFFFF64BB73B745BBC3083BBC473A40FFF4FEC000",
      INIT_1B => X"801EE0CBBF25F81D01FFFBDB0000FFFF80000D8FFFB0FF75308000DF1F87D811",
      INIT_1C => X"849FFF6118DB24D8D726E678A78BFF833F7FAB00007F7F00001CFFFF01AF75D0",
      INIT_1D => X"FA0007FC6C00000DFFFF48CEB8BF7CC235671C4B3FCC09FFFFD80003F8FC0000",
      INIT_1E => X"C4B86F7A837F24F00005DF0000024EBFFF7A201C9C13A302217C6A5FB607FFFF",
      INIT_1F => X"5C18AA2E0770E10CCE5B2E00FBF00800BFF78000072D7FFF28381C8F2346310B",
      INIT_20 => X"E34000CD7FFF167061AEBC1A6058D9CD2FDB87CFF4010026EF42000525FFFF3C",
      INIT_21 => X"8167600000FFE67FE6052FFFFF0FFB7B913E00D06F548C32F402FE000000FFED",
      INIT_22 => X"8024ABC487BEE79DFFF100017FF07FFD023BFFFF1FF33C147C004050C455D34C",
      INIT_23 => X"FFFF0F9C5771FD84441BB3135AC30BE3230001BD40FFFF157FFFFF9FB34C317A",
      INIT_24 => X"63DF31FFFFFB8FFFFF0BCA8071DD0002DF6305D3DC0FF7F00001DD81FFFFA3BF",
      INIT_25 => X"7953378FDF84020FEC7FFFFFFF6FFFFF81D2EA7FFE00A5D63A1C2625FF7FF800",
      INIT_26 => X"D3D9E8001E3FF8B0DAD76F3B80021FEC7FFFFFFEDFFFFF21BCC7BBFC0007F1D1",
      INIT_27 => X"FFFFFFFFFF13E40370B0021F1E5AD4AD73FDFE0000CFFE7FFFFFFFFFFFFF4BFC",
      INIT_28 => X"AF8401FBFA7BFFFFFFFFFFFF337111302C101B9FCFD347C16AF4D0023FCA7FFF",
      INIT_29 => X"3E0338E78F45BC33CF01FEF897FFFFFFFFFFFF03FFF15078000F8E53670EEBA5",
      INIT_2A => X"FF04FC05FD0002BC023BF5DF19BDB5AF86FBD107FFFFFFFFFFFF0167B5F81001",
      INIT_2B => X"099FFFFFFFFFFFFF023E8CDF1081F71C0FD05FCDBD89C39FDFB40FFFFFFFFFFF",
      INIT_2C => X"1769F1C6C28F7E52BFFFFFFFFFFFFF03F2FE600080F00C08A00F6A10C1E09FFD",
      INIT_2D => X"5D01F0000D74C1469EB80C70EE3EC2FFFFFFFFFFFFFF03EF1F7A30E0202C7101",
      INIT_2E => X"FFFFFFFF0321A40C039000695E6B95C8F873F44EBD37FFFFFFFFFFFFFF03FB7C",
      INIT_2F => X"4B068FFFFFFFFFFFFFFFFF41605C2A03D000793036748FD09FFA3EFD47FFFFFF",
      INIT_30 => X"6D200195F7F1E92889ECAFFFFFFFFFFFFFFF40D0264007C0008D70223DC7E1BB",
      INIT_31 => X"21920FD000004931581897F2A2AE688AFD0FFFFFFFFFFFFFFF01E44700050000",
      INIT_32 => X"FFFFFFFFFFFFFF00C60F502000003C9002B54EAC9EBD209917FFFFFFFFFFFFFF",
      INIT_33 => X"2AE9E1E9721487FFFFFFFFFFFFFF008010480000000E0054A86E59B7FAA39C87",
      INIT_34 => X"80000007809813C07A9BF9A63883FFFFFFFFFFFFFF4304FE20000080070008F1",
      INIT_35 => X"FFFFFF878707E00000100780C5597578D3FA39BE1FFFFFFFFFFFFFFFCF18C597",
      INIT_36 => X"12FF0FFFFFFEFFFFFFFF91AF50E30000040C4078E873C187B41C6F1FFFFFFFFF",
      INIT_37 => X"115D49684F4E450FAFCFFFFE7FFFFFFFFF185A295A000000E26334C2A0E06FB9",
      INIT_38 => X"5DDDB600000003805AF8482C1785056E0FFFFE16F7FFFFFF7E634CD800000403",
      INIT_39 => X"F413EFFFFFFFF1BDC1A400180443580F6866FB11A706EE4FFFEC0FFFFFFFFFAC",
      INIT_3A => X"5E11FE00B46802AC4FFFFFFFFF27518C9803F8053B8D1B2047701F9B05640A1F",
      INIT_3B => X"1C173DC8F6046747D828001C40010C9BDB7FFFFFB7F7832000B82E092BFFC376",
      INIT_3C => X"FFFFEF094810005C038CD6F0059322113E003580000FFFDEBFFFFFD7E0161800",
      INIT_3D => X"1300003FDFFFBFFFFF2A804F80000201A0FC280B2273EAF0002740001FFFFE3F",
      INIT_3E => X"9DC18A72F0320012E000FF7FEFFFFFFF28246650000000D0F03AB6267E50E400",
      INIT_3F => X"860000004500C0DD0BC528E075001750017FFFEFBFFFFF1580032000010040F0",
      INIT_40 => X"FFFFFFFFFF86A24A200000020201D380B91350A54018600BFFFFCFFFFFFF4322",
      INIT_41 => X"01004063A63EFFFFFFFFFFFF87062FF80000010004F18EDE8A989880252067FF",
      INIT_42 => X"3C07003E3F9E100200DA24C7FFFFFFFFFFFFFFCAE94FE4000009030E2CF12B09",
      INIT_43 => X"FF11C6FE000001FF00439F9FD2730120EAEEDFFFFFFFFFFFFFFFC351FFC00000",
      INIT_44 => X"FFFFFFFFFFFFFFFFBE72D800001FFF40B77B4D59FB433195CC6DFFFFFFFFFFFF",
      INIT_45 => X"1F1AE984067DB33FFFFFFFCFFFFFFFF2EFD0009FFFFDE06AD1B5F0E22391759C",
      INIT_46 => X"0FFFFF80007D96CF0DBCA87B81FC9FFFFFFFDFFFFFFF7D53C00F1FFFF0023852",
      INIT_47 => X"CFFFFFFF0F4F80103FFF6000B6A02D8574303805FFEFFFFFFFDFFFFFFFFE8780",
      INIT_48 => X"04B33CC1FFFFFFBFFFFFFF4E1780603FFEA00061F281E880F10A87FB87FFFFFF",
      INIT_49 => X"002F93C7EE04B105CF7529FFFFFF77FFFFFF3F8F0001FFFD200067673F02EA70",
      INIT_4A => X"F3180E3FFFFBE0000FD8766ECCF183A7FF7E7FFFFFE3FFFFFFFB060003FFFC04",
      INIT_4B => X"7FFFFF9BFFFFFF3E0E1FFFFFFA800113F8138B88F081F5FF306FFFFFC7FFFFFF",
      INIT_4C => X"3E83F800FBEBBF2FFFFF97FFFFFF140C0FFFFFE80000920F2BFABAF003F23F7E",
      INIT_4D => X"FFA80003BEB8DAB46FF8059DE9FF7FFFFFC7FFFFFF2E081BFFFFFA00000E2A0F",
      INIT_4E => X"FFFFFF0EA002FFFFE78002D960431247F805E15B7FFFFFFE07FFFFFFD70003FF",
      INIT_4F => X"E013FFFFFFFE27FFFFFF1F8000FFFF84C01F25E7AF39EFFC01D38E7FBFFFFF47",
      INIT_50 => X"E914389F1FFC08211FFFFFFFFE83FFFFFF1E00003FFF8023E003F6EF817FFC28",
      INIT_51 => X"00004FEC004002F13E5497BFF6083EFFFFFFFFFEAFFFFFFF190000BFFE009003",
      INIT_52 => X"FFFFB7FFFFFF0000001FF800200382B687ABFFFD00516DBFEFFFFF87FFFFFF18",
      INIT_53 => X"FBFB007337837FFFFF47FFFFFF000001D9F800000503DB7BFA37FE00198811FF",
      INIT_54 => X"2000440003A1FF77F100F69A0DBFFFFF0FFFFFFF0000027FEA00000480A7F1C6",
      INIT_55 => X"FFFF0002050194000818440FE1FB83FD300865A75FFFFF3FFFFFFF0000061FFF",
      INIT_56 => X"1C940DFFEC47FFFFFF01000400EA8400400EBF907C79EE8862F0C341FFFD3FFF",
      INIT_57 => X"BFF0FBFDFDC3FF53F6FC3F6C37FFFFFF144000000400000C1ABE307DBBFE8583",
      INIT_58 => X"00013B80003412CF006FD4F4E3FECCFF3B5BC70FFFFFFF088740002F8000380B",
      INIT_59 => X"BF0FFFFFFF00080003FA0008011B8F08EF96F830F7FF0094403B8FFFFFFF0000",
      INIT_5A => X"C039E23880103F3FE5FFFFFF00000001F6C00020458E082F77F020DB4C30437B",
      INIT_5B => X"0C00AAFF889FB30830F46000AF59FDFDFFFFFF000000C3FE00080837BD881F74",
      INIT_5C => X"FF00000003FC00014123BF085616A93F1004019C0BD3757FFFFF00000023F600",
      INIT_5D => X"00C03E4F7EFFFFFF0000004FE59011810A2C40548B5E1F400803447C93F17FFF",
      INIT_5E => X"0065BFFFEA000E40C43F40BDFFFFFF0000017FEA000280133400C5BEEEB4000C",
      INIT_5F => X"FFF800470429B600701FBDD6000300006BBFF1FFFFFF0000007FF80063025776",
      INIT_60 => X"D3FFFFFF0000207BF500020011F3007DEC65B8040080001793DFFFFFFF00000C",
      INIT_61 => X"7E000002913FBCF8FFFFFF018431D3C0000A0001E90047C718FE002000D0B7B3",
      INIT_62 => X"0402B0003F47B33D0000012A6C8BB9FFFFFF0B007FD88000410444EA807FFEB9",
      INIT_63 => X"008FFFF400000018433780FA8FFFC70000012EF68FDBFFFFFF099A7FFE000040",
      INIT_64 => X"104EBFAFFFFFFF001FFFFC00080118C5A480BF9FFB47C000001FB5B9F7FFFFFF",
      INIT_65 => X"3E07FF2F047E0001F29EF7FFFFFF011FFFF80000001880F0800F8F781B904010",
      INIT_66 => X"00020009C06D21078A3F9FE0FFFF9F92737BFFFFFF004FFFF000000030C47701",
      INIT_67 => X"FFFFFFAD7FFFE000010021C70D401E896F8323F001E03F022BFFFFFF247FFFF0",
      INIT_68 => X"AF17FFFFFFFA0FFFFFFFEFFFEF500003E061C4FAA28E8E5FE3CFC7F9CFFE7663",
      INIT_69 => X"C98E20328E4FFB593FFFFFFFFCE7FFFFFFFFFFFA8000438063EA2EE2120DCFE9",
      INIT_6A => X"FFDAD0001FC05BFFF7C0788F97FB8E6FFFFFFFFEDFFFFFFFFFFFDEC00047C043",
      INIT_6B => X"FFF37FFFFFFFFFFFFED0007FC082A89F8078079FFDFFCFFFFFFFF0EFFFFFFFFF",
      INIT_6C => X"0FADFC8FFFFFFFFFF8999FFFFFFFFFFBC0003FE0A2EBAD60560BC7FF4FFFFFFF",
      INIT_6D => X"7DF12123FF407C1B85FD9BFFFFFFFFF000FEFFFFE7FFCAC0003FE02290ACC07E",
      INIT_6E => X"FFFFFFFD9C4004FFF02556FF60680BD8FC87FFFFFFFFF3FBCFFFFFFF7FDAC004",
      INIT_6F => X"FFFFFFFFDB6FFFFFFFFFFF9E0001FFF04E9FF1C2481BFA7C7BFFFFFFFFE3FBFF",
      INIT_70 => X"EF271703D82377FFFFFFFF3EE3FFFFFFFFFB8E0005BE90442C98B49C1BC772FF",
      INIT_71 => X"C4000AFFE0113EA72FDA03F627B7FFFFFFFFFAF1FFFFFFFDE688800B36200813",
      INIT_72 => X"075FFFFFFFE33FC40012FFD0001EB13FDE23D9B877FFFFFFF971B7FFFFFFF53E",
      INIT_73 => X"C625F3FFFFFFC0022FFFFFFFD3B442000BBE60003F3A1F8033C05EE5FFFFFFF0",
      INIT_74 => X"C411D23C7FAD31F9011FFFFFFF80D0AFFFFFFFDD0AC0002BBE4400B4443FFE31",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000385E000023FE",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6BFFF7BDBF6740F000000000000000001FFFFFFFFFFF80018401FFB7BFFB7FC0",
      INIT_01 => X"FFFFFFC00200F8CE5FFDFDEFCD04C000000000000000000FFFFFFFFFE01007C4",
      INIT_02 => X"800000000012FFFFFFFF800000BA96EFFFFFEED404C000000300000000001FFF",
      INIT_03 => X"00224F80000007800000000039FFFFFFFF800000137FEFFFFFEE1205E0000003",
      INIT_04 => X"040010F76FFEFDB07E4FA000000F0000000004ADFFFFFFFF000000631FE7FFFF",
      INIT_05 => X"03FFFFFFFFFFF80400D0F3F3EFDFB9564FA00000100000000001FDFFFFFFFFB0",
      INIT_06 => X"00001E80A0000006FF7FFFFFFFFC04000CEFFFFDFFB9FE4F9000000600021800",
      INIT_07 => X"FFFC3FFFFEEF800001090131020007FF7FFFFFFFFE0400037FD7FF7FFBFEEF80",
      INIT_08 => X"BFFFF004001069FFDA7FFFFEEF000001584210C100017F7FFFFFFFF8040083F7",
      INIT_09 => X"88404015FEFE3FBFFE0000001EFFFFF5FFFFFEEF800000CA101034800BFFFFFF",
      INIT_0A => X"FFEF00000104E2040AC002FFFE3FFFF800001003F77FF9FFFFFFEF00000010C8",
      INIT_0B => X"00B1FFF7FF9FFFFFFF00000121C040421037FFFE7FFFF000000043FFF7FF7FFF",
      INIT_0C => X"FED2F7BFC00000001CFF5FFFE001FFFF000000418180201077FFF89FBFE00000",
      INIT_0D => X"1482080000075FFEC0E7BF800000003FFEDFEFA003FFFF00000553014D400C3F",
      INIT_0E => X"EF401FFFFF000000A620000007FFFEE039BF5F0000003FFF9FFF840FFFDF0000",
      INIT_0F => X"F7C000018FFFFFF6041FFFFF8000132C02100005DFFC105B3E7FF0000027FEFF",
      INIT_10 => X"0002FFFC000CBFE00000004FFFFEBF027FFFFF846040881C100001FFFA11FD3F",
      INIT_11 => X"FFC0002810846000017FFA00DF3FC000020077FFFDFA09FFFFFF081022584120",
      INIT_12 => X"1FFFFBDCA7FFF7FF80000BB024800100FFF80400BFC0002401BFFFF99A2BFFFF",
      INIT_13 => X"08F2BF800000007FFFFA50077FFFFF000290800D0003005FF80C957F40000801",
      INIT_14 => X"00020000C00E702097BE600000037FFFFCE04EFBFFFF0202B52290000F800FF8",
      INIT_15 => X"05F7BFFF000BA64008010040183C00EFFFF0001002FFFFFFD00FFFDDFF180040",
      INIT_16 => X"00005FFFFFFFC0015F3BFF6E80850081A00098B918C066FFE000000DFFFFFFA0",
      INIT_17 => X"0E1593001FFFE000403FFFFFFFC001EE7BFF9C071000E000C21C474940C7BFE0",
      INIT_18 => X"0016201900000004141382F7BFC000801FFFFFFFC0028CD7FF3436140A000000",
      INIT_19 => X"FFFF800020BFFF061C200710000201131F81CB7F8001005FFFFFFFC00010A7FF",
      INIT_1A => X"CFBE000181FFFFFFFF0000024FFF034C000600048200044380C5BF000B013FFF",
      INIT_1B => X"000BE804001A005AFE200424FFFFFFFF8000067FFF032002C40001E0003803E0",
      INIT_1C => X"217FFF11E020C0300932000278001FFC408054FFFFFF7F000008BFFF21C0A200",
      INIT_1D => X"05FFFFFE6C0000627FFF10304160E1011200C0748017F6000027FFFEF8FC0000",
      INIT_1E => X"04CFB0457C80DB0FFFFCDF000000017FFF095F4153640010800055047DF80000",
      INIT_1F => X"A287078001B080043334EE7F040FF7FFFFFF830001C1FFFF00468323F4001181",
      INIT_20 => X"638002F7FFFF008D0E46C020D06003AA0339F8300BFEFFEFEF40000016FFFF00",
      INIT_21 => X"FE989FFFFFFFE47F800018FFFF0004000FC0002007BD7F09057D01FFFFFFFFEE",
      INIT_22 => X"00001F9800C33EE2100EFFFFFFF0FFFC025BFFFF0000010B8200601E302A8435",
      INIT_23 => X"FFFF0000000F000049E7A007E4D6741CDCFFFFEDC0FFFF80BFFFFF0004020F84",
      INIT_24 => X"FFCF31FFFFE0FFFFFF0008000E00000D348003342B30080FFFFFCDA1FFFF807F",
      INIT_25 => X"00E7DA70207BFFFFDE3FFFFFF89FFFFF000800040000012FC023835FA08007FF",
      INIT_26 => X"A000000008400319402E90C47FFFFECE7DFFFFFC3FFFFF000020000000040E00",
      INIT_27 => X"FFFFFFFFFF0003E080040000200739EA2F0621FFFFFFDC79FFFFFFDFFFFF0001",
      INIT_28 => X"5103FFF9FAE3FFFFFFFFFFFF0006E0C0000024000428A20FA50F2FFFFFEA73FF",
      INIT_29 => X"00000318FD29ABD811FFF9E207FFFFFFFFFFFF000000A00000100000D8FD1F9C",
      INIT_2A => X"FF0003E800000100000012FA2F9168E0FFFBD98FFFFFFFFFFFFF000848000002",
      INIT_2B => X"109FFFFFFFFFFFFF00C1E30000800000140C1CB30258A07FDFB88FFFFFFFFFFF",
      INIT_2C => X"080E02EEE07F7F53BFFFFFFFFFFFFF000041800000070003080FB41740C07FED",
      INIT_2D => X"000010000A0800486900FE603E3E5FFFFFFFFFFFFFFF000002800000000009C0",
      INIT_2E => X"FFFFFFFF00400003000000000000F887018D10BE3D0FFFFFFFFFFFFFFF000000",
      INIT_2F => X"CE060FAFFFFFFFFFFFFFFF000000000440005000008022006DDC263937FFFFFF",
      INIT_30 => X"800000030200186701ACAFFFFFFFFFFFFFFF00018000000000500000C0B50063",
      INIT_31 => X"000400201FC0008100010807505F2C00BD0BFFFFFFFFFFFFFF000000200AC008",
      INIT_32 => X"FFFFFFFFFFFFFF000100001FC0000100000091D2567E449907FFFFFFFFFFFFFF",
      INIT_33 => X"C156331600949FFFFFFFFFFFFFFF00018C803FF000000002418160937E429C97",
      INIT_34 => X"FFFC000000003C03816FC8C138BBFFFFFFFFFFFFFF00001800FFF8000000004C",
      INIT_35 => X"FFFFFF00004820FFFC000000407602C00B1B043F1FFFFFF3FFFFFFFF00042248",
      INIT_36 => X"0C4F9FFFFF817FFFFFFF00008D10FFFC000080801603101344024F1FFFFFE1FF",
      INIT_37 => X"80003612600B9A015F4FFFFC023FFFFFFF0D809601FFFC040002001C1218225E",
      INIT_38 => X"81F441FFF000004001101202105B063E0FFFF0010FFFFFFF018D1F01FFF00000",
      INIT_39 => X"080010FFFFFF0E0DE003FFF00000800080290C1659000FCFFFF80001FFFFFF03",
      INIT_3A => X"80C800018460000000207FFFFF20B900A3FFF800004000C00802004001850400",
      INIT_3B => X"F800042000031C9801D4000C000000043CFFFFFF6178000FFFF80000C0060329",
      INIT_3C => X"FFFF0200045FFFFC00002C0002028808C40065800000063F7FFFFF29C00207FF",
      INIT_3D => X"031000061F9F7FFFFF8500021FFFFC000001100400630084000F4000060F9FFF",
      INIT_3E => X"040A060100420006B0000FFFDFBFFFFF03800E0FFFFE00100000101853800000",
      INIT_3F => X"0EFFFFFF400000022C0025A042000A00001FFFDFFFFFFF81400B1FFFFE000000",
      INIT_40 => X"FFFFFFFFFF00410DDFFFFFF00000200B0004A00310054001BFFFFFFFFFFF0040",
      INIT_41 => X"1083AC07617FFFFFFFFFFFFF00414007FFFFF800000041A00000032801C0077F",
      INIT_42 => X"FC00064A0270400001140063FFFFFFFFFFFFFF0406A01BFFFFF80000100ED002",
      INIT_43 => X"FFA20181FFFFFFFE0001000422000001280263FFFFFFFFFFFFFF1403003FFFFF",
      INIT_44 => X"7FFFFFFFFFFFFFFF47CF07FFFFFFFF80080002A70000007E02F3FFFFFFFFFFFF",
      INIT_45 => X"0020300000FD027FFFFFFFEFFFFFFF22522FFFFFFFFFE0160000010900127E00",
      INIT_46 => X"FFFFFFFFF803000018000009790367FFFFFFCFFFFFFF006C3FFFFFFFFFF80600",
      INIT_47 => X"8FFFFFFF00F87FFFFFFFDFFC4B020006002003FC8103FFFFFFDFFFFFFF01FC7F",
      INIT_48 => X"035EC143FFFFFFB3FFFFFF80687FFFFFFF5FFE1E1024064060095E8143FFFFFF",
      INIT_49 => X"FF106332264AA002CEC0807FFFFF77FFFFFF40F1FFFFFFFEDFFE180C80864060",
      INIT_4A => X"0AE7FFFFFFFC1FFE1030083644E0003640907FFFFFEBFFFFFF0139FFFFFFFFFB",
      INIT_4B => X"0FFFFFD3FFFFFF01F3FFFFFFFD7FFE0F34613441F00203C0781FFFFFDFFFFFFF",
      INIT_4C => X"8195F801076DFF1FFFFF9FFFFFFF03F7FFFFFFFFFFFE0868100501F00009603E",
      INIT_4D => X"FFB7FFFC414BC0488FF800625D7F0FFFFFFFFFFFFF01FFFFFFFFF9FFFE002D14",
      INIT_4E => X"FFFFFF00FFFFFFFFF87FF1401C80048FF8000EFAFF8FFFFFFBFFFFFF2CFFFFFF",
      INIT_4F => X"1E1C7FCFFFFEDFFFFFFF00FFFFFFFFFB3FE0420C001D07FC002C197F8FFFFFBB",
      INIT_50 => X"00CB04017FF4001FB8FFCFFFFFFFFFFFFF01FFFFFFFFFFFC00010200098FFC09",
      INIT_51 => X"FFFFFFFFFF80010041000A7FF40011B8FFCFFFFFCFFFFFFF01FFFFFFFE7F6000",
      INIT_52 => X"FFFFD7FFFFFFFFFFFFFFFFFF0000000840113FFE000FD9FFDFFFFFF7FFFFFFCF",
      INIT_53 => X"BBFA0008187EDFFFFFDFFFFFFFFFFFFFFFFFFF4000408600093FFE00007BF7DF",
      INIT_54 => X"DFF000050040007BF00004047BBFFFFFC7FFFFFFFFFFFFFFFCFFE0000301882D",
      INIT_55 => X"FFFFFFFFFFFFFDFFF000027000047BFC00079DDEC7FFFFDFFFFFFFFFFFFFFFFF",
      INIT_56 => X"63A7FDFFEDCFFFFFFFFFFFFFFFFD7BF0100041600053EE80072B7FE3FFFD7FFF",
      INIT_57 => X"50000007FDC002AC790C7F7FEFFFFFFFFFFFFFFFFBFFF0000440E00067FEC3FF",
      INIT_58 => X"FFFCC47FF0002D20001000F4C0033300C721FC97FFFFFFFFFFFFFFD07FF00014",
      INIT_59 => X"C06FFFFFFFFFFFFFFC05FFF020256004104AF8200B00006805C47FFFFFFFFFFF",
      INIT_5A => X"40201C0000E000802BFFFFFFFFFFFFFA093FF8401B6100300870202620100004",
      INIT_5B => X"F0804742000045E0200000004000C39DFFFFFFFFFFFFFC01FFF0404242000001",
      INIT_5C => X"FFFFFFFFFC03FFF0808E12000848C320C000004083EE0D7FFFFFFFFFFFDC09FF",
      INIT_5D => X"0000090082FFFFFFFFFFFF901A6FE0800793000043A0200004000003C009FFFF",
      INIT_5E => X"000200C21000000000000143FFFFFFFFFFFE8015FFE1000E8000080098080000",
      INIT_5F => X"0007FFC0001482000120C2200000800004C40BFFFFFFFFFFFF8007FFC3000A80",
      INIT_60 => X"0FFFFFFFFFFFDF840AFFC0003CA40002609C8000000000000C07FFFFFFFFFFF7",
      INIT_61 => X"8000000800000104FFFFFFFE7BCE2C3FFFC0003C340038408E8000000080000C",
      INIT_62 => X"007F2F8002104CC200000000033047FFFFFFF4FF80277FFF80083D310000414F",
      INIT_63 => X"FF70000BFFFF80003E89000710003800000000090827FFFFFFF6648001FFFF80",
      INIT_64 => X"003F040FFFFFFFFFF00003FFFF80003C1200430004F8000000004B0E0FFFFFFF",
      INIT_65 => X"020000D18E0000000F6109FFFFFFFEE00007FFFF80007E1600430087E4800000",
      INIT_66 => X"FFFF80203D89000A004060C0000000778C8FFFFFFFFF50000FFFFF80003D9140",
      INIT_67 => X"FFFFFF5A80001FFFFFC0003BABA00200907CC00FFE1FFFFFD7FFFFFFDF80000F",
      INIT_68 => X"40FFFFFFFFF9FBFFFFFF900010AFFFFFC0003B13C00200B01C623FC9FFFEFF9B",
      INIT_69 => X"24E9C0400070041BFFFFFFFFFFA3FFFFFF0000057FFFFFE00017E10004002016",
      INIT_6A => X"00252FFFBFE000082180000030043F6FFFFFFFFD9FFFFFFF0000213FFFFFE000",
      INIT_6B => X"FFF4BF7FFFFF0000012FFFFFE001516080040830824FEFFFFFFFFF2FFFFFFF00",
      INIT_6C => X"00020327FFFFFFFFFF79FEFFFF0000043FFFFFE000004A800804000017FFFFFF",
      INIT_6D => X"7DE0001CC100040463032FFFFFFFFFFFFFFFFFFF1800353FFFFFE0004A408000",
      INIT_6E => X"FFFF000263BFFFFFF00001C20004042B839FFFFFFFFFFC07FFFFFF0080253FFF",
      INIT_6F => X"FFFFFFFFF497FFFFFF000061FFFFFFF0000310200404310387FFFFFFFFFC07FF",
      INIT_70 => X"C107800C269C83FFFFFFFF451FFFFFFF000471FFF7FE900003402C00043E0D07",
      INIT_71 => X"3BFFEFFFE00001C81F800C0E9983FFFFFFFF050FFFFFFF0219777FFFF6208004",
      INIT_72 => X"F8BFFFFFFF1EC03BFFFFFFD00001824F800C20878BFFFFFFFE8C5FFFFFFF0AC1",
      INIT_73 => X"39D829FFFFFFFFFDEFFFFFFF3C4BBDFFFDFE600000403FC00C3FE10DFFFFFFFF",
      INIT_74 => X"C40000707FC00E1EFE81FFFFFFFFDBFFFFFFFF22F53FFFFFFE400008B8BFC00E",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000C7A1FFFFFFFC",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C80842409CBF0FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000A0484004843F",
      INIT_01 => X"FFFFFFC000000000700202103EFF3FFFFFFDFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_02 => X"7FFFFFFFFFFFFFFFFFFF8000000001200000113FFF3FFFFFF8FFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFF7FFFFFF07FFFFFFFFFFFFFFFFFFF800000000000000011EFFF1FFFFFF4",
      INIT_04 => X"000000001001077FFFFF5FFFFFE0FFFFFFFFFFFFFFFFFFFF0000000000200000",
      INIT_05 => X"FFFFFFFFFFFFF8000000001C303FFFFFFF5FFFFFC0FFFFFFFFFFFFFFFFFFFF00",
      INIT_06 => X"FFFF847F4007FFFFFFFFFFFFFFFE0000000020423FFFFFFF6FFFFFC0FFFC0FFF",
      INIT_07 => X"100BFFFFFFFF7FFFFE183E0001FFFFFFFFFFFFFFFF0000000028C4FFFFFFFF7F",
      INIT_08 => X"FFFFE0000000001037FFFFFFFFFFFFFC253C0000FFFFFFFFFFFFFFFC00000000",
      INIT_09 => X"00003FFFFFFF3FFFFC0000000000000FFFFFFFFF7FFFFC102800007FFFFFFFFF",
      INIT_0A => X"FFFFFFFFFCE01002003FFFFEFE1FFFF80000000002C007FFFFFFFFFFFFFC6030",
      INIT_0B => X"00000208007FFFFFFFFFFFF8C02400013FFFFEFC1FFFF000000000028800FFFF",
      INIT_0C => X"FCC00FFFC00000000000A0001FFFFFFFFFFFF9800000001FFFFEF80FFFE00000",
      INIT_0D => X"E30000000003FFFCC017FF80000000000120105FFFFFFFFFFFF28002000007FF",
      INIT_0E => X"10FFFFFFFFFFFFE70000000003FFFCC0177F0F000000000064107BFFFFFFFFFF",
      INIT_0F => X"E780000000000009FBFFFFFF7FFFCC0000000003FFFE80257E3FE00000000100",
      INIT_10 => X"0000FFFA00037FE000000000000140FFFFFFFF781F8E0000200001FFFE00037D",
      INIT_11 => X"FF2007100000000000FFF80001FFC000000000000305FFFFFFFFF00F98000040",
      INIT_12 => X"000007A3FFFFFFFF4003300000000000DFF808017F80000000000007E5FFFFFF",
      INIT_13 => X"004BFE00000000000007AFFFFFFFFF00006000000000005FF80040BF00000000",
      INIT_14 => X"00000000000FF80061FC000000000000031FFFFFFFFF010040000000000027F8",
      INIT_15 => X"FFFFFFFF20000000000000003C00002BFFF00000000000002FFFFFFFFF000480",
      INIT_16 => X"0000000000003FFFFFFFFF000100000000000010060029BFE00000000000005F",
      INIT_17 => X"40000C00E7FFC00000000000003FFFFFFFFF000000000000000810120029FFE0",
      INIT_18 => X"0000000080000000000C00D77FC00000000000003FFFFFFFFF00000010C00000",
      INIT_19 => X"00007FFFFFFFFF0000000000000000000408543F800000000000003FFFFFFFFF",
      INIT_1A => X"277E00000000000000FFFFFFFFFF00000000000000018000004B3F0000000000",
      INIT_1B => X"00080010000000237C000000000000007FFFFFFFFF0000000800020000802000",
      INIT_1C => X"FFFFFF00000000000800000400005FFCC0000000000080FFFFFFFFFF00000000",
      INIT_1D => X"0000000793FFFFFFFFFF000000001000000001800061F800000000010703FFFF",
      INIT_1E => X"0300003780800000010327FFFFFFFFFFFF00800020E000000003800067E00000",
      INIT_1F => X"000001C0000000030000158000000000010FFFFFFFFFFFFF00000040C0010000",
      INIT_20 => X"FFFFFFFFFFFF0000000100000000061001060000000000111FFFFFFFFFFFFF00",
      INIT_21 => X"0000000000001FFFFFFFFFFFFF00000000000400000200010A8000000000001F",
      INIT_22 => X"004000000000008000000000001FFFFFFFFFFFFF000000000000000008000082",
      INIT_23 => X"FFFF000000000000000840000029800000000012BFFFFFFFFFFFFF0000000000",
      INIT_24 => X"0030FFFFFFFFFFFFFF000000000000000C00000E41C000000000327FFFFFFFFF",
      INIT_25 => X"003E82600000000033FFFFFFFFFFFFFF000000000000020200007E8680000000",
      INIT_26 => X"00000000000000003B07000000000133FFFFFFFFFFFFFF000000000000000000",
      INIT_27 => X"FFFFFFFFFF000000000000000000801703883000000023FFFFFFFFFFFFFF0000",
      INIT_28 => X"0000000625FFFFFFFFFFFFFF000000000000000000101B219A0000000035FFFF",
      INIT_29 => X"000001000293E1854000071FFFFFFFFFFFFFFF00000000000000000040008182",
      INIT_2A => X"FF00000000000000000008070182E18000072FFFFFFFFFFFFFFF000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFF00000000000000002028E34101380000234FFFFFFFFFFFFF",
      INIT_2C => X"F0090018680081AFFFFFFFFFFFFFFF00002000008000000000F00040B8800013",
      INIT_2D => X"0001A000000000B081000DEC01C9BFFFFFFFFFFFFFFF0000000000A000100200",
      INIT_2E => X"FFFFFFFF000000000390000000000024000FEC01C2FFFFFFFFFFFFFFFF000000",
      INIT_2F => X"D111F05FFFFFFFFFFFFFFF000000000390000000000000000D8401C6FFFFFFFF",
      INIT_30 => X"200000008600097802537FFFFFFFFFFFFFFF000000000FC0000000000000000C",
      INIT_31 => X"000000000FC00000000000E0000C7C4142FFFFFFFFFFFFFFFF000000001FC000",
      INIT_32 => X"FFFFFFFFFFFFFF000000801FE00000000000E1000D7C0166FFFFFFFFFFFFFFFF",
      INIT_33 => X"11800EFE016B7FFFFFFFFFFFFFFF000000803FF0000000000171801EFA00637F",
      INIT_34 => X"7FFC00000000003040073600E77FFFFFFFFFFFFFFF000000407FF80000000001",
      INIT_35 => X"FFFFFF00003001FFFC00000000003000273400E1FFFFFFFFFFFFFFFF00001800",
      INIT_36 => X"0030FFFFFFFFFFFFFFFF00007E01FFFC00000000001000633B00F0FFFFFFFFFF",
      INIT_37 => X"000000000032210030BFFFFFFFFFFFFFFF00017001FFF8000000400001001321",
      INIT_38 => X"060803FFF0000000800020002A200011FFFFFFFFFFFFFFFF0002E203FFF00000",
      INIT_39 => X"FFFFFFFFFFFF001A0013FFF00000000000100088200011BFFFFFFFFFFFFFFF00",
      INIT_3A => X"200002000B9FFFFFFFFFFFFFFF183E000FFFF8000000000038000021009BFFFF",
      INIT_3B => X"F80000000000082000020003FFFFFFFFFFFFFFFF00FC000FFFF8000000000218",
      INIT_3C => X"FFFF0800025FFFFC000000000008400000000A7FFFFFFFFFFFFFFF01E0001FFF",
      INIT_3D => X"0CFFFFFFFFFFFFFFFF00000C5FFFFC0000000000018400000010BFFFFFFFFFFF",
      INIT_3E => X"002400000000000D5FFFFFFFFFFFFFFF00000D1FFFFE00000000000020000000",
      INIT_3F => X"09FFFFFF0000000000000000000001FFFFFFFFFFFFFFFF00800C1FFFFF000000",
      INIT_40 => X"FFFFFFFFFF010007FFFFFFE000010020400000000003FFFFFFFFFFFFFFFF00C0",
      INIT_41 => X"10001803FFFFFFFFFFFFFFFF01801FFFFFFFF000000009000020001803FFFFFF",
      INIT_42 => X"FC00010004080200002403FFFFFFFFFFFFFFFF01807FFFFFFFF8000000080000",
      INIT_43 => X"FF04039FFFFFFFFF000000000F0000001401FFFFFFFFFFFFFFFF0880DFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFF00073FFFFFFFFF000090001B0000000001FFFFFFFFFFFFFF",
      INIT_45 => X"00010000010201FFFFFFFFFFFFFFFF01443FFFFFFFFE00000002021000000203",
      INIT_46 => X"FFFFFF8000000001000000080701FFFFFFFFFFFFFFFF00403FFFFFFFE0000000",
      INIT_47 => X"FFFFFFFF00407FFFFFFF0000000200080000080380FFFFFFFFFFFFFFFF00407F",
      INIT_48 => X"000180FFFFFFFFCFFFFFFF0180FFFFFFFE0000008100010000002180FFFFFFFF",
      INIT_49 => X"000000000004400021C07FFFFFFF8BFFFFFF0180FFFFFFFC0000009000410000",
      INIT_4A => X"0101FFFFFFF800000001A0000000001BC07FFFFFFF17FFFFFF01C1FFFFFFF800",
      INIT_4B => X"FFFFFE67FFFFFF0003FFFFFFF00000101008088000000FC0FFFFFFFF23FFFFFF",
      INIT_4C => X"0000000000907FFFFFFE67FFFFFF0007FFFFFFF000000018000380000000C0FF",
      INIT_4D => X"FFC000000034000000000001DA7FFFFFFE07FFFFFF000FFFFFFFC40000005008",
      INIT_4E => X"FFFFFF007FFFFFFFC000008000002000000001DC7FFFFFFE07FFFFFF001FFFFF",
      INIT_4F => X"01E3FFFFFFFF07FFFFFF00FFFFFFFF800000000000000000000070FFFFFFFE07",
      INIT_50 => X"00000000000800006FFFFFFFFF07FFFFFF00FFFFFFFFC0000000000007000000",
      INIT_51 => X"FFFFFFFE00000000000002400800007FFFFFFFFF17FFFFFF00FFFFFFFF800000",
      INIT_52 => X"FFFE2FFFFFFFFFFFFFFFFC0000000000000F400000001FDFFFFFFF0FFFFFFFE7",
      INIT_53 => X"000400000801FFFFFE2FFFFFFFFFFFFFFFFC00000000040004000000000C0FFF",
      INIT_54 => X"00000000000000800E000000047FFFFE3FFFFFFFFFFFFFFFFD00000000000015",
      INIT_55 => X"FFFFFFFFFFFFFE000000000000008002000000013FFFFE2FFFFFFFFFFFFFFFFE",
      INIT_56 => X"900003FFD23FFFFFFFFFFFFFFFF0000008000000008011000008001FFFFE8FFF",
      INIT_57 => X"10000000020002000003FF801FFFFFFFFFFFFFFF800000100000000000010002",
      INIT_58 => X"FFFE00000000000000000B0B0000000000FE007FFFFFFFFFFFFFFE0000000000",
      INIT_59 => X"001FFFFFFFFFFFFFFC00000000000000000007C002000007FA001FFFFFFFFFFF",
      INIT_5A => X"3FC00000000000001FFFFFFFFFFFFFFC0000000000000000040FC00200000000",
      INIT_5B => X"004001000000021FC000000000000023FFFFFFFFFFFF00000000000100000006",
      INIT_5C => X"FFFFFFFFF000000000010000000307C000000000000083FFFFFFFFFFFFE00000",
      INIT_5D => X"0000008009FFFFFFFFFFFFE00000000040000008000FC000000000000007FFFF",
      INIT_5E => X"00004001C000000000008001FFFFFFFFFFFF0000000000000100004007C00000",
      INIT_5F => X"0000000000020000004003C000000000000017FFFFFFFFFFE000000000000000",
      INIT_60 => X"03FFFFFFFFFFC00000000000020200000003C000000000000003FFFFFFFFFFC8",
      INIT_61 => X"0000000000000003FFFFFFFFFFC0000000000002020000200180000000000000",
      INIT_62 => X"00000C000000000000000000000083FFFFFFFFFFC00000000000020600000000",
      INIT_63 => X"FFFE0000000000000004000000000000000000000001FFFFFFFFFF0000000000",
      INIT_64 => X"00000007FFFFFFFFE0000000000000020D000000000000000000000007FFFFFF",
      INIT_65 => X"0000000800000000000007FFFFFFFFE000000000000000090000000000000000",
      INIT_66 => X"000000000010E000000000000000000C0007FFFFFFFEE0000000000000002880",
      INIT_67 => X"FFFFFF040000000000000000502000000000000000007E000FFFFFFFF8000000",
      INIT_68 => X"100FFFFFFE7C07FFFFFF0000000000000000000020010000004000361FFF0007",
      INIT_69 => X"02100000000000BC0FFFFFFFF81FFFFFFF00000000000000000012C000000000",
      INIT_6A => X"00000000400000001840000000000F9FFFFFFFF82FFFFFFF0000000000000000",
      INIT_6B => X"FFF80F83FFFF0000000000000000001940000000000FFFFFFFFFF89FFFFFFF00",
      INIT_6C => X"0000005FFFFFFFFFF00601FFFF0000000000000000021000000000000FFFFFFF",
      INIT_6D => X"8200000002800000010007FFFFFFFFF00001FFFF000000000000000000130000",
      INIT_6E => X"FFFF000000000000000000C0800000010033FFFFFFFFF00007FFFF0000000000",
      INIT_6F => X"FFFFFFFFC001FFFFFF000000000000000000C6000000008013FFFFFFFFE0003F",
      INIT_70 => X"C008000001000BFFFFFFFF8001FFFFFF000000000801600000C3000000000003",
      INIT_71 => X"00001000180000C010000001004BFFFFFFFE0003FFFFFF000000000009D00000",
      INIT_72 => X"0007FFFFFF00000000000028000040100000004083FFFFFFF80203FFFFFF0000",
      INIT_73 => X"0002C5FFFFFFC0011FFFFFFF00000000020198000180400000000043FFFFFFE0",
      INIT_74 => X"38000080800000000065FFFFFF80A41FFFFFFF000000000001B8000100400000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(14),
      wea(0) => wea(0)
    );
\bindec_b.bindec_inst_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0
     port map (
      addrb(3 downto 0) => addrb(14 downto 11),
      enb_array(0) => enb_array(14)
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addrb(3 downto 0) => addrb(14 downto 11),
      clkb => clkb,
      doutb(8 downto 0) => doutb(8 downto 0),
      \doutb[7]\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[1].ram.r_n_7\,
      \doutb[7]_0\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]_0\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]_0\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]_0\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]_0\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]_0\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]_0\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]_0\(0) => \ramloop[2].ram.r_n_7\,
      \doutb[7]_1\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]_1\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]_1\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]_1\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]_1\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]_1\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]_1\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]_1\(0) => \ramloop[3].ram.r_n_7\,
      \doutb[7]_2\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]_2\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]_2\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]_2\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]_2\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]_2\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]_2\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]_2\(0) => \ramloop[4].ram.r_n_7\,
      \doutb[7]_3\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]_3\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]_3\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]_3\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]_3\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]_3\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]_3\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]_3\(0) => \ramloop[5].ram.r_n_7\,
      \doutb[8]\(0) => \ramloop[1].ram.r_n_8\,
      \doutb[8]_0\(0) => \ramloop[2].ram.r_n_8\,
      \doutb[8]_1\(0) => \ramloop[3].ram.r_n_8\,
      \doutb[8]_2\(0) => \ramloop[4].ram.r_n_8\,
      \doutb[8]_3\(0) => \ramloop[5].ram.r_n_8\,
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(11),
      doutb(0) => doutb(11),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(9),
      doutb(0) => doutb(9),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(10),
      doutb(0) => doutb(10),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     17.376666 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "VRAM,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     17.376666 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => NLW_U0_douta_UNCONNECTED(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
