v 20121123 2
C 36100 47200 1 0 0 latch.sym
{
T 37200 47700 5 10 1 1 0 0 1
refdes=S2
T 36500 47900 5 10 1 1 0 0 1
source=latch.sch
}
C 34200 47600 1 0 0 not.sym
{
T 34450 47850 5 10 1 1 0 0 1
refdes=S1
}
C 33600 47600 1 0 0 2n7002.sym
{
T 33850 47900 5 10 1 1 0 0 1
refdes=M1
T 33700 48400 5 10 0 1 0 0 1
value=2N7002P
T 34100 48200 5 10 0 1 0 0 1
footprint=SOT23
T 35100 48200 5 10 0 1 0 0 1
device=NMOS
}
C 35000 47600 1 0 0 2n7002.sym
{
T 35250 47900 5 10 1 1 0 0 1
refdes=M2
T 35100 48400 5 10 0 1 0 0 1
value=2N7002P
T 35500 48200 5 10 0 1 0 0 1
footprint=SOT23
T 36500 48200 5 10 0 1 0 0 1
device=NMOS
}
N 34000 47700 34000 47500 4
N 34000 47500 35400 47500 4
N 35400 47200 35400 47700 4
N 34600 47500 34600 47600 4
N 33600 47900 33600 47400 4
N 33600 47400 34200 47400 4
N 34200 47400 34200 47900 4
N 35400 48100 36100 48100 4
N 34000 48100 34000 48300 4
N 34000 48300 36100 48300 4
N 34600 48200 34600 48700 4
N 34600 48700 36900 48700 4
N 35400 47200 36900 47200 4
C 33000 47800 1 0 0 in-1.sym
{
T 33000 48100 5 10 0 0 0 0 1
device=INPUT
T 33300 48100 5 10 1 1 180 0 1
refdes=D
}
C 34000 48600 1 0 0 in-1.sym
{
T 34000 48900 5 10 0 0 0 0 1
device=INPUT
T 33700 48650 5 10 1 1 0 0 1
refdes=Vss
}
C 34800 47100 1 0 0 in-1.sym
{
T 34800 47400 5 10 0 0 0 0 1
device=INPUT
T 34400 47150 5 10 1 1 0 0 1
refdes=GND
}
C 35500 47600 1 0 0 in-1.sym
{
T 35500 47900 5 10 0 0 0 0 1
device=INPUT
T 35500 47500 5 10 1 1 0 0 1
refdes=STROBE
}
C 37700 48200 1 0 0 out-1.sym
{
T 37700 48500 5 10 0 0 0 0 1
device=OUTPUT
T 37900 48400 5 10 1 1 0 0 1
refdes=Q
}
C 37700 48000 1 0 0 out-1.sym
{
T 37700 48300 5 10 0 0 0 0 1
device=OUTPUT
T 37800 47900 5 10 1 1 0 0 1
refdes=Q#
}
