{
  "module_name": "Kconfig",
  "hash_id": "a760d9277bc315377bb23be70def4f4c604ea6fd4162350a6713460ad0a0ff36",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n# Intel pin control drivers\nmenu \"Intel pinctrl drivers\"\n\tdepends on ACPI && (X86 || COMPILE_TEST)\n\nconfig PINCTRL_BAYTRAIL\n\tbool \"Intel Baytrail GPIO pin control\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  driver for memory mapped GPIO functionality on Intel Baytrail\n\t  platforms. Supports 3 banks with 102, 28 and 44 gpios.\n\t  Most pins are usually muxed to some other functionality by firmware,\n\t  so only a small amount is available for gpio use.\n\n\t  Requires ACPI device enumeration code to set up a platform device.\n\nconfig PINCTRL_CHERRYVIEW\n\ttristate \"Intel Cherryview/Braswell pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  Cherryview/Braswell pinctrl driver provides an interface that\n\t  allows configuring of SoC pins and using them as GPIOs.\n\nconfig PINCTRL_LYNXPOINT\n\ttristate \"Intel Lynxpoint pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  Lynxpoint is the PCH of Intel Haswell. This pinctrl driver\n\t  provides an interface that allows configuring of PCH pins and\n\t  using them as GPIOs.\n\nconfig PINCTRL_INTEL\n\ttristate\n\tselect PINMUX\n\tselect PINCONF\n\tselect GENERIC_PINCONF\n\tselect GPIOLIB\n\tselect GPIOLIB_IRQCHIP\n\nconfig PINCTRL_ALDERLAKE\n\ttristate \"Intel Alder Lake pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Alder Lake PCH pins and using them as GPIOs.\n\nconfig PINCTRL_BROXTON\n\ttristate \"Intel Broxton pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  Broxton pinctrl driver provides an interface that allows\n\t  configuring of SoC pins and using them as GPIOs.\n\nconfig PINCTRL_CANNONLAKE\n\ttristate \"Intel Cannon Lake PCH pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Cannon Lake PCH pins and using them as GPIOs.\n\nconfig PINCTRL_CEDARFORK\n\ttristate \"Intel Cedar Fork pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Cedar Fork PCH pins and using them as GPIOs.\n\nconfig PINCTRL_DENVERTON\n\ttristate \"Intel Denverton pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Denverton SoC pins and using them as GPIOs.\n\nconfig PINCTRL_ELKHARTLAKE\n\ttristate \"Intel Elkhart Lake SoC pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Elkhart Lake SoC pins and using them as GPIOs.\n\nconfig PINCTRL_EMMITSBURG\n\ttristate \"Intel Emmitsburg pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Emmitsburg pins and using them as GPIOs.\n\nconfig PINCTRL_GEMINILAKE\n\ttristate \"Intel Gemini Lake SoC pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Gemini Lake SoC pins and using them as GPIOs.\n\nconfig PINCTRL_ICELAKE\n\ttristate \"Intel Ice Lake PCH pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Ice Lake PCH pins and using them as GPIOs.\n\nconfig PINCTRL_JASPERLAKE\n\ttristate \"Intel Jasper Lake PCH pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Jasper Lake PCH pins and using them as GPIOs.\n\nconfig PINCTRL_LAKEFIELD\n\ttristate \"Intel Lakefield SoC pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Lakefield SoC pins and using them as GPIOs.\n\nconfig PINCTRL_LEWISBURG\n\ttristate \"Intel Lewisburg pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Lewisburg pins and using them as GPIOs.\n\nconfig PINCTRL_METEORLAKE\n\ttristate \"Intel Meteor Lake pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Meteor Lake pins and using them as GPIOs.\n\nconfig PINCTRL_SUNRISEPOINT\n\ttristate \"Intel Sunrisepoint pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  Sunrisepoint is the PCH of Intel Skylake. This pinctrl driver\n\t  provides an interface that allows configuring of PCH pins and\n\t  using them as GPIOs.\n\nconfig PINCTRL_TIGERLAKE\n\ttristate \"Intel Tiger Lake pinctrl and GPIO driver\"\n\tselect PINCTRL_INTEL\n\thelp\n\t  This pinctrl driver provides an interface that allows configuring\n\t  of Intel Tiger Lake PCH pins and using them as GPIOs.\n\nsource \"drivers/pinctrl/intel/Kconfig.tng\"\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}