# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project test1
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(behavior)#1
# Loading work.regn(behavior)#1
# Loading work.regn(behavior)#2
# Loading work.flipflop(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../synopsys.attributes
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_misc(body)
# Loading work.data_sink(beh)#1
run 1000 ns
add wave sim:/tb_fir/UUT/clk
add wave sim:/tb_fir/UUT/rst_n
add wave sim:/tb_fir/UUT/din
add wave sim:/tb_fir/UUT/vin
add wave sim:/tb_fir/UUT/b0
add wave sim:/tb_fir/UUT/b1
add wave sim:/tb_fir/UUT/a1
add wave sim:/tb_fir/UUT/dout
add wave sim:/tb_fir/UUT/vout
add wave sim:/tb_fir/UUT/din_del
add wave sim:/tb_fir/UUT/din_t
add wave sim:/tb_fir/UUT/u
add wave sim:/tb_fir/UUT/u_del_vec
add wave sim:/tb_fir/UUT/u_del
add wave sim:/tb_fir/UUT/mula1
add wave sim:/tb_fir/UUT/mulb0
add wave sim:/tb_fir/UUT/mulb1
add wave sim:/tb_fir/UUT/t_mula1
add wave sim:/tb_fir/UUT/t_mulb0
add wave sim:/tb_fir/UUT/t_mulb1
add wave sim:/tb_fir/UUT/y
add wave sim:/tb_fir/UUT/y_vec
add wave sim:/tb_fir/UUT/q1
add wave sim:/tb_fir/UUT/b0_t
add wave sim:/tb_fir/UUT/b1_t
add wave sim:/tb_fir/UUT/a1_t
run 1000 ns
quit -sim
vsim work.tb_fir
# vsim work.tb_fir 
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(behavior)#1
# Loading work.regn(behavior)#1
# Loading work.regn(behavior)#2
# Loading work.flipflop(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../synopsys.attributes
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_misc(body)
# Loading work.data_sink(beh)#1
add wave sim:/tb_fir/UUT/clk
add wave sim:/tb_fir/UUT/rst_n
add wave sim:/tb_fir/UUT/din
add wave sim:/tb_fir/UUT/vin
add wave sim:/tb_fir/UUT/b0
add wave sim:/tb_fir/UUT/b1
add wave sim:/tb_fir/UUT/a1
add wave sim:/tb_fir/UUT/dout
add wave sim:/tb_fir/UUT/vout
add wave sim:/tb_fir/UUT/din_del
add wave sim:/tb_fir/UUT/din_t
add wave sim:/tb_fir/UUT/u
add wave sim:/tb_fir/UUT/u_del_vec
add wave sim:/tb_fir/UUT/u_del
add wave sim:/tb_fir/UUT/mula1
add wave sim:/tb_fir/UUT/mulb0
add wave sim:/tb_fir/UUT/mulb1
add wave sim:/tb_fir/UUT/t_mula1
add wave sim:/tb_fir/UUT/t_mulb0
add wave sim:/tb_fir/UUT/t_mulb1
add wave sim:/tb_fir/UUT/y
add wave sim:/tb_fir/UUT/y_vec
add wave sim:/tb_fir/UUT/q1
add wave sim:/tb_fir/UUT/b0_t
add wave sim:/tb_fir/UUT/b1_t
add wave sim:/tb_fir/UUT/a1_t
run 1000 ns
