<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de dma.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_structs/include/hardware/structs/dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_DMA_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_DMA_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;hardware/regs/dma.h&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;hardware/structs/dma_debug.h&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_dma</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/dma.h.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="foldopen" id="foldopen00027" data-start="{" data-end="};">
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html">   27</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad308fac25f30da4019a4494999e52a59">DMA_CH0_READ_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_READ_ADDR</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// DMA Channel 0 Read Address pointer</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0xffffffff [31:0]  CH0_READ_ADDR (0x00000000) This register updates automatically each time a read completes</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a4f116acf1870de9f27a641487a921f2d">   31</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> <a class="code hl_variable" href="rp2__common_2hardware__dma_2include_2hardware_2dma_8h.html#aecb25c34bbdf81536f472b9370d0330f">read_addr</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3cb2c120a2063a11f5335a11048309e">DMA_CH0_WRITE_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_WRITE_ADDR</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="comment">// DMA Channel 0 Write Address pointer</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="comment">// 0xffffffff [31:0]  CH0_WRITE_ADDR (0x00000000) This register updates automatically each time a write completes</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#af86445926687254ca41971a1e45ab3a5">   36</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> write_addr;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc44d1f5e9d6721452e9272116d7840e">DMA_CH0_TRANS_COUNT_OFFSET</a>) <span class="comment">// DMA_CH0_TRANS_COUNT</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// DMA Channel 0 Transfer Count</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// 0xffffffff [31:0]  CH0_TRANS_COUNT (0x00000000) Program the number of bus transfers a channel will...</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a95c2e083107d75fa7563c791f11cbb6a">   41</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> transfer_count;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8898cfa8a9ec183313db52e46fccf12f">DMA_CH0_CTRL_TRIG_OFFSET</a>) <span class="comment">// DMA_CH0_CTRL_TRIG</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="comment">// DMA Channel 0 Control and Status</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">// 0x80000000 [31]    AHB_ERROR    (0) Logical OR of the READ_ERROR and WRITE_ERROR flags</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="comment">// 0x40000000 [30]    READ_ERROR   (0) If 1, the channel received a read bus error</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="comment">// 0x20000000 [29]    WRITE_ERROR  (0) If 1, the channel received a write bus error</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 0x01000000 [24]    BUSY         (0) This flag goes high when the channel starts a new...</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="comment">// 0x00800000 [23]    SNIFF_EN     (0) If 1, this channel&#39;s data transfers are visible to the...</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="comment">// 0x00400000 [22]    BSWAP        (0) Apply byte-swap transformation to DMA data</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// 0x00200000 [21]    IRQ_QUIET    (0) In QUIET mode, the channel does not generate IRQs at the...</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">// 0x001f8000 [20:15] TREQ_SEL     (0x00) Select a Transfer Request signal</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// 0x00007800 [14:11] CHAIN_TO     (0x0) When this channel completes, it will trigger the channel...</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">// 0x00000400 [10]    RING_SEL     (0) Select whether RING_SIZE applies to read or write addresses</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// 0x000003c0 [9:6]   RING_SIZE    (0x0) Size of address wrap region</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// 0x00000020 [5]     INCR_WRITE   (0) If 1, the write address increments with each transfer</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// 0x00000010 [4]     INCR_READ    (0) If 1, the read address increments with each transfer</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">// 0x0000000c [3:2]   DATA_SIZE    (0x0) Set the size of each bus transfer (byte/halfword/word)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="comment">// 0x00000002 [1]     HIGH_PRIORITY (0) HIGH_PRIORITY gives a channel preferential treatment in...</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// 0x00000001 [0]     EN           (0) DMA Channel Enable</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#ab4ac190b8909662e59e4726a6909f439">   61</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ctrl_trig;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6c9a7f38125942c77c78e7df02ec0a1">DMA_CH0_AL1_CTRL_OFFSET</a>) <span class="comment">// DMA_CH0_AL1_CTRL</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL1_CTRL (-) </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a793736a9d83b582e01d529198e9e4b94">   66</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al1_ctrl;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3a1d0203adbcba1c08452ade2853045">DMA_CH0_AL1_READ_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_AL1_READ_ADDR</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="comment">// Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL1_READ_ADDR (-) </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#ab694a705ed69ab69d26c1b5d509c0a87">   71</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al1_read_addr;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a074808aa2464a7030d420d3c87a1820d">DMA_CH0_AL1_WRITE_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="comment">// Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL1_WRITE_ADDR (-) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a1805939eb01bf99d9d23c92ed383629c">   76</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al1_write_addr;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b5739497d2a12c1e3639d44da2e6487">DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET</a>) <span class="comment">// DMA_CH0_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="comment">// Alias for channel 0 TRANS_COUNT register +</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL1_TRANS_COUNT_TRIG (-) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a9191edc640f5b4c235a85166468d4352">   81</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> <a class="code hl_variable" href="rp2__common_2hardware__dma_2include_2hardware_2dma_8h.html#a3f35a0e47bf6b3c83ab80a1be289f746">al1_transfer_count_trig</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c40a93ff51558bd39c01c0eb3d9cced">DMA_CH0_AL2_CTRL_OFFSET</a>) <span class="comment">// DMA_CH0_AL2_CTRL</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL2_CTRL (-) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#adfbbeb243ae3b874313d7cb3cb5b3f58">   86</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al2_ctrl;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642cf4e7991afc06e9697afb60ff4083">DMA_CH0_AL2_TRANS_COUNT_OFFSET</a>) <span class="comment">// DMA_CH0_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="comment">// Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL2_TRANS_COUNT (-) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#ab644205c2772a5189d1e3eb5aae738d1">   91</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al2_transfer_count;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e9fc106d5e90affd15b9be62d8f2098">DMA_CH0_AL2_READ_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_AL2_READ_ADDR</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL2_READ_ADDR (-) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a6f0184139cb84065372cc53e6afd797f">   96</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al2_read_addr;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a382f9ea751d81ab7e483aa89cf0257e5">DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET</a>) <span class="comment">// DMA_CH0_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">// Alias for channel 0 WRITE_ADDR register +</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL2_WRITE_ADDR_TRIG (-) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#af63e85186299045184e8d1d276e7b0db">  101</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al2_write_addr_trig;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae42813e69b6d05412ea4e74a1ddda529">DMA_CH0_AL3_CTRL_OFFSET</a>) <span class="comment">// DMA_CH0_AL3_CTRL</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL3_CTRL (-) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a82145f05a06368b44ecbcd1b81314683">  106</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al3_ctrl;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae966cf7788292c278bd125b0126df05d">DMA_CH0_AL3_WRITE_ADDR_OFFSET</a>) <span class="comment">// DMA_CH0_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="comment">// Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL3_WRITE_ADDR (-) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a15592d69409040d55222db8ea0de7355">  111</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al3_write_addr;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f187742dc596c61d5a4dadfd71ffd64">DMA_CH0_AL3_TRANS_COUNT_OFFSET</a>) <span class="comment">// DMA_CH0_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL3_TRANS_COUNT (-) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a07c085d34002b99d3e3d72f410b20e70">  116</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al3_transfer_count;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae820da4f12e0be77434326ba716fd40d">DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET</a>) <span class="comment">// DMA_CH0_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">// Alias for channel 0 READ_ADDR register +</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="comment">// 0xffffffff [31:0]  CH0_AL3_READ_ADDR_TRIG (-) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html#a60865585bd1df9c1a25bfa417c131b8c">  121</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> al3_read_addr_trig;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>} <a class="code hl_struct" href="structdma__channel__hw__t.html">dma_channel_hw_t</a>;</div>
</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="foldopen" id="foldopen00124" data-start="{" data-end="};">
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structdma__irq__ctrl__hw__t.html">  124</a></span><a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">struct</a> {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81">DMA_INTR_OFFSET</a>) <span class="comment">// DMA_INTR</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// Interrupt Status (raw)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// 0x0000ffff [15:0]  INTR         (0x0000) Raw interrupt status for DMA Channels 0</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structdma__irq__ctrl__hw__t.html#a71d4d7e8621789dff807200b778cad26">  128</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intr;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c">DMA_INTE0_OFFSET</a>) <span class="comment">// DMA_INTE0</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// Interrupt Enables for IRQ 0</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// 0x0000ffff [15:0]  INTE0        (0x0000) Set bit n to pass interrupts from channel n to DMA IRQ 0</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structdma__irq__ctrl__hw__t.html#a2fbd15c9569ab6929951accc89f60106">  133</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> inte;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c">DMA_INTF0_OFFSET</a>) <span class="comment">// DMA_INTF0</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// Force Interrupts</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// 0x0000ffff [15:0]  INTF0        (0x0000) Write 1s to force the corresponding bits in INTE0</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structdma__irq__ctrl__hw__t.html#a2b283d0294438cadebcffa98284a0249">  138</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intf;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679">DMA_INTS0_OFFSET</a>) <span class="comment">// DMA_INTS0</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// Interrupt Status for IRQ 0</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">// 0x0000ffff [15:0]  INTS0        (0x0000) Indicates active channel interrupt requests which are...</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structdma__irq__ctrl__hw__t.html#a24910bb18e0dde51788581d3fba413ed">  143</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ints;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>} <a class="code hl_struct" href="structdma__irq__ctrl__hw__t.html">dma_irq_ctrl_hw_t</a>;</div>
</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="foldopen" id="foldopen00146" data-start="{" data-end="};">
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structdma__hw__t.html">  146</a></span><a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">struct</a> {</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a5a4bcde999961287c307e485c3e3848f">  147</a></span>    <a class="code hl_struct" href="structdma__channel__hw__t.html">dma_channel_hw_t</a> ch[12];</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#ae99882e94be35f28ada690a3f59b17fb">  149</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0[64];</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81">DMA_INTR_OFFSET</a>) <span class="comment">// DMA_INTR</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>            <span class="comment">// Interrupt Status (raw)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>            <span class="comment">// 0x0000ffff [15:0]  INTR         (0x0000) Raw interrupt status for DMA Channels 0</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#ae25347c9c55bc901ccb59ab50c63b4d2">  156</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intr;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c">DMA_INTE0_OFFSET</a>) <span class="comment">// DMA_INTE0</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            <span class="comment">// Interrupt Enables for IRQ 0</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            <span class="comment">// 0x0000ffff [15:0]  INTE0        (0x0000) Set bit n to pass interrupts from channel n to DMA IRQ 0</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#ac301abb6b9edaa24c3fabf3fcac2026a">  161</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> inte0;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c">DMA_INTF0_OFFSET</a>) <span class="comment">// DMA_INTF0</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>            <span class="comment">// Force Interrupts</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>            <span class="comment">// 0x0000ffff [15:0]  INTF0        (0x0000) Write 1s to force the corresponding bits in INTE0                  </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#aca451019c794130ae53f850ca2062637">  166</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intf0;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679">DMA_INTS0_OFFSET</a>) <span class="comment">// DMA_INTS0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>            <span class="comment">// Interrupt Status for IRQ 0</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>            <span class="comment">// 0x0000ffff [15:0]  INTS0        (0x0000) Indicates active channel interrupt requests which are...</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a794f11a03376f57821137cdff34f6d72">  171</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ints0;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a5e3d59d9b4bd9dd0f674fbab1cc4ebaf">  173</a></span>            <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> __pad0;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a094a3421ad8500913b57c5a91565cda8">DMA_INTE1_OFFSET</a>) <span class="comment">// DMA_INTE1</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            <span class="comment">// Interrupt Enables for IRQ 1</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>            <span class="comment">// 0x0000ffff [15:0]  INTE1        (0x0000) Set bit n to pass interrupts from channel n to DMA IRQ 1</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#ab9269943af4a2d7c19d51f2382ddda33">  178</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> inte1;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfdc95d6f9d71030c27641d3d91d6fdd">DMA_INTF1_OFFSET</a>) <span class="comment">// DMA_INTF1</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>            <span class="comment">// Force Interrupts for IRQ 1</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            <span class="comment">// 0x0000ffff [15:0]  INTF1        (0x0000) Write 1s to force the corresponding bits in INTF1</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#ab8fe055918bbf7a9c60c6e254c1c81e7">  183</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intf1;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4122612aced0fbd4d693c1a5d1316e08">DMA_INTS1_OFFSET</a>) <span class="comment">// DMA_INTS1</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>            <span class="comment">// Interrupt Status (masked) for IRQ 1</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>            <span class="comment">// 0x0000ffff [15:0]  INTS1        (0x0000) Indicates active channel interrupt requests which are...</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#abaf86e30d84987fb0a7ad22602022270">  188</a></span>            <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> ints1;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        };</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a3a949d4cce5c1daa98764173453a510f">  190</a></span>        <a class="code hl_struct" href="structdma__irq__ctrl__hw__t.html">dma_irq_ctrl_hw_t</a> irq_ctrl[2];</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    };</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="comment">// (Description copied from array index 0 register DMA_TIMER0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cef14fa56fd32c73c454370c03b86fe">DMA_TIMER0_OFFSET</a>) <span class="comment">// DMA_TIMER0</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="comment">// Pacing (X/Y) Fractional Timer +</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="comment">// 0xffff0000 [31:16] X            (0x0000) Pacing Timer Dividend</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">// 0x0000ffff [15:0]  Y            (0x0000) Pacing Timer Divisor</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a4dcb4472ac5023b61ed3179513dced54">  198</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> timer[4];</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8bfc7cd48d0e230a75ce999653f4959">DMA_MULTI_CHAN_TRIGGER_OFFSET</a>) <span class="comment">// DMA_MULTI_CHAN_TRIGGER</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// Trigger one or more channels simultaneously</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="comment">// 0x0000ffff [15:0]  MULTI_CHAN_TRIGGER (0x0000) Each bit in this register corresponds to a DMA channel</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a2f22c0020deaab5cae0354481ddfd47b">  203</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> multi_channel_trigger;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c3fb6a7c4e58344786480b237118aa3">DMA_SNIFF_CTRL_OFFSET</a>) <span class="comment">// DMA_SNIFF_CTRL</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="comment">// Sniffer Control</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="comment">// 0x00000800 [11]    OUT_INV      (0) If set, the result appears inverted (bitwise complement)...</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="comment">// 0x00000400 [10]    OUT_REV      (0) If set, the result appears bit-reversed when read</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="comment">// 0x00000200 [9]     BSWAP        (0) Locally perform a byte reverse on the sniffed data,...</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="comment">// 0x000001e0 [8:5]   CALC         (0x0) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="comment">// 0x0000001e [4:1]   DMACH        (0x0) DMA channel for Sniffer to observe</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="comment">// 0x00000001 [0]     EN           (0) Enable sniffer</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a5852b84ca7884809b0e78b6471979ce7">  213</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sniff_ctrl;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa57c430a2f304cece3e15fbbf72f921">DMA_SNIFF_DATA_OFFSET</a>) <span class="comment">// DMA_SNIFF_DATA</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// Data accumulator for sniff hardware</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="comment">// 0xffffffff [31:0]  SNIFF_DATA   (0x00000000) Write an initial seed value here before starting a DMA...</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#adf7fa0bb1f7eea1a9422aaeb62cb5ece">  218</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sniff_data;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a0c971f7c8acc57f5e1b647a5bad405bf">  220</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad1;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38496e266df2e0382a7dbb64f9a028b2">DMA_FIFO_LEVELS_OFFSET</a>) <span class="comment">// DMA_FIFO_LEVELS</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="comment">// Debug RAF, WAF, TDF levels</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="comment">// 0x00ff0000 [23:16] RAF_LVL      (0x00) Current Read-Address-FIFO fill level</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="comment">// 0x0000ff00 [15:8]  WAF_LVL      (0x00) Current Write-Address-FIFO fill level</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="comment">// 0x000000ff [7:0]   TDF_LVL      (0x00) Current Transfer-Data-FIFO fill level</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a14f814f6f95d81ed475948f0d7bf3264">  227</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> fifo_levels;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3622574bd7088db159f61145f311dce5">DMA_CHAN_ABORT_OFFSET</a>) <span class="comment">// DMA_CHAN_ABORT</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="comment">// Abort an in-progress transfer sequence on one or more channels</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="comment">// 0x0000ffff [15:0]  CHAN_ABORT   (0x0000) Each bit corresponds to a channel</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structdma__hw__t.html#a867fe4be1e8a190771f757c5b71002f2">  232</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> abort;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>} <a class="code hl_struct" href="structdma__hw__t.html">dma_hw_t</a>;</div>
</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h.html#aa9f0b6708d1874b0c13e9e0fbd9a7685">  235</a></span><span class="preprocessor">#define dma_hw ((dma_hw_t *)DMA_BASE)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structdma__hw__t.html">dma_hw_t</a>) == 0x0448, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_DMA_H</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_aec2e26f447787f282e83a0c3f135b28d"><div class="ttname"><a href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a></div><div class="ttdeci">volatile uint32_t io_wo_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:68</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="apico__divider__nesting__test_8c_html_a0b4d1ad82ace098e820dde96e7e393e2"><div class="ttname"><a href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a></div><div class="ttdeci">volatile uint32_t count[3]</div><div class="ttdef"><b>Definição</b> pico_divider_nesting_test.c:16</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a074808aa2464a7030d420d3c87a1820d"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a074808aa2464a7030d420d3c87a1820d">DMA_CH0_AL1_WRITE_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL1_WRITE_ADDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:311</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a094a3421ad8500913b57c5a91565cda8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a094a3421ad8500913b57c5a91565cda8">DMA_INTE1_OFFSET</a></div><div class="ttdeci">#define DMA_INTE1_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4733</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a0bd6499a3c503c384eb9e7f54063130c"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c">DMA_INTF0_OFFSET</a></div><div class="ttdeci">#define DMA_INTF0_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4711</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a15df655c106abc3ed7943e594916812c"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c">DMA_INTE0_OFFSET</a></div><div class="ttdeci">#define DMA_INTE0_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4700</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a1f187742dc596c61d5a4dadfd71ffd64"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f187742dc596c61d5a4dadfd71ffd64">DMA_CH0_AL3_TRANS_COUNT_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL3_TRANS_COUNT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:387</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a2c40a93ff51558bd39c01c0eb3d9cced"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c40a93ff51558bd39c01c0eb3d9cced">DMA_CH0_AL2_CTRL_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL2_CTRL_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:331</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a2cef14fa56fd32c73c454370c03b86fe"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cef14fa56fd32c73c454370c03b86fe">DMA_TIMER0_OFFSET</a></div><div class="ttdeci">#define DMA_TIMER0_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4769</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a3622574bd7088db159f61145f311dce5"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3622574bd7088db159f61145f311dce5">DMA_CHAN_ABORT_OFFSET</a></div><div class="ttdeci">#define DMA_CHAN_ABORT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:5018</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a382f9ea751d81ab7e483aa89cf0257e5"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a382f9ea751d81ab7e483aa89cf0257e5">DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:360</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a38496e266df2e0382a7dbb64f9a028b2"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38496e266df2e0382a7dbb64f9a028b2">DMA_FIFO_LEVELS_OFFSET</a></div><div class="ttdeci">#define DMA_FIFO_LEVELS_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4980</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a4086a4a565611967088212490b819679"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679">DMA_INTS0_OFFSET</a></div><div class="ttdeci">#define DMA_INTS0_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4723</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a4122612aced0fbd4d693c1a5d1316e08"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4122612aced0fbd4d693c1a5d1316e08">DMA_INTS1_OFFSET</a></div><div class="ttdeci">#define DMA_INTS1_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4756</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a4e9fc106d5e90affd15b9be62d8f2098"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e9fc106d5e90affd15b9be62d8f2098">DMA_CH0_AL2_READ_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL2_READ_ADDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:349</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a642cf4e7991afc06e9697afb60ff4083"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642cf4e7991afc06e9697afb60ff4083">DMA_CH0_AL2_TRANS_COUNT_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL2_TRANS_COUNT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:340</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a6b5739497d2a12c1e3639d44da2e6487"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b5739497d2a12c1e3639d44da2e6487">DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:322</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a6c3fb6a7c4e58344786480b237118aa3"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c3fb6a7c4e58344786480b237118aa3">DMA_SNIFF_CTRL_OFFSET</a></div><div class="ttdeci">#define DMA_SNIFF_CTRL_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4890</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_a8898cfa8a9ec183313db52e46fccf12f"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8898cfa8a9ec183313db52e46fccf12f">DMA_CH0_CTRL_TRIG_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_CTRL_TRIG_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:71</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_aa6c9a7f38125942c77c78e7df02ec0a1"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6c9a7f38125942c77c78e7df02ec0a1">DMA_CH0_AL1_CTRL_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL1_CTRL_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:293</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_aaa57c430a2f304cece3e15fbbf72f921"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa57c430a2f304cece3e15fbbf72f921">DMA_SNIFF_DATA_OFFSET</a></div><div class="ttdeci">#define DMA_SNIFF_DATA_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4971</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ab3cb2c120a2063a11f5335a11048309e"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3cb2c120a2063a11f5335a11048309e">DMA_CH0_WRITE_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_WRITE_ADDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:34</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_abc44d1f5e9d6721452e9272116d7840e"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc44d1f5e9d6721452e9272116d7840e">DMA_CH0_TRANS_COUNT_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_TRANS_COUNT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:62</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ac80b360e1cf3e85b3bb93fd65ce3ab81"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81">DMA_INTR_OFFSET</a></div><div class="ttdeci">#define DMA_INTR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4690</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_acfdc95d6f9d71030c27641d3d91d6fdd"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfdc95d6f9d71030c27641d3d91d6fdd">DMA_INTF1_OFFSET</a></div><div class="ttdeci">#define DMA_INTF1_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4744</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ad308fac25f30da4019a4494999e52a59"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad308fac25f30da4019a4494999e52a59">DMA_CH0_READ_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_READ_ADDR_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:22</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ad8bfc7cd48d0e230a75ce999653f4959"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8bfc7cd48d0e230a75ce999653f4959">DMA_MULTI_CHAN_TRIGGER_OFFSET</a></div><div class="ttdeci">#define DMA_MULTI_CHAN_TRIGGER_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:4881</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ae42813e69b6d05412ea4e74a1ddda529"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae42813e69b6d05412ea4e74a1ddda529">DMA_CH0_AL3_CTRL_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL3_CTRL_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:369</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ae820da4f12e0be77434326ba716fd40d"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae820da4f12e0be77434326ba716fd40d">DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:398</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_ae966cf7788292c278bd125b0126df05d"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae966cf7788292c278bd125b0126df05d">DMA_CH0_AL3_WRITE_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL3_WRITE_ADDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:378</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_html_af3a1d0203adbcba1c08452ade2853045"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3a1d0203adbcba1c08452ade2853045">DMA_CH0_AL1_READ_ADDR_OFFSET</a></div><div class="ttdeci">#define DMA_CH0_AL1_READ_ADDR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/dma.h:302</div></div>
<div class="ttc" id="arp2__common_2hardware__dma_2include_2hardware_2dma_8h_html_a3f35a0e47bf6b3c83ab80a1be289f746"><div class="ttname"><a href="rp2__common_2hardware__dma_2include_2hardware_2dma_8h.html#a3f35a0e47bf6b3c83ab80a1be289f746">al1_transfer_count_trig</a></div><div class="ttdeci">hw al1_transfer_count_trig</div><div class="ttdef"><b>Definição</b> rp2_common/hardware_dma/include/hardware/dma.h:672</div></div>
<div class="ttc" id="arp2__common_2hardware__dma_2include_2hardware_2dma_8h_html_aecb25c34bbdf81536f472b9370d0330f"><div class="ttname"><a href="rp2__common_2hardware__dma_2include_2hardware_2dma_8h.html#aecb25c34bbdf81536f472b9370d0330f">read_addr</a></div><div class="ttdeci">static void const volatile void * read_addr</div><div class="ttdef"><b>Definição</b> rp2_common/hardware_dma/include/hardware/dma.h:667</div></div>
<div class="ttc" id="astructdma__channel__hw__t_html"><div class="ttname"><a href="structdma__channel__hw__t.html">dma_channel_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/dma.h:27</div></div>
<div class="ttc" id="astructdma__hw__t_html"><div class="ttname"><a href="structdma__hw__t.html">dma_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/dma.h:146</div></div>
<div class="ttc" id="astructdma__irq__ctrl__hw__t_html"><div class="ttname"><a href="structdma__irq__ctrl__hw__t.html">dma_irq_ctrl_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/dma.h:124</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_519578c92a94c221750fe2f676450158.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_2ab73e23d05a66084d7e97c97400bbce.html">include</a></li><li class="navelem"><a class="el" href="dir_2ebfd2cfe85b5f65b8c479450ca76d68.html">hardware</a></li><li class="navelem"><a class="el" href="dir_50758e3d52fdfb177ad98847c6ec1efb.html">structs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h.html">dma.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
