

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Sat Sep  8 14:13:47 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents_SmallBitWidth
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.31|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 6.98ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pol_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pol) nounwind"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %y) nounwind"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %x) nounwind"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_cast = zext i9 %y_read to i10"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_15, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_14, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_13, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_12, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_11, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_10, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_9, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_8, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_7, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_6, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_5, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_4, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_3, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_2, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_1, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice0_V_0, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_15, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_14, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_13, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_12, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_11, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_10, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_9, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_8, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_7, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_6, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_5, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_4, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_3, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_2, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_1, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice1_V_0, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_15, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_14, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_13, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_12, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_11, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_10, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_9, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_8, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_7, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_6, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_5, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_4, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_3, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_2, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_1, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i180]* @glPLSlice2_V_0, [1 x i8]* @p_str10, [13 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = shl i10 %x_read, 2" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %y_read, i32 2, i32 8)"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_s, i2 0)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i9 %tmp_12 to i10" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_s = add i10 %tmp, %y_cast" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%xNewIdx_V = sub i10 %p_s, %tmp_30_cast" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %pol_read, label %1, label %._crit_edge" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:25]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_2 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:41]
ST_1 : Operation 63 [1/1] (0.95ns)   --->   "%tmp_13 = icmp eq i2 %glPLActiveSliceIdx_V_2, 0" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %4" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:41]
ST_1 : Operation 65 [1/1] (0.95ns)   --->   "%tmp_21 = icmp eq i2 %glPLActiveSliceIdx_V_2, 1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:61]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %5, label %7" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:61]
ST_1 : Operation 67 [1/1] (0.95ns)   --->   "%tmp_26 = icmp eq i2 %glPLActiveSliceIdx_V_2, -2" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %8, label %._crit_edge1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:81]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %xNewIdx_V, i32 4, i32 9)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%newIndex6 = zext i6 %newIndex to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%glPLSlice2_V_0_addr = getelementptr [60 x i180]* @glPLSlice2_V_0, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%glPLSlice2_V_1_addr = getelementptr [60 x i180]* @glPLSlice2_V_1, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%glPLSlice2_V_2_addr = getelementptr [60 x i180]* @glPLSlice2_V_2, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%glPLSlice2_V_3_addr = getelementptr [60 x i180]* @glPLSlice2_V_3, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%glPLSlice2_V_4_addr = getelementptr [60 x i180]* @glPLSlice2_V_4, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%glPLSlice2_V_5_addr = getelementptr [60 x i180]* @glPLSlice2_V_5, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%glPLSlice2_V_6_addr = getelementptr [60 x i180]* @glPLSlice2_V_6, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%glPLSlice2_V_7_addr = getelementptr [60 x i180]* @glPLSlice2_V_7, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%glPLSlice2_V_8_addr = getelementptr [60 x i180]* @glPLSlice2_V_8, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%glPLSlice2_V_9_addr = getelementptr [60 x i180]* @glPLSlice2_V_9, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%glPLSlice2_V_10_addr = getelementptr [60 x i180]* @glPLSlice2_V_10, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%glPLSlice2_V_11_addr = getelementptr [60 x i180]* @glPLSlice2_V_11, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%glPLSlice2_V_12_addr = getelementptr [60 x i180]* @glPLSlice2_V_12, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%glPLSlice2_V_13_addr = getelementptr [60 x i180]* @glPLSlice2_V_13, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%glPLSlice2_V_14_addr = getelementptr [60 x i180]* @glPLSlice2_V_14, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%glPLSlice2_V_15_addr = getelementptr [60 x i180]* @glPLSlice2_V_15, i64 0, i64 %newIndex6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%glPLSlice2_V_0_load = load i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%glPLSlice2_V_1_load = load i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%glPLSlice2_V_2_load = load i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%glPLSlice2_V_3_load = load i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%glPLSlice2_V_4_load = load i180* %glPLSlice2_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%glPLSlice2_V_5_load = load i180* %glPLSlice2_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%glPLSlice2_V_6_load = load i180* %glPLSlice2_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%glPLSlice2_V_7_load = load i180* %glPLSlice2_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%glPLSlice2_V_8_load = load i180* %glPLSlice2_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%glPLSlice2_V_9_load = load i180* %glPLSlice2_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%glPLSlice2_V_10_load = load i180* %glPLSlice2_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%glPLSlice2_V_11_load = load i180* %glPLSlice2_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%glPLSlice2_V_12_load = load i180* %glPLSlice2_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%glPLSlice2_V_13_load = load i180* %glPLSlice2_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%glPLSlice2_V_14_load = load i180* %glPLSlice2_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%glPLSlice2_V_15_load = load i180* %glPLSlice2_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%newIndex4 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %xNewIdx_V, i32 4, i32 9)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%newIndex5 = zext i6 %newIndex4 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%glPLSlice1_V_0_addr = getelementptr [60 x i180]* @glPLSlice1_V_0, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlice1_V_1_addr = getelementptr [60 x i180]* @glPLSlice1_V_1, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%glPLSlice1_V_2_addr = getelementptr [60 x i180]* @glPLSlice1_V_2, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%glPLSlice1_V_3_addr = getelementptr [60 x i180]* @glPLSlice1_V_3, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%glPLSlice1_V_4_addr = getelementptr [60 x i180]* @glPLSlice1_V_4, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%glPLSlice1_V_5_addr = getelementptr [60 x i180]* @glPLSlice1_V_5, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%glPLSlice1_V_6_addr = getelementptr [60 x i180]* @glPLSlice1_V_6, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%glPLSlice1_V_7_addr = getelementptr [60 x i180]* @glPLSlice1_V_7, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%glPLSlice1_V_8_addr = getelementptr [60 x i180]* @glPLSlice1_V_8, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%glPLSlice1_V_9_addr = getelementptr [60 x i180]* @glPLSlice1_V_9, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%glPLSlice1_V_10_addr = getelementptr [60 x i180]* @glPLSlice1_V_10, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%glPLSlice1_V_11_addr = getelementptr [60 x i180]* @glPLSlice1_V_11, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%glPLSlice1_V_12_addr = getelementptr [60 x i180]* @glPLSlice1_V_12, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%glPLSlice1_V_13_addr = getelementptr [60 x i180]* @glPLSlice1_V_13, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%glPLSlice1_V_14_addr = getelementptr [60 x i180]* @glPLSlice1_V_14, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%glPLSlice1_V_15_addr = getelementptr [60 x i180]* @glPLSlice1_V_15, i64 0, i64 %newIndex5" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]
ST_1 : Operation 121 [2/2] (3.25ns)   --->   "%glPLSlice1_V_0_load = load i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%glPLSlice1_V_1_load = load i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%glPLSlice1_V_2_load = load i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%glPLSlice1_V_3_load = load i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%glPLSlice1_V_4_load = load i180* %glPLSlice1_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 126 [2/2] (3.25ns)   --->   "%glPLSlice1_V_5_load = load i180* %glPLSlice1_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 127 [2/2] (3.25ns)   --->   "%glPLSlice1_V_6_load = load i180* %glPLSlice1_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%glPLSlice1_V_7_load = load i180* %glPLSlice1_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%glPLSlice1_V_8_load = load i180* %glPLSlice1_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%glPLSlice1_V_9_load = load i180* %glPLSlice1_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 131 [2/2] (3.25ns)   --->   "%glPLSlice1_V_10_load = load i180* %glPLSlice1_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%glPLSlice1_V_11_load = load i180* %glPLSlice1_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 133 [2/2] (3.25ns)   --->   "%glPLSlice1_V_12_load = load i180* %glPLSlice1_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%glPLSlice1_V_13_load = load i180* %glPLSlice1_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 135 [2/2] (3.25ns)   --->   "%glPLSlice1_V_14_load = load i180* %glPLSlice1_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 136 [2/2] (3.25ns)   --->   "%glPLSlice1_V_15_load = load i180* %glPLSlice1_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %xNewIdx_V, i32 4, i32 9)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%newIndex3 = zext i6 %newIndex2 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%glPLSlice0_V_0_addr = getelementptr [60 x i180]* @glPLSlice0_V_0, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%glPLSlice0_V_1_addr = getelementptr [60 x i180]* @glPLSlice0_V_1, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%glPLSlice0_V_2_addr = getelementptr [60 x i180]* @glPLSlice0_V_2, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%glPLSlice0_V_3_addr = getelementptr [60 x i180]* @glPLSlice0_V_3, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%glPLSlice0_V_4_addr = getelementptr [60 x i180]* @glPLSlice0_V_4, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%glPLSlice0_V_5_addr = getelementptr [60 x i180]* @glPLSlice0_V_5, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%glPLSlice0_V_6_addr = getelementptr [60 x i180]* @glPLSlice0_V_6, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%glPLSlice0_V_7_addr = getelementptr [60 x i180]* @glPLSlice0_V_7, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%glPLSlice0_V_8_addr = getelementptr [60 x i180]* @glPLSlice0_V_8, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%glPLSlice0_V_9_addr = getelementptr [60 x i180]* @glPLSlice0_V_9, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%glPLSlice0_V_10_addr = getelementptr [60 x i180]* @glPLSlice0_V_10, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%glPLSlice0_V_11_addr = getelementptr [60 x i180]* @glPLSlice0_V_11, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%glPLSlice0_V_12_addr = getelementptr [60 x i180]* @glPLSlice0_V_12, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%glPLSlice0_V_13_addr = getelementptr [60 x i180]* @glPLSlice0_V_13, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%glPLSlice0_V_14_addr = getelementptr [60 x i180]* @glPLSlice0_V_14, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%glPLSlice0_V_15_addr = getelementptr [60 x i180]* @glPLSlice0_V_15, i64 0, i64 %newIndex3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]
ST_1 : Operation 155 [2/2] (3.25ns)   --->   "%glPLSlice0_V_0_load = load i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 156 [2/2] (3.25ns)   --->   "%glPLSlice0_V_1_load = load i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 157 [2/2] (3.25ns)   --->   "%glPLSlice0_V_2_load = load i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 158 [2/2] (3.25ns)   --->   "%glPLSlice0_V_3_load = load i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 159 [2/2] (3.25ns)   --->   "%glPLSlice0_V_4_load = load i180* %glPLSlice0_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 160 [2/2] (3.25ns)   --->   "%glPLSlice0_V_5_load = load i180* %glPLSlice0_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 161 [2/2] (3.25ns)   --->   "%glPLSlice0_V_6_load = load i180* %glPLSlice0_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 162 [2/2] (3.25ns)   --->   "%glPLSlice0_V_7_load = load i180* %glPLSlice0_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 163 [2/2] (3.25ns)   --->   "%glPLSlice0_V_8_load = load i180* %glPLSlice0_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%glPLSlice0_V_9_load = load i180* %glPLSlice0_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%glPLSlice0_V_10_load = load i180* %glPLSlice0_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 166 [2/2] (3.25ns)   --->   "%glPLSlice0_V_11_load = load i180* %glPLSlice0_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 167 [2/2] (3.25ns)   --->   "%glPLSlice0_V_12_load = load i180* %glPLSlice0_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 168 [2/2] (3.25ns)   --->   "%glPLSlice0_V_13_load = load i180* %glPLSlice0_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 169 [2/2] (3.25ns)   --->   "%glPLSlice0_V_14_load = load i180* %glPLSlice0_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_1 : Operation 170 [2/2] (3.25ns)   --->   "%glPLSlice0_V_15_load = load i180* %glPLSlice0_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>

 <State 2> : 10.31ns
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i10 %xNewIdx_V to i4" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_2 : Operation 172 [1/2] (3.25ns)   --->   "%glPLSlice2_V_0_load = load i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 173 [1/2] (3.25ns)   --->   "%glPLSlice2_V_1_load = load i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 174 [1/2] (3.25ns)   --->   "%glPLSlice2_V_2_load = load i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 175 [1/2] (3.25ns)   --->   "%glPLSlice2_V_3_load = load i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 176 [1/2] (3.25ns)   --->   "%glPLSlice2_V_4_load = load i180* %glPLSlice2_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 177 [1/2] (3.25ns)   --->   "%glPLSlice2_V_5_load = load i180* %glPLSlice2_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 178 [1/2] (3.25ns)   --->   "%glPLSlice2_V_6_load = load i180* %glPLSlice2_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 179 [1/2] (3.25ns)   --->   "%glPLSlice2_V_7_load = load i180* %glPLSlice2_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 180 [1/2] (3.25ns)   --->   "%glPLSlice2_V_8_load = load i180* %glPLSlice2_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 181 [1/2] (3.25ns)   --->   "%glPLSlice2_V_9_load = load i180* %glPLSlice2_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 182 [1/2] (3.25ns)   --->   "%glPLSlice2_V_10_load = load i180* %glPLSlice2_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 183 [1/2] (3.25ns)   --->   "%glPLSlice2_V_11_load = load i180* %glPLSlice2_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 184 [1/2] (3.25ns)   --->   "%glPLSlice2_V_12_load = load i180* %glPLSlice2_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 185 [1/2] (3.25ns)   --->   "%glPLSlice2_V_13_load = load i180* %glPLSlice2_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 186 [1/2] (3.25ns)   --->   "%glPLSlice2_V_14_load = load i180* %glPLSlice2_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 187 [1/2] (3.25ns)   --->   "%glPLSlice2_V_15_load = load i180* %glPLSlice2_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 188 [1/1] (2.06ns)   --->   "%tmpData_V_2 = call i180 @_ssdm_op_Mux.ap_auto.16i180.i4(i180 %glPLSlice2_V_0_load, i180 %glPLSlice2_V_1_load, i180 %glPLSlice2_V_2_load, i180 %glPLSlice2_V_3_load, i180 %glPLSlice2_V_4_load, i180 %glPLSlice2_V_5_load, i180 %glPLSlice2_V_6_load, i180 %glPLSlice2_V_7_load, i180 %glPLSlice2_V_8_load, i180 %glPLSlice2_V_9_load, i180 %glPLSlice2_V_10_load, i180 %glPLSlice2_V_11_load, i180 %glPLSlice2_V_12_load, i180 %glPLSlice2_V_13_load, i180 %glPLSlice2_V_14_load, i180 %glPLSlice2_V_15_load, i4 %tmp_42) nounwind" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_47_cast = sext i9 %tmp_12 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %tmp_47_cast)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%index_assign_9_s = or i32 %tmp_47_cast, 1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_s)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%index_assign_9_1 = or i9 %tmp_12, 2" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%index_assign_9_1_cas = sext i9 %index_assign_9_1 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_1_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%index_assign_9_2 = or i9 %tmp_12, 3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%index_assign_9_2_cas = sext i9 %index_assign_9_2 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_2_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_46, i1 %tmp_45, i1 %tmp_44, i1 %tmp_43)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:90]
ST_2 : Operation 200 [1/1] (1.73ns)   --->   "%tmpTmpData_V_2 = add i4 1, %p_Result_16_3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i4 %tmpTmpData_V_2 to i1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%p_Repl2_5 = zext i1 %tmp_47 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_48 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V_2, i32 %tmp_47_cast, i64 %p_Repl2_5)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%p_Repl2_5_1 = zext i1 %tmp_49 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_50 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_48, i32 %index_assign_9_s, i64 %p_Repl2_5_1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%p_Repl2_5_2 = zext i1 %tmp_51 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_52 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_50, i32 %index_assign_9_1_cas, i64 %p_Repl2_5_2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%p_Repl2_5_3 = zext i1 %tmp_53 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_54 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_52, i32 %index_assign_9_2_cas, i64 %p_Repl2_5_3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96]
ST_2 : Operation 213 [1/1] (1.42ns)   --->   "switch i4 %tmp_42, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 214 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 216 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 218 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 220 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 222 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 224 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 226 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 228 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 230 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 232 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 234 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 236 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 238 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 240 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 242 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 244 [1/1] (3.25ns)   --->   "store i180 %tmp_54, i180* %glPLSlice2_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "br label %9" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99]
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:100]
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i10 %xNewIdx_V to i4" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_2 : Operation 249 [1/2] (3.25ns)   --->   "%glPLSlice1_V_0_load = load i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 250 [1/2] (3.25ns)   --->   "%glPLSlice1_V_1_load = load i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 251 [1/2] (3.25ns)   --->   "%glPLSlice1_V_2_load = load i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 252 [1/2] (3.25ns)   --->   "%glPLSlice1_V_3_load = load i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 253 [1/2] (3.25ns)   --->   "%glPLSlice1_V_4_load = load i180* %glPLSlice1_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 254 [1/2] (3.25ns)   --->   "%glPLSlice1_V_5_load = load i180* %glPLSlice1_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 255 [1/2] (3.25ns)   --->   "%glPLSlice1_V_6_load = load i180* %glPLSlice1_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 256 [1/2] (3.25ns)   --->   "%glPLSlice1_V_7_load = load i180* %glPLSlice1_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 257 [1/2] (3.25ns)   --->   "%glPLSlice1_V_8_load = load i180* %glPLSlice1_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 258 [1/2] (3.25ns)   --->   "%glPLSlice1_V_9_load = load i180* %glPLSlice1_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 259 [1/2] (3.25ns)   --->   "%glPLSlice1_V_10_load = load i180* %glPLSlice1_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 260 [1/2] (3.25ns)   --->   "%glPLSlice1_V_11_load = load i180* %glPLSlice1_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 261 [1/2] (3.25ns)   --->   "%glPLSlice1_V_12_load = load i180* %glPLSlice1_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 262 [1/2] (3.25ns)   --->   "%glPLSlice1_V_13_load = load i180* %glPLSlice1_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 263 [1/2] (3.25ns)   --->   "%glPLSlice1_V_14_load = load i180* %glPLSlice1_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 264 [1/2] (3.25ns)   --->   "%glPLSlice1_V_15_load = load i180* %glPLSlice1_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 265 [1/1] (2.06ns)   --->   "%tmpData_V_1 = call i180 @_ssdm_op_Mux.ap_auto.16i180.i4(i180 %glPLSlice1_V_0_load, i180 %glPLSlice1_V_1_load, i180 %glPLSlice1_V_2_load, i180 %glPLSlice1_V_3_load, i180 %glPLSlice1_V_4_load, i180 %glPLSlice1_V_5_load, i180 %glPLSlice1_V_6_load, i180 %glPLSlice1_V_7_load, i180 %glPLSlice1_V_8_load, i180 %glPLSlice1_V_9_load, i180 %glPLSlice1_V_10_load, i180 %glPLSlice1_V_11_load, i180 %glPLSlice1_V_12_load, i180 %glPLSlice1_V_13_load, i180 %glPLSlice1_V_14_load, i180 %glPLSlice1_V_15_load, i4 %tmp_29) nounwind" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:66]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i9 %tmp_12 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %tmp_40_cast)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%index_assign_5_s = or i32 %tmp_40_cast, 1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_s)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%index_assign_5_1 = or i9 %tmp_12, 2" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%index_assign_5_1_cas = sext i9 %index_assign_5_1 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_1_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%index_assign_5_2 = or i9 %tmp_12, 3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%index_assign_5_2_cas = sext i9 %index_assign_5_2 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_2_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_14_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_33, i1 %tmp_32, i1 %tmp_31, i1 %tmp_30)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:70]
ST_2 : Operation 277 [1/1] (1.73ns)   --->   "%tmpTmpData_V_1 = add i4 1, %p_Result_14_3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i4 %tmpTmpData_V_1 to i1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%p_Repl2_4 = zext i1 %tmp_34 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_35 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V_1, i32 %tmp_40_cast, i64 %p_Repl2_4)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%p_Repl2_4_1 = zext i1 %tmp_36 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_37 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_35, i32 %index_assign_5_s, i64 %p_Repl2_4_1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%p_Repl2_4_2 = zext i1 %tmp_38 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_39 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_37, i32 %index_assign_5_1_cas, i64 %p_Repl2_4_2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%p_Repl2_4_3 = zext i1 %tmp_40 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_41 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_39, i32 %index_assign_5_2_cas, i64 %p_Repl2_4_3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:76]
ST_2 : Operation 290 [1/1] (1.42ns)   --->   "switch i4 %tmp_29, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 291 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 293 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 295 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 297 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 299 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 301 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 303 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 305 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 307 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 309 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 311 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 313 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 315 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 317 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 319 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 321 [1/1] (3.25ns)   --->   "store i180 %tmp_41, i180* %glPLSlice1_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:79]
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "br label %10" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:80]
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i10 %xNewIdx_V to i4" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23]
ST_2 : Operation 326 [1/2] (3.25ns)   --->   "%glPLSlice0_V_0_load = load i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 327 [1/2] (3.25ns)   --->   "%glPLSlice0_V_1_load = load i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 328 [1/2] (3.25ns)   --->   "%glPLSlice0_V_2_load = load i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 329 [1/2] (3.25ns)   --->   "%glPLSlice0_V_3_load = load i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 330 [1/2] (3.25ns)   --->   "%glPLSlice0_V_4_load = load i180* %glPLSlice0_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 331 [1/2] (3.25ns)   --->   "%glPLSlice0_V_5_load = load i180* %glPLSlice0_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 332 [1/2] (3.25ns)   --->   "%glPLSlice0_V_6_load = load i180* %glPLSlice0_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 333 [1/2] (3.25ns)   --->   "%glPLSlice0_V_7_load = load i180* %glPLSlice0_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 334 [1/2] (3.25ns)   --->   "%glPLSlice0_V_8_load = load i180* %glPLSlice0_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 335 [1/2] (3.25ns)   --->   "%glPLSlice0_V_9_load = load i180* %glPLSlice0_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 336 [1/2] (3.25ns)   --->   "%glPLSlice0_V_10_load = load i180* %glPLSlice0_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 337 [1/2] (3.25ns)   --->   "%glPLSlice0_V_11_load = load i180* %glPLSlice0_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 338 [1/2] (3.25ns)   --->   "%glPLSlice0_V_12_load = load i180* %glPLSlice0_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 339 [1/2] (3.25ns)   --->   "%glPLSlice0_V_13_load = load i180* %glPLSlice0_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 340 [1/2] (3.25ns)   --->   "%glPLSlice0_V_14_load = load i180* %glPLSlice0_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 341 [1/2] (3.25ns)   --->   "%glPLSlice0_V_15_load = load i180* %glPLSlice0_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 342 [1/1] (2.06ns)   --->   "%tmpData_V = call i180 @_ssdm_op_Mux.ap_auto.16i180.i4(i180 %glPLSlice0_V_0_load, i180 %glPLSlice0_V_1_load, i180 %glPLSlice0_V_2_load, i180 %glPLSlice0_V_3_load, i180 %glPLSlice0_V_4_load, i180 %glPLSlice0_V_5_load, i180 %glPLSlice0_V_6_load, i180 %glPLSlice0_V_7_load, i180 %glPLSlice0_V_8_load, i180 %glPLSlice0_V_9_load, i180 %glPLSlice0_V_10_load, i180 %glPLSlice0_V_11_load, i180 %glPLSlice0_V_12_load, i180 %glPLSlice0_V_13_load, i180 %glPLSlice0_V_14_load, i180 %glPLSlice0_V_15_load, i4 %tmp_14) nounwind" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i9 %tmp_12 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %tmp_33_cast)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%index_assign_1_s = or i32 %tmp_33_cast, 1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_s)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%index_assign_1_1 = or i9 %tmp_12, 2" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = sext i9 %index_assign_1_1 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_1_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%index_assign_1_2 = or i9 %tmp_12, 3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = sext i9 %index_assign_1_2 to i32" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_2_cas)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_12_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_18, i1 %tmp_17, i1 %tmp_16, i1 %tmp_15)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50]
ST_2 : Operation 354 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 1, %p_Result_12_3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i4 %tmpTmpData_V to i1" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %tmp_19 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_20 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V, i32 %tmp_33_cast, i64 %p_Repl2_2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%p_Repl2_2_1 = zext i1 %tmp_22 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_23 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_20, i32 %index_assign_1_s, i64 %p_Repl2_2_1)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%p_Repl2_2_2 = zext i1 %tmp_24 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_25 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_23, i32 %index_assign_1_1_cas, i64 %p_Repl2_2_2)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%p_Repl2_2_3 = zext i1 %tmp_27 to i64" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_28 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_25, i32 %index_assign_1_2_cas, i64 %p_Repl2_2_3)" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56]
ST_2 : Operation 367 [1/1] (1.42ns)   --->   "switch i4 %tmp_14, label %branch47 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
    i4 7, label %branch39
    i4 -8, label %branch40
    i4 -7, label %branch41
    i4 -6, label %branch42
    i4 -5, label %branch43
    i4 -4, label %branch44
    i4 -3, label %branch45
    i4 -2, label %branch46
  ]" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 368 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_14_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 370 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_13_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 372 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_12_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 374 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_11_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 376 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_10_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 378 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_9_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 380 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_8_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 382 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_7_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 384 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_6_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 386 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_5_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 388 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_4_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 390 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 392 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 394 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 396 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 398 [1/1] (3.25ns)   --->   "store i180 %tmp_28, i180* %glPLSlice0_V_15_addr, align 8" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 60> <RAM>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59]
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "br label %11" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:60]
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "br label %._crit_edge" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:101]
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:102]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 6.98ns
The critical path consists of the following:
	wire read on port 'y' [54]  (0 ns)
	'sub' operation ('xNewIdx.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:23) [110]  (3.73 ns)
	'getelementptr' operation ('glPLSlice2_V_10_addr', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) [136]  (0 ns)
	'load' operation ('glPLSlice2_V_10_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) on array 'glPLSlice2_V_10' [152]  (3.25 ns)

 <State 2>: 10.3ns
The critical path consists of the following:
	'load' operation ('glPLSlice2_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) on array 'glPLSlice2_V_0' [142]  (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) [158]  (2.06 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:92) [170]  (1.74 ns)
	'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99) of variable 'tmp_54', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96 on array 'glPLSlice2_V_2' [221]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
