# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Procesor_test.srcs/sources_1/new/alu.v" \
"../../../../Procesor_test.srcs/sources_1/new/d_mem.v" \
"../../../../Procesor_test.srcs/sources_1/new/decoder.v" \
"../../../../Procesor_test.srcs/sources_1/new/i_mem.v" \
"../../../../Procesor_test.srcs/sources_1/new/jump.v" \
"../../../../Procesor_test.srcs/sources_1/new/main.v" \
"../../../../Procesor_test.srcs/sources_1/new/muxs.v" \
"../../../../Procesor_test.srcs/sources_1/new/register.v" \
"../../../../Procesor_test.srcs/sim_1/new/tb_processor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
