# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /opt/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modeltech/linux_x86_64/../ieee
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
HDL4FPGA__std__body = $(LIB_HDL4FPGA)/std/body.dat
HDL4FPGA__std = $(LIB_HDL4FPGA)/std/_primary.dat
HDL4FPGA__sio_mux__def = $(LIB_HDL4FPGA)/sio_mux/def.dat
HDL4FPGA__sio_mux = $(LIB_HDL4FPGA)/sio_mux/_primary.dat
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/rom/def.dat
HDL4FPGA__rom = $(LIB_HDL4FPGA)/rom/_primary.dat
HDL4FPGA__mii_rxpre__def = $(LIB_HDL4FPGA)/mii_rxpre/def.dat
HDL4FPGA__mii_rxpre = $(LIB_HDL4FPGA)/mii_rxpre/_primary.dat
HDL4FPGA__mii_rom__def = $(LIB_HDL4FPGA)/mii_rom/def.dat
HDL4FPGA__mii_rom = $(LIB_HDL4FPGA)/mii_rom/_primary.dat
HDL4FPGA__ipoepkg = $(LIB_HDL4FPGA)/ipoepkg/_primary.dat
HDL4FPGA__icmprply_tx__def = $(LIB_HDL4FPGA)/icmprply_tx/def.dat
HDL4FPGA__icmprply_tx = $(LIB_HDL4FPGA)/icmprply_tx/_primary.dat
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/fifo/def.dat
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/fifo/_primary.dat
HDL4FPGA__ethpkg__body = $(LIB_HDL4FPGA)/ethpkg/body.dat
HDL4FPGA__ethpkg = $(LIB_HDL4FPGA)/ethpkg/_primary.dat
HDL4FPGA__ethfcs_tx__mix = $(LIB_HDL4FPGA)/ethfcs_tx/mix.dat
HDL4FPGA__ethfcs_tx = $(LIB_HDL4FPGA)/ethfcs_tx/_primary.dat
HDL4FPGA__eth_rx__def = $(LIB_HDL4FPGA)/eth_rx/def.dat
HDL4FPGA__eth_rx = $(LIB_HDL4FPGA)/eth_rx/_primary.dat
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/dpram/def.dat
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/dpram/_primary.dat
HDL4FPGA__dhcp_rx__def = $(LIB_HDL4FPGA)/dhcp_rx/def.dat
HDL4FPGA__dhcp_rx = $(LIB_HDL4FPGA)/dhcp_rx/_primary.dat
HDL4FPGA__crc__def = $(LIB_HDL4FPGA)/crc/def.dat
HDL4FPGA__crc = $(LIB_HDL4FPGA)/crc/_primary.dat
HDL4FPGA__arp_rx__def = $(LIB_HDL4FPGA)/arp_rx/def.dat
HDL4FPGA__arp_rx = $(LIB_HDL4FPGA)/arp_rx/_primary.dat
HDL4FPGA__align__arch = $(LIB_HDL4FPGA)/align/arch.dat
HDL4FPGA__align = $(LIB_HDL4FPGA)/align/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(HDL4FPGA__std__body) \
    $(HDL4FPGA__std) \
    $(HDL4FPGA__sio_mux__def) \
    $(HDL4FPGA__sio_mux) \
    $(HDL4FPGA__rom__def) \
    $(HDL4FPGA__rom) \
    $(HDL4FPGA__mii_rxpre__def) \
    $(HDL4FPGA__mii_rxpre) \
    $(HDL4FPGA__mii_rom__def) \
    $(HDL4FPGA__mii_rom) \
    $(HDL4FPGA__ipoepkg) \
    $(HDL4FPGA__icmprply_tx__def) \
    $(HDL4FPGA__icmprply_tx) \
    $(HDL4FPGA__fifo__def) \
    $(HDL4FPGA__fifo) \
    $(HDL4FPGA__ethpkg__body) \
    $(HDL4FPGA__ethpkg) \
    $(HDL4FPGA__ethfcs_tx__mix) \
    $(HDL4FPGA__ethfcs_tx) \
    $(HDL4FPGA__eth_rx__def) \
    $(HDL4FPGA__eth_rx) \
    $(HDL4FPGA__dpram__def) \
    $(HDL4FPGA__dpram) \
    $(HDL4FPGA__dhcp_rx__def) \
    $(HDL4FPGA__dhcp_rx) \
    $(HDL4FPGA__crc__def) \
    $(HDL4FPGA__crc) \
    $(HDL4FPGA__arp_rx__def) \
    $(HDL4FPGA__arp_rx) \
    $(HDL4FPGA__align__arch) \
    $(HDL4FPGA__align)

$(HDL4FPGA__align) \
$(HDL4FPGA__align__arch) : ../common/align.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/align.vhd

$(HDL4FPGA__arp_rx) \
$(HDL4FPGA__arp_rx__def) : arp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga arp_rx.vhd

$(HDL4FPGA__crc) \
$(HDL4FPGA__crc__def) : ../common/crc.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/crc.vhd

$(HDL4FPGA__dhcp_rx) \
$(HDL4FPGA__dhcp_rx__def) : dhcp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga dhcp_rx.vhd

$(HDL4FPGA__dpram) \
$(HDL4FPGA__dpram__def) : ../common/dpram.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/dpram.vhd

$(HDL4FPGA__eth_rx) \
$(HDL4FPGA__eth_rx__def) : eth_rx.vhd \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__mii_rxpre) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga eth_rx.vhd

$(HDL4FPGA__ethfcs_tx) \
$(HDL4FPGA__ethfcs_tx__mix) : ethfcs_tx.vhd \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ethfcs_tx.vhd

$(HDL4FPGA__ethpkg) \
$(HDL4FPGA__ethpkg__body) : ethpkg.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ethpkg.vhd

$(HDL4FPGA__fifo) \
$(HDL4FPGA__fifo__def) : ../common/fifo.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/fifo.vhd

$(HDL4FPGA__icmprply_tx) \
$(HDL4FPGA__icmprply_tx__def) : icmprply_tx.vhd \
		$(HDL4FPGA__sio_mux) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga icmprply_tx.vhd

$(HDL4FPGA__ipoepkg) : ipoepkg.vhd \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ipoepkg.vhd

$(HDL4FPGA__mii_rom) \
$(HDL4FPGA__mii_rom__def) : mii_rom.vhd \
		$(HDL4FPGA__rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga mii_rom.vhd

$(HDL4FPGA__mii_rxpre) \
$(HDL4FPGA__mii_rxpre__def) : mii_rxpre.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga mii_rxpre.vhd

$(HDL4FPGA__rom) \
$(HDL4FPGA__rom__def) : ../common/rom.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../common/rom.vhd

$(HDL4FPGA__sio_mux) \
$(HDL4FPGA__sio_mux__def) : ../sio/sio_mux.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../sio/sio_mux.vhd

$(HDL4FPGA__std) \
$(HDL4FPGA__std__body) : ../common/std.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../common/std.vhd

