// Seed: 2126167163
`define pp_2 0
`resetall `timescale 1 ps / 1 ps
module module_0 (
    input reg id_0,
    output id_1
);
  assign id_1 = 1;
  type_5(
      1, 1, id_1, (id_0 * id_0 * 1 - 1)
  );
  assign id_1 = id_0;
  logic id_2, id_3;
  always @(*) begin
    id_1 <= id_2 + id_3;
  end
endmodule
