-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d_layer is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    weights_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_EN_A : OUT STD_LOGIC;
    weights_WEN_A : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_Din_A : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights_Dout_A : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_Clk_A : OUT STD_LOGIC;
    weights_Rst_A : OUT STD_LOGIC;
    bias_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    bias_EN_A : OUT STD_LOGIC;
    bias_WEN_A : OUT STD_LOGIC_VECTOR (1 downto 0);
    bias_Din_A : OUT STD_LOGIC_VECTOR (15 downto 0);
    bias_Dout_A : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_Clk_A : OUT STD_LOGIC;
    bias_Rst_A : OUT STD_LOGIC;
    bias_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    bias_EN_B : OUT STD_LOGIC;
    bias_WEN_B : OUT STD_LOGIC_VECTOR (1 downto 0);
    bias_Din_B : OUT STD_LOGIC_VECTOR (15 downto 0);
    bias_Dout_B : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_Clk_B : OUT STD_LOGIC;
    bias_Rst_B : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of conv2d_layer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv2d_layer_conv2d_layer,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.978000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2909,HLS_SYN_LUT=4269,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (49 downto 0) := "00000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (49 downto 0) := "00000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (49 downto 0) := "00000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (49 downto 0) := "00000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (49 downto 0) := "00000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (49 downto 0) := "00000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (49 downto 0) := "00001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (49 downto 0) := "00010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (49 downto 0) := "00100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (49 downto 0) := "01000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (49 downto 0) := "10000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv96_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv17_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_const_lv17_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000110";
    constant ap_const_lv17_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_const_lv17_A : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001010";
    constant ap_const_lv17_C : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001100";
    constant ap_const_lv17_E : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001110";
    constant ap_const_lv17_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal height : STD_LOGIC_VECTOR (31 downto 0);
    signal width : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channels : STD_LOGIC_VECTOR (31 downto 0);
    signal out_channels : STD_LOGIC_VECTOR (31 downto 0);
    signal input_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln76_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge126_reg_3032 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal icmp_ln76_3_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp26_not_reg_3027 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal icmp_ln76_6_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge145_reg_3248 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal icmp_ln76_7_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal icmp_ln76_8_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge155_reg_3328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal icmp_ln76_5_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev138_reg_3097 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln76_1_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_3_reg_2982 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln76_2_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge136_reg_3102 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal reg_603 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal out_channels_read_reg_2800 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channels_read_reg_2805 : STD_LOGIC_VECTOR (31 downto 0);
    signal width_read_reg_2818 : STD_LOGIC_VECTOR (31 downto 0);
    signal height_read_reg_2826 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln52_fu_607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln52_reg_2833 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2838 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln26_reg_2853 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_670_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln26_1_reg_2869 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal exitcond21410_mid138_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond21410_mid138_reg_2874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_Val2_s_reg_2890 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ret_V_reg_2895 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_2900 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp23_not_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp23_not_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev134_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev134_reg_2910 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln52_fu_757_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal add_ln52_reg_2918 : STD_LOGIC_VECTOR (95 downto 0);
    signal icmp_ln56_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_2923 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_2_fu_786_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln52_2_reg_2934 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln52_6_fu_802_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_6_reg_2949 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_809_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln56_reg_2964 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln56_1_fu_896_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln56_1_reg_2970 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal select_ln56_2_fu_903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_2_reg_2977 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_3_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_fu_934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_5_fu_941_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln56_5_reg_2994 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1003_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1003_reg_2999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_47_fu_990_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_47_reg_3004 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_2760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln52_reg_3009 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sext_ln353_fu_996_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp26_not_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge126_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_fu_1022_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_reg_3039 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op191_read_state14 : BOOLEAN;
    signal ap_block_state14 : BOOLEAN;
    signal lshr_ln_reg_3049 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sub_ln840_fu_1127_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_reg_3059 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_reg_3064 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_fu_1181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add_ln76_1_fu_1200_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_1_reg_3077 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op233_read_state18 : BOOLEAN;
    signal ap_block_state18 : BOOLEAN;
    signal lshr_ln93_1_reg_3087 : STD_LOGIC_VECTOR (15 downto 0);
    signal iw_fu_1253_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal iw_reg_3092 : STD_LOGIC_VECTOR (30 downto 0);
    signal rev138_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge136_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_ln840_1_fu_1336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_1_reg_3111 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_1_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_1_reg_3116 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_fu_1390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal add_ln76_2_fu_1409_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_2_reg_3129 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op281_read_state22 : BOOLEAN;
    signal ap_block_state22 : BOOLEAN;
    signal lshr_ln93_2_reg_3139 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal sub_ln840_2_fu_1520_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_2_reg_3149 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_2_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_2_reg_3154 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_fu_1574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal add_ln76_3_fu_1593_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_3_reg_3167 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op324_read_state26 : BOOLEAN;
    signal ap_block_state26 : BOOLEAN;
    signal lshr_ln93_4_reg_3177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal sub_ln840_4_fu_1704_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_4_reg_3187 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_3_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_3_reg_3192 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_fu_1758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal add_ln76_4_fu_1777_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_4_reg_3205 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal lshr_ln93_3_reg_3210 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln76_4_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal icmp_ln1002_4_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_4_reg_3220 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_10_fu_1943_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_5_fu_1962_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_5_reg_3233 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op407_read_state34 : BOOLEAN;
    signal ap_block_state34 : BOOLEAN;
    signal lshr_ln93_5_reg_3243 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge145_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal sub_ln840_5_fu_2077_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_5_reg_3257 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_5_fu_2087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_5_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_13_fu_2131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal add_ln76_6_fu_2150_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_6_reg_3275 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op451_read_state38 : BOOLEAN;
    signal ap_block_state38 : BOOLEAN;
    signal lshr_ln93_6_reg_3285 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal sub_ln840_6_fu_2261_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_6_reg_3295 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_6_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_6_reg_3300 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_15_fu_2315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal add_ln76_7_fu_2334_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_7_reg_3313 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op494_read_state42 : BOOLEAN;
    signal ap_block_state42 : BOOLEAN;
    signal lshr_ln93_7_reg_3323 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge155_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal sub_ln840_7_fu_2449_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_7_reg_3337 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_7_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_7_reg_3342 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_17_fu_2503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal add_ln76_8_fu_2522_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln76_8_reg_3355 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op538_read_state46 : BOOLEAN;
    signal ap_block_state46 : BOOLEAN;
    signal ap_block_state46_io : BOOLEAN;
    signal lshr_ln93_8_reg_3365 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal sub_ln840_8_fu_2700_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln840_8_reg_3380 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1002_8_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_8_reg_3385 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_18_fu_2754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ic_reg_315 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_1_reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_17_reg_336 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_1_reg_347 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_2_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_24_reg_369 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_2_reg_380 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_3_reg_391 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_25_reg_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_3_reg_413 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_5_reg_424 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_18_reg_435 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_4_reg_446 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_7_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ic_5_reg_468 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_11_reg_479 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_23_reg_490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_6_reg_501 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_12_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_19_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_7_reg_534 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_14_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_20_reg_556 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_8_reg_567 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_V_16_reg_578 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_val_V_21_reg_589 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln52_fu_684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_1_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_2_fu_793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_1_fu_1278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_2_fu_1462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_3_fu_1646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_4_fu_1830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_5_fu_2019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_6_fu_2203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_7_fu_2391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_8_fu_2642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal iw_1_fu_148 : STD_LOGIC_VECTOR (30 downto 0);
    signal oh_fu_152 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten_fu_156 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln56_7_fu_2614_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal oc_fu_160 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten41_fu_164 : STD_LOGIC_VECTOR (95 downto 0);
    signal bias_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal regslice_both_output_stream_U_apdone_blk : STD_LOGIC;
    signal bias_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal weights_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_611_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_658_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal oh_4_fu_698_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal oh_2_cast_fu_704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ow_1_cast_fu_743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln52_1_fu_776_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal exitcond21410_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_1_fu_768_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_mid_fu_823_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_fu_817_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln56_1_fu_886_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln52_3_fu_833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_dup_fu_868_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln52_4_fu_847_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln56_fu_862_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal or_ln52_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp23_not_mid1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal oh_2_cast_mid1_fu_892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt135_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_5_fu_857_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev136_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln56_fu_948_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln56_1_fu_952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln52_7_fu_955_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln56_2_fu_962_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln56_6_fu_966_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln56_2_fu_979_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1002_fu_984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln65_fu_1013_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln65_fu_1009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_fu_1028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln90_fu_1028_p2 : signal is "no";
    signal trunc_ln93_fu_1033_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_1037_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_1_fu_1045_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_8_fu_1053_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_fu_1091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_2_fu_1073_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_1_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1101_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_1083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_1_fu_1107_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_4_fu_1115_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_fu_1123_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_1_fu_1133_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_2_fu_1151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_5_fu_1143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_6_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_fu_1170_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_fu_1177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_fu_1191_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_fu_1187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_1_fu_1206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_1_fu_1206_p2 : signal is "no";
    signal trunc_ln93_1_fu_1211_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_3_fu_1223_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_9_fu_1231_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_2_fu_1215_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_fu_1237_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal iw_cast_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt137_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1003_2_fu_1300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_7_fu_1282_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_2_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_8_fu_1310_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_1292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_2_fu_1316_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_9_fu_1324_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_1_fu_1332_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_3_fu_1342_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_4_fu_1360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_10_fu_1352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_1_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_11_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_1_fu_1379_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_1_fu_1386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_1_fu_1400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln65_1_fu_1396_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_2_fu_1415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_2_fu_1415_p2 : signal is "no";
    signal trunc_ln93_2_fu_1420_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_5_fu_1432_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_10_fu_1440_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_4_fu_1424_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_1_fu_1446_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_4_fu_1484_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_12_fu_1466_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_3_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_13_fu_1494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_1476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_3_fu_1500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_14_fu_1508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_2_fu_1516_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_5_fu_1526_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_6_fu_1544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_15_fu_1536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_2_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_16_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_2_fu_1563_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_2_fu_1570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_2_fu_1584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln65_2_fu_1580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_3_fu_1599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_3_fu_1599_p2 : signal is "no";
    signal trunc_ln93_3_fu_1604_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_9_fu_1616_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_11_fu_1624_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_8_fu_1608_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_2_fu_1630_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_6_fu_1668_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_17_fu_1650_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_4_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_18_fu_1678_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_1660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_4_fu_1684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_19_fu_1692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_3_fu_1700_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_7_fu_1710_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_8_fu_1728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_20_fu_1720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_3_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_4_fu_1747_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_3_fu_1754_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_3_fu_1768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln65_3_fu_1764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_4_fu_1783_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_4_fu_1783_p2 : signal is "no";
    signal trunc_ln93_4_fu_1788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_7_fu_1800_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_12_fu_1808_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_6_fu_1792_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_3_fu_1814_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_9_fu_1834_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1003_8_fu_1862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_22_fu_1844_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_5_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_23_fu_1872_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_1854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_5_fu_1878_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_24_fu_1886_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_1906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_25_fu_1898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_4_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln987_4_fu_1894_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_26_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln840_3_fu_1925_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln840_3_fu_1931_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_4_fu_1939_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_1_fu_1953_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_1_fu_1949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_5_fu_1968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_5_fu_1968_p2 : signal is "no";
    signal trunc_ln93_5_fu_1973_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_10_fu_1985_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_13_fu_1993_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_s_fu_1977_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_4_fu_1999_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_10_fu_2041_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_27_fu_2023_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_6_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_28_fu_2051_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_2033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_6_fu_2057_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_29_fu_2065_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_5_fu_2073_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_11_fu_2083_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_12_fu_2101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_30_fu_2093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_5_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_31_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_5_fu_2120_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_5_fu_2127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_4_fu_2141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln65_4_fu_2137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_6_fu_2156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_6_fu_2156_p2 : signal is "no";
    signal trunc_ln93_6_fu_2161_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_12_fu_2173_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_14_fu_2181_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_11_fu_2165_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_5_fu_2187_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_12_fu_2225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_32_fu_2207_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_7_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_33_fu_2235_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_7_fu_2241_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_34_fu_2249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_6_fu_2257_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_13_fu_2267_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_14_fu_2285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_35_fu_2277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_6_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_36_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_6_fu_2304_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_6_fu_2311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_2_fu_2325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_2_fu_2321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_7_fu_2340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_7_fu_2340_p2 : signal is "no";
    signal trunc_ln93_7_fu_2345_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_14_fu_2357_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_15_fu_2365_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_13_fu_2349_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_6_fu_2371_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1003_14_fu_2413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_37_fu_2395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_8_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_38_fu_2423_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_8_fu_2429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_39_fu_2437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_7_fu_2445_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_15_fu_2455_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_16_fu_2473_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_40_fu_2465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_7_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_41_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_7_fu_2492_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_7_fu_2499_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln76_3_fu_2513_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_3_fu_2509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln90_8_fu_2528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln90_8_fu_2528_p2 : signal is "no";
    signal trunc_ln93_8_fu_2533_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_16_fu_2545_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_16_fu_2553_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln93_15_fu_2537_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln93_7_fu_2559_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_2581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1035_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_2591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln56_3_fu_2608_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1003_16_fu_2664_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_42_fu_2646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_9_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_43_fu_2674_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_9_fu_2680_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_44_fu_2688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln987_8_fu_2696_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1003_17_fu_2706_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_18_fu_2724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_45_fu_2716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_8_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_46_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln840_8_fu_2743_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln840_8_fu_2750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2760_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2760_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal regslice_both_input_stream_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_U_ack_in : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_U_vld_out : STD_LOGIC;
    signal grp_fu_658_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_658_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_670_p00 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_670_p10 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_condition_2359 : BOOLEAN;
    signal ap_condition_2365 : BOOLEAN;
    signal ap_condition_2371 : BOOLEAN;
    signal ap_condition_2373 : BOOLEAN;
    signal ap_condition_2417 : BOOLEAN;
    signal ap_condition_2369 : BOOLEAN;
    signal ap_condition_2361 : BOOLEAN;
    signal ap_condition_2363 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_layer_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component conv2d_layer_mul_32ns_64ns_96_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component conv2d_layer_mul_mul_16s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component conv2d_layer_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        height : OUT STD_LOGIC_VECTOR (31 downto 0);
        width : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_channels : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_channels : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component conv2d_layer_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component conv2d_layer_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        height => height,
        width => width,
        in_channels => in_channels,
        out_channels => out_channels,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mul_32ns_32ns_64_2_1_U1 : component conv2d_layer_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_658_p0,
        din1 => grp_fu_658_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_658_p2);

    mul_32ns_64ns_96_5_1_U2 : component conv2d_layer_mul_32ns_64ns_96_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 64,
        dout_WIDTH => 96)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_670_p0,
        din1 => grp_fu_670_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_670_p2);

    mul_mul_16s_16s_16_4_1_U3 : component conv2d_layer_mul_mul_16s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2760_p0,
        din1 => trunc_ln52_reg_2833,
        ce => grp_fu_2760_ce,
        dout => grp_fu_2760_p2);

    regslice_both_input_stream_U : component conv2d_layer_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_U_apdone_blk);

    regslice_both_output_stream_U : component conv2d_layer_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => output_stream_TVALID_int_regslice,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ic_1_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_0))) then 
                ic_1_reg_347 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                ic_1_reg_347 <= add_ln76_1_reg_3077;
            end if; 
        end if;
    end process;

    ic_2_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_0))) then 
                ic_2_reg_380 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                ic_2_reg_380 <= add_ln76_2_reg_3129;
            end if; 
        end if;
    end process;

    ic_3_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                ic_3_reg_413 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                ic_3_reg_413 <= add_ln76_3_reg_3167;
            end if; 
        end if;
    end process;

    ic_4_reg_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_0))) then 
                ic_4_reg_446 <= ap_const_lv31_0;
            elsif (((input_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                ic_4_reg_446 <= add_ln76_4_reg_3205;
            end if; 
        end if;
    end process;

    ic_5_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_4_fu_1772_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                ic_5_reg_468 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                ic_5_reg_468 <= add_ln76_5_reg_3233;
            end if; 
        end if;
    end process;

    ic_6_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_0))) then 
                ic_6_reg_501 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                ic_6_reg_501 <= add_ln76_6_reg_3275;
            end if; 
        end if;
    end process;

    ic_7_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_0))) then 
                ic_7_reg_534 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                ic_7_reg_534 <= add_ln76_7_reg_3313;
            end if; 
        end if;
    end process;

    ic_8_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_0))) then 
                ic_8_reg_567 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                ic_8_reg_567 <= add_ln76_8_reg_3355;
            end if; 
        end if;
    end process;

    ic_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                ic_reg_315 <= add_ln76_reg_3039;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                ic_reg_315 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten41_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten41_fu_164 <= ap_const_lv96_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
                indvar_flatten41_fu_164 <= add_ln52_reg_2918;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_156 <= ap_const_lv64_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_156 <= select_ln56_7_fu_2614_p3;
            end if; 
        end if;
    end process;

    input_val_V_17_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2359)) then
                if ((brmerge126_reg_3032 = ap_const_lv1_1)) then 
                    input_val_V_17_reg_336 <= ap_const_lv16_0;
                elsif ((brmerge126_reg_3032 = ap_const_lv1_0)) then 
                    input_val_V_17_reg_336 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_18_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2365)) then
                if ((cmp26_not_reg_3027 = ap_const_lv1_1)) then 
                    input_val_V_18_reg_435 <= ap_const_lv16_0;
                elsif ((cmp26_not_reg_3027 = ap_const_lv1_0)) then 
                    input_val_V_18_reg_435 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_19_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2371)) then
                if ((brmerge145_reg_3248 = ap_const_lv1_1)) then 
                    input_val_V_19_reg_523 <= ap_const_lv16_0;
                elsif ((brmerge145_reg_3248 = ap_const_lv1_0)) then 
                    input_val_V_19_reg_523 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_20_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2373)) then
                if ((select_ln56_4_reg_2988 = ap_const_lv1_1)) then 
                    input_val_V_20_reg_556 <= ap_const_lv16_0;
                elsif ((select_ln56_4_reg_2988 = ap_const_lv1_0)) then 
                    input_val_V_20_reg_556 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_21_reg_589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2417)) then
                if ((brmerge155_reg_3328 = ap_const_lv1_1)) then 
                    input_val_V_21_reg_589 <= ap_const_lv16_0;
                elsif ((brmerge155_reg_3328 = ap_const_lv1_0)) then 
                    input_val_V_21_reg_589 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_23_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2369)) then
                if ((rev138_reg_3097 = ap_const_lv1_1)) then 
                    input_val_V_23_reg_490 <= ap_const_lv16_0;
                elsif ((rev138_reg_3097 = ap_const_lv1_0)) then 
                    input_val_V_23_reg_490 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_24_reg_369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2361)) then
                if ((select_ln56_3_reg_2982 = ap_const_lv1_1)) then 
                    input_val_V_24_reg_369 <= ap_const_lv16_0;
                elsif ((select_ln56_3_reg_2982 = ap_const_lv1_0)) then 
                    input_val_V_24_reg_369 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    input_val_V_25_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2363)) then
                if ((brmerge136_reg_3102 = ap_const_lv1_1)) then 
                    input_val_V_25_reg_402 <= ap_const_lv16_0;
                elsif ((brmerge136_reg_3102 = ap_const_lv1_0)) then 
                    input_val_V_25_reg_402 <= input_stream_TDATA_int_regslice;
                end if;
            end if; 
        end if;
    end process;

    iw_1_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                iw_1_fu_148 <= ap_const_lv31_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
                iw_1_fu_148 <= iw_reg_3092;
            end if; 
        end if;
    end process;

    oc_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                oc_fu_160 <= ap_const_lv31_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
                oc_fu_160 <= select_ln52_2_reg_2934;
            end if; 
        end if;
    end process;

    oh_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                oh_fu_152 <= ap_const_lv31_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
                oh_fu_152 <= select_ln56_5_reg_2994;
            end if; 
        end if;
    end process;

    sum_V_11_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_4_fu_1772_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                sum_V_11_reg_479 <= sum_V_7_reg_457;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                sum_V_11_reg_479 <= sum_V_13_fu_2131_p2;
            end if; 
        end if;
    end process;

    sum_V_12_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_0))) then 
                sum_V_12_reg_512 <= sum_V_11_reg_479;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                sum_V_12_reg_512 <= sum_V_15_fu_2315_p2;
            end if; 
        end if;
    end process;

    sum_V_14_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_0))) then 
                sum_V_14_reg_545 <= sum_V_12_reg_512;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                sum_V_14_reg_545 <= sum_V_17_fu_2503_p2;
            end if; 
        end if;
    end process;

    sum_V_16_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_0))) then 
                sum_V_16_reg_578 <= sum_V_14_reg_545;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                sum_V_16_reg_578 <= sum_V_18_fu_2754_p2;
            end if; 
        end if;
    end process;

    sum_V_1_reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                sum_V_1_reg_326 <= sum_V_4_fu_1181_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                sum_V_1_reg_326 <= sext_ln353_fu_996_p1;
            end if; 
        end if;
    end process;

    sum_V_2_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_0))) then 
                sum_V_2_reg_358 <= sum_V_1_reg_326;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                sum_V_2_reg_358 <= sum_V_6_fu_1390_p2;
            end if; 
        end if;
    end process;

    sum_V_3_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_0))) then 
                sum_V_3_reg_391 <= sum_V_2_reg_358;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                sum_V_3_reg_391 <= sum_V_8_fu_1574_p2;
            end if; 
        end if;
    end process;

    sum_V_5_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                sum_V_5_reg_424 <= sum_V_3_reg_391;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                sum_V_5_reg_424 <= sum_V_9_fu_1758_p2;
            end if; 
        end if;
    end process;

    sum_V_7_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_0))) then 
                sum_V_7_reg_457 <= sum_V_5_reg_424;
            elsif (((input_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                sum_V_7_reg_457 <= sum_V_10_fu_1943_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln52_reg_2918 <= add_ln52_fu_757_p2;
                cmp23_not_reg_2905 <= cmp23_not_fu_726_p2;
                p_Result_s_reg_2900 <= bias_Dout_A(15 downto 15);
                p_Val2_s_reg_2890 <= bias_Dout_A;
                ret_V_reg_2895 <= bias_Dout_A(15 downto 8);
                rev134_reg_2910 <= rev134_fu_737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                add_ln76_1_reg_3077 <= add_ln76_1_fu_1200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                add_ln76_2_reg_3129 <= add_ln76_2_fu_1409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                add_ln76_3_reg_3167 <= add_ln76_3_fu_1593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln76_4_reg_3205 <= add_ln76_4_fu_1777_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                add_ln76_5_reg_3233 <= add_ln76_5_fu_1962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                add_ln76_6_reg_3275 <= add_ln76_6_fu_2150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                add_ln76_7_reg_3313 <= add_ln76_7_fu_2334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                add_ln76_8_reg_3355 <= add_ln76_8_fu_2522_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                add_ln76_reg_3039 <= add_ln76_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                brmerge126_reg_3032 <= brmerge126_fu_1004_p2;
                cmp26_not_reg_3027 <= cmp26_not_fu_999_p2;
                mul_ln52_reg_3009 <= grp_fu_2760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_0))) then
                brmerge136_reg_3102 <= brmerge136_fu_1273_p2;
                iw_reg_3092 <= iw_fu_1253_p2;
                rev138_reg_3097 <= rev138_fu_1267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_0))) then
                brmerge145_reg_3248 <= brmerge145_fu_2015_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_0))) then
                brmerge155_reg_3328 <= brmerge155_fu_2387_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                exitcond21410_mid138_reg_2874 <= exitcond21410_mid138_fu_676_p2;
                mul_ln26_1_reg_2869 <= grp_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                height_read_reg_2826 <= height;
                icmp_reg_2838 <= icmp_fu_621_p2;
                in_channels_read_reg_2805 <= in_channels;
                out_channels_read_reg_2800 <= out_channels;
                trunc_ln52_reg_2833 <= trunc_ln52_fu_607_p1;
                width_read_reg_2818 <= width;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln1002_1_reg_3116 <= icmp_ln1002_1_fu_1346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                icmp_ln1002_2_reg_3154 <= icmp_ln1002_2_fu_1530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                icmp_ln1002_3_reg_3192 <= icmp_ln1002_3_fu_1714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                icmp_ln1002_4_reg_3220 <= icmp_ln1002_4_fu_1838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                icmp_ln1002_5_reg_3262 <= icmp_ln1002_5_fu_2087_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                icmp_ln1002_6_reg_3300 <= icmp_ln1002_6_fu_2271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                icmp_ln1002_7_reg_3342 <= icmp_ln1002_7_fu_2459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                icmp_ln1002_8_reg_3385 <= icmp_ln1002_8_fu_2710_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                icmp_ln1002_reg_3064 <= icmp_ln1002_fu_1137_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln1003_reg_2999 <= icmp_ln1003_fu_973_p2;
                select_ln56_1_reg_2970 <= select_ln56_1_fu_896_p3;
                select_ln56_2_reg_2977 <= select_ln56_2_fu_903_p3;
                select_ln56_3_reg_2982 <= select_ln56_3_fu_916_p3;
                select_ln56_4_reg_2988 <= select_ln56_4_fu_934_p3;
                select_ln56_5_reg_2994 <= select_ln56_5_fu_941_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln52_fu_752_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln56_reg_2923 <= icmp_ln56_fu_763_p2;
                select_ln52_2_reg_2934 <= select_ln52_2_fu_786_p3;
                select_ln52_6_reg_2949 <= select_ln52_6_fu_802_p3;
                select_ln56_reg_2964 <= select_ln56_fu_809_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_1))) then
                lshr_ln93_1_reg_3087 <= add_ln93_fu_1237_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_2_fu_1404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                lshr_ln93_2_reg_3139 <= add_ln93_1_fu_1446_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_4_fu_1772_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                lshr_ln93_3_reg_3210 <= add_ln93_3_fu_1814_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_1))) then
                lshr_ln93_4_reg_3177 <= add_ln93_2_fu_1630_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_1))) then
                lshr_ln93_5_reg_3243 <= add_ln93_4_fu_1999_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_1))) then
                lshr_ln93_6_reg_3285 <= add_ln93_5_fu_2187_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_1))) then
                lshr_ln93_7_reg_3323 <= add_ln93_6_fu_2371_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_1))) then
                lshr_ln93_8_reg_3365 <= add_ln93_7_fu_2559_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_1))) then
                lshr_ln_reg_3049 <= add_ln93_8_fu_1053_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                mul_ln26_reg_2853 <= grp_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16))) then
                reg_603 <= weights_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ret_V_47_reg_3004 <= ret_V_47_fu_990_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                sub_ln840_1_reg_3111 <= sub_ln840_1_fu_1336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                sub_ln840_2_reg_3149 <= sub_ln840_2_fu_1520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                sub_ln840_4_reg_3187 <= sub_ln840_4_fu_1704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                sub_ln840_5_reg_3257 <= sub_ln840_5_fu_2077_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                sub_ln840_6_reg_3295 <= sub_ln840_6_fu_2261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                sub_ln840_7_reg_3337 <= sub_ln840_7_fu_2449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                sub_ln840_8_reg_3380 <= sub_ln840_8_fu_2700_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                sub_ln840_reg_3059 <= sub_ln840_fu_1127_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state14, icmp_ln76_fu_1017_p2, ap_CS_fsm_state26, icmp_ln76_3_fu_1588_p2, ap_CS_fsm_state38, icmp_ln76_6_fu_2145_p2, ap_CS_fsm_state42, icmp_ln76_7_fu_2329_p2, ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, ap_CS_fsm_state33, ap_CS_fsm_state34, icmp_ln76_5_fu_1957_p2, ap_CS_fsm_state18, icmp_ln76_1_fu_1195_p2, ap_CS_fsm_state22, icmp_ln76_2_fu_1404_p2, ap_CS_fsm_state50, ap_CS_fsm_state10, icmp_ln52_fu_752_p2, ap_predicate_op191_read_state14, ap_predicate_op233_read_state18, ap_predicate_op281_read_state22, ap_predicate_op324_read_state26, ap_CS_fsm_state30, icmp_ln76_4_fu_1772_p2, ap_predicate_op407_read_state34, ap_predicate_op451_read_state38, ap_predicate_op494_read_state42, ap_predicate_op538_read_state46, ap_block_state46_io, regslice_both_output_stream_U_apdone_blk, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (icmp_ln52_fu_752_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (icmp_ln52_fu_752_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if ((not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                elsif ((not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state18 => 
                if ((not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif ((not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state22 => 
                if ((not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                elsif ((not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state26 => 
                if ((not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                elsif ((not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state30 => 
                if (((icmp_ln76_4_fu_1772_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((input_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if ((not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                elsif ((not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state38 => 
                if ((not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                elsif ((not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state42 => 
                if ((not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                elsif ((not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state46 => 
                if ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                elsif ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state50 => 
                if (((output_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln52_1_fu_776_p2 <= std_logic_vector(unsigned(oc_fu_160) + unsigned(ap_const_lv31_1));
    add_ln52_fu_757_p2 <= std_logic_vector(unsigned(indvar_flatten41_fu_164) + unsigned(ap_const_lv96_1));
    add_ln56_1_fu_886_p2 <= std_logic_vector(unsigned(select_ln52_fu_817_p3) + unsigned(ap_const_lv31_2));
    add_ln56_2_fu_979_p2 <= std_logic_vector(unsigned(select_ln56_1_reg_2970) + unsigned(ap_const_lv8_1));
    add_ln56_3_fu_2608_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_156) + unsigned(ap_const_lv64_1));
    add_ln56_fu_862_p2 <= std_logic_vector(unsigned(select_ln52_fu_817_p3) + unsigned(ap_const_lv31_1));
    add_ln76_1_fu_1200_p2 <= std_logic_vector(unsigned(ic_1_reg_347) + unsigned(ap_const_lv31_1));
    add_ln76_2_fu_1409_p2 <= std_logic_vector(unsigned(ic_2_reg_380) + unsigned(ap_const_lv31_1));
    add_ln76_3_fu_1593_p2 <= std_logic_vector(unsigned(ic_3_reg_413) + unsigned(ap_const_lv31_1));
    add_ln76_4_fu_1777_p2 <= std_logic_vector(unsigned(ic_4_reg_446) + unsigned(ap_const_lv31_1));
    add_ln76_5_fu_1962_p2 <= std_logic_vector(unsigned(ic_5_reg_468) + unsigned(ap_const_lv31_1));
    add_ln76_6_fu_2150_p2 <= std_logic_vector(unsigned(ic_6_reg_501) + unsigned(ap_const_lv31_1));
    add_ln76_7_fu_2334_p2 <= std_logic_vector(unsigned(ic_7_reg_534) + unsigned(ap_const_lv31_1));
    add_ln76_8_fu_2522_p2 <= std_logic_vector(unsigned(ic_8_reg_567) + unsigned(ap_const_lv31_1));
    add_ln76_fu_1022_p2 <= std_logic_vector(unsigned(ic_reg_315) + unsigned(ap_const_lv31_1));
    add_ln90_1_fu_1206_p2 <= std_logic_vector(unsigned(trunc_ln76_fu_1187_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_2_fu_1415_p2 <= std_logic_vector(unsigned(trunc_ln65_1_fu_1396_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_3_fu_1599_p2 <= std_logic_vector(unsigned(trunc_ln65_2_fu_1580_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_4_fu_1783_p2 <= std_logic_vector(unsigned(trunc_ln65_3_fu_1764_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_5_fu_1968_p2 <= std_logic_vector(unsigned(trunc_ln76_1_fu_1949_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_6_fu_2156_p2 <= std_logic_vector(unsigned(trunc_ln65_4_fu_2137_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_7_fu_2340_p2 <= std_logic_vector(unsigned(trunc_ln76_2_fu_2321_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_8_fu_2528_p2 <= std_logic_vector(unsigned(trunc_ln76_3_fu_2509_p1) + unsigned(mul_ln52_reg_3009));
    add_ln90_fu_1028_p2 <= std_logic_vector(unsigned(trunc_ln65_fu_1009_p1) + unsigned(mul_ln52_reg_3009));
    add_ln93_10_fu_1440_p2 <= std_logic_vector(unsigned(shl_ln93_5_fu_1432_p3) + unsigned(ap_const_lv17_4));
    add_ln93_11_fu_1624_p2 <= std_logic_vector(unsigned(shl_ln93_9_fu_1616_p3) + unsigned(ap_const_lv17_6));
    add_ln93_12_fu_1808_p2 <= std_logic_vector(unsigned(shl_ln93_7_fu_1800_p3) + unsigned(ap_const_lv17_8));
    add_ln93_13_fu_1993_p2 <= std_logic_vector(unsigned(shl_ln93_10_fu_1985_p3) + unsigned(ap_const_lv17_A));
    add_ln93_14_fu_2181_p2 <= std_logic_vector(unsigned(shl_ln93_12_fu_2173_p3) + unsigned(ap_const_lv17_C));
    add_ln93_15_fu_2365_p2 <= std_logic_vector(unsigned(shl_ln93_14_fu_2357_p3) + unsigned(ap_const_lv17_E));
    add_ln93_16_fu_2553_p2 <= std_logic_vector(unsigned(shl_ln93_16_fu_2545_p3) + unsigned(ap_const_lv17_10));
    add_ln93_1_fu_1446_p2 <= std_logic_vector(unsigned(add_ln93_10_fu_1440_p2) + unsigned(shl_ln93_4_fu_1424_p3));
    add_ln93_2_fu_1630_p2 <= std_logic_vector(unsigned(add_ln93_11_fu_1624_p2) + unsigned(shl_ln93_8_fu_1608_p3));
    add_ln93_3_fu_1814_p2 <= std_logic_vector(unsigned(add_ln93_12_fu_1808_p2) + unsigned(shl_ln93_6_fu_1792_p3));
    add_ln93_4_fu_1999_p2 <= std_logic_vector(unsigned(add_ln93_13_fu_1993_p2) + unsigned(shl_ln93_s_fu_1977_p3));
    add_ln93_5_fu_2187_p2 <= std_logic_vector(unsigned(add_ln93_14_fu_2181_p2) + unsigned(shl_ln93_11_fu_2165_p3));
    add_ln93_6_fu_2371_p2 <= std_logic_vector(unsigned(add_ln93_15_fu_2365_p2) + unsigned(shl_ln93_13_fu_2349_p3));
    add_ln93_7_fu_2559_p2 <= std_logic_vector(unsigned(add_ln93_16_fu_2553_p2) + unsigned(shl_ln93_15_fu_2537_p3));
    add_ln93_8_fu_1053_p2 <= std_logic_vector(unsigned(shl_ln_fu_1037_p3) + unsigned(shl_ln93_1_fu_1045_p3));
    add_ln93_9_fu_1231_p2 <= std_logic_vector(unsigned(shl_ln93_3_fu_1223_p3) + unsigned(ap_const_lv17_2));
    add_ln93_fu_1237_p2 <= std_logic_vector(unsigned(add_ln93_9_fu_1231_p2) + unsigned(shl_ln93_2_fu_1215_p3));
    and_ln1002_1_fu_1368_p2 <= (p_Result_4_fu_1360_p3 and icmp_ln1002_1_reg_3116);
    and_ln1002_2_fu_1552_p2 <= (p_Result_6_fu_1544_p3 and icmp_ln1002_2_reg_3154);
    and_ln1002_3_fu_1736_p2 <= (p_Result_8_fu_1728_p3 and icmp_ln1002_3_reg_3192);
    and_ln1002_4_fu_1914_p2 <= (p_Result_10_fu_1906_p3 and icmp_ln1002_4_reg_3220);
    and_ln1002_5_fu_2109_p2 <= (p_Result_12_fu_2101_p3 and icmp_ln1002_5_reg_3262);
    and_ln1002_6_fu_2293_p2 <= (p_Result_14_fu_2285_p3 and icmp_ln1002_6_reg_3300);
    and_ln1002_7_fu_2481_p2 <= (p_Result_16_fu_2473_p3 and icmp_ln1002_7_reg_3342);
    and_ln1002_8_fu_2732_p2 <= (p_Result_18_fu_2724_p3 and icmp_ln1002_8_reg_3385);
    and_ln1002_fu_1159_p2 <= (p_Result_2_fu_1151_p3 and icmp_ln1002_reg_3064);
    and_ln_fu_2591_p3 <= (tmp_s_fu_2581_p4 & ap_const_lv8_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(regslice_both_output_stream_U_apdone_blk)
    begin
        if ((regslice_both_output_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(ap_predicate_op191_read_state14, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(ap_predicate_op233_read_state18, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_predicate_op281_read_state22, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(ap_predicate_op324_read_state26, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(input_stream_TVALID_int_regslice)
    begin
        if ((input_stream_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(ap_predicate_op407_read_state34, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(ap_predicate_op451_read_state38, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(ap_predicate_op494_read_state42, input_stream_TVALID_int_regslice)
    begin
        if (((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(icmp_ln76_8_fu_2517_p2, ap_predicate_op538_read_state46, ap_block_state46_io, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(output_stream_TREADY_int_regslice)
    begin
        if ((output_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state14_assign_proc : process(ap_predicate_op191_read_state14, input_stream_TVALID_int_regslice)
    begin
                ap_block_state14 <= ((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state18_assign_proc : process(ap_predicate_op233_read_state18, input_stream_TVALID_int_regslice)
    begin
                ap_block_state18 <= ((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state22_assign_proc : process(ap_predicate_op281_read_state22, input_stream_TVALID_int_regslice)
    begin
                ap_block_state22 <= ((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state26_assign_proc : process(ap_predicate_op324_read_state26, input_stream_TVALID_int_regslice)
    begin
                ap_block_state26 <= ((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state34_assign_proc : process(ap_predicate_op407_read_state34, input_stream_TVALID_int_regslice)
    begin
                ap_block_state34 <= ((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state38_assign_proc : process(ap_predicate_op451_read_state38, input_stream_TVALID_int_regslice)
    begin
                ap_block_state38 <= ((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state42_assign_proc : process(ap_predicate_op494_read_state42, input_stream_TVALID_int_regslice)
    begin
                ap_block_state42 <= ((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state46_assign_proc : process(icmp_ln76_8_fu_2517_p2, ap_predicate_op538_read_state46, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
                ap_block_state46 <= (((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)));
    end process;


    ap_block_state46_io_assign_proc : process(icmp_ln76_8_fu_2517_p2, output_stream_TREADY_int_regslice)
    begin
                ap_block_state46_io <= ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2359_assign_proc : process(ap_CS_fsm_state14, icmp_ln76_fu_1017_p2, ap_predicate_op191_read_state14, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2359 <= (not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2361_assign_proc : process(ap_CS_fsm_state18, icmp_ln76_1_fu_1195_p2, ap_predicate_op233_read_state18, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2361 <= (not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2363_assign_proc : process(ap_CS_fsm_state22, icmp_ln76_2_fu_1404_p2, ap_predicate_op281_read_state22, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2363 <= (not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22));
    end process;


    ap_condition_2365_assign_proc : process(ap_CS_fsm_state26, icmp_ln76_3_fu_1588_p2, ap_predicate_op324_read_state26, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2365 <= (not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2369_assign_proc : process(ap_CS_fsm_state34, icmp_ln76_5_fu_1957_p2, ap_predicate_op407_read_state34, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2369 <= (not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2371_assign_proc : process(ap_CS_fsm_state38, icmp_ln76_6_fu_2145_p2, ap_predicate_op451_read_state38, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2371 <= (not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2373_assign_proc : process(ap_CS_fsm_state42, icmp_ln76_7_fu_2329_p2, ap_predicate_op494_read_state42, input_stream_TVALID_int_regslice)
    begin
                ap_condition_2373 <= (not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2417_assign_proc : process(ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, ap_predicate_op538_read_state46, ap_block_state46_io, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
                ap_condition_2417 <= (not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state10, icmp_ln52_fu_752_p2, regslice_both_output_stream_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (icmp_ln52_fu_752_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op191_read_state14_assign_proc : process(icmp_ln76_fu_1017_p2, brmerge126_reg_3032)
    begin
                ap_predicate_op191_read_state14 <= ((brmerge126_reg_3032 = ap_const_lv1_0) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op233_read_state18_assign_proc : process(icmp_ln76_1_fu_1195_p2, select_ln56_3_reg_2982)
    begin
                ap_predicate_op233_read_state18 <= ((select_ln56_3_reg_2982 = ap_const_lv1_0) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op281_read_state22_assign_proc : process(icmp_ln76_2_fu_1404_p2, brmerge136_reg_3102)
    begin
                ap_predicate_op281_read_state22 <= ((brmerge136_reg_3102 = ap_const_lv1_0) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op324_read_state26_assign_proc : process(icmp_ln76_3_fu_1588_p2, cmp26_not_reg_3027)
    begin
                ap_predicate_op324_read_state26 <= ((cmp26_not_reg_3027 = ap_const_lv1_0) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op407_read_state34_assign_proc : process(icmp_ln76_5_fu_1957_p2, rev138_reg_3097)
    begin
                ap_predicate_op407_read_state34 <= ((rev138_reg_3097 = ap_const_lv1_0) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op451_read_state38_assign_proc : process(icmp_ln76_6_fu_2145_p2, brmerge145_reg_3248)
    begin
                ap_predicate_op451_read_state38 <= ((brmerge145_reg_3248 = ap_const_lv1_0) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op494_read_state42_assign_proc : process(icmp_ln76_7_fu_2329_p2, select_ln56_4_reg_2988)
    begin
                ap_predicate_op494_read_state42 <= ((select_ln56_4_reg_2988 = ap_const_lv1_0) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op538_read_state46_assign_proc : process(icmp_ln76_8_fu_2517_p2, brmerge155_reg_3328)
    begin
                ap_predicate_op538_read_state46 <= ((brmerge155_reg_3328 = ap_const_lv1_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, icmp_ln52_fu_752_p2, regslice_both_output_stream_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (icmp_ln52_fu_752_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bias_Addr_A <= std_logic_vector(shift_left(unsigned(bias_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));

    bias_Addr_A_orig_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, zext_ln52_fu_684_p1, zext_ln52_2_fu_793_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            bias_Addr_A_orig <= zext_ln52_2_fu_793_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            bias_Addr_A_orig <= zext_ln52_fu_684_p1(32 - 1 downto 0);
        else 
            bias_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    bias_Addr_B <= std_logic_vector(shift_left(unsigned(bias_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    bias_Addr_B_orig <= zext_ln52_1_fu_781_p1(32 - 1 downto 0);
    bias_Clk_A <= ap_clk;
    bias_Clk_B <= ap_clk;
    bias_Din_A <= ap_const_lv16_0;
    bias_Din_B <= ap_const_lv16_0;

    bias_EN_A_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, regslice_both_output_stream_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            bias_EN_A <= ap_const_logic_1;
        else 
            bias_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    bias_EN_B_assign_proc : process(ap_CS_fsm_state10, regslice_both_output_stream_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            bias_EN_B <= ap_const_logic_1;
        else 
            bias_EN_B <= ap_const_logic_0;
        end if; 
    end process;

    bias_Rst_A <= ap_rst_n_inv;
    bias_Rst_B <= ap_rst_n_inv;
    bias_WEN_A <= ap_const_lv2_0;
    bias_WEN_B <= ap_const_lv2_0;
    brmerge126_fu_1004_p2 <= (select_ln56_3_reg_2982 or cmp26_not_fu_999_p2);
    brmerge136_fu_1273_p2 <= (select_ln56_3_reg_2982 or rev138_fu_1267_p2);
    brmerge145_fu_2015_p2 <= (select_ln56_4_reg_2988 or cmp26_not_reg_3027);
    brmerge155_fu_2387_p2 <= (select_ln56_4_reg_2988 or rev138_reg_3097);
    cmp23_not_fu_726_p2 <= "1" when (oh_fu_152 = ap_const_lv31_0) else "0";
    cmp23_not_mid1_fu_910_p2 <= "1" when (add_ln56_fu_862_p2 = ap_const_lv31_0) else "0";
    cmp26_not_fu_999_p2 <= "1" when (select_ln56_reg_2964 = ap_const_lv31_0) else "0";
    exitcond21410_fu_747_p2 <= "1" when (signed(ow_1_cast_fu_743_p1) < signed(width_read_reg_2818)) else "0";
    exitcond21410_mid138_fu_676_p2 <= "1" when (signed(width_read_reg_2818) > signed(ap_const_lv32_0)) else "0";

    grp_fu_2760_ce_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, regslice_both_output_stream_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((regslice_both_output_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            grp_fu_2760_ce <= ap_const_logic_1;
        else 
            grp_fu_2760_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2760_p0 <= select_ln52_2_fu_786_p3(16 - 1 downto 0);
    grp_fu_658_p0 <= grp_fu_658_p00(32 - 1 downto 0);
    grp_fu_658_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height_read_reg_2826),64));
    grp_fu_658_p1 <= grp_fu_658_p10(32 - 1 downto 0);
    grp_fu_658_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_read_reg_2818),64));
    grp_fu_670_p0 <= grp_fu_670_p00(32 - 1 downto 0);
    grp_fu_670_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_channels_read_reg_2800),96));
    grp_fu_670_p1 <= grp_fu_670_p10(64 - 1 downto 0);
    grp_fu_670_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln26_reg_2853),96));
    icmp_fu_621_p2 <= "1" when (signed(tmp_fu_611_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln1002_1_fu_1346_p2 <= "0" when (trunc_ln1003_3_fu_1342_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_2_fu_1530_p2 <= "0" when (trunc_ln1003_5_fu_1526_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_3_fu_1714_p2 <= "0" when (trunc_ln1003_7_fu_1710_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_4_fu_1838_p2 <= "0" when (trunc_ln1003_9_fu_1834_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_5_fu_2087_p2 <= "0" when (trunc_ln1003_11_fu_2083_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_6_fu_2271_p2 <= "0" when (trunc_ln1003_13_fu_2267_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_7_fu_2459_p2 <= "0" when (trunc_ln1003_15_fu_2455_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_8_fu_2710_p2 <= "0" when (trunc_ln1003_17_fu_2706_p1 = ap_const_lv15_0) else "1";
    icmp_ln1002_fu_1137_p2 <= "0" when (trunc_ln1003_1_fu_1133_p1 = ap_const_lv15_0) else "1";
    icmp_ln1003_1_fu_1095_p2 <= "1" when (trunc_ln1003_fu_1091_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_2_fu_1304_p2 <= "1" when (trunc_ln1003_2_fu_1300_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_3_fu_1488_p2 <= "1" when (trunc_ln1003_4_fu_1484_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_4_fu_1672_p2 <= "1" when (trunc_ln1003_6_fu_1668_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_5_fu_1866_p2 <= "1" when (trunc_ln1003_8_fu_1862_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_6_fu_2045_p2 <= "1" when (trunc_ln1003_10_fu_2041_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_7_fu_2229_p2 <= "1" when (trunc_ln1003_12_fu_2225_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_8_fu_2417_p2 <= "1" when (trunc_ln1003_14_fu_2413_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_9_fu_2668_p2 <= "1" when (trunc_ln1003_16_fu_2664_p1 = ap_const_lv8_0) else "0";
    icmp_ln1003_fu_973_p2 <= "0" when (select_ln56_6_fu_966_p3 = ap_const_lv8_0) else "1";
    icmp_ln1035_fu_2575_p2 <= "1" when (signed(sum_V_16_reg_578) > signed(ap_const_lv32_0)) else "0";
    icmp_ln52_fu_752_p2 <= "1" when (indvar_flatten41_fu_164 = mul_ln26_1_reg_2869) else "0";
    icmp_ln56_fu_763_p2 <= "1" when (indvar_flatten_fu_156 = mul_ln26_reg_2853) else "0";
    icmp_ln76_1_fu_1195_p2 <= "1" when (signed(zext_ln76_fu_1191_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_2_fu_1404_p2 <= "1" when (signed(zext_ln65_1_fu_1400_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_3_fu_1588_p2 <= "1" when (signed(zext_ln65_2_fu_1584_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_4_fu_1772_p2 <= "1" when (signed(zext_ln65_3_fu_1768_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_5_fu_1957_p2 <= "1" when (signed(zext_ln76_1_fu_1953_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_6_fu_2145_p2 <= "1" when (signed(zext_ln65_4_fu_2141_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_7_fu_2329_p2 <= "1" when (signed(zext_ln76_2_fu_2325_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_8_fu_2517_p2 <= "1" when (signed(zext_ln76_3_fu_2513_p1) < signed(in_channels_read_reg_2805)) else "0";
    icmp_ln76_fu_1017_p2 <= "1" when (signed(zext_ln65_fu_1013_p1) < signed(in_channels_read_reg_2805)) else "0";

    input_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state14, icmp_ln76_fu_1017_p2, brmerge126_reg_3032, ap_CS_fsm_state26, icmp_ln76_3_fu_1588_p2, cmp26_not_reg_3027, ap_CS_fsm_state38, icmp_ln76_6_fu_2145_p2, brmerge145_reg_3248, ap_CS_fsm_state42, icmp_ln76_7_fu_2329_p2, select_ln56_4_reg_2988, ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, brmerge155_reg_3328, ap_CS_fsm_state33, ap_CS_fsm_state34, icmp_ln76_5_fu_1957_p2, rev138_reg_3097, ap_CS_fsm_state18, icmp_ln76_1_fu_1195_p2, select_ln56_3_reg_2982, ap_CS_fsm_state22, icmp_ln76_2_fu_1404_p2, brmerge136_reg_3102, input_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or ((brmerge136_reg_3102 = ap_const_lv1_0) and (icmp_ln76_2_fu_1404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (select_ln56_3_reg_2982 = ap_const_lv1_0) and (icmp_ln76_1_fu_1195_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state34) and (rev138_reg_3097 = ap_const_lv1_0) and (icmp_ln76_5_fu_1957_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state46) and (brmerge155_reg_3328 = ap_const_lv1_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (select_ln56_4_reg_2988 = ap_const_lv1_0) and (icmp_ln76_7_fu_2329_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (brmerge145_reg_3248 = ap_const_lv1_0) and (icmp_ln76_6_fu_2145_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state26) and (cmp26_not_reg_3027 = ap_const_lv1_0) and (icmp_ln76_3_fu_1588_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (brmerge126_reg_3032 = ap_const_lv1_0) and (icmp_ln76_fu_1017_p2 = ap_const_lv1_1)))) then 
            input_stream_TDATA_blk_n <= input_stream_TVALID_int_regslice;
        else 
            input_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_stream_TREADY <= regslice_both_input_stream_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state26, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_predicate_op191_read_state14, ap_predicate_op233_read_state18, ap_predicate_op281_read_state22, ap_predicate_op324_read_state26, ap_predicate_op407_read_state34, ap_predicate_op451_read_state38, ap_predicate_op494_read_state42, ap_predicate_op538_read_state46, ap_block_state46_io, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_predicate_op538_read_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state46)) or ((input_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((ap_predicate_op191_read_state14 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op191_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((ap_predicate_op494_read_state42 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op494_read_state42 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((ap_predicate_op451_read_state38 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op451_read_state38 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state38)) or (not(((ap_predicate_op407_read_state34 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op407_read_state34 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((ap_predicate_op324_read_state26 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op324_read_state26 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((ap_predicate_op281_read_state22 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op281_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((ap_predicate_op233_read_state18 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0))) and (ap_predicate_op233_read_state18 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            input_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    iw_cast_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iw_fu_1253_p2),32));
    iw_fu_1253_p2 <= std_logic_vector(unsigned(select_ln56_reg_2964) + unsigned(ap_const_lv31_1));
    oh_2_cast_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(oh_4_fu_698_p2),32));
    oh_2_cast_mid1_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_1_fu_886_p2),32));
    oh_4_fu_698_p2 <= std_logic_vector(unsigned(oh_fu_152) + unsigned(ap_const_lv31_1));
    or_ln52_fu_853_p2 <= (icmp_ln56_reg_2923 or cmp23_not_reg_2905);

    output_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, ap_CS_fsm_state50, output_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state50) or ((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) then 
            output_stream_TDATA_blk_n <= output_stream_TREADY_int_regslice;
        else 
            output_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_stream_TDATA_int_regslice <= 
        and_ln_fu_2591_p3 when (icmp_ln1035_fu_2575_p2(0) = '1') else 
        ap_const_lv16_0;
    output_stream_TVALID <= regslice_both_output_stream_U_vld_out;

    output_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state46, icmp_ln76_8_fu_2517_p2, ap_predicate_op538_read_state46, ap_block_state46_io, input_stream_TVALID_int_regslice, output_stream_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state46_io) or ((ap_predicate_op538_read_state46 = ap_const_boolean_1) and (input_stream_TVALID_int_regslice = ap_const_logic_0)) or ((output_stream_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln76_8_fu_2517_p2 = ap_const_lv1_0))) then 
            output_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ow_1_cast_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iw_1_fu_148),32));
    p_Result_10_fu_1906_p3 <= reg_603(15 downto 15);
    p_Result_11_fu_2033_p3 <= input_val_V_23_reg_490(15 downto 15);
    p_Result_12_fu_2101_p3 <= reg_603(15 downto 15);
    p_Result_13_fu_2217_p3 <= input_val_V_19_reg_523(15 downto 15);
    p_Result_14_fu_2285_p3 <= reg_603(15 downto 15);
    p_Result_15_fu_2405_p3 <= input_val_V_20_reg_556(15 downto 15);
    p_Result_16_fu_2473_p3 <= reg_603(15 downto 15);
    p_Result_17_fu_2656_p3 <= input_val_V_21_reg_589(15 downto 15);
    p_Result_18_fu_2724_p3 <= reg_603(15 downto 15);
    p_Result_1_fu_1083_p3 <= input_val_V_17_reg_336(15 downto 15);
    p_Result_2_fu_1151_p3 <= reg_603(15 downto 15);
    p_Result_3_fu_1292_p3 <= input_val_V_24_reg_369(15 downto 15);
    p_Result_4_fu_1360_p3 <= reg_603(15 downto 15);
    p_Result_5_fu_1476_p3 <= input_val_V_25_reg_402(15 downto 15);
    p_Result_6_fu_1544_p3 <= reg_603(15 downto 15);
    p_Result_7_fu_1660_p3 <= input_val_V_18_reg_435(15 downto 15);
    p_Result_8_fu_1728_p3 <= reg_603(15 downto 15);
    p_Result_9_fu_1854_p3 <= input_stream_TDATA_int_regslice(15 downto 15);
    ret_V_10_fu_1352_p3 <= reg_603(15 downto 15);
    ret_V_11_fu_1373_p2 <= (ret_V_10_fu_1352_p3 xor and_ln1002_1_fu_1368_p2);
    ret_V_12_fu_1466_p4 <= input_val_V_25_reg_402(15 downto 8);
    ret_V_13_fu_1494_p2 <= std_logic_vector(unsigned(ret_V_12_fu_1466_p4) + unsigned(ap_const_lv8_1));
    ret_V_14_fu_1508_p3 <= 
        select_ln1002_3_fu_1500_p3 when (p_Result_5_fu_1476_p3(0) = '1') else 
        ret_V_12_fu_1466_p4;
    ret_V_15_fu_1536_p3 <= reg_603(15 downto 15);
    ret_V_16_fu_1557_p2 <= (ret_V_15_fu_1536_p3 xor and_ln1002_2_fu_1552_p2);
    ret_V_17_fu_1650_p4 <= input_val_V_18_reg_435(15 downto 8);
    ret_V_18_fu_1678_p2 <= std_logic_vector(unsigned(ret_V_17_fu_1650_p4) + unsigned(ap_const_lv8_1));
    ret_V_19_fu_1692_p3 <= 
        select_ln1002_4_fu_1684_p3 when (p_Result_7_fu_1660_p3(0) = '1') else 
        ret_V_17_fu_1650_p4;
    ret_V_20_fu_1720_p3 <= reg_603(15 downto 15);
    ret_V_21_fu_1741_p2 <= (ret_V_20_fu_1720_p3 xor and_ln1002_3_fu_1736_p2);
    ret_V_22_fu_1844_p4 <= input_stream_TDATA_int_regslice(15 downto 8);
    ret_V_23_fu_1872_p2 <= std_logic_vector(unsigned(ret_V_22_fu_1844_p4) + unsigned(ap_const_lv8_1));
    ret_V_24_fu_1886_p3 <= 
        select_ln1002_5_fu_1878_p3 when (p_Result_9_fu_1854_p3(0) = '1') else 
        ret_V_22_fu_1844_p4;
    ret_V_25_fu_1898_p3 <= reg_603(15 downto 15);
    ret_V_26_fu_1919_p2 <= (ret_V_25_fu_1898_p3 xor and_ln1002_4_fu_1914_p2);
    ret_V_27_fu_2023_p4 <= input_val_V_23_reg_490(15 downto 8);
    ret_V_28_fu_2051_p2 <= std_logic_vector(unsigned(ret_V_27_fu_2023_p4) + unsigned(ap_const_lv8_1));
    ret_V_29_fu_2065_p3 <= 
        select_ln1002_6_fu_2057_p3 when (p_Result_11_fu_2033_p3(0) = '1') else 
        ret_V_27_fu_2023_p4;
    ret_V_2_fu_1073_p4 <= input_val_V_17_reg_336(15 downto 8);
    ret_V_30_fu_2093_p3 <= reg_603(15 downto 15);
    ret_V_31_fu_2114_p2 <= (ret_V_30_fu_2093_p3 xor and_ln1002_5_fu_2109_p2);
    ret_V_32_fu_2207_p4 <= input_val_V_19_reg_523(15 downto 8);
    ret_V_33_fu_2235_p2 <= std_logic_vector(unsigned(ret_V_32_fu_2207_p4) + unsigned(ap_const_lv8_1));
    ret_V_34_fu_2249_p3 <= 
        select_ln1002_7_fu_2241_p3 when (p_Result_13_fu_2217_p3(0) = '1') else 
        ret_V_32_fu_2207_p4;
    ret_V_35_fu_2277_p3 <= reg_603(15 downto 15);
    ret_V_36_fu_2298_p2 <= (ret_V_35_fu_2277_p3 xor and_ln1002_6_fu_2293_p2);
    ret_V_37_fu_2395_p4 <= input_val_V_20_reg_556(15 downto 8);
    ret_V_38_fu_2423_p2 <= std_logic_vector(unsigned(ret_V_37_fu_2395_p4) + unsigned(ap_const_lv8_1));
    ret_V_39_fu_2437_p3 <= 
        select_ln1002_8_fu_2429_p3 when (p_Result_15_fu_2405_p3(0) = '1') else 
        ret_V_37_fu_2395_p4;
    ret_V_3_fu_1101_p2 <= std_logic_vector(unsigned(ret_V_2_fu_1073_p4) + unsigned(ap_const_lv8_1));
    ret_V_40_fu_2465_p3 <= reg_603(15 downto 15);
    ret_V_41_fu_2486_p2 <= (ret_V_40_fu_2465_p3 xor and_ln1002_7_fu_2481_p2);
    ret_V_42_fu_2646_p4 <= input_val_V_21_reg_589(15 downto 8);
    ret_V_43_fu_2674_p2 <= std_logic_vector(unsigned(ret_V_42_fu_2646_p4) + unsigned(ap_const_lv8_1));
    ret_V_44_fu_2688_p3 <= 
        select_ln1002_9_fu_2680_p3 when (p_Result_17_fu_2656_p3(0) = '1') else 
        ret_V_42_fu_2646_p4;
    ret_V_45_fu_2716_p3 <= reg_603(15 downto 15);
    ret_V_46_fu_2737_p2 <= (ret_V_45_fu_2716_p3 xor and_ln1002_8_fu_2732_p2);
    ret_V_47_fu_990_p3 <= 
        select_ln1002_fu_984_p3 when (select_ln56_2_reg_2977(0) = '1') else 
        select_ln56_1_reg_2970;
    ret_V_4_fu_1115_p3 <= 
        select_ln1002_1_fu_1107_p3 when (p_Result_1_fu_1083_p3(0) = '1') else 
        ret_V_2_fu_1073_p4;
    ret_V_5_fu_1143_p3 <= reg_603(15 downto 15);
    ret_V_6_fu_1164_p2 <= (ret_V_5_fu_1143_p3 xor and_ln1002_fu_1159_p2);
    ret_V_7_fu_1282_p4 <= input_val_V_24_reg_369(15 downto 8);
    ret_V_8_fu_1310_p2 <= std_logic_vector(unsigned(ret_V_7_fu_1282_p4) + unsigned(ap_const_lv8_1));
    ret_V_9_fu_1324_p3 <= 
        select_ln1002_2_fu_1316_p3 when (p_Result_3_fu_1292_p3(0) = '1') else 
        ret_V_7_fu_1282_p4;
    ret_V_dup_fu_868_p4 <= bias_Dout_A(15 downto 8);
    ret_V_mid_fu_823_p4 <= bias_Dout_B(15 downto 8);
    rev134_fu_737_p2 <= (slt_fu_732_p2 xor ap_const_lv1_1);
    rev136_fu_928_p2 <= (slt135_fu_923_p2 xor ap_const_lv1_1);
    rev138_fu_1267_p2 <= (slt137_fu_1262_p2 xor ap_const_lv1_1);
    select_ln1002_1_fu_1107_p3 <= 
        ret_V_2_fu_1073_p4 when (icmp_ln1003_1_fu_1095_p2(0) = '1') else 
        ret_V_3_fu_1101_p2;
    select_ln1002_2_fu_1316_p3 <= 
        ret_V_7_fu_1282_p4 when (icmp_ln1003_2_fu_1304_p2(0) = '1') else 
        ret_V_8_fu_1310_p2;
    select_ln1002_3_fu_1500_p3 <= 
        ret_V_12_fu_1466_p4 when (icmp_ln1003_3_fu_1488_p2(0) = '1') else 
        ret_V_13_fu_1494_p2;
    select_ln1002_4_fu_1684_p3 <= 
        ret_V_17_fu_1650_p4 when (icmp_ln1003_4_fu_1672_p2(0) = '1') else 
        ret_V_18_fu_1678_p2;
    select_ln1002_5_fu_1878_p3 <= 
        ret_V_22_fu_1844_p4 when (icmp_ln1003_5_fu_1866_p2(0) = '1') else 
        ret_V_23_fu_1872_p2;
    select_ln1002_6_fu_2057_p3 <= 
        ret_V_27_fu_2023_p4 when (icmp_ln1003_6_fu_2045_p2(0) = '1') else 
        ret_V_28_fu_2051_p2;
    select_ln1002_7_fu_2241_p3 <= 
        ret_V_32_fu_2207_p4 when (icmp_ln1003_7_fu_2229_p2(0) = '1') else 
        ret_V_33_fu_2235_p2;
    select_ln1002_8_fu_2429_p3 <= 
        ret_V_37_fu_2395_p4 when (icmp_ln1003_8_fu_2417_p2(0) = '1') else 
        ret_V_38_fu_2423_p2;
    select_ln1002_9_fu_2680_p3 <= 
        ret_V_42_fu_2646_p4 when (icmp_ln1003_9_fu_2668_p2(0) = '1') else 
        ret_V_43_fu_2674_p2;
    select_ln1002_fu_984_p3 <= 
        add_ln56_2_fu_979_p2 when (icmp_ln1003_reg_2999(0) = '1') else 
        select_ln56_1_reg_2970;
    select_ln52_1_fu_768_p3 <= 
        ap_const_lv31_0 when (icmp_ln56_fu_763_p2(0) = '1') else 
        iw_1_fu_148;
    select_ln52_2_fu_786_p3 <= 
        add_ln52_1_fu_776_p2 when (icmp_ln56_fu_763_p2(0) = '1') else 
        oc_fu_160;
    select_ln52_3_fu_833_p3 <= 
        ret_V_mid_fu_823_p4 when (icmp_ln56_reg_2923(0) = '1') else 
        ret_V_reg_2895;
    select_ln52_4_fu_847_p3 <= 
        tmp_2_fu_839_p3 when (icmp_ln56_reg_2923(0) = '1') else 
        p_Result_s_reg_2900;
    select_ln52_5_fu_857_p3 <= 
        icmp_reg_2838 when (icmp_ln56_reg_2923(0) = '1') else 
        rev134_reg_2910;
    select_ln52_6_fu_802_p3 <= 
        exitcond21410_mid138_reg_2874 when (icmp_ln56_fu_763_p2(0) = '1') else 
        exitcond21410_fu_747_p2;
    select_ln52_7_fu_955_p3 <= 
        trunc_ln56_fu_948_p1 when (icmp_ln56_reg_2923(0) = '1') else 
        trunc_ln56_1_fu_952_p1;
    select_ln52_fu_817_p3 <= 
        ap_const_lv31_0 when (icmp_ln56_reg_2923(0) = '1') else 
        oh_fu_152;
    select_ln56_1_fu_896_p3 <= 
        select_ln52_3_fu_833_p3 when (select_ln52_6_reg_2949(0) = '1') else 
        ret_V_dup_fu_868_p4;
    select_ln56_2_fu_903_p3 <= 
        select_ln52_4_fu_847_p3 when (select_ln52_6_reg_2949(0) = '1') else 
        tmp_3_fu_878_p3;
    select_ln56_3_fu_916_p3 <= 
        or_ln52_fu_853_p2 when (select_ln52_6_reg_2949(0) = '1') else 
        cmp23_not_mid1_fu_910_p2;
    select_ln56_4_fu_934_p3 <= 
        select_ln52_5_fu_857_p3 when (select_ln52_6_reg_2949(0) = '1') else 
        rev136_fu_928_p2;
    select_ln56_5_fu_941_p3 <= 
        select_ln52_fu_817_p3 when (select_ln52_6_reg_2949(0) = '1') else 
        add_ln56_fu_862_p2;
    select_ln56_6_fu_966_p3 <= 
        select_ln52_7_fu_955_p3 when (select_ln52_6_reg_2949(0) = '1') else 
        trunc_ln56_2_fu_962_p1;
    select_ln56_7_fu_2614_p3 <= 
        ap_const_lv64_1 when (icmp_ln56_reg_2923(0) = '1') else 
        add_ln56_3_fu_2608_p2;
    select_ln56_fu_809_p3 <= 
        select_ln52_1_fu_768_p3 when (select_ln52_6_fu_802_p3(0) = '1') else 
        ap_const_lv31_0;
    select_ln840_1_fu_1379_p3 <= 
        sub_ln840_1_reg_3111 when (ret_V_11_fu_1373_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_2_fu_1563_p3 <= 
        sub_ln840_2_reg_3149 when (ret_V_16_fu_1557_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_3_fu_1931_p3 <= 
        sub_ln840_3_fu_1925_p2 when (ret_V_26_fu_1919_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_4_fu_1747_p3 <= 
        sub_ln840_4_reg_3187 when (ret_V_21_fu_1741_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_5_fu_2120_p3 <= 
        sub_ln840_5_reg_3257 when (ret_V_31_fu_2114_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_6_fu_2304_p3 <= 
        sub_ln840_6_reg_3295 when (ret_V_36_fu_2298_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_7_fu_2492_p3 <= 
        sub_ln840_7_reg_3337 when (ret_V_41_fu_2486_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_8_fu_2743_p3 <= 
        sub_ln840_8_reg_3380 when (ret_V_46_fu_2737_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln840_fu_1170_p3 <= 
        sub_ln840_reg_3059 when (ret_V_6_fu_1164_p2(0) = '1') else 
        ap_const_lv9_0;
        sext_ln353_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_47_reg_3004),32));

        sext_ln840_1_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_1_fu_1379_p3),32));

        sext_ln840_2_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_2_fu_1563_p3),32));

        sext_ln840_3_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_4_fu_1747_p3),32));

        sext_ln840_4_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_3_fu_1931_p3),32));

        sext_ln840_5_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_5_fu_2120_p3),32));

        sext_ln840_6_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_6_fu_2304_p3),32));

        sext_ln840_7_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_7_fu_2492_p3),32));

        sext_ln840_8_fu_2750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_8_fu_2743_p3),32));

        sext_ln840_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln840_fu_1170_p3),32));

        sext_ln987_1_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_fu_1324_p3),9));

        sext_ln987_2_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_fu_1508_p3),9));

        sext_ln987_3_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_19_fu_1692_p3),9));

        sext_ln987_4_fu_1894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_24_fu_1886_p3),9));

        sext_ln987_5_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_fu_2065_p3),9));

        sext_ln987_6_fu_2257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_34_fu_2249_p3),9));

        sext_ln987_7_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_39_fu_2437_p3),9));

        sext_ln987_8_fu_2696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_44_fu_2688_p3),9));

        sext_ln987_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_4_fu_1115_p3),9));

    shl_ln93_10_fu_1985_p3 <= (add_ln90_5_fu_1968_p2 & ap_const_lv1_0);
    shl_ln93_11_fu_2165_p3 <= (trunc_ln93_6_fu_2161_p1 & ap_const_lv4_0);
    shl_ln93_12_fu_2173_p3 <= (add_ln90_6_fu_2156_p2 & ap_const_lv1_0);
    shl_ln93_13_fu_2349_p3 <= (trunc_ln93_7_fu_2345_p1 & ap_const_lv4_0);
    shl_ln93_14_fu_2357_p3 <= (add_ln90_7_fu_2340_p2 & ap_const_lv1_0);
    shl_ln93_15_fu_2537_p3 <= (trunc_ln93_8_fu_2533_p1 & ap_const_lv4_0);
    shl_ln93_16_fu_2545_p3 <= (add_ln90_8_fu_2528_p2 & ap_const_lv1_0);
    shl_ln93_1_fu_1045_p3 <= (add_ln90_fu_1028_p2 & ap_const_lv1_0);
    shl_ln93_2_fu_1215_p3 <= (trunc_ln93_1_fu_1211_p1 & ap_const_lv4_0);
    shl_ln93_3_fu_1223_p3 <= (add_ln90_1_fu_1206_p2 & ap_const_lv1_0);
    shl_ln93_4_fu_1424_p3 <= (trunc_ln93_2_fu_1420_p1 & ap_const_lv4_0);
    shl_ln93_5_fu_1432_p3 <= (add_ln90_2_fu_1415_p2 & ap_const_lv1_0);
    shl_ln93_6_fu_1792_p3 <= (trunc_ln93_4_fu_1788_p1 & ap_const_lv4_0);
    shl_ln93_7_fu_1800_p3 <= (add_ln90_4_fu_1783_p2 & ap_const_lv1_0);
    shl_ln93_8_fu_1608_p3 <= (trunc_ln93_3_fu_1604_p1 & ap_const_lv4_0);
    shl_ln93_9_fu_1616_p3 <= (add_ln90_3_fu_1599_p2 & ap_const_lv1_0);
    shl_ln93_s_fu_1977_p3 <= (trunc_ln93_5_fu_1973_p1 & ap_const_lv4_0);
    shl_ln_fu_1037_p3 <= (trunc_ln93_fu_1033_p1 & ap_const_lv4_0);
    slt135_fu_923_p2 <= "1" when (signed(oh_2_cast_mid1_fu_892_p1) < signed(height_read_reg_2826)) else "0";
    slt137_fu_1262_p2 <= "1" when (signed(iw_cast_fu_1258_p1) < signed(width_read_reg_2818)) else "0";
    slt_fu_732_p2 <= "1" when (signed(oh_2_cast_fu_704_p1) < signed(height_read_reg_2826)) else "0";
    sub_ln840_1_fu_1336_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_1_fu_1332_p1));
    sub_ln840_2_fu_1520_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_2_fu_1516_p1));
    sub_ln840_3_fu_1925_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_4_fu_1894_p1));
    sub_ln840_4_fu_1704_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_3_fu_1700_p1));
    sub_ln840_5_fu_2077_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_5_fu_2073_p1));
    sub_ln840_6_fu_2261_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_6_fu_2257_p1));
    sub_ln840_7_fu_2449_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_7_fu_2445_p1));
    sub_ln840_8_fu_2700_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_8_fu_2696_p1));
    sub_ln840_fu_1127_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln987_fu_1123_p1));
    sum_V_10_fu_1943_p2 <= std_logic_vector(signed(sext_ln840_4_fu_1939_p1) + signed(sum_V_7_reg_457));
    sum_V_13_fu_2131_p2 <= std_logic_vector(signed(sext_ln840_5_fu_2127_p1) + signed(sum_V_11_reg_479));
    sum_V_15_fu_2315_p2 <= std_logic_vector(signed(sext_ln840_6_fu_2311_p1) + signed(sum_V_12_reg_512));
    sum_V_17_fu_2503_p2 <= std_logic_vector(signed(sext_ln840_7_fu_2499_p1) + signed(sum_V_14_reg_545));
    sum_V_18_fu_2754_p2 <= std_logic_vector(signed(sext_ln840_8_fu_2750_p1) + signed(sum_V_16_reg_578));
    sum_V_4_fu_1181_p2 <= std_logic_vector(signed(sext_ln840_fu_1177_p1) + signed(sum_V_1_reg_326));
    sum_V_6_fu_1390_p2 <= std_logic_vector(signed(sext_ln840_1_fu_1386_p1) + signed(sum_V_2_reg_358));
    sum_V_8_fu_1574_p2 <= std_logic_vector(signed(sext_ln840_2_fu_1570_p1) + signed(sum_V_3_reg_391));
    sum_V_9_fu_1758_p2 <= std_logic_vector(signed(sext_ln840_3_fu_1754_p1) + signed(sum_V_5_reg_424));
    tmp_2_fu_839_p3 <= bias_Dout_B(15 downto 15);
    tmp_3_fu_878_p3 <= bias_Dout_A(15 downto 15);
    tmp_fu_611_p4 <= height(31 downto 1);
    tmp_s_fu_2581_p4 <= sum_V_16_reg_578(15 downto 8);
    trunc_ln1003_10_fu_2041_p1 <= input_val_V_23_reg_490(8 - 1 downto 0);
    trunc_ln1003_11_fu_2083_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_12_fu_2225_p1 <= input_val_V_19_reg_523(8 - 1 downto 0);
    trunc_ln1003_13_fu_2267_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_14_fu_2413_p1 <= input_val_V_20_reg_556(8 - 1 downto 0);
    trunc_ln1003_15_fu_2455_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_16_fu_2664_p1 <= input_val_V_21_reg_589(8 - 1 downto 0);
    trunc_ln1003_17_fu_2706_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_1_fu_1133_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_2_fu_1300_p1 <= input_val_V_24_reg_369(8 - 1 downto 0);
    trunc_ln1003_3_fu_1342_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_4_fu_1484_p1 <= input_val_V_25_reg_402(8 - 1 downto 0);
    trunc_ln1003_5_fu_1526_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_6_fu_1668_p1 <= input_val_V_18_reg_435(8 - 1 downto 0);
    trunc_ln1003_7_fu_1710_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_8_fu_1862_p1 <= input_stream_TDATA_int_regslice(8 - 1 downto 0);
    trunc_ln1003_9_fu_1834_p1 <= weights_Dout_A(15 - 1 downto 0);
    trunc_ln1003_fu_1091_p1 <= input_val_V_17_reg_336(8 - 1 downto 0);
    trunc_ln52_fu_607_p1 <= in_channels(16 - 1 downto 0);
    trunc_ln56_1_fu_952_p1 <= p_Val2_s_reg_2890(8 - 1 downto 0);
    trunc_ln56_2_fu_962_p1 <= bias_Dout_A(8 - 1 downto 0);
    trunc_ln56_fu_948_p1 <= bias_Dout_B(8 - 1 downto 0);
    trunc_ln65_1_fu_1396_p1 <= ic_2_reg_380(16 - 1 downto 0);
    trunc_ln65_2_fu_1580_p1 <= ic_3_reg_413(16 - 1 downto 0);
    trunc_ln65_3_fu_1764_p1 <= ic_4_reg_446(16 - 1 downto 0);
    trunc_ln65_4_fu_2137_p1 <= ic_6_reg_501(16 - 1 downto 0);
    trunc_ln65_fu_1009_p1 <= ic_reg_315(16 - 1 downto 0);
    trunc_ln76_1_fu_1949_p1 <= ic_5_reg_468(16 - 1 downto 0);
    trunc_ln76_2_fu_2321_p1 <= ic_7_reg_534(16 - 1 downto 0);
    trunc_ln76_3_fu_2509_p1 <= ic_8_reg_567(16 - 1 downto 0);
    trunc_ln76_fu_1187_p1 <= ic_1_reg_347(16 - 1 downto 0);
    trunc_ln93_1_fu_1211_p1 <= add_ln90_1_fu_1206_p2(13 - 1 downto 0);
    trunc_ln93_2_fu_1420_p1 <= add_ln90_2_fu_1415_p2(13 - 1 downto 0);
    trunc_ln93_3_fu_1604_p1 <= add_ln90_3_fu_1599_p2(13 - 1 downto 0);
    trunc_ln93_4_fu_1788_p1 <= add_ln90_4_fu_1783_p2(13 - 1 downto 0);
    trunc_ln93_5_fu_1973_p1 <= add_ln90_5_fu_1968_p2(13 - 1 downto 0);
    trunc_ln93_6_fu_2161_p1 <= add_ln90_6_fu_2156_p2(13 - 1 downto 0);
    trunc_ln93_7_fu_2345_p1 <= add_ln90_7_fu_2340_p2(13 - 1 downto 0);
    trunc_ln93_8_fu_2533_p1 <= add_ln90_8_fu_2528_p2(13 - 1 downto 0);
    trunc_ln93_fu_1033_p1 <= add_ln90_fu_1028_p2(13 - 1 downto 0);
    weights_Addr_A <= std_logic_vector(shift_left(unsigned(weights_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));

    weights_Addr_A_orig_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, zext_ln93_fu_1069_p1, zext_ln93_1_fu_1278_p1, zext_ln93_2_fu_1462_p1, zext_ln93_3_fu_1646_p1, zext_ln93_4_fu_1830_p1, zext_ln93_5_fu_2019_p1, zext_ln93_6_fu_2203_p1, zext_ln93_7_fu_2391_p1, zext_ln93_8_fu_2642_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weights_Addr_A_orig <= zext_ln93_8_fu_2642_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            weights_Addr_A_orig <= zext_ln93_7_fu_2391_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            weights_Addr_A_orig <= zext_ln93_6_fu_2203_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            weights_Addr_A_orig <= zext_ln93_5_fu_2019_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weights_Addr_A_orig <= zext_ln93_4_fu_1830_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            weights_Addr_A_orig <= zext_ln93_3_fu_1646_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            weights_Addr_A_orig <= zext_ln93_2_fu_1462_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weights_Addr_A_orig <= zext_ln93_1_fu_1278_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            weights_Addr_A_orig <= zext_ln93_fu_1069_p1(32 - 1 downto 0);
        else 
            weights_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    weights_Clk_A <= ap_clk;
    weights_Din_A <= ap_const_lv16_0;

    weights_EN_A_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            weights_EN_A <= ap_const_logic_1;
        else 
            weights_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    weights_Rst_A <= ap_rst_n_inv;
    weights_WEN_A <= ap_const_lv2_0;
    zext_ln52_1_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_1_fu_776_p2),64));
    zext_ln52_2_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln52_2_fu_786_p3),64));
    zext_ln52_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(oc_fu_160),64));
    zext_ln65_1_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_2_reg_380),32));
    zext_ln65_2_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_3_reg_413),32));
    zext_ln65_3_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_4_reg_446),32));
    zext_ln65_4_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_6_reg_501),32));
    zext_ln65_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_reg_315),32));
    zext_ln76_1_fu_1953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_5_reg_468),32));
    zext_ln76_2_fu_2325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_7_reg_534),32));
    zext_ln76_3_fu_2513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_8_reg_567),32));
    zext_ln76_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_1_reg_347),32));
    zext_ln93_1_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_1_reg_3087),64));
    zext_ln93_2_fu_1462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_2_reg_3139),64));
    zext_ln93_3_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_4_reg_3177),64));
    zext_ln93_4_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_3_reg_3210),64));
    zext_ln93_5_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_5_reg_3243),64));
    zext_ln93_6_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_6_reg_3285),64));
    zext_ln93_7_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_7_reg_3323),64));
    zext_ln93_8_fu_2642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln93_8_reg_3365),64));
    zext_ln93_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_3049),64));
end behav;
