<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"><a href="mod1052.html#Line" > 30.69</a></td>
<td class="s5 cl rt"><a href="mod1052.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1052.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1052.html#inst_tag_91283"  onclick="showContent('inst_tag_91283')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl</a></td>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"><a href="mod1052.html#Line" > 30.69</a></td>
<td class="s5 cl rt"><a href="mod1052.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1052.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_91283"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_91283" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 22.02</td>
<td class="s3 cl rt"><a href="mod1052.html#Line" > 30.69</a></td>
<td class="s5 cl rt"><a href="mod1052.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1052.html#FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1052.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.98</td>
<td class="s3 cl rt"> 37.22</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod679.html#inst_tag_67755" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68847" id="tag_urg_inst_68847">c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68848" id="tag_urg_inst_68848">c_pll_clk_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68846" id="tag_urg_inst_68846">c_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68845" id="tag_urg_inst_68845">c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68844" id="tag_urg_inst_68844">c_test_pll_ldo_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68840" id="tag_urg_inst_68840">c_test_pll_ldo_core_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68843" id="tag_urg_inst_68843">c_test_pll_ldo_iso_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68842" id="tag_urg_inst_68842">c_test_pll_ldo_ref_core_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68841" id="tag_urg_inst_68841">c_test_pll_ldo_ref_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68839" id="tag_urg_inst_68839">c_test_pll_pd_ana_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68837" id="tag_urg_inst_68837">c_test_pll_pd_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68836" id="tag_urg_inst_68836">c_test_pll_pso_delay_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68835" id="tag_urg_inst_68835">c_test_pll_pso_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68838" id="tag_urg_inst_68838">c_test_pll_standby_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68849" id="tag_urg_inst_68849">c_tm_pll_clkon_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_142" id="tag_urg_inst_142">sleepm_4d</a></td>
<td class="s4 cl rt"> 42.31</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1052.html" >udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>101</td><td>31</td><td>30.69</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>24230</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>24237</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>24246</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>24272</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>24296</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>24309</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>24316</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>24323</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>24331</td><td>40</td><td>6</td><td>15.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>24407</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>24414</td><td>5</td><td>2</td><td>40.00</td></tr>
</table>
<pre class="code"><br clear=all>
24229                   begin
24230      1/1                  if(~udc_bc_calib_rstn)
24231      1/1                          suspendm_first &lt;= 1'b 0 ;
24232      <font color = "red">0/1     ==>          else if (suspendm_ref)</font>
24233      <font color = "red">0/1     ==>                  suspendm_first &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24234                   end
24235                   always @(posedge refclock or negedge udc_bc_calib_rstn)
24236                   begin
24237      1/1                  if(~udc_bc_calib_rstn)
24238      1/1                          l1_l3_detectm &lt;= 1'b 0 ;
24239      <font color = "red">0/1     ==>          else if (pll_cntrl_state == IDLE)</font>
24240      <font color = "red">0/1     ==>                  l1_l3_detectm &lt;= 1'b 0 ;</font>
24241      <font color = "red">0/1     ==>          else if (neg_suspendm_ref &amp; ~sleepm_ref_4d)</font>
24242      <font color = "red">0/1     ==>                  l1_l3_detectm &lt;= 1'b 1 ;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24243                   end
24244                   always @(posedge refclock or negedge udc_bc_calib_rstn)
24245                   begin
24246      1/1                  if(~udc_bc_calib_rstn)
24247                               begin
24248      1/1                          suspendm_first_d &lt;= 1'b 0 ;
24249      1/1                          suspendm_ref_d   &lt;= 1'b 0 ;
24250      1/1                          sleepm_ref_d     &lt;= 1'b 1 ;
24251                               end
24252                           else 
24253                               begin
24254      <font color = "red">0/1     ==>                  suspendm_first_d &lt;= suspendm_first ;</font>
24255      <font color = "red">0/1     ==>                  suspendm_ref_d   &lt;= suspendm_ref ;</font>
24256      <font color = "red">0/1     ==>                  sleepm_ref_d     &lt;= sleepm_ref ;</font>
24257                               end
24258                   end
24259                   assign pos_suspendm_first        = ~suspendm_first_d &amp; suspendm_first;
24260                   assign pos_suspendm_ref          = ~suspendm_ref_d   &amp; suspendm_ref;
24261                   assign neg_suspendm_ref          = suspendm_ref_d   &amp; ~suspendm_ref;
24262                   assign pos_sleepm_ref            = ~sleepm_ref_d   &amp; sleepm_ref;
24263                   data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(4)) sleepm_4d(
24264                   .clock          (refclock),
24265                   .reset_n        (udc_bc_calib_rstn),
24266                   .delay_en       (4'hF),
24267                   .delay_half_en  (1'b0),
24268                   .d_in           (sleepm_ref_d),
24269                   .d_out          (sleepm_ref_4d)
24270                   );
24271                   always @(posedge refclock or negedge udc_bc_calib_rstn)
24272      1/1                if (~udc_bc_calib_rstn)
24273                            begin
24274      1/1                      pll_pso_int &lt;= 1'b1;
24275      1/1                      pll_standby_int &lt;= 1'b0;
24276                            end
24277                         else
24278                            begin
24279      <font color = "red">0/1     ==>              if (pll_cntrl_state == PLL_START) </font>
24280                                    begin
24281      <font color = "red">0/1     ==>                       pll_pso_int &lt;= 1'b0;</font>
24282      <font color = "red">0/1     ==>                       pll_standby_int &lt;= 1'b0;</font>
24283                                    end
24284                               else 
24285                                    begin
24286      <font color = "red">0/1     ==>                       if (pll_cntrl_state == PLL_POWERDOWN)</font>
24287                                           begin
24288      <font color = "red">0/1     ==>                            pll_pso_int     &lt;= 1'b1;</font>
24289      <font color = "red">0/1     ==>                            pll_standby_int &lt;= 1'b0;</font>
24290                                           end
                   <font color = "red">==>  MISSING_ELSE</font>
24291      <font color = "red">0/1     ==>                       if (pll_cntrl_state == PLL_STANDBY)</font>
24292      <font color = "red">0/1     ==>                            pll_standby_int &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24293                                    end
24294                            end
24295                   always @(posedge usb2_calib_clock or negedge udc_bc_calib_rstn)
24296      1/1                if (~udc_bc_calib_rstn)
24297                             begin
24298      1/1                      pll_pso_delay   &lt;= 1'b1;
24299      1/1                      pll_pso_delay_d &lt;= 1'b1;
24300      1/1                      pll_pso_standby &lt;= 1'b1;
24301                             end
24302                         else
24303                             begin
24304      <font color = "red">0/1     ==>              pll_pso_delay   &lt;= w_pll_pso;</font>
24305      <font color = "red">0/1     ==>              pll_pso_delay_d &lt;= pll_pso_delay;</font>
24306      <font color = "red">0/1     ==>              pll_pso_standby &lt;= (w_pll_pso | w_pll_standby);</font>
24307                             end
24308                   always @(posedge refclock or negedge udc_bc_calib_rstn)
24309      1/1                if (~udc_bc_calib_rstn)
24310      1/1                      pll_ldo_ref_en  &lt;= 1'b0;
24311      <font color = "red">0/1     ==>        else if (pll_ldo_cnt_reached)</font>
24312      <font color = "red">0/1     ==>              pll_ldo_ref_en  &lt;= 1'b1;</font>
24313      <font color = "red">0/1     ==>        else if (w_pll_pso | w_pll_standby)</font>
24314      <font color = "red">0/1     ==>              pll_ldo_ref_en  &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24315                   always @(posedge usb2_calib_clock or negedge udc_bc_calib_rstn)
24316      1/1                if (~udc_bc_calib_rstn)
24317      1/1                      pll_ldo_cnt   &lt;= 3'b000;
24318      <font color = "red">0/1     ==>        else if (pll_ldo_iso_cnt_reached &amp; pll_ldo_cnt_reached)</font>
24319      <font color = "red">0/1     ==>              pll_ldo_cnt   &lt;= 3'b000;</font>
24320      <font color = "red">0/1     ==>        else if (pll_ldo_cnt_en)</font>
24321      <font color = "red">0/1     ==>              pll_ldo_cnt   &lt;= pll_ldo_cnt + 3'b001;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24322                   always @(posedge usb2_calib_clock or negedge udc_bc_calib_rstn)
24323      1/1                if (~udc_bc_calib_rstn)
24324      1/1                      pll_ldo_cnt_en   &lt;= 1'b0;
24325      <font color = "red">0/1     ==>        else if (pll_ldo_iso_cnt_reached &amp; pll_ldo_cnt_reached)</font>
24326      <font color = "red">0/1     ==>              pll_ldo_cnt_en   &lt;= 1'b0;</font>
24327      <font color = "red">0/1     ==>        else if (neg_pll_pso_standby)</font>
24328      <font color = "red">0/1     ==>              pll_ldo_cnt_en   &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
24329                   always @*
24330                   begin
24331      1/1                pll_clockout_gate_clkon = 1'b0;
24332      1/1                hs_clock_ungate         = 1'b0;
24333      1/1                case (pll_cntrl_state)
24334                               IDLE : 
24335                               begin 
24336      1/1                             if (pos_suspendm_first)
24337      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_START;</font>
24338      1/1                             else if (~suspendm_sleepm_ref)
24339      <font color = "red">0/1     ==>                         pll_cntrl_next_state = SIECLOCK_CLOSURE;</font>
24340                                      else
24341      1/1                                 pll_cntrl_next_state = IDLE;
24342                               end
24343                               SIECLOCK_CLOSURE : 
24344                               begin 
24345      <font color = "red">0/1     ==>                     if (~suspendm_sleepm_ref &amp; pll_clkon)</font>
24346      <font color = "red">0/1     ==>                         pll_cntrl_next_state = LP_WAIT;</font>
24347      <font color = "red">0/1     ==>                     else if (~pll_clkon &amp; ~suspendm_ref &amp; ~hs_clock_gate_ack_ref)</font>
24348      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_POWERDOWN;</font>
24349      <font color = "red">0/1     ==>                     else if (~pll_clkon &amp; ~sleepm_ref &amp; ~hs_clock_gate_ack_ref)</font>
24350      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_STANDBY;</font>
24351                                      else 
24352      <font color = "red">0/1     ==>                         pll_cntrl_next_state = SIECLOCK_CLOSURE;</font>
24353                               end
24354                               LP_WAIT : 
24355                               begin 
24356      <font color = "red">0/1     ==>                     if ((pos_suspendm_ref &amp; tm_pll_clkon) | pos_sleepm_ref)</font>
24357      <font color = "red">0/1     ==>                         pll_cntrl_next_state = UNGATE_CLOCKS;</font>
24358      <font color = "red">0/1     ==>                     else if (pos_suspendm_ref &amp; ~tm_pll_clkon)</font>
24359      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_CLOCKOUT_CLOSURE;</font>
24360                                      else 
24361      <font color = "red">0/1     ==>                         pll_cntrl_next_state = LP_WAIT;</font>
24362                               end
24363                               PLL_CLOCKOUT_CLOSURE : 
24364                               begin 
24365      <font color = "red">0/1     ==>                     pll_clockout_gate_clkon = 1'b1;</font>
24366      <font color = "red">0/1     ==>                     if (~pll_clockout_gate_ack_ref)</font>
24367      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_POWERDOWN;</font>
24368                                      else 
24369      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_CLOCKOUT_CLOSURE;</font>
24370                               end
24371                               PLL_POWERDOWN : 
24372                               begin 
24373      <font color = "red">0/1     ==>                     if (pll_clkon &amp; ~delay_cnt_reached)</font>
24374      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_POWERDOWN;</font>
24375                                      else 
24376      <font color = "red">0/1     ==>                         pll_cntrl_next_state = UNGATE_CLOCKS;</font>
24377                               end
24378                               PLL_STANDBY : 
24379                               begin 
24380      <font color = "red">0/1     ==>                         pll_cntrl_next_state = UNGATE_CLOCKS;</font>
24381                               end
24382                               UNGATE_CLOCKS : 
24383                               begin 
24384      <font color = "red">0/1     ==>                     hs_clock_ungate  = 1'b1;</font>
24385      <font color = "red">0/1     ==>                     if (tm_pll_clkon &amp; ~suspendm_ref &amp; pll_clkon &amp; l1_l3_detectm)</font>
24386      <font color = "red">0/1     ==>                         pll_cntrl_next_state = LP_WAIT;</font>
24387      <font color = "red">0/1     ==>                     else if ((tm_pll_clkon | ~sleepm_ref_4d) &amp; pll_clkon)</font>
24388      <font color = "red">0/1     ==>                         pll_cntrl_next_state = IDLE;</font>
24389      <font color = "red">0/1     ==>                     else if (~suspendm_sleepm_ref &amp; l1_l3_detectm) </font>
24390      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_POWERDOWN;</font>
24391      <font color = "red">0/1     ==>                     else if (suspendm_sleepm_ref) </font>
24392      <font color = "red">0/1     ==>                         pll_cntrl_next_state = PLL_START;</font>
24393                                      else
24394      <font color = "red">0/1     ==>                         pll_cntrl_next_state = UNGATE_CLOCKS;</font>
24395                               end
24396                               PLL_START : 
24397                               begin 
24398      <font color = "red">0/1     ==>                         pll_cntrl_next_state = IDLE;</font>
24399                               end
24400                               default : 
24401                               begin 
24402      <font color = "red">0/1     ==>                         pll_cntrl_next_state = IDLE;</font>
24403                               end
24404                         endcase
24405                   end
24406                   always @(posedge refclock or negedge udc_bc_calib_rstn)
24407      1/1                if (~udc_bc_calib_rstn)
24408      1/1                     pll_cntrl_state &lt;= IDLE;
24409                         else
24410      <font color = "red">0/1     ==>             pll_cntrl_state &lt;= pll_cntrl_next_state;</font>
24411                   assign delay_en = pll_clkon ? (pll_cntrl_state==PLL_POWERDOWN) : 1'b0;
24412                   assign delay_cnt_reached = (delay_cnt==2'b10);
24413                   always @(posedge usb2_calib_clock or negedge udc_bc_calib_rstn)
24414      1/1                if (~udc_bc_calib_rstn)
24415      1/1                     delay_cnt &lt;= 2'b00;
24416      <font color = "red">0/1     ==>        else if(delay_en)</font>
24417      <font color = "red">0/1     ==>             delay_cnt &lt;= delay_cnt + 2'b01;</font>
24418                         else 
24419      <font color = "red">0/1     ==>             delay_cnt &lt;= 2'b00;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1052.html" >udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24181
 EXPRESSION (pll_standalone ? 1'b0 : pll_pso_int)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24182
 EXPRESSION (((pll_standalone | pll_clkon)) ? 1'b0 : pll_standby_int)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24185
 EXPRESSION (test_pll_pso_en ? test_pll_reg11[1] : w_pll_pso)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24186
 EXPRESSION (test_pll_pso_delay_en ? test_pll_reg11[3] : w_pll_pso_delay)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24187
 EXPRESSION (test_pll_pd_en ? test_pll_reg11[5] : w_pll_pso_delay)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24188
 EXPRESSION (test_pll_standby_en ? test_pll_reg11[7] : w_pll_standby)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24189
 EXPRESSION (test_pll_pd_ana_en ? test_pll_reg12[1] : ((w_pll_pso_delay | w_pll_standby)))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24190
 EXPRESSION (test_pll_ldo_core_en_en ? test_pll_reg12[3] : ((~(w_pll_pso | w_pll_standby))))
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24191
 EXPRESSION (test_pll_ldo_ref_en_en ? test_pll_reg12[5] : pll_ldo_ref_en)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24192
 EXPRESSION (test_pll_ldo_ref_core_en ? test_pll_reg13[6:1] : 6'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24193
 EXPRESSION (test_pll_ldo_iso_cnt_threshold_en ? test_pll_reg14[3:1] : 3'd5)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24194
 EXPRESSION (test_pll_ldo_cnt_threshold_en ? test_pll_reg14[7:5] : 3'b1)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24197
 EXPRESSION (pll_standalone ? 1'b0 : (pll_clkon ? pll_clockout_gate_clkon : 1'b1))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24197
 SUB-EXPRESSION (pll_clkon ? pll_clockout_gate_clkon : 1'b1)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24411
 EXPRESSION (pll_clkon ? (pll_cntrl_state == PLL_POWERDOWN) : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1052.html" >udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">112</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">112</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>refclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb2_calib_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>udc_bc_calib_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_standalone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_clkon</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>suspendm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sleepm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_clock_gate_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_clk_gate_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg11[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg12[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg13[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>test_pll_reg14[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_pll_pso</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pso_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_pd_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_standby</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_core_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_ldo_ref_core[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_clock_ungate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_clockout_gate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1052.html" >udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: pll_cntrl_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: pll_cntrl_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">24408</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>LP_WAIT</td>
<td class="rt">24346</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_CLOCKOUT_CLOSURE</td>
<td class="rt">24359</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_POWERDOWN</td>
<td class="rt">24348</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_STANDBY</td>
<td class="rt">24350</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_START</td>
<td class="rt">24337</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SIECLOCK_CLOSURE</td>
<td class="rt">24339</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>UNGATE_CLOCKS</td>
<td class="rt">24357</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->PLL_START</td>
<td class="rt">24337</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->SIECLOCK_CLOSURE</td>
<td class="rt">24339</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>LP_WAIT->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>LP_WAIT->PLL_CLOCKOUT_CLOSURE</td>
<td class="rt">24359</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>LP_WAIT->UNGATE_CLOCKS</td>
<td class="rt">24357</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_CLOCKOUT_CLOSURE->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_CLOCKOUT_CLOSURE->PLL_POWERDOWN</td>
<td class="rt">24367</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_POWERDOWN->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_POWERDOWN->UNGATE_CLOCKS</td>
<td class="rt">24376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_STANDBY->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_STANDBY->UNGATE_CLOCKS</td>
<td class="rt">24380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>PLL_START->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SIECLOCK_CLOSURE->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SIECLOCK_CLOSURE->LP_WAIT</td>
<td class="rt">24346</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SIECLOCK_CLOSURE->PLL_POWERDOWN</td>
<td class="rt">24348</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SIECLOCK_CLOSURE->PLL_STANDBY</td>
<td class="rt">24350</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>UNGATE_CLOCKS->IDLE</td>
<td class="rt">24408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>UNGATE_CLOCKS->LP_WAIT</td>
<td class="rt">24386</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>UNGATE_CLOCKS->PLL_POWERDOWN</td>
<td class="rt">24390</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>UNGATE_CLOCKS->PLL_START</td>
<td class="rt">24392</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1052.html" >udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">85</td>
<td class="rt">25</td>
<td class="rt">29.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24181</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24182</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24185</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24186</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24187</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24188</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24189</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24190</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24193</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24194</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">24197</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24411</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">24230</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">24237</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">24246</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">24272</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">24296</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">24309</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">24316</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">24323</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">24333</td>
<td class="rt">22</td>
<td class="rt">1</td>
<td class="rt">4.55  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">24407</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">24414</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24181      assign w_pll_pso                 = pll_standalone                    ? 1'b0 : pll_pso_int;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24182      assign w_pll_standby             = (pll_standalone | pll_clkon)      ? 1'b0 : pll_standby_int;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24185      assign o_pll_pso                 = test_pll_pso_en                   ? test_pll_reg11[1] : w_pll_pso;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24186      assign o_pll_pso_delay           = test_pll_pso_delay_en             ? test_pll_reg11[3] : w_pll_pso_delay;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24187      assign o_pll_pd                  = test_pll_pd_en                    ? test_pll_reg11[5] : w_pll_pso_delay;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24188      assign o_pll_standby             = test_pll_standby_en               ? test_pll_reg11[7] : w_pll_standby;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24189      assign o_pll_pd_ana              = test_pll_pd_ana_en                ? test_pll_reg12[1] : (w_pll_pso_delay | w_pll_standby);
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24190      assign o_pll_ldo_core_en         = test_pll_ldo_core_en_en           ? test_pll_reg12[3] : ~(w_pll_pso | w_pll_standby);
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24191      assign o_pll_ldo_ref_en          = test_pll_ldo_ref_en_en            ? test_pll_reg12[5] : pll_ldo_ref_en;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24192      assign o_pll_ldo_ref_core        = test_pll_ldo_ref_core_en          ? test_pll_reg13[6:1] : 6'd0;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24193      assign pll_ldo_iso_cnt_threshold = test_pll_ldo_iso_cnt_threshold_en ? test_pll_reg14[3:1] : 3'd5;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24194      assign pll_ldo_cnt_threshold     = test_pll_ldo_cnt_threshold_en     ? test_pll_reg14[7:5] : 3'd1;
                                                                                <font color = "red">-1-</font>  
                                                                                <font color = "red">==></font>  
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24197      assign pll_clockout_gate         = pll_standalone ? 1'b0 : (pll_clkon ? pll_clockout_gate_clkon : 1'b1);
                                                             <font color = "red">-1-</font>                 <font color = "red">-2-</font>   
                                                             <font color = "red">==></font>                 <font color = "red">==></font>   
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24411      assign delay_en = pll_clkon ? (pll_cntrl_state==PLL_POWERDOWN) : 1'b0;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24230              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
24231                      suspendm_first <= 1'b 0 ;
           <font color = "green">                ==></font>
24232              else if (suspendm_ref)
                        <font color = "red">-2-</font>  
24233                      suspendm_first <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24237              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
24238                      l1_l3_detectm <= 1'b 0 ;
           <font color = "green">                ==></font>
24239              else if (pll_cntrl_state == IDLE)
                        <font color = "red">-2-</font>  
24240                      l1_l3_detectm <= 1'b 0 ;
           <font color = "red">                ==></font>
24241              else if (neg_suspendm_ref & ~sleepm_ref_4d)
                        <font color = "red">-3-</font>  
24242                      l1_l3_detectm <= 1'b 1 ;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24246              if(~udc_bc_calib_rstn)
                   <font color = "red">-1-</font>  
24247                  begin
24248                      suspendm_first_d <= 1'b 0 ;
           <font color = "green">                ==></font>
24249                      suspendm_ref_d   <= 1'b 0 ;
24250                      sleepm_ref_d     <= 1'b 1 ;
24251                  end
24252              else 
24253                  begin
24254                      suspendm_first_d <= suspendm_first ;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24272            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24273               begin
24274                  pll_pso_int <= 1'b1;
           <font color = "green">            ==></font>
24275                  pll_standby_int <= 1'b0;
24276               end
24277            else
24278               begin
24279                  if (pll_cntrl_state == PLL_START) 
                       <font color = "red">-2-</font>  
24280                       begin
24281                           pll_pso_int <= 1'b0;
           <font color = "red">                     ==></font>
24282                           pll_standby_int <= 1'b0;
24283                       end
24284                  else 
24285                       begin
24286                           if (pll_cntrl_state == PLL_POWERDOWN)
                                <font color = "red">-3-</font>  
24287                              begin
24288                                pll_pso_int     <= 1'b1;
           <font color = "red">                          ==></font>
24289                                pll_standby_int <= 1'b0;
24290                              end
                                   MISSING_ELSE
           <font color = "red">                        ==></font>
24291                           if (pll_cntrl_state == PLL_STANDBY)
                                <font color = "red">-4-</font>  
24292                                pll_standby_int <= 1'b1;
           <font color = "red">                          ==></font>
                                     MISSING_ELSE
           <font color = "red">                          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24296            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24297                begin
24298                  pll_pso_delay   <= 1'b1;
           <font color = "green">            ==></font>
24299                  pll_pso_delay_d <= 1'b1;
24300                  pll_pso_standby <= 1'b1;
24301                end
24302            else
24303                begin
24304                  pll_pso_delay   <= w_pll_pso;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24309            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24310                  pll_ldo_ref_en  <= 1'b0;
           <font color = "green">            ==></font>
24311            else if (pll_ldo_cnt_reached)
                      <font color = "red">-2-</font>  
24312                  pll_ldo_ref_en  <= 1'b1;
           <font color = "red">            ==></font>
24313            else if (w_pll_pso | w_pll_standby)
                      <font color = "red">-3-</font>  
24314                  pll_ldo_ref_en  <= 1'b0;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24316            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24317                  pll_ldo_cnt   <= 3'b000;
           <font color = "green">            ==></font>
24318            else if (pll_ldo_iso_cnt_reached & pll_ldo_cnt_reached)
                      <font color = "red">-2-</font>  
24319                  pll_ldo_cnt   <= 3'b000;
           <font color = "red">            ==></font>
24320            else if (pll_ldo_cnt_en)
                      <font color = "red">-3-</font>  
24321                  pll_ldo_cnt   <= pll_ldo_cnt + 3'b001;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24323            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24324                  pll_ldo_cnt_en   <= 1'b0;
           <font color = "green">            ==></font>
24325            else if (pll_ldo_iso_cnt_reached & pll_ldo_cnt_reached)
                      <font color = "red">-2-</font>  
24326                  pll_ldo_cnt_en   <= 1'b0;
           <font color = "red">            ==></font>
24327            else if (neg_pll_pso_standby)
                      <font color = "red">-3-</font>  
24328                  pll_ldo_cnt_en   <= 1'b1;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24333            case (pll_cntrl_state)
                 <font color = "red">-1-</font>  
24334                  IDLE : 
24335                  begin 
24336                         if (pos_suspendm_first)
                              <font color = "red">-2-</font>  
24337                             pll_cntrl_next_state = PLL_START;
           <font color = "red">                       ==></font>
24338                         else if (~suspendm_sleepm_ref)
                                   <font color = "red">-3-</font>  
24339                             pll_cntrl_next_state = SIECLOCK_CLOSURE;
           <font color = "red">                       ==></font>
24340                         else
24341                             pll_cntrl_next_state = IDLE;
           <font color = "green">                       ==></font>
24342                  end
24343                  SIECLOCK_CLOSURE : 
24344                  begin 
24345                         if (~suspendm_sleepm_ref & pll_clkon)
                              <font color = "red">-4-</font>  
24346                             pll_cntrl_next_state = LP_WAIT;
           <font color = "red">                       ==></font>
24347                         else if (~pll_clkon & ~suspendm_ref & ~hs_clock_gate_ack_ref)
                                   <font color = "red">-5-</font>  
24348                             pll_cntrl_next_state = PLL_POWERDOWN;
           <font color = "red">                       ==></font>
24349                         else if (~pll_clkon & ~sleepm_ref & ~hs_clock_gate_ack_ref)
                                   <font color = "red">-6-</font>  
24350                             pll_cntrl_next_state = PLL_STANDBY;
           <font color = "red">                       ==></font>
24351                         else 
24352                             pll_cntrl_next_state = SIECLOCK_CLOSURE;
           <font color = "red">                       ==></font>
24353                  end
24354                  LP_WAIT : 
24355                  begin 
24356                         if ((pos_suspendm_ref & tm_pll_clkon) | pos_sleepm_ref)
                              <font color = "red">-7-</font>  
24357                             pll_cntrl_next_state = UNGATE_CLOCKS;
           <font color = "red">                       ==></font>
24358                         else if (pos_suspendm_ref & ~tm_pll_clkon)
                                   <font color = "red">-8-</font>  
24359                             pll_cntrl_next_state = PLL_CLOCKOUT_CLOSURE;
           <font color = "red">                       ==></font>
24360                         else 
24361                             pll_cntrl_next_state = LP_WAIT;
           <font color = "red">                       ==></font>
24362                  end
24363                  PLL_CLOCKOUT_CLOSURE : 
24364                  begin 
24365                         pll_clockout_gate_clkon = 1'b1;
24366                         if (~pll_clockout_gate_ack_ref)
                              <font color = "red">-9-</font>  
24367                             pll_cntrl_next_state = PLL_POWERDOWN;
           <font color = "red">                       ==></font>
24368                         else 
24369                             pll_cntrl_next_state = PLL_CLOCKOUT_CLOSURE;
           <font color = "red">                       ==></font>
24370                  end
24371                  PLL_POWERDOWN : 
24372                  begin 
24373                         if (pll_clkon & ~delay_cnt_reached)
                              <font color = "red">-10-</font>  
24374                             pll_cntrl_next_state = PLL_POWERDOWN;
           <font color = "red">                       ==></font>
24375                         else 
24376                             pll_cntrl_next_state = UNGATE_CLOCKS;
           <font color = "red">                       ==></font>
24377                  end
24378                  PLL_STANDBY : 
24379                  begin 
24380                             pll_cntrl_next_state = UNGATE_CLOCKS;
           <font color = "red">                       ==></font>
24381                  end
24382                  UNGATE_CLOCKS : 
24383                  begin 
24384                         hs_clock_ungate  = 1'b1;
24385                         if (tm_pll_clkon & ~suspendm_ref & pll_clkon & l1_l3_detectm)
                              <font color = "red">-11-</font>  
24386                             pll_cntrl_next_state = LP_WAIT;
           <font color = "red">                       ==></font>
24387                         else if ((tm_pll_clkon | ~sleepm_ref_4d) & pll_clkon)
                                   <font color = "red">-12-</font>  
24388                             pll_cntrl_next_state = IDLE;
           <font color = "red">                       ==></font>
24389                         else if (~suspendm_sleepm_ref & l1_l3_detectm) 
                                   <font color = "red">-13-</font>  
24390                             pll_cntrl_next_state = PLL_POWERDOWN;
           <font color = "red">                       ==></font>
24391                         else if (suspendm_sleepm_ref) 
                                   <font color = "red">-14-</font>  
24392                             pll_cntrl_next_state = PLL_START;
           <font color = "red">                       ==></font>
24393                         else
24394                             pll_cntrl_next_state = UNGATE_CLOCKS;
           <font color = "red">                       ==></font>
24395                  end
24396                  PLL_START : 
24397                  begin 
24398                             pll_cntrl_next_state = IDLE;
           <font color = "red">                       ==></font>
24399                  end
24400                  default : 
24401                  begin 
24402                             pll_cntrl_next_state = IDLE;
           <font color = "red">                       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>SIECLOCK_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SIECLOCK_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SIECLOCK_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SIECLOCK_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>LP_WAIT </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>LP_WAIT </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>LP_WAIT </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_CLOCKOUT_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_CLOCKOUT_CLOSURE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_POWERDOWN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_POWERDOWN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_STANDBY </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>UNGATE_CLOCKS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>UNGATE_CLOCKS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>UNGATE_CLOCKS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>UNGATE_CLOCKS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>UNGATE_CLOCKS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>PLL_START </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24407            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24408                 pll_cntrl_state <= IDLE;
           <font color = "green">           ==></font>
24409            else
24410                 pll_cntrl_state <= pll_cntrl_next_state;
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24414            if (~udc_bc_calib_rstn)
                 <font color = "red">-1-</font>  
24415                 delay_cnt <= 2'b00;
           <font color = "green">           ==></font>
24416            else if(delay_en)
                      <font color = "red">-2-</font>  
24417                 delay_cnt <= delay_cnt + 2'b01;
           <font color = "red">           ==></font>
24418            else 
24419                 delay_cnt <= 2'b00;
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_91283">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_udc_pll_cntrl_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
