<dec f='tvm/include/tvm/tir/builtin.h' l='184' type='const tvm::Op &amp; tvm::tir::builtin::call_pure_extern()'/>
<use f='tvm/src/contrib/hybrid/codegen_hybrid.cc' l='244' u='c' c='_ZN3tvm7contrib13CodeGenHybrid10VisitExpr_EPKNS_3tir8CallNodeERSo'/>
<use f='tvm/src/target/source/codegen_c.h' l='273' u='c'/>
<use f='tvm/src/target/intrin_rule.h' l='74' u='c' c='_ZN3tvm7codegen6intrin18DispatchPureExternERKNS_8PrimExprE'/>
<use f='tvm/src/target/llvm/codegen_llvm.h' l='519' u='c'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='46' u='c' c='_ZN3tvm7codegen4llvm13TVMExternCallEPKNS_3tir8CallNodeERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='tvm/src/target/llvm/intrin_rule_nvptx.cc' l='56' u='c' c='_ZN3tvm7codegen27DispatchPureExternLibDeviceERKNS_8PrimExprE'/>
<use f='tvm/src/target/llvm/intrin_rule_rocm.cc' l='54' u='c' c='_ZN3tvm7codegen22DispatchPureExternOCMLERKNS_8PrimExprE'/>
<use f='tvm/src/target/llvm/intrin_rule_rocm.cc' l='68' u='c' c='_ZN3tvm7codegen15DispatchShuffleERKNS_8PrimExprE'/>
<use f='tvm/src/target/llvm/intrin_rule_rocm.cc' l='70' u='c' c='_ZN3tvm7codegen15DispatchShuffleERKNS_8PrimExprE'/>
<use f='tvm/src/target/llvm/intrin_rule_rocm.cc' l='89' u='c' c='_ZN3tvm7codegen15DispatchShuffleERKNS_8PrimExprE'/>
<use f='tvm/src/target/source/intrin_rule_opencl.cc' l='107' u='c' c='_ZN3tvm7codegen6intrinL20DispatchIntelShuffleERKNS_8PrimExprE'/>
<def f='tvm/src/tir/op/builtin.cc' l='120' macro='1' type='const tvm::Op &amp; tvm::tir::builtin::call_pure_extern()'/>
