FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CHANGECLKS$I3$BCKPCLK2P";
2"UN$1$CHANGECLKS$I3$DEFAULTCLK2N";
3"UN$1$CHANGECLKS$I3$DEFAULTCLK2P";
4"UN$1$CHANGECLKS$I3$BCKPCLK3P";
5"UN$1$DEFAULTCLKSEL$I1$RESET";
6"CLK100_TTL";
7"BCKP_USED";
8"CLK100_N";
9"CLK100_P";
10"UN$1$DEFAULTCLKSEL$I1$RESETECLP";
11"COUNT_DATA_ECL<0..7>";
12"UN$1$8MERGE$I14$D";
13"UN$1$8MERGE$I14$C";
14"UN$1$8MERGE$I14$B";
15"UN$1$8MERGE$I14$A";
16"VEE\G";
17"VCC\G";
18"UN$1$8MERGE$I14$E";
19"UN$1$74HCT164$I28$Q3";
20"UN$1$74HCT164$I28$Q2";
21"GND\G";
22"VCC\G";
23"RESET";
24"GND\G";
25"UN$1$74HCT164$I28$Q0";
26"UN$1$74HCT164$I28$Q1";
27"UN$1$DR610F1BUTTON$I24$B2";
28"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
29"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
30"CLK_SEL";
31"TUB_CLK_IN_N";
32"TUB_CLK_IN_P";
33"UN$1$CHANGECLKS$I3$CHANGECLKN";
34"UN$1$CHANGECLKS$I3$BCKPCLK2N";
35"UN$1$CHANGECLKS$I3$BCKPCLK3N";
36"VCC\G";
37"UN$1$8MERGE$I14$H";
38"UN$1$8MERGE$I14$G";
39"UN$1$8MERGE$I14$F";
40"GND\G";
41"VCC\G";
42"VEE\G";
43"GND\G";
44"VCC\G";
45"VCC\G";
46"UN$1$CHANGECLKS$I3$CHANGECLKP";
47"GND\G";
48"DATA_RDY";
49"UN$1$74HCT164$I28$Q4";
50"UN$1$74HCT164$I28$Q5";
51"UN$1$74HCT164$I28$Q6";
52"UN$1$74HCT164$I28$Q7";
53"SR_CLK";
54"VCC\G";
55"VCC\G";
56"DATA";
57"LE";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TUB_CLK_IN_P"
VHDL_MODE"IN"32;
"TUB_CLK_IN_N \B"
VHDL_MODE"IN"31;
"CLK_SEL"
VHDL_MODE"IN"30;
"RESET"
VHDL_MODE"IN"5;
"DEFAULT_CLK"
VHDL_MODE"OUT"29;
"BCKP_CLK"
VHDL_MODE"OUT"28;
"RESET_ECL_P"
VHDL_MODE"OUT"10;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
$LOCATION"C102"
CDS_LOCATION"C102"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"FAULT_DETECT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
SLOPE"CSMAX"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"
$PN"2"40;
"A<0>"
$PN"1"17;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
$LOCATION"C104"
CDS_LOCATION"C104"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"FAULT_DETECT"
POSTOL"10%"
TC"0"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"40;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
$LOCATION"C103"
CDS_LOCATION"C103"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"FAULT_DETECT"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LIB"capacitors"
TOL"10%"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"43;
"A<0>"
$PN"1"44;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
$LOCATION"C105"
CDS_LOCATION"C105"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"FAULT_DETECT"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"42;
"A<0>"
$PN"1"43;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
ROOM"FAULT_DETECT"
HDL_CONCAT"TRUE"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"15;
"B\NWC\NAC"14;
"C\NWC\NAC"13;
"D\NWC\NAC"12;
"E\NWC\NAC"18;
"F\NWC\NAC"39;
"G\NWC\NAC"38;
"H\NWC\NAC"37;
"Y\NWC\NAC"11;
%"INPORT"
"1","(-2200,2375)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
$LOCATION"C101"
CDS_LOCATION"C101"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
DIST"FLAT"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
ROOM"FAULT_DETECT";
"B<0>"
$PN"2"54;
"A<0>"
$PN"1"21;
%"OUTPORT"
"1","(3100,3125)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"OUTPORT"
"1","(3100,3050)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"OUTPORT"
"1","(3100,2900)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK3_N \B"
VHDL_MODE"OUT"35;
"BCKP_CLK3_P"
VHDL_MODE"OUT"4;
"BCKP_CLK2_N \B"
VHDL_MODE"OUT"34;
"BCKP_CLK2_P"
VHDL_MODE"OUT"1;
"DEFAULT_CLK2_N \B"
VHDL_MODE"OUT"2;
"DEFAULT_CLK2_P"
VHDL_MODE"OUT"3;
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"33;
"BCKP_CLK"
VHDL_MODE"IN"28;
"DEFAULT_CLK"
VHDL_MODE"IN"29;
"CLK_RESET_TTL"
VHDL_MODE"IN"5;
"CLK_RESET_ECL"
VHDL_MODE"IN"10;
"DATA_RDY"
VHDL_MODE"IN"48;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"11;
"CHANGE_CLK_P"
VHDL_MODE"OUT"46;
%"OUTPORT"
"1","(3100,2725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"INPORT"
"1","(-4125,3175)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(-4100,4150)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-4125,2925)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"DR610F1_BUTTON"
"1","(-3125,3950)","0","misc","I24";
;
$LOCATION"U151"
CDS_LOCATION"U151"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"A1"
$PN"1"36;
"A2"
$PN"4"0;
"B1"
$PN"2"0;
"B2"
$PN"3"27;
%"SN74S32"
"1","(-2575,3975)","0","ttl","I25";
;
$LOCATION"U152"
CDS_LOCATION"U152"
$SEC"1"
CDS_SEC"1"
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ttl";
"GND"
$PN"7"24;
"VCC"
$PN"14"22;
"Y4"
$PN"11"0;
"Y3"
$PN"8"0;
"Y2"
$PN"6"0;
"Y1"
$PN"3"5;
"B4"
$PN"13"0;
"B3"
$PN"10"0;
"B2"
$PN"5"0;
"B1"
$PN"2"0;
"A4"
$PN"12"0;
"A3"
$PN"9"0;
"A2"
$PN"4"27;
"A1"
$PN"1"23;
%"RSMD0805"
"1","(-2850,3850)","1","resistors","I26";
;
$LOCATION"R167"
CDS_LOCATION"R167"
$SEC"1"
CDS_SEC"1"
VALUE"499"
ROOM"CLK_PICK"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"47;
"B<0>"
$PN"2"27;
%"INPORT"
"1","(-4125,2800)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"74HCT164"
"1","(-3300,1125)","0","ttl","I28";
;
$LOCATION"U66"
CDS_LOCATION"U66"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"DSA"
$PN"1"57;
"DSB"
$PN"2"56;
"Q0"
$PN"3"25;
"Q1"
$PN"4"26;
"Q2"
$PN"5"20;
"Q3"
$PN"6"19;
"Q4"
$PN"10"49;
"Q5"
$PN"11"50;
"Q6"
$PN"12"51;
"Q7"
$PN"13"52;
"CP"
$PN"8"53;
"GND"
$PN"7"21;
"VCC"
$PN"14"54;
"MR* \B"
$PN"9"55;
%"CSMD0603"
"1","(-2575,4500)","0","capacitors","I29";
;
$LOCATION"C208"
CDS_LOCATION"C208"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"FAULT_DETECT"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"24;
"A<0>"
$PN"1"22;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_USED"
VHDL_MODE"OUT"7;
"CLK100_TTL"
VHDL_MODE"OUT"6;
"CLK100_N \B"
VHDL_MODE"OUT"8;
"CLK100_P"
VHDL_MODE"OUT"9;
"BCKP_CLK3_N \B"
VHDL_MODE"IN"35;
"BCKP_CLK3_P"
VHDL_MODE"IN"4;
"BCKP_CLK2_N \B"
VHDL_MODE"IN"34;
"BCKP_CLK2_P"
VHDL_MODE"IN"1;
"DEFAULT_CLK2_N \B"
VHDL_MODE"IN"2;
"DEFAULT_CLK2_P"
VHDL_MODE"IN"3;
"CHANGE_CLK_N \B"
VHDL_MODE"IN"33;
"CHANGE_CLK_P"
VHDL_MODE"IN"46;
%"INPORT"
"1","(-4125,1300)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-4075,1075)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-4125,1250)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
$LOCATION"U68"
CDS_LOCATION"U68"
$SEC"1"
CDS_SEC"1"
ROOM"FAULT_DETECT"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"
$PN"8"41;
"GND"
$PN"20"40;
"VCC"
$PN"12"17;
"VEE"
$PN"10"16;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"12;
"C_OUT"
$PN"19"13;
"B_OUT"
$PN"2"14;
"A_OUT"
$PN"3"15;
"D_IN"
$PN"14"19;
"C_IN"
$PN"13"20;
"B_IN"
$PN"9"26;
"A_IN"
$PN"7"25;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
$LOCATION"U67"
CDS_LOCATION"U67"
$SEC"1"
CDS_SEC"1"
ROOM"FAULT_DETECT"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"45;
"GND"
$PN"20"43;
"VCC"
$PN"12"44;
"VEE"
$PN"10"42;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"37;
"C_OUT"
$PN"19"38;
"B_OUT"
$PN"2"39;
"A_OUT"
$PN"3"18;
"D_IN"
$PN"14"52;
"C_IN"
$PN"13"51;
"B_IN"
$PN"9"50;
"A_IN"
$PN"7"49;
END.
