Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95857a537c3e4fb5898fccb775f2f95e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot id_tb_behav xil_defaultlib.id_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'reg1_read_o' [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sim_1/new/id_tb.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg1_o' [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sim_1/new/id_tb.v:44]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'in' [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/id.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/id.v:77]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'in' [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/id.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.encoder_16_4
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot id_tb_behav
