# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SCCPU_SOC.srcs/sources_1/ip/imem/sim/imem.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/EXT.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/NPC.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/PC.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/RF.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/SCCPU.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/alu.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/ctrl.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/dm.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v" \
"../../../../SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
