Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Jun 25 17:14:59 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_network_timing_summary_postroute_physopted.rpt -rpx top_network_timing_summary_postroute_physopted.rpx
| Design       : top_network
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                62395        0.135        0.000                      0                62395        4.275        0.000                       0                 34509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.525}      11.050          90.498          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.005        0.000                      0                62395        0.135        0.000                      0                62395        4.275        0.000                       0                 34509  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 5.433ns (49.435%)  route 5.557ns (50.565%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_Y/clock
    SLICE_X32Y12         FDRE                                         r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/Q
                         net (fo=1, routed)           1.089     2.540    LSTM_LAYER/WRAM_O_Y/wOY_out[240]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.295     2.835 r  LSTM_LAYER/WRAM_O_Y/outputMAC5_i_30/O
                         net (fo=1, routed)           0.521     3.355    LSTM_LAYER/GATE_O/DOTPROD_Y/rowOut_reg[287][6]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[25])
                                                      3.841     7.196 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5/P[25]
                         net (fo=4, routed)           1.015     8.211    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_n_80
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.335 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[511]_i_11/O
                         net (fo=4, routed)           0.928     9.263    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[511]_i_11_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[507]_i_5/O
                         net (fo=11, routed)          0.642    10.029    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[507]_i_5_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.153 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[523]_i_6/O
                         net (fo=3, routed)           0.793    10.946    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[523]_i_6_n_0
    SLICE_X23Y7          LUT2 (Prop_lut2_I1_O)        0.120    11.066 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[523]_i_3__1/O
                         net (fo=1, routed)           0.570    11.636    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[523]_i_3__1_n_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.327    11.963 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1035]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.963    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1035]_i_1_n_0
    SLICE_X21Y7          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X21Y7          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1035]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X21Y7          FDRE (Setup_fdre_C_D)        0.029    11.968    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1035]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 5.041ns (45.870%)  route 5.949ns (54.130%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/GATE_F/DOTPROD_Y/clock
    SLICE_X95Y17         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/Q
                         net (fo=15, routed)          1.072     2.501    LSTM_LAYER/WRAM_F_Y/outputMAC5_0_repN_alias
    SLICE_X93Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.625 r  LSTM_LAYER/WRAM_F_Y/outputMAC5_i_9__4/O
                         net (fo=1, routed)           0.679     3.304    LSTM_LAYER/GATE_F/DOTPROD_Y/rowOut_reg[287][9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      3.841     7.145 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5/P[16]
                         net (fo=4, routed)           1.132     8.277    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_n_89
    SLICE_X89Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[588]_i_12__2/O
                         net (fo=4, routed)           0.815     9.216    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[588]_i_12__2_n_0
    SLICE_X85Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.340 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[580]_i_5__2/O
                         net (fo=8, routed)           0.846    10.186    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[580]_i_5__2_n_0
    SLICE_X76Y18         LUT4 (Prop_lut4_I0_O)        0.124    10.310 f  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_5__4/O
                         net (fo=2, routed)           0.978    11.289    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_5__4_n_0
    SLICE_X71Y18         LUT3 (Prop_lut3_I1_O)        0.124    11.413 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_4__4/O
                         net (fo=1, routed)           0.426    11.839    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_4__4_n_0
    SLICE_X70Y18         LUT5 (Prop_lut5_I2_O)        0.124    11.963 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_1__4/O
                         net (fo=1, routed)           0.000    11.963    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[532]_i_1__4_n_0
    SLICE_X70Y18         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_F/DOTPROD_Y/clock
    SLICE_X70Y18         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[532]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X70Y18         FDRE (Setup_fdre_C_D)        0.029    11.968    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[532]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 5.234ns (47.650%)  route 5.750ns (52.350%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_Y/clock
    SLICE_X32Y12         FDRE                                         r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/Q
                         net (fo=1, routed)           1.089     2.540    LSTM_LAYER/WRAM_O_Y/wOY_out[240]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.295     2.835 r  LSTM_LAYER/WRAM_O_Y/outputMAC5_i_30/O
                         net (fo=1, routed)           0.521     3.355    LSTM_LAYER/GATE_O/DOTPROD_Y/rowOut_reg[287][6]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841     7.196 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5/P[6]
                         net (fo=4, routed)           1.138     8.335    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_n_99
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.459 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[519]_i_8/O
                         net (fo=7, routed)           0.949     9.407    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[519]_i_8_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.531 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[511]_i_6/O
                         net (fo=11, routed)          0.704    10.235    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[511]_i_6_n_0
    SLICE_X32Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_5/O
                         net (fo=2, routed)           0.810    11.169    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_5_n_0
    SLICE_X28Y3          LUT2 (Prop_lut2_I1_O)        0.124    11.293 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_2/O
                         net (fo=1, routed)           0.540    11.833    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.957 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_1__1/O
                         net (fo=1, routed)           0.000    11.957    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[527]_i_1__1_n_0
    SLICE_X28Y3          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X28Y3          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[527]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.029    11.968    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[527]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[516]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 5.467ns (49.773%)  route 5.517ns (50.227%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_X/clock
    SLICE_X34Y26         FDRE                                         r  LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/Q
                         net (fo=1, routed)           1.129     2.580    LSTM_LAYER/WRAM_O_X/wOX_out[268]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.296     2.876 r  LSTM_LAYER/WRAM_O_X/outputMAC5_i_2__5/O
                         net (fo=1, routed)           0.376     3.252    LSTM_LAYER/GATE_O/DOTPROD_X/I4[16]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     7.093 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5/P[15]
                         net (fo=4, routed)           1.033     8.126    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_90
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.250 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[588]_i_8__4/O
                         net (fo=4, routed)           0.768     9.018    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[588]_i_8__4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[580]_i_4__4/O
                         net (fo=8, routed)           1.144    10.286    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[580]_i_4__4_n_0
    SLICE_X26Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.410 f  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1028]_i_7__6/O
                         net (fo=2, routed)           0.802    11.213    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[1028]_i_7__6_n_0
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.153    11.366 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[516]_i_2__6/O
                         net (fo=1, routed)           0.264    11.630    LSTM_LAYER/GATE_O/DOTPROD_X/p_28_in[516]
    SLICE_X25Y32         LUT3 (Prop_lut3_I0_O)        0.327    11.957 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[516]_i_1__0/O
                         net (fo=1, routed)           0.000    11.957    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[516]_i_1__0_n_0
    SLICE_X25Y32         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[516]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X25Y32         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[516]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.029    11.968    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[516]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_Z_Y/rowOut_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.986ns  (logic 5.227ns (47.577%)  route 5.759ns (52.423%))
  Logic Levels:           8  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_Z_Y/clock
    SLICE_X92Y109        FDRE                                         r  LSTM_LAYER/WRAM_Z_Y/rowOut_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  LSTM_LAYER/WRAM_Z_Y/rowOut_reg[233]/Q
                         net (fo=1, routed)           0.831     2.322    LSTM_LAYER/WRAM_Z_Y/wZY_out[233]
    SLICE_X95Y109        LUT6 (Prop_lut6_I5_O)        0.124     2.446 r  LSTM_LAYER/WRAM_Z_Y/outputMAC5_i_1__2/O
                         net (fo=13, routed)          0.874     3.320    LSTM_LAYER/GATE_Z/DOTPROD_Y/I3[17]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[23]_P[21])
                                                      3.841     7.161 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC5/P[21]
                         net (fo=4, routed)           0.955     8.116    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC5_n_84
    SLICE_X92Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[588]_i_10__1/O
                         net (fo=4, routed)           0.903     9.144    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[588]_i_10__1_n_0
    SLICE_X91Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[608]_i_6__2/O
                         net (fo=3, routed)           0.534     9.802    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[608]_i_6__2_n_0
    SLICE_X88Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.926 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[608]_i_5__2/O
                         net (fo=6, routed)           0.814    10.739    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[608]_i_5__2_n_0
    SLICE_X87Y104        LUT4 (Prop_lut4_I1_O)        0.124    10.863 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_6__2/O
                         net (fo=1, routed)           0.545    11.409    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_6__2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I1_O)        0.124    11.533 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_3__3/O
                         net (fo=1, routed)           0.303    11.835    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_3__3_n_0
    SLICE_X85Y101        LUT3 (Prop_lut3_I0_O)        0.124    11.959 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_1__2/O
                         net (fo=1, routed)           0.000    11.959    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC[96]_i_1__2_n_0
    SLICE_X85Y101        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_Z/DOTPROD_Y/clock
    SLICE_X85Y101        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC_reg[96]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)        0.032    11.971    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC_reg[96]
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 5.359ns (48.580%)  route 5.672ns (51.420%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_X/clock
    SLICE_X34Y26         FDRE                                         r  LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_X/rowOut_reg[268]/Q
                         net (fo=1, routed)           1.129     2.580    LSTM_LAYER/WRAM_O_X/wOX_out[268]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.296     2.876 r  LSTM_LAYER/WRAM_O_X/outputMAC5_i_2__5/O
                         net (fo=1, routed)           0.376     3.252    LSTM_LAYER/GATE_O/DOTPROD_X/I4[16]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841     7.093 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5/P[13]
                         net (fo=4, routed)           1.007     8.099    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC5_n_92
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.223 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[586]_i_8__4/O
                         net (fo=5, routed)           0.822     9.046    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[586]_i_8__4_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.170 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[642]_i_6__0/O
                         net (fo=6, routed)           0.607     9.776    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[642]_i_6__0_n_0
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.900 f  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[594]_i_7__6/O
                         net (fo=7, routed)           0.782    10.683    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[594]_i_7__6_n_0
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.124    10.807 f  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_4__5/O
                         net (fo=1, routed)           0.498    11.304    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_4__5_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.428 f  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_2__6/O
                         net (fo=1, routed)           0.452    11.880    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_2__6_n_0
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.124    12.004 r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_1__5/O
                         net (fo=1, routed)           0.000    12.004    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC[402]_i_1__5_n_0
    SLICE_X50Y21         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X50Y21         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[402]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)        0.077    12.016    LSTM_LAYER/GATE_O/DOTPROD_X/outputMAC_reg[402]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1048]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 5.358ns (48.778%)  route 5.626ns (51.222%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_Y/clock
    SLICE_X32Y12         FDRE                                         r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/Q
                         net (fo=1, routed)           1.089     2.540    LSTM_LAYER/WRAM_O_Y/wOY_out[240]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.295     2.835 r  LSTM_LAYER/WRAM_O_Y/outputMAC5_i_30/O
                         net (fo=1, routed)           0.521     3.355    LSTM_LAYER/GATE_O/DOTPROD_Y/rowOut_reg[287][6]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[27])
                                                      3.841     7.196 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5/P[27]
                         net (fo=4, routed)           0.996     8.192    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_n_78
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.316 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[508]_i_11/O
                         net (fo=5, routed)           0.769     9.085    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[508]_i_11_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[504]_i_4/O
                         net (fo=6, routed)           0.736     9.945    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[504]_i_4_n_0
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.069 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[536]_i_6/O
                         net (fo=2, routed)           0.667    10.736    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[536]_i_6_n_0
    SLICE_X24Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.860 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1048]_i_7/O
                         net (fo=1, routed)           0.701    11.561    LSTM_LAYER/GATE_O/DOTPROD_Y/p_28_in[1048]
    SLICE_X17Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.685 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1048]_i_2__6/O
                         net (fo=1, routed)           0.149    11.833    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1048]
    SLICE_X17Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1048]_i_1/O
                         net (fo=1, routed)           0.000    11.957    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1048]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1048]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X17Y13         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1048]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X17Y13         FDRE (Setup_fdre_C_D)        0.031    11.970    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1048]
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1046]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        11.029ns  (logic 5.358ns (48.582%)  route 5.671ns (51.418%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_O_Y/clock
    SLICE_X32Y12         FDRE                                         r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  LSTM_LAYER/WRAM_O_Y/rowOut_reg[240]/Q
                         net (fo=1, routed)           1.089     2.540    LSTM_LAYER/WRAM_O_Y/wOY_out[240]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.295     2.835 r  LSTM_LAYER/WRAM_O_Y/outputMAC5_i_30/O
                         net (fo=1, routed)           0.521     3.355    LSTM_LAYER/GATE_O/DOTPROD_Y/rowOut_reg[287][6]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[23])
                                                      3.841     7.196 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5/P[23]
                         net (fo=4, routed)           1.063     8.259    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC5_n_82
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[506]_i_14/O
                         net (fo=4, routed)           0.603     8.986    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[506]_i_14_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[502]_i_4/O
                         net (fo=11, routed)          0.785     9.895    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[502]_i_4_n_0
    SLICE_X26Y7          LUT5 (Prop_lut5_I1_O)        0.124    10.019 f  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[534]_i_6__6/O
                         net (fo=2, routed)           0.715    10.734    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[534]_i_6__6_n_0
    SLICE_X21Y7          LUT2 (Prop_lut2_I1_O)        0.124    10.858 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1046]_i_7/O
                         net (fo=1, routed)           0.444    11.302    LSTM_LAYER/GATE_O/DOTPROD_Y/p_28_in[1046]
    SLICE_X20Y9          LUT6 (Prop_lut6_I5_O)        0.124    11.426 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1046]_i_2__0/O
                         net (fo=1, routed)           0.452    11.878    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC018_out[1046]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.124    12.002 r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1046]_i_1/O
                         net (fo=1, routed)           0.000    12.002    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC[1046]_i_1_n_0
    SLICE_X20Y9          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1046]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X20Y9          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1046]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X20Y9          FDRE (Setup_fdre_C_D)        0.077    12.016    LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC_reg[1046]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 LSTM_LAYER/WRAM_F_X/rowOut_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC_reg[1055]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 5.227ns (47.602%)  route 5.754ns (52.398%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/WRAM_F_X/clock
    SLICE_X96Y31         FDRE                                         r  LSTM_LAYER/WRAM_F_X/rowOut_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  LSTM_LAYER/WRAM_F_X/rowOut_reg[521]/Q
                         net (fo=1, routed)           1.104     2.595    LSTM_LAYER/WRAM_F_X/wFX_out[521]
    SLICE_X95Y35         LUT6 (Prop_lut6_I4_O)        0.124     2.719 r  LSTM_LAYER/WRAM_F_X/outputMAC1_i_1__0/O
                         net (fo=13, routed)          0.810     3.529    LSTM_LAYER/GATE_F/DOTPROD_X/I3[17]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841     7.370 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC1/P[1]
                         net (fo=4, routed)           1.275     8.645    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC1_n_104
    SLICE_X87Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1139]_i_4/O
                         net (fo=3, routed)           0.341     9.110    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1139]_i_4_n_0
    SLICE_X85Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.234 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1039]_i_5__1/O
                         net (fo=2, routed)           0.422     9.657    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1039]_i_5__1_n_0
    SLICE_X83Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1039]_i_2__1/O
                         net (fo=2, routed)           0.769    10.550    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1039]_i_2__1_n_0
    SLICE_X74Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.674 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1151]_i_2__0/O
                         net (fo=4, routed)           0.492    11.166    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1151]_i_2__0_n_0
    SLICE_X68Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.290 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1055]_i_2/O
                         net (fo=1, routed)           0.540    11.830    LSTM_LAYER/GATE_F/DOTPROD_X/p_16_in[1055]
    SLICE_X68Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.954 r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1055]_i_1__0/O
                         net (fo=1, routed)           0.000    11.954    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC[1055]_i_1__0_n_0
    SLICE_X68Y32         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC_reg[1055]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_F/DOTPROD_X/clock
    SLICE_X68Y32         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC_reg[1055]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X68Y32         FDRE (Setup_fdre_C_D)        0.029    11.968    LSTM_LAYER/GATE_F/DOTPROD_X/outputMAC_reg[1055]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[787]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.050ns  (clock rise@11.050ns - clock rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 5.165ns (47.037%)  route 5.816ns (52.963%))
  Logic Levels:           8  (DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 11.974 - 11.050 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.973     0.973    LSTM_LAYER/GATE_F/DOTPROD_Y/clock
    SLICE_X95Y17         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  LSTM_LAYER/GATE_F/DOTPROD_Y/rowMux_reg[0]_rep__0_replica/Q
                         net (fo=15, routed)          1.072     2.501    LSTM_LAYER/WRAM_F_Y/outputMAC5_0_repN_alias
    SLICE_X93Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.625 r  LSTM_LAYER/WRAM_F_Y/outputMAC5_i_9__4/O
                         net (fo=1, routed)           0.679     3.304    LSTM_LAYER/GATE_F/DOTPROD_Y/rowOut_reg[287][9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[27])
                                                      3.841     7.145 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5/P[27]
                         net (fo=4, routed)           1.003     8.148    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC5_n_78
    SLICE_X95Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[591]_i_7__2/O
                         net (fo=4, routed)           1.012     9.284    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[591]_i_7__2_n_0
    SLICE_X88Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[515]_i_4__2/O
                         net (fo=5, routed)           0.470     9.878    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[515]_i_4__2_n_0
    SLICE_X86Y17         LUT3 (Prop_lut3_I0_O)        0.124    10.002 f  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[595]_i_6__2/O
                         net (fo=7, routed)           0.717    10.719    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[595]_i_6__2_n_0
    SLICE_X81Y19         LUT3 (Prop_lut3_I2_O)        0.124    10.843 f  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_5__4/O
                         net (fo=1, routed)           0.432    11.274    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_5__4_n_0
    SLICE_X79Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.398 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_3__4/O
                         net (fo=1, routed)           0.431    11.830    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_3__4_n_0
    SLICE_X79Y22         LUT5 (Prop_lut5_I1_O)        0.124    11.954 r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_1__4/O
                         net (fo=1, routed)           0.000    11.954    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC[787]_i_1__4_n_0
    SLICE_X79Y22         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.050    11.050 r  
                                                      0.000    11.050 r  clock (IN)
                         net (fo=34572, unset)        0.924    11.974    LSTM_LAYER/GATE_F/DOTPROD_Y/clock
    SLICE_X79Y22         FDRE                                         r  LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[787]/C
                         clock pessimism              0.000    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X79Y22         FDRE (Setup_fdre_C_D)        0.031    11.970    LSTM_LAYER/GATE_F/DOTPROD_Y/outputMAC_reg[787]
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X15Y28         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.090     0.642    LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg_n_0_[3]
    SLICE_X14Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.687 r  LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state[4]_i_1__10/O
                         net (fo=1, routed)           0.000     0.687    LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state[4]_i_1__10_n_0
    SLICE_X14Y28         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_O/DOTPROD_X/clock
    SLICE_X14Y28         FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.120     0.552    LSTM_LAYER/GATE_O/DOTPROD_X/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.444%)  route 0.113ns (44.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X105Y83        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputMAC_reg[163]/Q
                         net (fo=3, routed)           0.113     0.664    LSTM_LAYER/GATE_Z/DOTPROD_X/p_31_out[76]
    SLICE_X104Y83        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X104Y83        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[76]/C
                         clock pessimism              0.000     0.432    
    SLICE_X104Y83        FDRE (Hold_fdre_C_D)         0.085     0.517    LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[76]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_Y/outputVector_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_Z/gateOutput_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_Y/clock
    SLICE_X95Y111        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputVector_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/outputVector_reg[308]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/GATE_Z/DOTPROD_Y/outputVec_Y[308]
    SLICE_X94Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/gateOutput[309]_i_3/O
                         net (fo=1, routed)           0.000     0.650    LSTM_LAYER/GATE_Z/DOTPROD_Y/gateOutput[309]_i_3_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  LSTM_LAYER/GATE_Z/DOTPROD_Y/gateOutput_reg[309]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    LSTM_LAYER/GATE_Z/gateOutput049_out[2]
    SLICE_X94Y111        FDRE                                         r  LSTM_LAYER/GATE_Z/gateOutput_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_Z/clock
    SLICE_X94Y111        FDRE                                         r  LSTM_LAYER/GATE_Z/gateOutput_reg[308]/C
                         clock pessimism              0.000     0.432    
    SLICE_X94Y111        FDRE (Hold_fdre_C_D)         0.134     0.566    LSTM_LAYER/GATE_Z/gateOutput_reg[308]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/genblk2[2].tanh_i/clock
    SLICE_X113Y53        FDRE                                         r  LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[1]/Q
                         net (fo=1, routed)           0.101     0.652    LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X111Y53        FDRE                                         r  LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/genblk2[2].tanh_i/clock
    SLICE_X111Y53        FDRE                                         r  LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.070     0.502    LSTM_LAYER/genblk2[2].tanh_i/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_Z/adder_X_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X83Y104        FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[251]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/GATE_Z/DOTPROD_X/outputVec_X[251]
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.716 r  LSTM_LAYER/GATE_Z/DOTPROD_X/adder_X_reg[251]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    LSTM_LAYER/GATE_Z/p_0_out[251]
    SLICE_X82Y104        FDRE                                         r  LSTM_LAYER/GATE_Z/adder_X_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_Z/clock
    SLICE_X82Y104        FDRE                                         r  LSTM_LAYER/GATE_Z/adder_X_reg[251]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.134     0.566    LSTM_LAYER/GATE_Z/adder_X_reg[251]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[395]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_Z/adder_X_reg[395]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_Z/DOTPROD_X/clock
    SLICE_X103Y141       FDRE                                         r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[395]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y141       FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/GATE_Z/DOTPROD_X/outputVector_reg[395]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/GATE_Z/DOTPROD_X/outputVec_X[395]
    SLICE_X102Y141       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.716 r  LSTM_LAYER/GATE_Z/DOTPROD_X/adder_X_reg[395]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    LSTM_LAYER/GATE_Z/p_0_out[395]
    SLICE_X102Y141       FDRE                                         r  LSTM_LAYER/GATE_Z/adder_X_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_Z/clock
    SLICE_X102Y141       FDRE                                         r  LSTM_LAYER/GATE_Z/adder_X_reg[395]/C
                         clock pessimism              0.000     0.432    
    SLICE_X102Y141       FDRE (Hold_fdre_C_D)         0.134     0.566    LSTM_LAYER/GATE_Z/adder_X_reg[395]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X61Y1          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 f  LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[2]/Q
                         net (fo=4, routed)           0.079     0.631    LSTM_LAYER/GATE_O/DOTPROD_Y/state[2]
    SLICE_X60Y1          LUT5 (Prop_lut5_I3_O)        0.045     0.676 r  LSTM_LAYER/GATE_O/DOTPROD_Y/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.676    LSTM_LAYER/GATE_O/DOTPROD_Y/state[0]_i_1_n_0
    SLICE_X60Y1          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/GATE_O/DOTPROD_Y/clock
    SLICE_X60Y1          FDRE                                         r  LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X60Y1          FDRE (Hold_fdre_C_D)         0.092     0.524    LSTM_LAYER/GATE_O/DOTPROD_Y/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LSTM_LAYER/CF_prod_reg[410]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/prev_C_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/clock
    SLICE_X59Y138        FDRE                                         r  LSTM_LAYER/CF_prod_reg[410]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/CF_prod_reg[410]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/genblk2[22].tanh_i/CF_prod_reg[413][14]
    SLICE_X58Y138        LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  LSTM_LAYER/genblk2[22].tanh_i/prev_C[411]_i_3/O
                         net (fo=1, routed)           0.000     0.650    LSTM_LAYER/genblk2[22].tanh_i/prev_C[411]_i_3_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  LSTM_LAYER/genblk2[22].tanh_i/prev_C_reg[411]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.715    LSTM_LAYER/layer_C[410]
    SLICE_X58Y138        FDRE                                         r  LSTM_LAYER/prev_C_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/clock
    SLICE_X58Y138        FDRE                                         r  LSTM_LAYER/prev_C_reg[410]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y138        FDRE (Hold_fdre_C_D)         0.130     0.562    LSTM_LAYER/prev_C_reg[410]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LSTM_LAYER/CF_prod_reg[496]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/prev_C_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/clock
    SLICE_X37Y144        FDRE                                         r  LSTM_LAYER/CF_prod_reg[496]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/CF_prod_reg[496]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/genblk2[27].tanh_i/CF_prod_reg[503][10]
    SLICE_X36Y144        LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  LSTM_LAYER/genblk2[27].tanh_i/prev_C[497]_i_3/O
                         net (fo=1, routed)           0.000     0.650    LSTM_LAYER/genblk2[27].tanh_i/prev_C[497]_i_3_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  LSTM_LAYER/genblk2[27].tanh_i/prev_C_reg[497]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.715    LSTM_LAYER/layer_C[496]
    SLICE_X36Y144        FDRE                                         r  LSTM_LAYER/prev_C_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/clock
    SLICE_X36Y144        FDRE                                         r  LSTM_LAYER/prev_C_reg[496]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y144        FDRE (Hold_fdre_C_D)         0.130     0.562    LSTM_LAYER/prev_C_reg[496]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 LSTM_LAYER/CF_prod_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Destination:            LSTM_LAYER/prev_C_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.525ns period=11.050ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.410     0.410    LSTM_LAYER/clock
    SLICE_X103Y58        FDRE                                         r  LSTM_LAYER/CF_prod_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LSTM_LAYER/CF_prod_reg[131]/Q
                         net (fo=1, routed)           0.054     0.605    LSTM_LAYER/genblk2[7].tanh_i/CF_prod_reg[143][5]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  LSTM_LAYER/genblk2[7].tanh_i/prev_C[133]_i_4/O
                         net (fo=1, routed)           0.000     0.650    LSTM_LAYER/genblk2[7].tanh_i/prev_C[133]_i_4_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.716 r  LSTM_LAYER/genblk2[7].tanh_i/prev_C_reg[133]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.716    LSTM_LAYER/layer_C[131]
    SLICE_X102Y58        FDRE                                         r  LSTM_LAYER/prev_C_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=34572, unset)        0.432     0.432    LSTM_LAYER/clock
    SLICE_X102Y58        FDRE                                         r  LSTM_LAYER/prev_C_reg[131]/C
                         clock pessimism              0.000     0.432    
    SLICE_X102Y58        FDRE (Hold_fdre_C_D)         0.130     0.562    LSTM_LAYER/prev_C_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.525 }
Period(ns):         11.050
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X3Y44    LSTM_LAYER/elemWiseMult_out0__16/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X2Y56    LSTM_LAYER/elemWiseMult_out0__26/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X2Y31    LSTM_LAYER/elemWiseMult_out0__9/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X3Y45    LSTM_LAYER/elemWiseMult_out0__17/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X1Y19    LSTM_LAYER/elemWiseMult_out0__27/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X3Y34    LSTM_LAYER/genblk1[19].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X3Y52    LSTM_LAYER/genblk1[29].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X4Y27    LSTM_LAYER/genblk2[0].tanh_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X3Y54    LSTM_LAYER/elemWiseMult_out0__28/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.050      7.166      DSP48_X4Y20    LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y24  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y24  LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.525       4.275      SLICE_X100Y4   LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5/RAMC/CLK



