$date
	Tue May 25 19:01:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_mux $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var wire 1 # validEntrada3 $end
$var wire 1 $ validEntrada2 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk_f $end
$var wire 1 * clk_4f $end
$var wire 1 + clk_2f $end
$var wire 8 , Salida_condutual [7:0] $end
$var wire 8 - Salida [7:0] $end
$var wire 8 . Entrada3 [7:0] $end
$var wire 8 / Entrada2 [7:0] $end
$var wire 8 0 Entrada1 [7:0] $end
$var wire 8 1 Entrada0 [7:0] $end
$scope module muxes1 $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var wire 1 # validEntrada3 $end
$var wire 1 $ validEntrada2 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 8 2 salida1 [7:0] $end
$var wire 8 3 salida0 [7:0] $end
$var wire 1 ( reset $end
$var wire 1 ) clk_f $end
$var wire 1 * clk_4f $end
$var wire 1 + clk_2f $end
$var wire 8 4 Salida [7:0] $end
$var wire 8 5 Entrada3 [7:0] $end
$var wire 8 6 Entrada2 [7:0] $end
$var wire 8 7 Entrada1 [7:0] $end
$var wire 8 8 Entrada0 [7:0] $end
$scope module muxitol2 $end
$var wire 1 ! validSalida $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 + clk $end
$var wire 8 9 Salida [7:0] $end
$var wire 8 : Entrada1 [7:0] $end
$var wire 8 ; Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 + clk $end
$var wire 8 < Entrada1 [7:0] $end
$var wire 8 = Entrada0 [7:0] $end
$var reg 8 > Salida [7:0] $end
$var reg 1 ? validSalida $end
$upscope $end
$upscope $end
$scope module muxl1 $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var wire 1 # validEntrada3 $end
$var wire 1 $ validEntrada2 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 @ Salida1 [7:0] $end
$var wire 8 A Salida0 [7:0] $end
$var wire 8 B Entrada3 [7:0] $end
$var wire 8 C Entrada2 [7:0] $end
$var wire 8 D Entrada1 [7:0] $end
$var wire 8 E Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 F Entrada1 [7:0] $end
$var wire 8 G Entrada0 [7:0] $end
$var reg 8 H Salida [7:0] $end
$var reg 1 I validSalida $end
$upscope $end
$scope module mux2 $end
$var wire 1 # validEntrada1 $end
$var wire 1 $ validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 J Entrada1 [7:0] $end
$var wire 8 K Entrada0 [7:0] $end
$var reg 8 L Salida [7:0] $end
$var reg 1 M validSalida $end
$upscope $end
$upscope $end
$upscope $end
$scope module muxes2 $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var wire 1 # validEntrada3 $end
$var wire 1 $ validEntrada2 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 8 N salida1 [7:0] $end
$var wire 8 O salida0 [7:0] $end
$var wire 1 ( reset $end
$var wire 1 ) clk_f $end
$var wire 1 * clk_4f $end
$var wire 1 + clk_2f $end
$var wire 8 P Salida [7:0] $end
$var wire 8 Q Entrada3 [7:0] $end
$var wire 8 R Entrada2 [7:0] $end
$var wire 8 S Entrada1 [7:0] $end
$var wire 8 T Entrada0 [7:0] $end
$scope module muxitol2 $end
$var wire 1 ! validSalida $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 + clk $end
$var wire 8 U Salida [7:0] $end
$var wire 8 V Entrada1 [7:0] $end
$var wire 8 W Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 + clk $end
$var wire 8 X Entrada1 [7:0] $end
$var wire 8 Y Entrada0 [7:0] $end
$var reg 8 Z Salida [7:0] $end
$var reg 1 [ validSalida $end
$upscope $end
$upscope $end
$scope module muxl1 $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var wire 1 # validEntrada3 $end
$var wire 1 $ validEntrada2 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 \ Salida1 [7:0] $end
$var wire 8 ] Salida0 [7:0] $end
$var wire 8 ^ Entrada3 [7:0] $end
$var wire 8 _ Entrada2 [7:0] $end
$var wire 8 ` Entrada1 [7:0] $end
$var wire 8 a Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 % validEntrada1 $end
$var wire 1 & validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 b Entrada1 [7:0] $end
$var wire 8 c Entrada0 [7:0] $end
$var reg 8 d Salida [7:0] $end
$var reg 1 e validSalida $end
$upscope $end
$scope module mux2 $end
$var wire 1 # validEntrada1 $end
$var wire 1 $ validEntrada0 $end
$var wire 1 ' selector $end
$var wire 1 ( reset $end
$var wire 1 ) clk $end
$var wire 8 f Entrada1 [7:0] $end
$var wire 8 g Entrada0 [7:0] $end
$var reg 8 h Salida [7:0] $end
$var reg 1 i validSalida $end
$upscope $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 8 j Salida_condutual [7:0] $end
$var wire 8 k Salida_estructural [7:0] $end
$var wire 1 ! validSalida0 $end
$var wire 1 " validSalida1 $end
$var reg 8 l Entrada0 [7:0] $end
$var reg 8 m Entrada1 [7:0] $end
$var reg 8 n Entrada2 [7:0] $end
$var reg 8 o Entrada3 [7:0] $end
$var reg 1 + clk_2f $end
$var reg 1 * clk_4f $end
$var reg 1 ) clk_f $end
$var reg 1 ( reset $end
$var reg 1 ' selector $end
$var reg 1 & validEntrada0 $end
$var reg 1 % validEntrada1 $end
$var reg 1 $ validEntrada2 $end
$var reg 1 # validEntrada3 $end
$upscope $end
$upscope $end
$scope module synth1 $end
$var wire 8 p Entrada0 [7:0] $end
$var wire 8 q Entrada1 [7:0] $end
$var wire 8 r Entrada2 [7:0] $end
$var wire 8 s Entrada3 [7:0] $end
$var wire 1 t clk $end
$var wire 1 u reset $end
$var wire 1 v selector $end
$var wire 1 w validEntrada0 $end
$var wire 1 x validEntrada1 $end
$var wire 1 y validEntrada2 $end
$var wire 1 z validEntrada3 $end
$var wire 1 { validSalida1 $end
$var wire 1 | validSalida0 $end
$var wire 8 } Salida1 [7:0] $end
$var wire 8 ~ Salida0 [7:0] $end
$scope module mux1 $end
$var wire 8 !" Entrada0 [7:0] $end
$var wire 8 "" Entrada1 [7:0] $end
$var wire 1 t clk $end
$var wire 1 u reset $end
$var wire 1 v selector $end
$var wire 1 w validEntrada0 $end
$var wire 1 x validEntrada1 $end
$var reg 8 #" Salida [7:0] $end
$var reg 1 | validSalida $end
$upscope $end
$scope module mux2 $end
$var wire 8 $" Entrada0 [7:0] $end
$var wire 8 %" Entrada1 [7:0] $end
$var wire 1 t clk $end
$var wire 1 u reset $end
$var wire 1 v selector $end
$var wire 1 y validEntrada0 $end
$var wire 1 z validEntrada1 $end
$var reg 8 &" Salida [7:0] $end
$var reg 1 { validSalida $end
$upscope $end
$upscope $end
$scope module synth2x1 $end
$var wire 8 '" Entrada0 [7:0] $end
$var wire 8 (" Entrada1 [7:0] $end
$var wire 1 )" clk $end
$var wire 1 *" reset $end
$var wire 1 +" selector $end
$var wire 1 ," validEntrada0 $end
$var wire 1 -" validEntrada1 $end
$var wire 1 ." validSalida $end
$var wire 8 /" _01_ [7:0] $end
$var wire 8 0" _00_ [7:0] $end
$var reg 8 1" Salida [7:0] $end
$upscope $end
$scope module synthL2 $end
$var wire 8 2" Entrada0 [7:0] $end
$var wire 8 3" Entrada1 [7:0] $end
$var wire 1 4" clk $end
$var wire 1 5" reset $end
$var wire 1 6" selector $end
$var wire 1 7" validEntrada0 $end
$var wire 1 8" validEntrada1 $end
$var wire 1 9" validSalida $end
$var wire 8 :" Salida [7:0] $end
$scope module mux1 $end
$var wire 8 ;" Entrada0 [7:0] $end
$var wire 8 <" Entrada1 [7:0] $end
$var wire 1 4" clk $end
$var wire 1 5" reset $end
$var wire 1 6" selector $end
$var wire 1 7" validEntrada0 $end
$var wire 1 8" validEntrada1 $end
$var reg 8 =" Salida [7:0] $end
$var reg 1 9" validSalida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ="
bz <"
bz ;"
bx :"
x9"
z8"
z7"
z6"
z5"
z4"
bz 3"
bz 2"
bx 1"
bx 0"
bz /"
z."
z-"
z,"
z+"
z*"
z)"
bz ("
bz '"
bx &"
bz %"
bz $"
bx #"
bz ""
bz !"
bx ~
bx }
x|
x{
zz
zy
zx
zw
zv
zu
zt
bz s
bz r
bz q
bz p
b0 o
b0 n
b0 m
b0 l
bx k
bx j
xi
bx h
b0 g
b0 f
xe
bx d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
bx ]
bx \
x[
bx Z
bx Y
bx X
bx W
bx V
bx U
b0 T
b0 S
b0 R
b0 Q
bx P
bx O
bx N
xM
bx L
b0 K
b0 J
xI
bx H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
bx A
bx @
x?
bx >
bx =
bx <
bx ;
bx :
bx 9
b0 8
b0 7
b0 6
b0 5
bx 4
bx 3
bx 2
b0 1
b0 0
b0 /
b0 .
bx -
bx ,
0+
0*
0)
0(
1'
0&
0%
0$
0#
x"
x!
$end
#10000000
1*
#20000000
b0 ,
b0 4
b0 9
b0 >
b0 j
b0 -
b0 P
b0 U
b0 Z
b0 k
0'
0*
1+
#30000000
1*
#40000000
b0 3
b0 ;
b0 =
b0 A
b0 H
b0 2
b0 :
b0 <
b0 @
b0 L
b0 O
b0 W
b0 Y
b0 ]
b0 d
b0 N
b0 V
b0 X
b0 \
b0 h
b11111101 .
b11111101 5
b11111101 B
b11111101 J
b11111101 Q
b11111101 ^
b11111101 f
b11111101 o
b11111111 /
b11111111 6
b11111111 C
b11111111 K
b11111111 R
b11111111 _
b11111111 g
b11111111 n
b1 0
b1 7
b1 S
b1 m
b11101110 1
b11101110 8
b11101110 D
b11101110 E
b11101110 F
b11101110 G
b11101110 T
b11101110 `
b11101110 a
b11101110 b
b11101110 c
b11101110 l
1#
1$
1%
1&
1(
0*
0+
1)
#50000000
1*
#60000000
1'
0*
1+
#70000000
1*
#80000000
0*
0+
0)
#90000000
1*
#100000000
0*
1+
#110000000
1*
#120000000
b11111101 N
b11111101 V
b11111101 X
b11111101 \
b11111101 h
b11101110 O
b11101110 W
b11101110 Y
b11101110 ]
b11101110 d
b11111101 2
b11111101 :
b11111101 <
b11111101 @
b11111101 L
b11101110 3
b11101110 ;
b11101110 =
b11101110 A
b11101110 H
b11111110 .
b11111110 5
b11111110 B
b11111110 J
b11111110 Q
b11111110 ^
b11111110 f
b11111110 o
b0 /
b0 6
b0 C
b0 K
b0 R
b0 _
b0 g
b0 n
b10 0
b10 7
b10 S
b10 m
b11101111 1
b11101111 8
b11101111 D
b11101111 E
b11101111 F
b11101111 G
b11101111 T
b11101111 `
b11101111 a
b11101111 b
b11101111 c
b11101111 l
0*
0+
1)
#130000000
1*
#140000000
b11111101 -
b11111101 P
b11111101 U
b11111101 Z
b11111101 k
b11111101 ,
b11111101 4
b11111101 9
b11111101 >
b11111101 j
0'
0*
1+
#150000000
1*
#160000000
0*
0+
0)
#170000000
1*
#180000000
b11101110 ,
b11101110 4
b11101110 9
b11101110 >
b11101110 j
b11101110 -
b11101110 P
b11101110 U
b11101110 Z
b11101110 k
0*
1+
#190000000
1*
#200000000
b11101111 3
b11101111 ;
b11101111 =
b11101111 A
b11101111 H
b0 2
b0 :
b0 <
b0 @
b0 L
b11101111 O
b11101111 W
b11101111 Y
b11101111 ]
b11101111 d
b0 N
b0 V
b0 X
b0 \
b0 h
b11111111 .
b11111111 5
b11111111 B
b11111111 J
b11111111 Q
b11111111 ^
b11111111 f
b11111111 o
b1 /
b1 6
b1 C
b1 K
b1 R
b1 _
b1 g
b1 n
b11 0
b11 7
b11 S
b11 m
b11110000 1
b11110000 8
b11110000 D
b11110000 E
b11110000 F
b11110000 G
b11110000 T
b11110000 `
b11110000 a
b11110000 b
b11110000 c
b11110000 l
0*
0+
1)
#210000000
1*
#220000000
b11101111 -
b11101111 P
b11101111 U
b11101111 Z
b11101111 k
b11101111 ,
b11101111 4
b11101111 9
b11101111 >
b11101111 j
1'
0*
1+
#230000000
1*
#240000000
0*
0+
0)
#250000000
1*
#260000000
b0 ,
b0 4
b0 9
b0 >
b0 j
b0 -
b0 P
b0 U
b0 Z
b0 k
0*
1+
#270000000
1*
#280000000
b11111111 N
b11111111 V
b11111111 X
b11111111 \
b11111111 h
b11110000 O
b11110000 W
b11110000 Y
b11110000 ]
b11110000 d
b11111111 2
b11111111 :
b11111111 <
b11111111 @
b11111111 L
b11110000 3
b11110000 ;
b11110000 =
b11110000 A
b11110000 H
b0 .
b0 5
b0 B
b0 J
b0 Q
b0 ^
b0 f
b0 o
b10 /
b10 6
b10 C
b10 K
b10 R
b10 _
b10 g
b10 n
b100 0
b100 7
b100 S
b100 m
b11110001 1
b11110001 8
b11110001 D
b11110001 E
b11110001 F
b11110001 G
b11110001 T
b11110001 `
b11110001 a
b11110001 b
b11110001 c
b11110001 l
0*
0+
1)
#290000000
1*
#300000000
b11111111 -
b11111111 P
b11111111 U
b11111111 Z
b11111111 k
b11111111 ,
b11111111 4
b11111111 9
b11111111 >
b11111111 j
0'
0*
1+
#310000000
1*
#320000000
0*
0+
0)
#330000000
1*
#340000000
b11110000 ,
b11110000 4
b11110000 9
b11110000 >
b11110000 j
b11110000 -
b11110000 P
b11110000 U
b11110000 Z
b11110000 k
0*
1+
#350000000
1*
#360000000
b11110001 3
b11110001 ;
b11110001 =
b11110001 A
b11110001 H
b10 2
b10 :
b10 <
b10 @
b10 L
b11110001 O
b11110001 W
b11110001 Y
b11110001 ]
b11110001 d
b10 N
b10 V
b10 X
b10 \
b10 h
1'
b1 .
b1 5
b1 B
b1 J
b1 Q
b1 ^
b1 f
b1 o
b11 /
b11 6
b11 C
b11 K
b11 R
b11 _
b11 g
b11 n
b101 0
b101 7
b101 S
b101 m
b11110010 1
b11110010 8
b11110010 D
b11110010 E
b11110010 F
b11110010 G
b11110010 T
b11110010 `
b11110010 a
b11110010 b
b11110010 c
b11110010 l
0*
0+
1)
#370000000
1*
#380000000
b10 -
b10 P
b10 U
b10 Z
b10 k
b10 ,
b10 4
b10 9
b10 >
b10 j
0*
1+
#390000000
1*
#400000000
0*
0+
0)
#410000000
1*
#420000000
0*
1+
#430000000
1*
#440000000
b10 .
b10 5
b10 B
b10 J
b10 Q
b10 ^
b10 f
b10 o
b100 /
b100 6
b100 C
b100 K
b100 R
b100 _
b100 g
b100 n
b110 0
b110 7
b110 S
b110 m
b11110011 1
b11110011 8
b11110011 D
b11110011 E
b11110011 F
b11110011 G
b11110011 T
b11110011 `
b11110011 a
b11110011 b
b11110011 c
b11110011 l
b1 N
b1 V
b1 X
b1 \
b1 h
b11110010 O
b11110010 W
b11110010 Y
b11110010 ]
b11110010 d
b1 2
b1 :
b1 <
b1 @
b1 L
b11110010 3
b11110010 ;
b11110010 =
b11110010 A
b11110010 H
0*
0+
1)
#450000000
1*
#460000000
b1 -
b1 P
b1 U
b1 Z
b1 k
b1 ,
b1 4
b1 9
b1 >
b1 j
0*
1+
#470000000
1*
#480000000
0*
0+
0)
#490000000
1*
#500000000
0*
1+
#510000000
1*
#520000000
b11110011 3
b11110011 ;
b11110011 =
b11110011 A
b11110011 H
b10 2
b10 :
b10 <
b10 @
b10 L
b11110011 O
b11110011 W
b11110011 Y
b11110011 ]
b11110011 d
b10 N
b10 V
b10 X
b10 \
b10 h
0*
0+
1)
#530000000
1*
#540000000
b10 -
b10 P
b10 U
b10 Z
b10 k
b10 ,
b10 4
b10 9
b10 >
b10 j
0*
1+
#550000000
1*
#560000000
0*
0+
0)
#570000000
1*
#580000000
0*
1+
#590000000
1*
#600000000
0*
0+
1)
