// Seed: 2424739796
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_6;
  type_10(
      id_2 & !id_4 < id_3, 1 * 1'b0 + 1'b0, ~id_2
  );
  logic id_7;
  assign id_7 = 1;
  logic id_8;
endmodule
