Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 20:07:08 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fetching_decoding_ip_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                Instance                |                               Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                           |                                                             (top) |        340 |        340 |       0 |    0 | 1019 |     64 |      0 |          0 |
|   bd_0_i                               |                                                              bd_0 |        340 |        340 |       0 |    0 | 1019 |     64 |      0 |          0 |
|     hls_inst                           |                                                   bd_0_hls_inst_0 |        340 |        340 |       0 |    0 | 1019 |     64 |      0 |          0 |
|       (hls_inst)                       |                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                             |                              bd_0_hls_inst_0_fetching_decoding_ip |        340 |        340 |       0 |    0 | 1019 |     64 |      0 |          0 |
|         (inst)                         |                              bd_0_hls_inst_0_fetching_decoding_ip |          2 |          2 |       0 |    0 |  853 |      0 |      0 |          0 |
|         control_s_axi_U                |                bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi |        291 |        291 |       0 |    0 |  141 |     64 |      0 |          0 |
|           (control_s_axi_U)            |                bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi |         90 |         90 |       0 |    0 |  133 |      0 |      0 |          0 |
|           int_code_ram                 |            bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi_ram |        201 |        201 |       0 |    0 |    8 |     64 |      0 |          0 |
|         flow_control_loop_delay_pipe_U | bd_0_hls_inst_0_fetching_decoding_ip_flow_control_loop_delay_pipe |         18 |         18 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_decode_fu_96               |                       bd_0_hls_inst_0_fetching_decoding_ip_decode |         26 |         26 |       0 |    0 |   21 |      0 |      0 |          0 |
|         grp_fetch_fu_89                |                        bd_0_hls_inst_0_fetching_decoding_ip_fetch |          7 |          7 |       0 |    0 |    2 |      0 |      0 |          0 |
+----------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


