
ubuntu-preinstalled/gsettings:     file format elf32-littlearm


Disassembly of section .init:

00001148 <.init>:
    1148:	push	{r3, lr}
    114c:	bl	1a68 <g_settings_schema_source_new_from_directory@plt+0x59c>
    1150:	pop	{r3, pc}

Disassembly of section .plt:

00001154 <g_free@plt-0x14>:
    1154:	push	{lr}		; (str lr, [sp, #-4]!)
    1158:	ldr	lr, [pc, #4]	; 1164 <g_free@plt-0x4>
    115c:	add	lr, pc, lr
    1160:	ldr	pc, [lr, #8]!
    1164:	andeq	r2, r1, ip, lsr sp

00001168 <g_free@plt>:
    1168:			; <UNDEFINED> instruction: 0xe7fd4778
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #73728	; 0x12000
    1174:	ldr	pc, [ip, #3384]!	; 0xd38

00001178 <g_settings_sync@plt>:
    1178:			; <UNDEFINED> instruction: 0xe7fd4778
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #73728	; 0x12000
    1184:	ldr	pc, [ip, #3372]!	; 0xd2c

00001188 <abort@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #73728	; 0x12000
    1190:	ldr	pc, [ip, #3364]!	; 0xd24

00001194 <__libc_start_main@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #73728	; 0x12000
    119c:	ldr	pc, [ip, #3356]!	; 0xd1c

000011a0 <g_print@plt>:
    11a0:			; <UNDEFINED> instruction: 0xe7fd4778
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #73728	; 0x12000
    11ac:	ldr	pc, [ip, #3344]!	; 0xd10

000011b0 <g_settings_schema_key_range_check@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #73728	; 0x12000
    11b8:	ldr	pc, [ip, #3336]!	; 0xd08

000011bc <g_settings_schema_source_list_schemas@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #73728	; 0x12000
    11c4:	ldr	pc, [ip, #3328]!	; 0xd00

000011c8 <__gmon_start__@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #73728	; 0x12000
    11d0:	ldr	pc, [ip, #3320]!	; 0xcf8

000011d4 <g_settings_schema_key_get_summary@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #73728	; 0x12000
    11dc:	ldr	pc, [ip, #3312]!	; 0xcf0

000011e0 <g_object_unref@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #73728	; 0x12000
    11e8:	ldr	pc, [ip, #3304]!	; 0xce8

000011ec <g_settings_schema_source_ref@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #73728	; 0x12000
    11f4:	ldr	pc, [ip, #3296]!	; 0xce0

000011f8 <g_clear_error@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #73728	; 0x12000
    1200:	ldr	pc, [ip, #3288]!	; 0xcd8

00001204 <g_settings_schema_key_get_description@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #73728	; 0x12000
    120c:	ldr	pc, [ip, #3280]!	; 0xcd0

00001210 <g_strconcat@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #73728	; 0x12000
    1218:	ldr	pc, [ip, #3272]!	; 0xcc8

0000121c <g_printerr@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #73728	; 0x12000
    1224:	ldr	pc, [ip, #3264]!	; 0xcc0

00001228 <g_settings_schema_get_path@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #73728	; 0x12000
    1230:	ldr	pc, [ip, #3256]!	; 0xcb8

00001234 <g_variant_print@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #73728	; 0x12000
    123c:	ldr	pc, [ip, #3248]!	; 0xcb0

00001240 <g_string_printf@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #73728	; 0x12000
    1248:	ldr	pc, [ip, #3240]!	; 0xca8

0000124c <g_string_new@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #73728	; 0x12000
    1254:	ldr	pc, [ip, #3232]!	; 0xca0

00001258 <bindtextdomain@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #73728	; 0x12000
    1260:	ldr	pc, [ip, #3224]!	; 0xc98

00001264 <g_variant_type_equal@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #73728	; 0x12000
    126c:	ldr	pc, [ip, #3216]!	; 0xc90

00001270 <g_settings_reset@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #73728	; 0x12000
    1278:	ldr	pc, [ip, #3208]!	; 0xc88

0000127c <g_settings_schema_unref@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #73728	; 0x12000
    1284:	ldr	pc, [ip, #3200]!	; 0xc80

00001288 <g_settings_schema_has_key@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #73728	; 0x12000
    1290:	ldr	pc, [ip, #3192]!	; 0xc78

00001294 <g_settings_schema_key_unref@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #73728	; 0x12000
    129c:	ldr	pc, [ip, #3184]!	; 0xc70

000012a0 <bind_textdomain_codeset@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #73728	; 0x12000
    12a8:	ldr	pc, [ip, #3176]!	; 0xc68

000012ac <dcgettext@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #73728	; 0x12000
    12b4:	ldr	pc, [ip, #3168]!	; 0xc60

000012b8 <g_settings_new_full@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #73728	; 0x12000
    12c0:	ldr	pc, [ip, #3160]!	; 0xc58

000012c4 <g_settings_schema_source_lookup@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #73728	; 0x12000
    12cc:	ldr	pc, [ip, #3152]!	; 0xc50

000012d0 <g_variant_new_string@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #73728	; 0x12000
    12d8:	ldr	pc, [ip, #3144]!	; 0xc48

000012dc <g_variant_parse_error_print_context@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #73728	; 0x12000
    12e4:	ldr	pc, [ip, #3136]!	; 0xc40

000012e8 <g_strdup_printf@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #73728	; 0x12000
    12f0:	ldr	pc, [ip, #3128]!	; 0xc38

000012f4 <g_settings_delay@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #73728	; 0x12000
    12fc:	ldr	pc, [ip, #3120]!	; 0xc30

00001300 <g_string_free@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #73728	; 0x12000
    1308:	ldr	pc, [ip, #3112]!	; 0xc28

0000130c <g_settings_list_children@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #73728	; 0x12000
    1314:	ldr	pc, [ip, #3104]!	; 0xc20

00001318 <g_main_context_iteration@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #73728	; 0x12000
    1320:	ldr	pc, [ip, #3096]!	; 0xc18

00001324 <g_settings_schema_get_key@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #73728	; 0x12000
    132c:	ldr	pc, [ip, #3088]!	; 0xc10

00001330 <strlen@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #73728	; 0x12000
    1338:	ldr	pc, [ip, #3080]!	; 0xc08

0000133c <g_variant_iter_loop@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #73728	; 0x12000
    1344:	ldr	pc, [ip, #3072]!	; 0xc00

00001348 <g_object_get@plt>:
    1348:	add	ip, pc, #0, 12
    134c:	add	ip, ip, #73728	; 0x12000
    1350:	ldr	pc, [ip, #3064]!	; 0xbf8

00001354 <setlocale@plt>:
    1354:	add	ip, pc, #0, 12
    1358:	add	ip, ip, #73728	; 0x12000
    135c:	ldr	pc, [ip, #3056]!	; 0xbf0

00001360 <g_variant_get@plt>:
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #73728	; 0x12000
    1368:	ldr	pc, [ip, #3048]!	; 0xbe8

0000136c <g_settings_get_value@plt>:
    136c:	add	ip, pc, #0, 12
    1370:	add	ip, ip, #73728	; 0x12000
    1374:	ldr	pc, [ip, #3040]!	; 0xbe0

00001378 <g_variant_iter_init@plt>:
    1378:	add	ip, pc, #0, 12
    137c:	add	ip, ip, #73728	; 0x12000
    1380:	ldr	pc, [ip, #3032]!	; 0xbd8

00001384 <g_settings_schema_key_get_value_type@plt>:
    1384:	add	ip, pc, #0, 12
    1388:	add	ip, ip, #73728	; 0x12000
    138c:	ldr	pc, [ip, #3024]!	; 0xbd0

00001390 <g_settings_apply@plt>:
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #73728	; 0x12000
    1398:	ldr	pc, [ip, #3016]!	; 0xbc8

0000139c <g_variant_parse@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #73728	; 0x12000
    13a4:	ldr	pc, [ip, #3008]!	; 0xbc0

000013a8 <strstr@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #73728	; 0x12000
    13b0:	ldr	pc, [ip, #3000]!	; 0xbb8

000013b4 <g_signal_connect_data@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #73728	; 0x12000
    13bc:	ldr	pc, [ip, #2992]!	; 0xbb0

000013c0 <__stack_chk_fail@plt>:
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #73728	; 0x12000
    13c8:	ldr	pc, [ip, #2984]!	; 0xba8

000013cc <g_settings_set_value@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #73728	; 0x12000
    13d4:	ldr	pc, [ip, #2976]!	; 0xba0

000013d8 <g_variant_unref@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #73728	; 0x12000
    13e0:	ldr	pc, [ip, #2968]!	; 0xb98

000013e4 <g_settings_schema_list_keys@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #73728	; 0x12000
    13ec:	ldr	pc, [ip, #2960]!	; 0xb90

000013f0 <g_strsplit@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #73728	; 0x12000
    13f8:	ldr	pc, [ip, #2952]!	; 0xb88

000013fc <g_settings_new@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #73728	; 0x12000
    1404:	ldr	pc, [ip, #2944]!	; 0xb80

00001408 <textdomain@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #73728	; 0x12000
    1410:	ldr	pc, [ip, #2936]!	; 0xb78

00001414 <g_variant_get_type_string@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #73728	; 0x12000
    141c:	ldr	pc, [ip, #2928]!	; 0xb70

00001420 <g_strfreev@plt>:
    1420:			; <UNDEFINED> instruction: 0xe7fd4778
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #73728	; 0x12000
    142c:	ldr	pc, [ip, #2916]!	; 0xb64

00001430 <g_str_has_suffix@plt>:
    1430:	add	ip, pc, #0, 12
    1434:	add	ip, ip, #73728	; 0x12000
    1438:	ldr	pc, [ip, #2908]!	; 0xb5c

0000143c <g_settings_schema_source_get_default@plt>:
    143c:	add	ip, pc, #0, 12
    1440:	add	ip, ip, #73728	; 0x12000
    1444:	ldr	pc, [ip, #2900]!	; 0xb54

00001448 <g_settings_schema_key_get_range@plt>:
    1448:	add	ip, pc, #0, 12
    144c:	add	ip, ip, #73728	; 0x12000
    1450:	ldr	pc, [ip, #2892]!	; 0xb4c

00001454 <g_settings_get_child@plt>:
    1454:	add	ip, pc, #0, 12
    1458:	add	ip, ip, #73728	; 0x12000
    145c:	ldr	pc, [ip, #2884]!	; 0xb44

00001460 <g_settings_schema_source_unref@plt>:
    1460:	add	ip, pc, #0, 12
    1464:	add	ip, ip, #73728	; 0x12000
    1468:	ldr	pc, [ip, #2876]!	; 0xb3c

0000146c <g_settings_is_writable@plt>:
    146c:	add	ip, pc, #0, 12
    1470:	add	ip, ip, #73728	; 0x12000
    1474:	ldr	pc, [ip, #2868]!	; 0xb34

00001478 <g_string_append@plt>:
    1478:	add	ip, pc, #0, 12
    147c:	add	ip, ip, #73728	; 0x12000
    1480:	ldr	pc, [ip, #2860]!	; 0xb2c

00001484 <g_string_append_printf@plt>:
    1484:	add	ip, pc, #0, 12
    1488:	add	ip, ip, #73728	; 0x12000
    148c:	ldr	pc, [ip, #2852]!	; 0xb24

00001490 <strcmp@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #73728	; 0x12000
    1498:	ldr	pc, [ip, #2844]!	; 0xb1c

0000149c <g_str_equal@plt>:
    149c:	add	ip, pc, #0, 12
    14a0:	add	ip, ip, #73728	; 0x12000
    14a4:	ldr	pc, [ip, #2836]!	; 0xb14

000014a8 <exit@plt>:
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #73728	; 0x12000
    14b0:	ldr	pc, [ip, #2828]!	; 0xb0c

000014b4 <__cxa_finalize@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #73728	; 0x12000
    14bc:	ldr	pc, [ip, #2820]!	; 0xb04

000014c0 <g_settings_schema_get_id@plt>:
    14c0:	add	ip, pc, #0, 12
    14c4:	add	ip, ip, #73728	; 0x12000
    14c8:	ldr	pc, [ip, #2812]!	; 0xafc

000014cc <g_settings_schema_source_new_from_directory@plt>:
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #73728	; 0x12000
    14d4:	ldr	pc, [ip, #2804]!	; 0xaf4

Disassembly of section .text:

000014d8 <.text>:
    14d8:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14dc:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    14e4:			; <UNDEFINED> instruction: 0xf8df447a
    14e8:	strmi	r5, [lr], -r4, asr #8
    14ec:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    14f0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    14f4:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    14f8:	andcs	r4, r6, r4, lsl #12
    14fc:	movwls	r6, #14363	; 0x381b
    1500:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1504:	svc	0x0026f7ff
    1508:			; <UNDEFINED> instruction: 0xf7ff4628
    150c:			; <UNDEFINED> instruction: 0xf8dfef7e
    1510:	strtmi	r1, [r8], -r4, lsr #8
    1514:			; <UNDEFINED> instruction: 0xf7ff4479
    1518:			; <UNDEFINED> instruction: 0xf8dfeea0
    151c:			; <UNDEFINED> instruction: 0x4628141c
    1520:	ldrpl	pc, [r8], #-2271	; 0xfffff721
    1524:			; <UNDEFINED> instruction: 0xf7ff4479
    1528:	stccs	14, cr14, [r1], {188}	; 0xbc
    152c:	cfstrdle	mvd4, [r6, #-500]	; 0xfffffe0c
    1530:	svc	0x0084f7ff
    1534:	strvc	pc, [r8], #-2271	; 0xfffff721
    1538:	ldrbtmi	r2, [pc], #-3075	; 1540 <g_settings_schema_source_new_from_directory@plt+0x74>
    153c:	stcle	0, cr6, [r7], #-992	; 0xfffffc20
    1540:	strcc	pc, [r0], #-2271	; 0xfffff721
    1544:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1548:			; <UNDEFINED> instruction: 0xf0002800
    154c:			; <UNDEFINED> instruction: 0xf7ff8126
    1550:	ldmdavs	r7!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    1554:			; <UNDEFINED> instruction: 0x463849fc
    1558:			; <UNDEFINED> instruction: 0xf7ff4479
    155c:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1560:	stccs	0, cr13, [r2], {63}	; 0x3f
    1564:	rschi	pc, r1, r0
    1568:	eorsle	r2, pc, r3, lsl #24
    156c:			; <UNDEFINED> instruction: 0xf0002c04
    1570:	stfcsd	f0, [r5], {87}	; 0x57
    1574:	msrhi	CPSR_sx, r0, asr #32
    1578:			; <UNDEFINED> instruction: 0x463849f4
    157c:			; <UNDEFINED> instruction: 0xf7ff4479
    1580:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    1584:	orrshi	pc, r6, r0, asr #32
    1588:	bichi	pc, r4, #14614528	; 0xdf0000
    158c:			; <UNDEFINED> instruction: 0xe09e44f8
    1590:	ldmdavs	r0!, {r4, r5, r6, r7, r8, fp, lr}^
    1594:			; <UNDEFINED> instruction: 0xf7ff4479
    1598:	stmdacs	r0, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    159c:			; <UNDEFINED> instruction: 0xf10dd0d0
    15a0:	andcs	r0, r0, #8, 16	; 0x80000
    15a4:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, fp, sp, lr}
    15a8:	andls	r4, r2, #70254592	; 0x4300000
    15ac:	svc	0x008ef7ff
    15b0:	stmdacs	r0, {r3, r4, r5, r6, r7, sp, lr}
    15b4:	orrhi	pc, pc, r0
    15b8:	stccc	6, cr3, [r2], {8}
    15bc:	smlabtcs	r0, r9, r7, lr
    15c0:			; <UNDEFINED> instruction: 0xf0004608
    15c4:	bmi	ff9413a0 <g_settings_schema_source_new_from_directory@plt+0xff93fed4>
    15c8:	ldrbtmi	r4, [sl], #-3031	; 0xfffff429
    15cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    15d0:	subsmi	r9, sl, r3, lsl #22
    15d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    15d8:			; <UNDEFINED> instruction: 0x81a2f040
    15dc:	pop	{r2, ip, sp, pc}
    15e0:	ldmvs	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
    15e4:			; <UNDEFINED> instruction: 0xf0002001
    15e8:	strb	pc, [ip, r3, ror #30]!	; <UNPREDICTABLE>
    15ec:			; <UNDEFINED> instruction: 0x463849db
    15f0:			; <UNDEFINED> instruction: 0xf7ff4479
    15f4:	stmdblt	r8, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    15f8:	ldmvs	r0!, {r0, r3, r4, r6, r7, r8, fp, lr}
    15fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1600:	ldmdblt	r8, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    1604:	cmphi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    1608:			; <UNDEFINED> instruction: 0xe09744f8
    160c:			; <UNDEFINED> instruction: 0x463849d6
    1610:			; <UNDEFINED> instruction: 0xf7ff4479
    1614:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    1618:			; <UNDEFINED> instruction: 0xf8dfd146
    161c:	ldrbtmi	r8, [r8], #848	; 0x350
    1620:	stmdavc	r3, {r4, r5, r7, fp, sp, lr}
    1624:			; <UNDEFINED> instruction: 0xf0002b00
    1628:	ldmibmi	r1, {r0, r4, r5, r6, r7, pc}^
    162c:			; <UNDEFINED> instruction: 0xf8df2202
    1630:	ldrbtmi	r9, [r9], #-836	; 0xfffffcbc
    1634:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    1638:	andcs	r4, r1, #-117440512	; 0xf9000000
    163c:	strmi	r6, [r7], -r1, lsl #16
    1640:	ldrdeq	pc, [ip], -r9
    1644:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
    1648:			; <UNDEFINED> instruction: 0x4603687a
    164c:	andeq	pc, r4, r9, asr #17
    1650:			; <UNDEFINED> instruction: 0xf0002a00
    1654:	ldmdavs	r9!, {r0, r3, r4, r5, r6, r7, pc}
    1658:			; <UNDEFINED> instruction: 0xf9e4f001
    165c:			; <UNDEFINED> instruction: 0xf0002800
    1660:	ldmdavs	r8!, {r0, r1, r4, r6, r7, pc}^
    1664:	blx	3d670 <g_settings_schema_source_new_from_directory@plt+0x3c1a4>
    1668:			; <UNDEFINED> instruction: 0xf0002800
    166c:	ldrtmi	r8, [r8], -sp, asr #1
    1670:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    1674:	stclle	12, cr2, [r1, #-12]!
    1678:	ldmvs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, lr}^
    167c:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    1680:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1684:			; <UNDEFINED> instruction: 0xf0002800
    1688:	blmi	fef2196c <g_settings_schema_source_new_from_directory@plt+0xfef204a0>
    168c:	ldmdavs	r8!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    1690:	andsvs	r5, r9, fp, ror #17
    1694:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1698:	adcsvs	r2, r8, r4, lsl #24
    169c:	blmi	fee357dc <g_settings_schema_source_new_from_directory@plt+0xfee34310>
    16a0:	stmiapl	fp!, {r1, r4, r5, r8, fp, sp, lr}^
    16a4:	sub	r6, r9, sl, lsl r0
    16a8:			; <UNDEFINED> instruction: 0x463849b6
    16ac:			; <UNDEFINED> instruction: 0xf7ff4479
    16b0:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    16b4:	addshi	pc, r8, r0
    16b8:			; <UNDEFINED> instruction: 0x463849b3
    16bc:			; <UNDEFINED> instruction: 0xf7ff4479
    16c0:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    16c4:	msrhi	CPSR_, r0, asr #32
    16c8:	sbchi	pc, r0, #14614528	; 0xdf0000
    16cc:	ldmvs	r0!, {r3, r4, r5, r6, r7, sl, lr}
    16d0:	blcs	1f6e4 <g_settings_schema_source_new_from_directory@plt+0x1e218>
    16d4:	addshi	pc, sl, r0
    16d8:	andcs	r4, r2, #2834432	; 0x2b4000
    16dc:	adcsls	pc, r4, #14614528	; 0xdf0000
    16e0:			; <UNDEFINED> instruction: 0xf7ff4479
    16e4:	ldrbtmi	lr, [r9], #3718	; 0xe86
    16e8:	stmdavs	r1, {r0, r9, sp}
    16ec:			; <UNDEFINED> instruction: 0xf8d94607
    16f0:			; <UNDEFINED> instruction: 0xf7ff000c
    16f4:	ldmdavs	sl!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    16f8:			; <UNDEFINED> instruction: 0xf8c94603
    16fc:	bcs	1714 <g_settings_schema_source_new_from_directory@plt+0x248>
    1700:	adcshi	pc, r9, r0
    1704:			; <UNDEFINED> instruction: 0xf0016839
    1708:	stmdacs	r0, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    170c:	ldmdavs	r8!, {r2, r3, r4, r5, r6, ip, lr, pc}^
    1710:			; <UNDEFINED> instruction: 0xf9aaf001
    1714:	rsbsle	r2, r7, r0, lsl #16
    1718:			; <UNDEFINED> instruction: 0xf8d9687a
    171c:	tstcs	r0, r4
    1720:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    1724:	andeq	pc, r0, r9, asr #17
    1728:	ldmibmi	fp, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    172c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1730:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1734:			; <UNDEFINED> instruction: 0xf8dfbb38
    1738:	ldrbtmi	r8, [r8], #612	; 0x264
    173c:	blmi	fe613644 <g_settings_schema_source_new_from_directory@plt+0xfe612178>
    1740:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1744:	ldrsbvs	r6, [sl], #136	; 0x88
    1748:			; <UNDEFINED> instruction: 0xf7ffb108
    174c:	blmi	fe57d17c <g_settings_schema_source_new_from_directory@plt+0xfe57bcb0>
    1750:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1754:	umullsvs	r6, sl, r8, r8
    1758:			; <UNDEFINED> instruction: 0xf7ffb108
    175c:	blmi	fe4bcdd4 <g_settings_schema_source_new_from_directory@plt+0xfe4bb908>
    1760:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1764:	subsvs	r6, sl, r8, asr r8
    1768:			; <UNDEFINED> instruction: 0xf7ffb108
    176c:	blmi	fe3fcd94 <g_settings_schema_source_new_from_directory@plt+0xfe3fb8c8>
    1770:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    1774:	andsvs	r6, ip, r8, lsl r8
    1778:			; <UNDEFINED> instruction: 0xf43f2800
    177c:			; <UNDEFINED> instruction: 0xf7ffaf24
    1780:			; <UNDEFINED> instruction: 0x4620ed30
    1784:	stmibmi	sl, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    1788:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    178c:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1790:			; <UNDEFINED> instruction: 0xf8dfb960
    1794:	ldrbtmi	r8, [r8], #544	; 0x220
    1798:	stmibmi	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    179c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17a0:	stc	7, cr15, [r4, #1020]	; 0x3fc
    17a4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    17a8:	str	r2, [ip, -r1]
    17ac:	ldrtmi	r4, [r8], -r3, lsl #19
    17b0:			; <UNDEFINED> instruction: 0xf7ff4479
    17b4:	orrslt	lr, r8, lr, ror #28
    17b8:	ldrtmi	r4, [r8], -r1, lsl #19
    17bc:			; <UNDEFINED> instruction: 0xf7ff4479
    17c0:			; <UNDEFINED> instruction: 0xb1a8ee68
    17c4:	blcs	49358 <g_settings_schema_source_new_from_directory@plt+0x47e8c>
    17c8:	ldmdbmi	lr!, {r2, r4, r5, r6, fp, ip, lr, pc}^
    17cc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    17d0:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
    17d4:	cmnle	sp, r0, lsl #16
    17d8:	ldrdhi	pc, [ip, #143]!	; 0x8f
    17dc:			; <UNDEFINED> instruction: 0xe77644f8
    17e0:	ldrdhi	pc, [r8, #143]!	; 0x8f
    17e4:			; <UNDEFINED> instruction: 0xe7a944f8
    17e8:	ldrdhi	pc, [r4, #143]!	; 0x8f
    17ec:			; <UNDEFINED> instruction: 0xe76e44f8
    17f0:	ldrdhi	pc, [r0, #143]!	; 0x8f
    17f4:			; <UNDEFINED> instruction: 0xe7a144f8
    17f8:	andcs	r4, r5, #1949696	; 0x1dc000
    17fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1800:	ldmvs	r1!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    1804:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1808:	ldrb	r2, [ip], r1
    180c:	andcs	r4, r5, #1884160	; 0x1cc000
    1810:	ldrbtmi	r2, [r9], #-0
    1814:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1818:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    181c:	ldrb	r2, [r2], r1
    1820:	ldrtmi	r4, [r8], -pc, ror #18
    1824:			; <UNDEFINED> instruction: 0xf7ff4479
    1828:	ldmdblt	r8, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    182c:			; <UNDEFINED> instruction: 0x81b4f8df
    1830:			; <UNDEFINED> instruction: 0xe6f544f8
    1834:	ldrtmi	r4, [r8], -ip, ror #18
    1838:			; <UNDEFINED> instruction: 0xf7ff4479
    183c:	stmiblt	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    1840:	ldrdhi	pc, [r8, pc]!	; <UNPREDICTABLE>
    1844:			; <UNDEFINED> instruction: 0xe6eb44f8
    1848:			; <UNDEFINED> instruction: 0xf47f2b00
    184c:	stmdbmi	r8!, {r4, r8, r9, sl, fp, sp, pc}^
    1850:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1854:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1858:			; <UNDEFINED> instruction: 0xf7ff6839
    185c:	andcs	lr, r1, r0, ror #25
    1860:	stmdbmi	r4!, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1864:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1868:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    186c:			; <UNDEFINED> instruction: 0xf8dfb9c0
    1870:	ldrbtmi	r8, [r8], #392	; 0x188
    1874:			; <UNDEFINED> instruction: 0xf8d7e72b
    1878:	blcs	29880 <g_settings_schema_source_new_from_directory@plt+0x283b4>
    187c:	andls	sp, r1, #58	; 0x3a
    1880:	ldcl	7, cr15, [r2], {255}	; 0xff
    1884:	stmdacs	r0, {r0, r9, fp, ip, pc}
    1888:	svcge	0x0047f47f
    188c:	andcs	r4, r5, #1490944	; 0x16c000
    1890:			; <UNDEFINED> instruction: 0xf7ff4479
    1894:	ldrbmi	lr, [r1], -ip, lsl #26
    1898:	stcl	7, cr15, [r0], {255}	; 0xff
    189c:	ldr	r2, [r2], r1
    18a0:			; <UNDEFINED> instruction: 0x46384957
    18a4:			; <UNDEFINED> instruction: 0xf7ff4479
    18a8:	stmdblt	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    18ac:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    18b0:			; <UNDEFINED> instruction: 0xe70c44f8
    18b4:	andcs	r4, r0, r9, lsr r6
    18b8:	ldc2l	0, cr15, [sl]
    18bc:	ldmdbmi	r2, {r0, r1, r7, r9, sl, sp, lr, pc}^
    18c0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    18c4:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    18c8:			; <UNDEFINED> instruction: 0xf47f2800
    18cc:			; <UNDEFINED> instruction: 0xf8dfaf7e
    18d0:	ldrbtmi	r8, [r8], #316	; 0x13c
    18d4:	stmdbmi	lr, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    18d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18dc:	stcl	7, cr15, [r6], #1020	; 0x3fc
    18e0:	ldmvs	r1!, {r1, r8, r9, fp, ip, pc}
    18e4:			; <UNDEFINED> instruction: 0xf7ff689a
    18e8:			; <UNDEFINED> instruction: 0x4640ec9a
    18ec:	stc	7, cr15, [r4], {255}	; 0xff
    18f0:	strbt	r2, [r8], -r1
    18f4:	andcs	r4, r5, #1163264	; 0x11c000
    18f8:			; <UNDEFINED> instruction: 0xf7ff4479
    18fc:			; <UNDEFINED> instruction: 0x4651ecd8
    1900:	stc	7, cr15, [ip], {255}	; 0xff
    1904:	ldrb	r2, [lr], -r1
    1908:	ldrtmi	r4, [r8], -r3, asr #18
    190c:			; <UNDEFINED> instruction: 0xf7ff4479
    1910:	stmdacs	r0, {r6, r7, r8, sl, fp, sp, lr, pc}
    1914:	svcge	0x0059f47f
    1918:	ldrdhi	pc, [r0, -pc]
    191c:			; <UNDEFINED> instruction: 0xe6d644f8
    1920:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1924:			; <UNDEFINED> instruction: 0x000129b8
    1928:	andeq	r0, r0, ip, asr #2
    192c:	andeq	r2, r0, ip, lsl #2
    1930:	andeq	r1, r0, r6, lsr #23
    1934:	strdeq	r2, [r0], -r4
    1938:	strdeq	r2, [r0], -r8
    193c:	andeq	r2, r1, r0, ror r9
    1940:	andeq	r2, r1, lr, asr #21
    1944:	andeq	r2, r1, r4, asr #21
    1948:	andeq	r1, r0, r0, lsl #15
    194c:	strdeq	r1, [r0], -r0
    1950:	andeq	r0, r0, sp, asr #16
    1954:	muleq	r0, r0, r0
    1958:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    195c:	ldrdeq	r1, [r0], -ip
    1960:	andeq	r2, r0, r0, ror r0
    1964:	ldrdeq	r0, [r0], -r5
    1968:	andeq	r1, r0, r0, asr #16
    196c:	andeq	r0, r0, r3, lsl #13
    1970:	strheq	r2, [r0], -sl
    1974:	ldrdeq	r2, [r1], -r0
    1978:	andeq	r2, r1, ip, lsl #19
    197c:	andeq	r0, r0, r0, asr #2
    1980:	andeq	r0, r0, r4, asr r1
    1984:	andeq	r1, r0, r8, asr #15
    1988:	andeq	r1, r0, r4, ror #15
    198c:	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    1990:	andeq	r2, r0, ip
    1994:	andeq	r2, r1, r2, lsr #18
    1998:	andeq	r1, r0, lr, ror #12
    199c:	andeq	r0, r0, r7, ror #8
    19a0:	andeq	r2, r1, r6, asr #17
    19a4:			; <UNDEFINED> instruction: 0x000128b6
    19a8:	andeq	r2, r1, r6, lsr #17
    19ac:	muleq	r1, r6, r8
    19b0:	andeq	r1, r0, r2, asr #12
    19b4:	muleq	r0, fp, r9
    19b8:			; <UNDEFINED> instruction: 0x00001eb6
    19bc:	andeq	r1, r0, ip, asr r6
    19c0:	andeq	r1, r0, r4, ror #13
    19c4:	andeq	r1, r0, r6, asr #16
    19c8:	andeq	r0, r0, r1, asr r3
    19cc:	ldrdeq	r0, [r0], -r9
    19d0:	ldrdeq	r0, [r0], -r1
    19d4:	andeq	r1, r0, r9, lsr #3
    19d8:	ldrdeq	r1, [r0], -r8
    19dc:	andeq	r1, r0, sl, ror #28
    19e0:	andeq	r1, r0, ip, lsl r7
    19e4:	andeq	r0, r0, sp, asr r8
    19e8:			; <UNDEFINED> instruction: 0x000013bc
    19ec:	andeq	r0, r0, sp, asr #13
    19f0:			; <UNDEFINED> instruction: 0x00001cba
    19f4:	muleq	r0, r6, r6
    19f8:	muleq	r0, fp, r3
    19fc:	andeq	r1, r0, r8, lsl #28
    1a00:	andeq	r1, r0, ip, ror #13
    1a04:	strdeq	r0, [r0], -sp
    1a08:	andeq	r1, r0, r6, asr #14
    1a0c:	andeq	r0, r0, r7, lsl #7
    1a10:	andeq	r1, r0, r6, asr sp
    1a14:	andeq	r1, r0, r4, lsl ip
    1a18:	andeq	r1, r0, ip, lsr #13
    1a1c:	andeq	r0, r0, r5, lsr r4
    1a20:	bleq	3db64 <g_settings_schema_source_new_from_directory@plt+0x3c698>
    1a24:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a28:	strbtmi	fp, [sl], -r2, lsl #24
    1a2c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a30:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a34:	ldrmi	sl, [sl], #776	; 0x308
    1a38:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a3c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a40:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a44:			; <UNDEFINED> instruction: 0xf85a4b06
    1a48:	stmdami	r6, {r0, r1, ip, sp}
    1a4c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a50:	bl	fe83fa54 <g_settings_schema_source_new_from_directory@plt+0xfe83e588>
    1a54:	bl	fe63fa58 <g_settings_schema_source_new_from_directory@plt+0xfe63e58c>
    1a58:	andeq	r2, r1, r8, asr #8
    1a5c:	andeq	r0, r0, r0, lsr r1
    1a60:	andeq	r0, r0, r8, asr #2
    1a64:	andeq	r0, r0, ip, asr r1
    1a68:	ldr	r3, [pc, #20]	; 1a84 <g_settings_schema_source_new_from_directory@plt+0x5b8>
    1a6c:	ldr	r2, [pc, #20]	; 1a88 <g_settings_schema_source_new_from_directory@plt+0x5bc>
    1a70:	add	r3, pc, r3
    1a74:	ldr	r2, [r3, r2]
    1a78:	cmp	r2, #0
    1a7c:	bxeq	lr
    1a80:	b	11c8 <__gmon_start__@plt>
    1a84:	andeq	r2, r1, r8, lsr #8
    1a88:	andeq	r0, r0, r4, lsr r1
    1a8c:	blmi	1d3aac <g_settings_schema_source_new_from_directory@plt+0x1d25e0>
    1a90:	bmi	1d2c78 <g_settings_schema_source_new_from_directory@plt+0x1d17ac>
    1a94:	addmi	r4, r3, #2063597568	; 0x7b000000
    1a98:	andle	r4, r3, sl, ror r4
    1a9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1aa0:	ldrmi	fp, [r8, -r3, lsl #2]
    1aa4:	svclt	0x00004770
    1aa8:	andeq	r2, r1, r4, ror r5
    1aac:	andeq	r2, r1, r0, ror r5
    1ab0:	andeq	r2, r1, r4, lsl #8
    1ab4:	andeq	r0, r0, r8, lsr r1
    1ab8:	stmdbmi	r9, {r3, fp, lr}
    1abc:	bmi	252ca4 <g_settings_schema_source_new_from_directory@plt+0x2517d8>
    1ac0:	bne	252cac <g_settings_schema_source_new_from_directory@plt+0x2517e0>
    1ac4:	svceq	0x00cb447a
    1ac8:			; <UNDEFINED> instruction: 0x01a1eb03
    1acc:	andle	r1, r3, r9, asr #32
    1ad0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ad4:	ldrmi	fp, [r8, -r3, lsl #2]
    1ad8:	svclt	0x00004770
    1adc:	andeq	r2, r1, r8, asr #10
    1ae0:	andeq	r2, r1, r4, asr #10
    1ae4:	ldrdeq	r2, [r1], -r8
    1ae8:	andeq	r0, r0, ip, lsr r1
    1aec:	blmi	2aef14 <g_settings_schema_source_new_from_directory@plt+0x2ada48>
    1af0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1af4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1af8:	blmi	2700ac <g_settings_schema_source_new_from_directory@plt+0x26ebe0>
    1afc:	ldrdlt	r5, [r3, -r3]!
    1b00:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b04:			; <UNDEFINED> instruction: 0xf7ff6818
    1b08:			; <UNDEFINED> instruction: 0xf7ffecd6
    1b0c:	blmi	1c1a10 <g_settings_schema_source_new_from_directory@plt+0x1c0544>
    1b10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b14:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b18:	andeq	r2, r1, r2, lsl r5
    1b1c:	andeq	r2, r1, r8, lsr #7
    1b20:	andeq	r0, r0, r8, asr r1
    1b24:	strdeq	r2, [r1], -lr
    1b28:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1b2c:	svclt	0x0000e7c4
    1b30:	bmi	554788 <g_settings_schema_source_new_from_directory@plt+0x5532bc>
    1b34:	strlt	r4, [r0, #-1147]	; 0xfffffb85
    1b38:	ldmpl	fp, {r0, r1, r7, ip, sp, pc}
    1b3c:	orrslt	r6, r9, r9, lsl r8
    1b40:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1b44:	bl	ff43fb48 <g_settings_schema_source_new_from_directory@plt+0xff43e67c>
    1b48:	movwcs	r4, #2577	; 0xa11
    1b4c:	movwcc	lr, #2509	; 0x9cd
    1b50:			; <UNDEFINED> instruction: 0x4601447a
    1b54:	bmi	3dbb9c <g_settings_schema_source_new_from_directory@plt+0x3da6d0>
    1b58:			; <UNDEFINED> instruction: 0xf7ff447a
    1b5c:	tstcs	r1, ip, lsr #24
    1b60:			; <UNDEFINED> instruction: 0xf7ff2000
    1b64:	ubfx	lr, sl, #23, #27
    1b68:	strmi	r4, [fp], -fp, lsl #20
    1b6c:	smlabtne	r0, sp, r9, lr
    1b70:	stmdbmi	sl, {r1, r3, r4, r5, r6, sl, lr}
    1b74:	ldrbtmi	r6, [r9], #-2064	; 0xfffff7f0
    1b78:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    1b7c:	ldc	7, cr15, [sl], {255}	; 0xff
    1b80:	svclt	0x0000e7ed
    1b84:	andeq	r2, r1, r8, ror #6
    1b88:	andeq	r0, r0, r0, asr #2
    1b8c:	andeq	r1, r0, r2
    1b90:			; <UNDEFINED> instruction: 0x000124b8
    1b94:	andeq	r0, r0, r1, lsl #1
    1b98:	muleq	r1, r8, r4
    1b9c:	ldrdeq	r0, [r0], -sl
    1ba0:	andeq	r0, r0, pc, asr r0
    1ba4:	stmdami	r9, {r3, r8, r9, fp, lr}
    1ba8:	ldrbtmi	r4, [fp], #-2313	; 0xfffff6f7
    1bac:	ldrlt	r4, [r0], #-2569	; 0xfffff5f7
    1bb0:	ldmdapl	r8, {r2, r3, r4, fp, ip, lr}^
    1bb4:	stmdavs	r3!, {r0, r3, r4, r7, fp, ip, lr}
    1bb8:	stmdami	r7, {r1, fp, sp, lr}
    1bbc:			; <UNDEFINED> instruction: 0xf85d6809
    1bc0:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
    1bc4:	blt	ffb3fbc8 <g_settings_schema_source_new_from_directory@plt+0xffb3e6fc>
    1bc8:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1bcc:	andeq	r0, r0, r4, asr #2
    1bd0:	andeq	r0, r0, r0, asr r1
    1bd4:	andeq	r0, r0, ip, lsr #2
    1bd8:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    1bdc:			; <UNDEFINED> instruction: 0x460cb538
    1be0:	bl	ff13fbe4 <g_settings_schema_source_new_from_directory@plt+0xff13e718>
    1be4:	strmi	r2, [r5], -r1, lsl #2
    1be8:	bl	93fbec <g_settings_schema_source_new_from_directory@plt+0x93e720>
    1bec:	strmi	r4, [r4], -r1, lsr #12
    1bf0:	strtmi	r4, [r2], -r6, lsl #16
    1bf4:			; <UNDEFINED> instruction: 0xf7ff4478
    1bf8:			; <UNDEFINED> instruction: 0x4628ead6
    1bfc:	bl	ffb3fc00 <g_settings_schema_source_new_from_directory@plt+0xffb3e734>
    1c00:	pop	{r5, r9, sl, lr}
    1c04:			; <UNDEFINED> instruction: 0xf7ff4038
    1c08:	svclt	0x0000baaf
    1c0c:	andeq	r1, r0, r8, asr sl
    1c10:	bmi	3d4050 <g_settings_schema_source_new_from_directory@plt+0x3d2b84>
    1c14:	ldrlt	r4, [r8, #-1145]!	; 0xfffffb87
    1c18:	stmpl	sl, {r1, r2, r3, r8, r9, fp, lr}
    1c1c:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c20:			; <UNDEFINED> instruction: 0xf7ff6818
    1c24:	smlatbcs	r1, r4, fp, lr
    1c28:			; <UNDEFINED> instruction: 0xf7ff4605
    1c2c:	strmi	lr, [r4], -r4, lsl #22
    1c30:	strtmi	r4, [r1], -r9, lsl #16
    1c34:			; <UNDEFINED> instruction: 0xf7ff4478
    1c38:			; <UNDEFINED> instruction: 0x4628eab6
    1c3c:	bl	ff33fc40 <g_settings_schema_source_new_from_directory@plt+0xff33e774>
    1c40:	pop	{r5, r9, sl, lr}
    1c44:			; <UNDEFINED> instruction: 0xf7ff4038
    1c48:	svclt	0x0000ba8f
    1c4c:	andeq	r2, r1, r8, lsl #5
    1c50:	andeq	r0, r0, r0, asr #2
    1c54:	andeq	r2, r1, ip, ror #7
    1c58:	andeq	r1, r0, ip, lsl sl
    1c5c:	bmi	314090 <g_settings_schema_source_new_from_directory@plt+0x312bc4>
    1c60:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1c64:	stmpl	sl, {r0, r1, r3, r8, r9, fp, lr}
    1c68:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c6c:			; <UNDEFINED> instruction: 0xf7ff6818
    1c70:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1c74:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    1c78:	pop	{r3, fp, lr}
    1c7c:	ldrbtmi	r4, [r8], #-8
    1c80:	blt	fe3bfc84 <g_settings_schema_source_new_from_directory@plt+0xfe3be7b8>
    1c84:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    1c88:	svclt	0x0000e7f6
    1c8c:	andeq	r2, r1, ip, lsr r2
    1c90:	andeq	r0, r0, r0, asr #2
    1c94:	andeq	r2, r1, r0, lsr #7
    1c98:	strdeq	r0, [r0], -r6
    1c9c:	ldrdeq	r1, [r0], -r2
    1ca0:	ldrdeq	r0, [r0], -lr
    1ca4:	ldrblt	r4, [r0, #-2827]!	; 0xfffff4f5
    1ca8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1cac:	bl	fe6bfcb0 <g_settings_schema_source_new_from_directory@plt+0xfe6be7e4>
    1cb0:	strmi	r6, [r6], -r1, lsl #16
    1cb4:	stfmid	f3, [r8, #-292]	; 0xfffffedc
    1cb8:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    1cbc:			; <UNDEFINED> instruction: 0xf7ff4628
    1cc0:			; <UNDEFINED> instruction: 0xf854ea72
    1cc4:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    1cc8:			; <UNDEFINED> instruction: 0x4630d1f8
    1ccc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1cd0:	bllt	fe9bfcd4 <g_settings_schema_source_new_from_directory@plt+0xfe9be808>
    1cd4:	andeq	r2, r1, r0, ror #6
    1cd8:	muleq	r0, r6, r9
    1cdc:	addlt	fp, r2, r0, ror r5
    1ce0:	movwcs	r4, #3352	; 0xd18
    1ce4:			; <UNDEFINED> instruction: 0x466a4c18
    1ce8:	ldmdbmi	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    1cec:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    1cf0:	stmdavs	r4!, {r0, r2, r9, sl, lr}
    1cf4:			; <UNDEFINED> instruction: 0xf04f9401
    1cf8:			; <UNDEFINED> instruction: 0xf7ff0400
    1cfc:	stmdals	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    1d00:	bl	1c3fd04 <g_settings_schema_source_new_from_directory@plt+0x1c3e838>
    1d04:	strmi	r6, [r6], -r1, lsl #16
    1d08:			; <UNDEFINED> instruction: 0x4604b139
    1d0c:			; <UNDEFINED> instruction: 0xf7ff4628
    1d10:			; <UNDEFINED> instruction: 0xf854eab0
    1d14:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    1d18:	stmdals	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1d1c:	b	febbfd20 <g_settings_schema_source_new_from_directory@plt+0xfebbe854>
    1d20:			; <UNDEFINED> instruction: 0xf7ff4630
    1d24:	bmi	2bcb2c <g_settings_schema_source_new_from_directory@plt+0x2bb660>
    1d28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1d2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d30:	subsmi	r9, sl, r1, lsl #22
    1d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d38:	andlt	sp, r2, r1, lsl #2
    1d3c:			; <UNDEFINED> instruction: 0xf7ffbd70
    1d40:	svclt	0x0000eb40
    1d44:			; <UNDEFINED> instruction: 0x000121b4
    1d48:	andeq	r0, r0, ip, asr #2
    1d4c:	andeq	r0, r0, r6, lsl #29
    1d50:	andeq	r2, r1, r2, ror r1
    1d54:	mrcmi	5, 0, fp, cr4, cr8, {7}
    1d58:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1d5c:	b	ff2bfd60 <g_settings_schema_source_new_from_directory@plt+0xff2be894>
    1d60:			; <UNDEFINED> instruction: 0xf7ff6830
    1d64:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1d68:	b	ff43fd6c <g_settings_schema_source_new_from_directory@plt+0xff43e8a0>
    1d6c:	strmi	r6, [r7], -r1, lsl #16
    1d70:	strmi	fp, [r5], -r9, ror #2
    1d74:			; <UNDEFINED> instruction: 0xf7ff6830
    1d78:	strmi	lr, [r4], -lr, ror #22
    1d7c:			; <UNDEFINED> instruction: 0xffaef7ff
    1d80:			; <UNDEFINED> instruction: 0xf7ff4620
    1d84:			; <UNDEFINED> instruction: 0xf855ea2e
    1d88:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    1d8c:			; <UNDEFINED> instruction: 0x4638d1f2
    1d90:	bl	123fd94 <g_settings_schema_source_new_from_directory@plt+0x123e8c8>
    1d94:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    1d98:			; <UNDEFINED> instruction: 0xf7ff6818
    1d9c:	pop	{r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1da0:			; <UNDEFINED> instruction: 0xf7ff40f8
    1da4:	svclt	0x0000b9e9
    1da8:			; <UNDEFINED> instruction: 0x000122b0
    1dac:	andeq	r2, r1, r2, ror r2
    1db0:	bmi	2141d4 <g_settings_schema_source_new_from_directory@plt+0x212d08>
    1db4:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1db8:	stmpl	sl, {r0, r1, r2, r8, r9, fp, lr}
    1dbc:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    1dc0:			; <UNDEFINED> instruction: 0xf7ff6818
    1dc4:	pop	{r1, r2, r4, r6, r9, fp, sp, lr, pc}
    1dc8:			; <UNDEFINED> instruction: 0xf7ff4008
    1dcc:	svclt	0x0000b9d5
    1dd0:	andeq	r2, r1, r8, ror #1
    1dd4:	andeq	r0, r0, r0, asr #2
    1dd8:	andeq	r2, r1, ip, asr #4
    1ddc:	bmi	10942e8 <g_settings_schema_source_new_from_directory@plt+0x1092e1c>
    1de0:	ldrbtmi	r4, [r9], #-2882	; 0xfffff4be
    1de4:	push	{r1, r3, r4, r5, r6, sl, lr}
    1de8:	strdlt	r4, [r4], r0
    1dec:	strcs	r5, [r0], #-2251	; 0xfffff735
    1df0:	mcrge	8, 0, r6, cr2, cr0, {4}
    1df4:	movwls	r6, #14363	; 0x381b
    1df8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1dfc:			; <UNDEFINED> instruction: 0xf7ff9402
    1e00:	vldmdbmi	fp!, {s28-s221}
    1e04:			; <UNDEFINED> instruction: 0x4623493b
    1e08:			; <UNDEFINED> instruction: 0x4622447d
    1e0c:	andhi	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    1e10:			; <UNDEFINED> instruction: 0xf8d89600
    1e14:	strmi	r1, [r7], -r0
    1e18:	b	ff03fe1c <g_settings_schema_source_new_from_directory@plt+0xff03e950>
    1e1c:	tstlt	r0, #4, 12	; 0x400000
    1e20:			; <UNDEFINED> instruction: 0x46214e35
    1e24:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1e28:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e2c:	suble	r2, fp, r0, lsl #16
    1e30:			; <UNDEFINED> instruction: 0x46224b32
    1e34:	stmiapl	fp!, {r4, r5, fp, sp, lr}^
    1e38:			; <UNDEFINED> instruction: 0xf7ff6819
    1e3c:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    1e40:			; <UNDEFINED> instruction: 0xf7ffd038
    1e44:	mulcs	r0, ip, r9
    1e48:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e4c:	blmi	9d4704 <g_settings_schema_source_new_from_directory@plt+0x9d3238>
    1e50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e54:	blls	dbec4 <g_settings_schema_source_new_from_directory@plt+0xda9f8>
    1e58:			; <UNDEFINED> instruction: 0xf04f405a
    1e5c:			; <UNDEFINED> instruction: 0xd1270300
    1e60:	pop	{r2, ip, sp, pc}
    1e64:	stmdbmi	r7!, {r4, r5, r6, r7, r8, pc}
    1e68:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1e6c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e70:	ldrdne	pc, [r0], -r8
    1e74:	stmdals	r2, {r4, r6, r8, fp, ip, sp, pc}
    1e78:	b	c3fe7c <g_settings_schema_source_new_from_directory@plt+0xc3e9b0>
    1e7c:	stmdami	r2!, {r0, r9, sl, lr}
    1e80:			; <UNDEFINED> instruction: 0xf7ff4478
    1e84:	andcs	lr, r1, ip, asr #19
    1e88:	bl	3bfe8c <g_settings_schema_source_new_from_directory@plt+0x3be9c0>
    1e8c:	blcs	89fec0 <g_settings_schema_source_new_from_directory@plt+0x89e9f4>
    1e90:	blcs	9f1af8 <g_settings_schema_source_new_from_directory@plt+0x9f062c>
    1e94:	ldrtmi	sp, [r0], -pc, ror #1
    1e98:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e9c:	ldrdeq	pc, [r0], -r8
    1ea0:	b	5bfea4 <g_settings_schema_source_new_from_directory@plt+0x5be9d8>
    1ea4:	stmdacs	r0, {r2, r9, sl, lr}
    1ea8:			; <UNDEFINED> instruction: 0xf8d8d1ba
    1eac:	strb	r1, [r2, r0]!
    1eb0:	b	fe1bfeb4 <g_settings_schema_source_new_from_directory@plt+0xfe1be9e8>
    1eb4:	andcs	r4, r5, #344064	; 0x54000
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4479
    1ebc:			; <UNDEFINED> instruction: 0xf7ffe9f8
    1ec0:	andcs	lr, r1, lr, lsr #19
    1ec4:	b	ffc3fec8 <g_settings_schema_source_new_from_directory@plt+0xffc3e9fc>
    1ec8:	andcs	r4, r5, #278528	; 0x44000
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ed0:			; <UNDEFINED> instruction: 0xf7ffe9ee
    1ed4:	strtmi	lr, [r0], -r4, lsr #19
    1ed8:	b	1fbfedc <g_settings_schema_source_new_from_directory@plt+0x1fbea10>
    1edc:			; <UNDEFINED> instruction: 0xf7ff2001
    1ee0:	svclt	0x0000eae4
    1ee4:	strheq	r2, [r1], -sl
    1ee8:	andeq	r2, r1, r4, lsr #4
    1eec:	andeq	r0, r0, ip, asr #2
    1ef0:	muleq	r1, r4, r0
    1ef4:	andeq	r0, r0, r4, asr r1
    1ef8:	andeq	r2, r1, r4, ror #3
    1efc:	andeq	r0, r0, r0, asr #2
    1f00:	andeq	r2, r1, ip, asr #32
    1f04:			; <UNDEFINED> instruction: 0x00000db6
    1f08:	andeq	r0, r0, r4, lsl #26
    1f0c:	andeq	r0, r0, r4, lsl #26
    1f10:			; <UNDEFINED> instruction: 0x00000cbc
    1f14:	blmi	1414458 <g_settings_schema_source_new_from_directory@plt+0x1412f8c>
    1f18:	ldrbtmi	r4, [r9], #-2640	; 0xfffff5b0
    1f1c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    1f20:	stmpl	sl, {r0, r3, r4, r7, ip, sp, pc}
    1f24:	ldmdavs	r2, {r3, r4, r7, fp, sp, lr}
    1f28:			; <UNDEFINED> instruction: 0xf04f9217
    1f2c:			; <UNDEFINED> instruction: 0xf7ff0200
    1f30:	stmdbmi	fp, {r2, r3, r7, r9, fp, sp, lr, pc}^
    1f34:	bge	12cb48 <g_settings_schema_source_new_from_directory@plt+0x12b67c>
    1f38:			; <UNDEFINED> instruction: 0x46054479
    1f3c:	b	43ff40 <g_settings_schema_source_new_from_directory@plt+0x43ea74>
    1f40:	stmdbmi	r8, {r2, sl, fp, ip, pc}^
    1f44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f48:	b	fe8bff4c <g_settings_schema_source_new_from_directory@plt+0xfe8bea80>
    1f4c:	rsbsle	r2, r4, r0, lsl #16
    1f50:	strtmi	r4, [r0], -r5, asr #18
    1f54:			; <UNDEFINED> instruction: 0xf7ff4479
    1f58:			; <UNDEFINED> instruction: 0x4606ea9c
    1f5c:	eorsle	r2, r2, r0, lsl #16
    1f60:	strtmi	r4, [r0], -r2, asr #18
    1f64:			; <UNDEFINED> instruction: 0xf7ff4479
    1f68:	teqlt	r0, r4	; <illegal shifter operand>
    1f6c:	strtmi	r4, [r0], -r0, asr #18
    1f70:			; <UNDEFINED> instruction: 0xf7ff4479
    1f74:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    1f78:	ldmdami	lr!, {r0, r2, r3, r6, r8, ip, lr, pc}
    1f7c:	blge	1d3808 <g_settings_schema_source_new_from_directory@plt+0x1d233c>
    1f80:	ldrbtmi	r4, [r8], #-3645	; 0xfffff1c3
    1f84:			; <UNDEFINED> instruction: 0xf7ff9300
    1f88:	blmi	f3c3c8 <g_settings_schema_source_new_from_directory@plt+0xf3aefc>
    1f8c:	svcge	0x00069800
    1f90:	ldrbtmi	r9, [fp], #-2307	; 0xfffff6fd
    1f94:	movwls	r4, #5246	; 0x147e
    1f98:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f9c:	tstcs	r0, fp
    1fa0:			; <UNDEFINED> instruction: 0xf7ff9806
    1fa4:	strmi	lr, [r4], -r8, asr #18
    1fa8:	strtmi	r9, [r1], -r1, lsl #16
    1fac:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fb0:			; <UNDEFINED> instruction: 0xf7ff4620
    1fb4:	stmdals	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    1fb8:			; <UNDEFINED> instruction: 0x4631463a
    1fbc:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fc0:	mvnle	r2, r0, lsl #16
    1fc4:	stmdbmi	lr!, {r0, r1, r2, r5, sp, lr, pc}
    1fc8:	bge	16cbe8 <g_settings_schema_source_new_from_directory@plt+0x16b71c>
    1fcc:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    1fd0:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd4:	stmdals	r5, {r0, r4, r5, r9, sl, lr}
    1fd8:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fdc:			; <UNDEFINED> instruction: 0x46024631
    1fe0:	ldrmi	r9, [r6], -r6, lsl #16
    1fe4:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fe8:	stmdals	r5, {r2, r9, sl, lr}
    1fec:	b	4bfff0 <g_settings_schema_source_new_from_directory@plt+0x4beb24>
    1ff0:	ldrtmi	r4, [r2], -r3, lsr #12
    1ff4:	stmdami	r3!, {r0, r9, sl, lr}
    1ff8:			; <UNDEFINED> instruction: 0xf7ff4478
    1ffc:	stmdals	r5, {r2, r4, r6, r7, fp, sp, lr, pc}
    2000:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2004:			; <UNDEFINED> instruction: 0xf7ff9806
    2008:	ldrtmi	lr, [r0], -r8, ror #19
    200c:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2010:			; <UNDEFINED> instruction: 0xf7ff4620
    2014:	stmdals	r3, {r2, r3, r5, r7, fp, sp, lr, pc}
    2018:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    201c:			; <UNDEFINED> instruction: 0xf7ff4628
    2020:	bmi	67c798 <g_settings_schema_source_new_from_directory@plt+0x67b2cc>
    2024:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    2028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    202c:	subsmi	r9, sl, r7, lsl fp
    2030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2034:	andslt	sp, r9, fp, lsl #2
    2038:	stmdals	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    203c:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2040:	ldmdami	r2, {r0, r9, sl, lr}
    2044:	ldrbtmi	r3, [r8], #-257	; 0xfffffeff
    2048:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    204c:			; <UNDEFINED> instruction: 0xf7ffe7e3
    2050:	svclt	0x0000e9b8
    2054:	andeq	r1, r1, r2, lsl #31
    2058:	andeq	r2, r1, ip, ror #1
    205c:	andeq	r0, r0, ip, asr #2
    2060:	andeq	r0, r0, r0, lsr #25
    2064:	muleq	r0, sl, ip
    2068:	andeq	r0, r0, r0, lsr #25
    206c:			; <UNDEFINED> instruction: 0x00000cb0
    2070:	andeq	r0, r0, ip, lsr #25
    2074:	andeq	r1, r0, lr, asr #13
    2078:	muleq	r0, r0, ip
    207c:			; <UNDEFINED> instruction: 0x000016be
    2080:	andeq	r0, r0, lr, lsr #24
    2084:	andeq	r0, r0, ip, lsl #24
    2088:	andeq	r1, r1, r6, ror lr
    208c:	andeq	r0, r0, r2, lsr #23
    2090:	cfstr32mi	mvfx11, [r9], {16}
    2094:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    2098:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    209c:			; <UNDEFINED> instruction: 0xb1284601
    20a0:	pop	{r1, r2, fp, lr}
    20a4:	ldrbtmi	r4, [r8], #-16
    20a8:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20ac:			; <UNDEFINED> instruction: 0xf7ff68a0
    20b0:			; <UNDEFINED> instruction: 0x4601e892
    20b4:	svclt	0x0000e7f4
    20b8:	andeq	r1, r1, r4, ror pc
    20bc:	andeq	r1, r0, sl, lsr #11
    20c0:	addlt	fp, r3, r0, lsr r5
    20c4:	tstcs	r1, r6, lsl sp
    20c8:			; <UNDEFINED> instruction: 0x466b4816
    20cc:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    20d0:	andcs	r4, r0, #120, 8	; 0x78000000
    20d4:	stmiavs	r0, {r2, r3, r5, r8, fp, ip, lr}^
    20d8:	strls	r6, [r1], #-2084	; 0xfffff7dc
    20dc:	streq	pc, [r0], #-79	; 0xffffffb1
    20e0:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20e4:	stmdavs	r1, {fp, ip, pc}
    20e8:	ldfmid	f3, [r0, #-324]	; 0xfffffebc
    20ec:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    20f0:			; <UNDEFINED> instruction: 0xf7ff4628
    20f4:			; <UNDEFINED> instruction: 0xf854e858
    20f8:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    20fc:	stmdals	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2100:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2104:	blmi	214934 <g_settings_schema_source_new_from_directory@plt+0x213468>
    2108:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    210c:	blls	5c17c <g_settings_schema_source_new_from_directory@plt+0x5acb0>
    2110:			; <UNDEFINED> instruction: 0xf04f405a
    2114:	mrsle	r0, SP_irq
    2118:	ldclt	0, cr11, [r0, #-12]!
    211c:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2120:	andeq	r1, r1, lr, asr #27
    2124:	andeq	r1, r1, r8, lsr pc
    2128:	andeq	r0, r0, ip, asr #2
    212c:	andeq	r1, r0, r2, ror #10
    2130:	muleq	r1, r4, sp
    2134:	addlt	fp, r3, r0, lsr r5
    2138:	tstcs	r1, r6, lsl sp
    213c:	movwcs	r4, #2070	; 0x816
    2140:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    2144:			; <UNDEFINED> instruction: 0x466a4478
    2148:	stmiavs	r0, {r2, r3, r5, r8, fp, ip, lr}^
    214c:	strls	r6, [r1], #-2084	; 0xfffff7dc
    2150:	streq	pc, [r0], #-79	; 0xffffffb1
    2154:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2158:	stmdavs	r1, {fp, ip, pc}
    215c:	ldfmid	f3, [r0, #-324]	; 0xfffffebc
    2160:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    2164:			; <UNDEFINED> instruction: 0xf7ff4628
    2168:			; <UNDEFINED> instruction: 0xf854e81e
    216c:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    2170:	stmdals	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2174:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2178:	blmi	2149a8 <g_settings_schema_source_new_from_directory@plt+0x2134dc>
    217c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2180:	blls	5c1f0 <g_settings_schema_source_new_from_directory@plt+0x5ad24>
    2184:			; <UNDEFINED> instruction: 0xf04f405a
    2188:	mrsle	r0, SP_irq
    218c:	ldclt	0, cr11, [r0, #-12]!
    2190:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2194:	andeq	r1, r1, sl, asr sp
    2198:	andeq	r1, r1, r4, asr #29
    219c:	andeq	r0, r0, ip, asr #2
    21a0:	andeq	r1, r0, lr, ror #9
    21a4:	andeq	r1, r1, r0, lsr #26
    21a8:	svcmi	0x00f0e92d
    21ac:	ldcmi	0, cr11, [sp, #-532]!	; 0xfffffdec
    21b0:	ldcmi	15, cr10, [sp], #-8
    21b4:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    21b8:			; <UNDEFINED> instruction: 0x463a493c
    21bc:	stmdbpl	ip!, {r1, r2, r9, sl, lr}
    21c0:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    21c4:			; <UNDEFINED> instruction: 0xf04f9403
    21c8:			; <UNDEFINED> instruction: 0xf7ff0400
    21cc:	stmdals	r2, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    21d0:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d4:	strmi	r6, [r0], r1, lsl #16
    21d8:			; <UNDEFINED> instruction: 0xf8dfb1f1
    21dc:			; <UNDEFINED> instruction: 0x460590d4
    21e0:			; <UNDEFINED> instruction: 0x463044f9
    21e4:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e8:	strmi	r2, [r4], -r1, lsl #2
    21ec:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21f0:	stmdals	r2, {r0, ip, pc}
    21f4:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21f8:	blls	5c2a8 <g_settings_schema_source_new_from_directory@plt+0x5addc>
    21fc:	strbmi	r4, [r8], -r1, lsl #12
    2200:	svc	0x00d0f7fe
    2204:			; <UNDEFINED> instruction: 0xf7ff4620
    2208:	stmdals	r1, {r3, r5, r6, r7, fp, sp, lr, pc}
    220c:	svc	0x00aef7fe
    2210:	svcne	0x0004f855
    2214:	mvnle	r2, r0, lsl #18
    2218:			; <UNDEFINED> instruction: 0xf7ff9802
    221c:			; <UNDEFINED> instruction: 0x4640e830
    2220:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2224:			; <UNDEFINED> instruction: 0xf7ff4630
    2228:	stmdavs	r1, {r1, r4, r5, r6, fp, sp, lr, pc}
    222c:			; <UNDEFINED> instruction: 0xb1b94680
    2230:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    2234:			; <UNDEFINED> instruction: 0xf8df4605
    2238:	ldrbtmi	sl, [r9], #128	; 0x80
    223c:			; <UNDEFINED> instruction: 0x463044fa
    2240:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2244:	ldrdcc	pc, [r0], -r9
    2248:	biclt	r4, fp, r4, lsl #12
    224c:			; <UNDEFINED> instruction: 0xf7ff4620
    2250:	strtmi	pc, [r0], -fp, lsr #31
    2254:	svc	0x00c4f7fe
    2258:	svcne	0x0004f855
    225c:	mvnle	r2, r0, lsl #18
    2260:			; <UNDEFINED> instruction: 0xf7ff4640
    2264:	bmi	57c5ec <g_settings_schema_source_new_from_directory@plt+0x57b120>
    2268:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    226c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2270:	subsmi	r9, sl, r3, lsl #22
    2274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2278:	andlt	sp, r5, r1, lsl r1
    227c:	svchi	0x00f0e8bd
    2280:			; <UNDEFINED> instruction: 0x4651463a
    2284:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2288:			; <UNDEFINED> instruction: 0xf7fe9802
    228c:	strmi	lr, [r3], lr, asr #31
    2290:			; <UNDEFINED> instruction: 0xf7fe9802
    2294:			; <UNDEFINED> instruction: 0xf1bbeff4
    2298:	sbcsle	r0, r7, r0, lsl #30
    229c:			; <UNDEFINED> instruction: 0xf7ffe7d9
    22a0:	svclt	0x0000e890
    22a4:	andeq	r1, r1, r6, ror #25
    22a8:	andeq	r0, r0, ip, asr #2
    22ac:			; <UNDEFINED> instruction: 0x000009b4
    22b0:	andeq	r0, r0, r8, asr #20
    22b4:	andeq	r1, r1, lr, asr #27
    22b8:	andeq	r0, r0, r8, lsr r9
    22bc:	andeq	r1, r1, r2, lsr ip
    22c0:	blmi	fd47c0 <g_settings_schema_source_new_from_directory@plt+0xfd32f4>
    22c4:	ldrbtmi	r4, [r9], #-2623	; 0xfffff5c1
    22c8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    22cc:	strdlt	r4, [fp], r0
    22d0:	ldmdavs	r8, {r1, r3, r7, fp, ip, lr}
    22d4:	andls	r6, r9, #1179648	; 0x120000
    22d8:	andeq	pc, r0, #79	; 0x4f
    22dc:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22e0:	andls	r6, r5, r4, lsl #16
    22e4:	subsle	r2, r6, r0, lsl #24
    22e8:	strtmi	r4, [r3], -r5, lsl #12
    22ec:	ldrmi	r2, [r8], -r0, lsl #12
    22f0:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22f4:	svccc	0x0004f855
    22f8:	svclt	0x00384286
    22fc:	blcs	13b1c <g_settings_schema_source_new_from_directory@plt+0x12650>
    2300:			; <UNDEFINED> instruction: 0xf8dfd1f5
    2304:			; <UNDEFINED> instruction: 0xf10db0c4
    2308:			; <UNDEFINED> instruction: 0xf8df0a1c
    230c:			; <UNDEFINED> instruction: 0xf10d90c0
    2310:	svcmi	0x002f0820
    2314:	cfstrsls	mvf4, [r5, #-1004]	; 0xfffffc14
    2318:	ldrbtmi	r4, [pc], #-1273	; 2320 <g_settings_schema_source_new_from_directory@plt+0xe54>
    231c:	strls	r4, [r4], -r1, lsr #12
    2320:	stmdavs	sl!, {r0, r1, r2, r4, sp, lr, pc}
    2324:	andls	r9, r3, #458752	; 0x70000
    2328:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    232c:	ldrdcs	lr, [r3, -sp]
    2330:	stmdami	r8!, {r0, r1, r9, sl, lr}
    2334:			; <UNDEFINED> instruction: 0xf7fe4478
    2338:	qasxmi	lr, r0, r6
    233c:	svc	0x0050f7fe
    2340:			; <UNDEFINED> instruction: 0xf7fe9807
    2344:	stmdals	r8, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2348:	svc	0x0010f7fe
    234c:	svcne	0x0004f855
    2350:			; <UNDEFINED> instruction: 0xf8dbb309
    2354:			; <UNDEFINED> instruction: 0xf7ff0000
    2358:	andcs	lr, r0, #8257536	; 0x7e0000
    235c:	andls	r4, r1, #78643200	; 0x4b00000
    2360:			; <UNDEFINED> instruction: 0x46524639
    2364:	andhi	pc, r0, sp, asr #17
    2368:			; <UNDEFINED> instruction: 0xf7fe4604
    236c:	stmdals	r7, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2370:	svc	0x005af7fe
    2374:	bicsle	r2, r4, r0, lsl #16
    2378:	stmdals	r7, {r1, r3, r5, fp, sp, lr}
    237c:			; <UNDEFINED> instruction: 0xf7ff9203
    2380:	cdpls	8, 0, cr14, cr8, cr0, {5}
    2384:	ldrdcs	lr, [r3, -sp]
    2388:	strmi	r9, [r3], -r0, lsl #12
    238c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    2390:	svc	0x0008f7fe
    2394:	stmdals	r5, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2398:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    239c:	blmi	254be0 <g_settings_schema_source_new_from_directory@plt+0x253714>
    23a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    23a4:	blls	25c414 <g_settings_schema_source_new_from_directory@plt+0x25af48>
    23a8:			; <UNDEFINED> instruction: 0xf04f405a
    23ac:	mrsle	r0, LR_svc
    23b0:	pop	{r0, r1, r3, ip, sp, pc}
    23b4:			; <UNDEFINED> instruction: 0xf7ff8ff0
    23b8:	svclt	0x0000e804
    23bc:	ldrdeq	r1, [r1], -r6
    23c0:	andeq	r1, r1, r0, asr #26
    23c4:	andeq	r0, r0, ip, asr #2
    23c8:	strdeq	r1, [r1], -r4
    23cc:	andeq	r0, r0, ip, lsl r9
    23d0:	andeq	r0, r0, sl, asr r8
    23d4:	andeq	r0, r0, r8, lsl #18
    23d8:			; <UNDEFINED> instruction: 0x000008ba
    23dc:	strdeq	r1, [r1], -ip
    23e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    23e4:	stcmi	0, cr11, [ip], #-520	; 0xfffffdf8
    23e8:	stmdami	ip!, {r8, r9, sp}
    23ec:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    23f0:	tstcs	r1, fp, lsr #30
    23f4:	ldrbtmi	r5, [pc], #-2080	; 23fc <g_settings_schema_source_new_from_directory@plt+0xf30>
    23f8:	andls	r6, r1, r0, lsl #16
    23fc:	andeq	pc, r0, pc, asr #32
    2400:			; <UNDEFINED> instruction: 0xf7fe68f8
    2404:	stmdals	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2408:	orrslt	r6, r4, #4, 16	; 0x40000
    240c:			; <UNDEFINED> instruction: 0x9094f8df
    2410:	strtmi	r2, [r8], r0, lsl #10
    2414:			; <UNDEFINED> instruction: 0x462144f9
    2418:			; <UNDEFINED> instruction: 0xf8c02201
    241c:	ldmvs	r8!, {pc}^
    2420:	svc	0x0050f7fe
    2424:			; <UNDEFINED> instruction: 0xf7fe4606
    2428:	strbmi	lr, [r9], -r0, lsl #30
    242c:			; <UNDEFINED> instruction: 0xf8dd2300
    2430:	strmi	sl, [r2], -r0
    2434:			; <UNDEFINED> instruction: 0xf7fe4620
    2438:	strmi	lr, [r3], -ip, ror #29
    243c:			; <UNDEFINED> instruction: 0xf84a4630
    2440:	strcc	r3, [r4, #-5]
    2444:	svc	0x001af7fe
    2448:			; <UNDEFINED> instruction: 0xf7fe4620
    244c:	blls	3de94 <g_settings_schema_source_new_from_directory@plt+0x3c9c8>
    2450:	ldmdbpl	ip, {r3, r4, r6, r8, fp, ip}^
    2454:	bicsle	r2, lr, r0, lsl #24
    2458:	biclt	r6, r9, r9, lsl r8
    245c:			; <UNDEFINED> instruction: 0x461c4d12
    2460:			; <UNDEFINED> instruction: 0x4628447d
    2464:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2468:	svcne	0x0004f854
    246c:	mvnsle	r2, r0, lsl #18
    2470:			; <UNDEFINED> instruction: 0xf7fe9800
    2474:	bmi	37e3dc <g_settings_schema_source_new_from_directory@plt+0x37cf10>
    2478:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    247c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2480:	subsmi	r9, sl, r1, lsl #22
    2484:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2488:	andlt	sp, r2, r4, lsl #2
    248c:			; <UNDEFINED> instruction: 0x87f0e8bd
    2490:			; <UNDEFINED> instruction: 0xe7ee4618
    2494:	svc	0x0094f7fe
    2498:	andeq	r1, r1, lr, lsr #21
    249c:	andeq	r0, r0, ip, asr #2
    24a0:	andeq	r1, r1, r2, lsl ip
    24a4:	andeq	r0, r0, r4, asr #16
    24a8:	strdeq	r1, [r0], -r0
    24ac:	andeq	r1, r1, r2, lsr #20
    24b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    24b4:	addlt	r4, r2, r7, lsl #12
    24b8:	strmi	r2, [sp], -r0
    24bc:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    24c0:	stccs	6, cr4, [r0, #-16]
    24c4:	tsthi	r2, r0	; <UNPREDICTABLE>
    24c8:			; <UNDEFINED> instruction: 0x462849f2
    24cc:			; <UNDEFINED> instruction: 0xf7fe4479
    24d0:	strmi	lr, [r0], r0, ror #31
    24d4:	rsbsle	r2, r8, r0, lsl #16
    24d8:	strtmi	r4, [r8], -pc, ror #19
    24dc:			; <UNDEFINED> instruction: 0xf7fe4479
    24e0:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    24e4:	teqhi	r8, r0	; <UNPREDICTABLE>
    24e8:	strtmi	r4, [r8], -ip, ror #19
    24ec:			; <UNDEFINED> instruction: 0xf7fe4479
    24f0:	stmdacs	r0, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    24f4:	teqhi	r7, r0	; <UNPREDICTABLE>
    24f8:	strtmi	r4, [r8], -r9, ror #19
    24fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2500:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2504:	rscshi	pc, sp, r0
    2508:	strtmi	r4, [r8], -r6, ror #19
    250c:			; <UNDEFINED> instruction: 0xf7fe4479
    2510:	stmdacs	r0, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2514:	msrhi	SPSR_fs, r0
    2518:	strtmi	r4, [r8], -r3, ror #19
    251c:			; <UNDEFINED> instruction: 0xf7fe4479
    2520:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2524:	msrhi	SPSR_fsc, r0
    2528:	strtmi	r4, [r8], -r0, ror #19
    252c:			; <UNDEFINED> instruction: 0xf7fe4479
    2530:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2534:	cmphi	r3, r0	; <UNPREDICTABLE>
    2538:			; <UNDEFINED> instruction: 0x462849dd
    253c:			; <UNDEFINED> instruction: 0xf7fe4479
    2540:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2544:	msrhi	SPSR_sx, r0
    2548:			; <UNDEFINED> instruction: 0x462849da
    254c:			; <UNDEFINED> instruction: 0xf7fe4479
    2550:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2554:	msrhi	SPSR_sxc, r0
    2558:			; <UNDEFINED> instruction: 0x462849d7
    255c:			; <UNDEFINED> instruction: 0xf7fe4479
    2560:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2564:	msrhi	SPSR_f, r0
    2568:			; <UNDEFINED> instruction: 0x462849d4
    256c:			; <UNDEFINED> instruction: 0xf7fe4479
    2570:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2574:	msrhi	SPSR_fc, r0
    2578:			; <UNDEFINED> instruction: 0x462849d1
    257c:			; <UNDEFINED> instruction: 0xf7fe4479
    2580:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    2584:	msrhi	SPSR_fx, r0
    2588:	strtmi	r4, [r8], -lr, asr #19
    258c:			; <UNDEFINED> instruction: 0xf7fe4479
    2590:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    2594:	msrhi	SPSR_fxc, r0
    2598:	strtmi	r4, [r8], -fp, asr #19
    259c:			; <UNDEFINED> instruction: 0xf7fe4479
    25a0:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    25a4:	msrhi	SPSR_fs, r0
    25a8:	strtmi	r4, [r8], -r8, asr #19
    25ac:			; <UNDEFINED> instruction: 0xf7fe4479
    25b0:	andcs	lr, r5, #112, 30	; 0x1c0
    25b4:			; <UNDEFINED> instruction: 0xf0402800
    25b8:	stmibmi	r5, {r1, r2, r3, r7, pc}^
    25bc:	ldrbtmi	r4, [r9], #-3781	; 0xfffff13b
    25c0:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    25c4:	sxtab16mi	r4, r0, lr, ror #8
    25c8:	stmibmi	r3, {r0, r2, r4, r6, r7, sp, lr, pc}^
    25cc:	cdpmi	2, 12, cr2, cr3, cr5, {0}
    25d0:			; <UNDEFINED> instruction: 0xf7fe4479
    25d4:	stmibmi	r2, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    25d8:	ldrbtmi	r2, [lr], #-517	; 0xfffffdfb
    25dc:	sxtab16mi	r4, r2, r9, ror #8
    25e0:			; <UNDEFINED> instruction: 0xf7fe4640
    25e4:	ldrtmi	lr, [r1], -r4, ror #28
    25e8:	strmi	r2, [r1], r5, lsl #4
    25ec:			; <UNDEFINED> instruction: 0xf7fe4640
    25f0:			; <UNDEFINED> instruction: 0x4649ee5e
    25f4:			; <UNDEFINED> instruction: 0xf8cd462a
    25f8:	strmi	sl, [r3], -r0
    25fc:			; <UNDEFINED> instruction: 0xf7fe4620
    2600:	ldmibmi	r8!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    2604:	strbmi	r2, [r0], -r5, lsl #4
    2608:			; <UNDEFINED> instruction: 0xf7fe4479
    260c:			; <UNDEFINED> instruction: 0x4601ee50
    2610:			; <UNDEFINED> instruction: 0xf7fe4620
    2614:	ldmibmi	r4!, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2618:	strbmi	r2, [r0], -r5, lsl #4
    261c:			; <UNDEFINED> instruction: 0xf7fe4479
    2620:	strmi	lr, [r1], -r6, asr #28
    2624:			; <UNDEFINED> instruction: 0xf7fe4620
    2628:	ldmibmi	r0!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    262c:	andcs	r4, r5, #64, 12	; 0x4000000
    2630:			; <UNDEFINED> instruction: 0xf7fe4479
    2634:			; <UNDEFINED> instruction: 0x4601ee3c
    2638:			; <UNDEFINED> instruction: 0xf7fe4620
    263c:	stmibmi	ip!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    2640:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2644:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    2648:	orrslt	r4, r0, #5242880	; 0x500000
    264c:	andcs	r4, r5, #2768896	; 0x2a4000
    2650:	ldrbtmi	r2, [r9], #-0
    2654:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2658:	strtmi	r4, [r0], -r1, lsl #12
    265c:	svc	0x000cf7fe
    2660:	ldrtmi	r4, [r0], -r5, lsr #19
    2664:			; <UNDEFINED> instruction: 0xf7fe4479
    2668:	smlaltblt	lr, r8, r0, lr
    266c:	andcs	r4, r5, #2670592	; 0x28c000
    2670:	ldrbtmi	r2, [r9], #-0
    2674:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    2678:	strtmi	r4, [r0], -r1, lsl #12
    267c:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2680:			; <UNDEFINED> instruction: 0x4620499f
    2684:			; <UNDEFINED> instruction: 0xf7fe4479
    2688:	stmdavs	r1!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    268c:	ldmmi	sp, {r0, r1, r2, r5, r6, r8, ip, sp, pc}
    2690:			; <UNDEFINED> instruction: 0xf7fe4478
    2694:	strtmi	lr, [r0], -r8, lsl #27
    2698:			; <UNDEFINED> instruction: 0xf7fe2101
    269c:			; <UNDEFINED> instruction: 0xf087ee32
    26a0:	andlt	r0, r2, r1
    26a4:			; <UNDEFINED> instruction: 0x87f0e8bd
    26a8:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
    26ac:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    26b0:	ldmibmi	r6, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    26b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    26b8:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    26bc:	sbcle	r2, pc, r0, lsl #16
    26c0:			; <UNDEFINED> instruction: 0x46284993
    26c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    26c8:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    26cc:	strtmi	r4, [r0], -r1, lsl #12
    26d0:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    26d4:	stmibmi	pc, {r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    26d8:	strmi	r2, [r7], -r0
    26dc:			; <UNDEFINED> instruction: 0xf7fe4479
    26e0:	strtmi	lr, [sl], -r6, ror #27
    26e4:	strtmi	r4, [r0], -r1, lsl #12
    26e8:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    26ec:	andcs	r4, r5, #2260992	; 0x228000
    26f0:	ldrbtmi	r2, [r9], #-0
    26f4:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    26f8:	strtmi	r4, [r0], -r1, lsl #12
    26fc:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    2700:	stmibmi	r6, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    2704:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2708:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    270c:	stmibmi	r4, {r7, r9, sl, lr}
    2710:	andcs	r2, r0, r5, lsl #4
    2714:	ldrbtmi	r4, [r9], #-3715	; 0xfffff17d
    2718:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    271c:			; <UNDEFINED> instruction: 0x462a447e
    2720:	andhi	pc, r0, sp, asr #17
    2724:			; <UNDEFINED> instruction: 0x46014633
    2728:			; <UNDEFINED> instruction: 0xf7fe4620
    272c:	ldmdbmi	lr!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    2730:	andcs	r2, r0, r5, lsl #4
    2734:			; <UNDEFINED> instruction: 0xf7fe4479
    2738:			; <UNDEFINED> instruction: 0x4601edba
    273c:			; <UNDEFINED> instruction: 0xf7fe4620
    2740:	ldmdbmi	sl!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    2744:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2748:			; <UNDEFINED> instruction: 0xf7fe2000
    274c:			; <UNDEFINED> instruction: 0x4601edb0
    2750:			; <UNDEFINED> instruction: 0xf7fe4620
    2754:			; <UNDEFINED> instruction: 0xe772ee92
    2758:	andcs	r4, r5, #1916928	; 0x1d4000
    275c:			; <UNDEFINED> instruction: 0xf7fe4479
    2760:	strmi	lr, [r0], r6, lsr #27
    2764:	ldmdbmi	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2768:	cdpmi	2, 7, cr2, cr3, cr5, {0}
    276c:			; <UNDEFINED> instruction: 0xf7fe4479
    2770:	ldrbtmi	lr, [lr], #-3486	; 0xfffff262
    2774:	ldmdbmi	r1!, {r7, r9, sl, lr}^
    2778:	andcs	r2, r0, r5, lsl #4
    277c:			; <UNDEFINED> instruction: 0xf7fe4479
    2780:	andcs	lr, r5, #9600	; 0x2580
    2784:			; <UNDEFINED> instruction: 0x46814631
    2788:			; <UNDEFINED> instruction: 0xf7fe2000
    278c:			; <UNDEFINED> instruction: 0x4649ed90
    2790:			; <UNDEFINED> instruction: 0xf8cd462a
    2794:	strmi	r8, [r3], -r0
    2798:			; <UNDEFINED> instruction: 0xf7fe4620
    279c:	stmdbmi	r8!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    27a0:	andcs	r2, r0, r5, lsl #4
    27a4:			; <UNDEFINED> instruction: 0xf7fe4479
    27a8:	strmi	lr, [r1], -r2, lsl #27
    27ac:			; <UNDEFINED> instruction: 0xf7fe4620
    27b0:	stmdbmi	r4!, {r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    27b4:	andcs	r2, r0, r5, lsl #4
    27b8:			; <UNDEFINED> instruction: 0xf7fe4479
    27bc:			; <UNDEFINED> instruction: 0x4601ed78
    27c0:			; <UNDEFINED> instruction: 0xf7fe4620
    27c4:	stmdbmi	r0!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    27c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    27cc:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    27d0:			; <UNDEFINED> instruction: 0xf43f2800
    27d4:	ldmdbmi	sp, {r2, r4, r5, r8, r9, sl, fp, sp, pc}^
    27d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    27dc:	ldmdbmi	ip, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    27e0:	cdpmi	2, 5, cr2, cr12, cr5, {0}
    27e4:			; <UNDEFINED> instruction: 0xf7fe4479
    27e8:	ldrbtmi	lr, [lr], #-3426	; 0xfffff29e
    27ec:	strb	r4, [r2, r0, lsl #13]
    27f0:	andcs	r4, r5, #1458176	; 0x164000
    27f4:	ldrbtmi	r4, [r9], #-3673	; 0xfffff1a7
    27f8:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    27fc:	sxtab16mi	r4, r0, lr, ror #8
    2800:	ldmdbmi	r7, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2804:	cdpmi	2, 5, cr2, cr7, cr5, {0}
    2808:			; <UNDEFINED> instruction: 0xf7fe4479
    280c:	ldrbtmi	lr, [lr], #-3408	; 0xfffff2b0
    2810:	ldr	r4, [r0, r0, lsl #13]!
    2814:	andcs	r4, r5, #84, 18	; 0x150000
    2818:	ldrbtmi	r4, [r9], #-3668	; 0xfffff1ac
    281c:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    2820:	sxtab16mi	r4, r0, lr, ror #8
    2824:	ldmdbmi	r2, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    2828:	cdpmi	2, 5, cr2, cr2, cr5, {0}
    282c:			; <UNDEFINED> instruction: 0xf7fe4479
    2830:	ldrbtmi	lr, [lr], #-3390	; 0xfffff2c2
    2834:	ldr	r4, [lr, r0, lsl #13]
    2838:	andcs	r4, r5, #1294336	; 0x13c000
    283c:	ldrbtmi	r4, [r9], #-3663	; 0xfffff1b1
    2840:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2844:	sxtab16mi	r4, r0, lr, ror #8
    2848:	stmdbmi	sp, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    284c:	cdpmi	2, 4, cr2, cr13, cr5, {0}
    2850:			; <UNDEFINED> instruction: 0xf7fe4479
    2854:	ldrbtmi	lr, [lr], #-3372	; 0xfffff2d4
    2858:	str	r4, [ip, r0, lsl #13]
    285c:	andcs	r4, r5, #1212416	; 0x128000
    2860:	ldrbtmi	r4, [r9], #-3658	; 0xfffff1b6
    2864:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2868:	sxtab16mi	r4, r0, lr, ror #8
    286c:	stmdbmi	r8, {r0, r1, r7, r8, r9, sl, sp, lr, pc}^
    2870:	cdpmi	2, 4, cr2, cr8, cr5, {0}
    2874:			; <UNDEFINED> instruction: 0xf7fe4479
    2878:	ldrbtmi	lr, [lr], #-3354	; 0xfffff2e6
    287c:	ldrb	r4, [sl, -r0, lsl #13]!
    2880:	andcs	r4, r5, #1130496	; 0x114000
    2884:	ldrbtmi	r4, [r9], #-3653	; 0xfffff1bb
    2888:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    288c:	sxtab16mi	r4, r0, lr, ror #8
    2890:	svclt	0x0000e771
    2894:	andeq	r0, r0, ip, lsl #16
    2898:	andeq	r0, r0, r0, asr #17
    289c:	andeq	r0, r0, r0, ror #17
    28a0:	andeq	r0, r0, r0, lsl r9
    28a4:	andeq	r0, r0, r4, asr #18
    28a8:	andeq	r0, r0, r8, asr r9
    28ac:	andeq	r0, r0, r4, ror r9
    28b0:	andeq	r0, r0, r0, asr #19
    28b4:	andeq	r0, r0, r8, lsr #13
    28b8:	andeq	r0, r0, r4, ror #19
    28bc:	andeq	r0, r0, r0, lsl #20
    28c0:	andeq	r0, r0, r4, lsl sl
    28c4:	andeq	r0, r0, ip, lsr #20
    28c8:	andeq	r0, r0, ip, ror #20
    28cc:	andeq	r0, r0, r8, ror #20
    28d0:	andeq	r0, r0, lr, asr sl
    28d4:	andeq	r0, r0, r0, lsl #14
    28d8:	andeq	r0, r0, r0, lsl r7
    28dc:	andeq	r0, r0, r2, lsl #13
    28e0:	andeq	r0, r0, r0, lsl r7
    28e4:	andeq	r0, r0, ip, lsl r7
    28e8:	andeq	r0, r0, r4, lsl r7
    28ec:	andeq	r0, r0, ip, lsr r7
    28f0:	andeq	r0, r0, lr, lsr lr
    28f4:	andeq	r0, r0, r6, lsr lr
    28f8:	andeq	r0, r0, r4, lsr #18
    28fc:	andeq	r0, r0, r2, ror lr
    2900:	andeq	r0, r0, ip, lsl pc
    2904:	strdeq	r0, [r0], -r4
    2908:	andeq	r0, r0, r6, lsr #31
    290c:	andeq	r0, r0, r6, lsl #17
    2910:	strdeq	r0, [r0], -r6
    2914:	andeq	r0, r0, ip, lsr #19
    2918:	andeq	r0, r0, lr, lsr #19
    291c:	andeq	r0, r0, r2, lsr #14
    2920:	ldrdeq	r0, [r0], -r6
    2924:	andeq	r0, r0, r0, lsl #19
    2928:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    292c:	andeq	r0, r0, sl, ror #11
    2930:	andeq	r0, r0, ip, asr #12
    2934:	andeq	r0, r0, r0, ror r6
    2938:	andeq	r0, r0, r2, asr #10
    293c:	andeq	r0, r0, r0, ror r5
    2940:	andeq	r0, r0, r0, lsl #11
    2944:	andeq	r0, r0, r8, ror r5
    2948:	andeq	r0, r0, sl, lsr sp
    294c:	andeq	r0, r0, r2, asr ip
    2950:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2954:			; <UNDEFINED> instruction: 0x000004ba
    2958:	andeq	r0, r0, r6, ror #12
    295c:	andeq	r0, r0, r0, lsl #9
    2960:	andeq	r0, r0, ip, ror r6
    2964:	andeq	r0, r0, lr, ror #8
    2968:	andeq	r0, r0, r6, ror #13
    296c:	andeq	r0, r0, r8, asr #8
    2970:	andeq	r0, r0, ip, ror #13
    2974:	andeq	r0, r0, r6, lsr r4
    2978:	andeq	r0, r0, lr, lsl #14
    297c:	andeq	r0, r0, r4, lsr #8
    2980:	andeq	r0, r0, r0, lsr #14
    2984:	andeq	r0, r0, r6, lsr r4
    2988:	andeq	r0, r0, r6, lsr r7
    298c:	andeq	r0, r0, r0, lsl #8
    2990:	andeq	r0, r0, r8, asr r7
    2994:	andeq	r0, r0, r2, lsl #8
    2998:	andeq	r0, r0, r2, ror r7
    299c:	ldrdeq	r0, [r0], -ip
    29a0:	ldmdbmi	sp, {r2, r3, r4, r9, fp, lr}
    29a4:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    29a8:	ldrlt	r4, [r0, #-1145]!	; 0xfffffb87
    29ac:	ldmdavs	r0, {r0, r1, r7, ip, sp, pc}
    29b0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    29b4:			; <UNDEFINED> instruction: 0xf04f9301
    29b8:	cmnlt	r8, r0, lsl #6
    29bc:	blx	ffd409c2 <g_settings_schema_source_new_from_directory@plt+0xffd3f4f6>
    29c0:	blmi	595224 <g_settings_schema_source_new_from_directory@plt+0x593d58>
    29c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    29c8:	blls	5ca38 <g_settings_schema_source_new_from_directory@plt+0x5b56c>
    29cc:			; <UNDEFINED> instruction: 0xf04f405a
    29d0:	tstle	ip, r0, lsl #6
    29d4:	ldclt	0, cr11, [r0, #-12]!
    29d8:	tstcs	r1, r3, lsl #12
    29dc:			; <UNDEFINED> instruction: 0x466a68d0
    29e0:	bl	ffb409e0 <g_settings_schema_source_new_from_directory@plt+0xffb3f514>
    29e4:	ldmdavs	r8, {r8, r9, fp, ip, pc}
    29e8:	strcs	fp, [r4, #-360]	; 0xfffffe98
    29ec:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    29f0:			; <UNDEFINED> instruction: 0xf7ff4604
    29f4:			; <UNDEFINED> instruction: 0x4620fbd9
    29f8:	bl	ffcc09f8 <g_settings_schema_source_new_from_directory@plt+0xffcbf52c>
    29fc:	ldmdbpl	r8, {r8, r9, fp, ip, pc}^
    2a00:	stmdacs	r0, {r2, r8, sl, ip, sp}
    2a04:			; <UNDEFINED> instruction: 0x4618d1f2
    2a08:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2a0c:			; <UNDEFINED> instruction: 0xf7fee7d8
    2a10:	svclt	0x0000ecd8
    2a14:	andeq	r1, r1, r2, ror #12
    2a18:	strdeq	r1, [r1], -r4
    2a1c:	andeq	r0, r0, ip, asr #2
    2a20:	ldrdeq	r1, [r1], -r8
    2a24:			; <UNDEFINED> instruction: 0x460db538
    2a28:			; <UNDEFINED> instruction: 0xf7feb178
    2a2c:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2a30:	ldclt	0, cr2, [r8, #-4]!
    2a34:	andcs	r4, r5, #163840	; 0x28000
    2a38:	ldrbtmi	r2, [r9], #-0
    2a3c:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
    2a40:			; <UNDEFINED> instruction: 0xf7fe4629
    2a44:	andcs	lr, r0, ip, ror #23
    2a48:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2a4c:	strmi	r2, [r4], -r5, lsl #4
    2a50:			; <UNDEFINED> instruction: 0xf7fe4479
    2a54:	strtmi	lr, [r9], -ip, lsr #24
    2a58:	bl	ff840a58 <g_settings_schema_source_new_from_directory@plt+0xff83f58c>
    2a5c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2a60:	andeq	r0, r0, lr, ror #21
    2a64:			; <UNDEFINED> instruction: 0x00000abc
    2a68:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    2a6c:	blcs	bef1e0 <g_settings_schema_source_new_from_directory@plt+0xbedd14>
    2a70:	ldmdbmi	fp, {r1, r3, ip, lr, pc}
    2a74:	andcs	r2, r0, r5, lsl #4
    2a78:			; <UNDEFINED> instruction: 0x46054479
    2a7c:	ldc	7, cr15, [r6], {254}	; 0xfe
    2a80:	bl	ff340a80 <g_settings_schema_source_new_from_directory@plt+0xff33f5b4>
    2a84:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    2a88:			; <UNDEFINED> instruction: 0x46044916
    2a8c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a90:			; <UNDEFINED> instruction: 0x4605ecd0
    2a94:	ldmdbmi	r4, {r3, r4, r6, r7, r8, ip, sp, pc}
    2a98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2a9c:	stc	7, cr15, [r4], {254}	; 0xfe
    2aa0:	strcs	fp, [r1, #-2392]	; 0xfffff6a8
    2aa4:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2aa8:	ldrmi	r2, [r8], -r5, lsl #4
    2aac:	ldrbtmi	r4, [r9], #-1565	; 0xfffff9e3
    2ab0:	bl	fff40ab0 <g_settings_schema_source_new_from_directory@plt+0xfff3f5e4>
    2ab4:	bl	fecc0ab4 <g_settings_schema_source_new_from_directory@plt+0xfecbf5e8>
    2ab8:	stmdbmi	sp, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2abc:	andcs	r2, r0, r5, lsl #4
    2ac0:			; <UNDEFINED> instruction: 0x46054479
    2ac4:	bl	ffcc0ac4 <g_settings_schema_source_new_from_directory@plt+0xffcbf5f8>
    2ac8:	bl	fea40ac8 <g_settings_schema_source_new_from_directory@plt+0xfea3f5fc>
    2acc:	stmdbmi	r9, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2ad0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ad4:	bl	ffac0ad4 <g_settings_schema_source_new_from_directory@plt+0xffabf608>
    2ad8:	bl	fe840ad8 <g_settings_schema_source_new_from_directory@plt+0xfe83f60c>
    2adc:	svclt	0x0000e7d2
    2ae0:	andeq	r0, r0, r8, lsl #22
    2ae4:	andeq	r0, r0, r8, lsl fp
    2ae8:	andeq	r0, r0, lr, lsr #22
    2aec:			; <UNDEFINED> instruction: 0x00000abe
    2af0:	andeq	r0, r0, ip, lsl #22
    2af4:	ldrdeq	r0, [r0], -r6
    2af8:	mvnsmi	lr, #737280	; 0xb4000
    2afc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2b00:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2b04:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2b08:	bl	7c0b08 <g_settings_schema_source_new_from_directory@plt+0x7bf63c>
    2b0c:	blne	1d93d08 <g_settings_schema_source_new_from_directory@plt+0x1d9283c>
    2b10:	strhle	r1, [sl], -r6
    2b14:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2b18:	svccc	0x0004f855
    2b1c:	strbmi	r3, [sl], -r1, lsl #8
    2b20:	ldrtmi	r4, [r8], -r1, asr #12
    2b24:	adcmi	r4, r6, #152, 14	; 0x2600000
    2b28:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2b2c:	svclt	0x000083f8
    2b30:	andeq	r1, r1, r2, ror #4
    2b34:	andeq	r1, r1, r8, asr r2
    2b38:	svclt	0x00004770

Disassembly of section .fini:

00002b3c <.fini>:
    2b3c:	push	{r3, lr}
    2b40:	pop	{r3, pc}
