<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="aes_bench" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="r_sbox" top="test_bench"/>
        <Source name="../../final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="test_bench"/>
        </Source>
        <Source name="../../final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/decrypt.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="source/impl_1/r_nine_rounds.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="source/impl_1/r_sbox_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/row_shift.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/nine_rounds.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/r_row_shift.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="contraints.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="aes_bench1.sty"/>
</RadiantProject>
