# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 753 \
    name partial_outputfm_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_0 \
    op interface \
    ports { partial_outputfm_0_address1 { O 10 vector } partial_outputfm_0_ce1 { O 1 bit } partial_outputfm_0_we1 { O 1 bit } partial_outputfm_0_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 754 \
    name partial_outputfm_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_1 \
    op interface \
    ports { partial_outputfm_1_address1 { O 10 vector } partial_outputfm_1_ce1 { O 1 bit } partial_outputfm_1_we1 { O 1 bit } partial_outputfm_1_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 755 \
    name partial_outputfm_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_2 \
    op interface \
    ports { partial_outputfm_2_address1 { O 10 vector } partial_outputfm_2_ce1 { O 1 bit } partial_outputfm_2_we1 { O 1 bit } partial_outputfm_2_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 756 \
    name partial_outputfm_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_3 \
    op interface \
    ports { partial_outputfm_3_address1 { O 10 vector } partial_outputfm_3_ce1 { O 1 bit } partial_outputfm_3_we1 { O 1 bit } partial_outputfm_3_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 757 \
    name partial_outputfm_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_4 \
    op interface \
    ports { partial_outputfm_4_address1 { O 10 vector } partial_outputfm_4_ce1 { O 1 bit } partial_outputfm_4_we1 { O 1 bit } partial_outputfm_4_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 758 \
    name partial_outputfm_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_5 \
    op interface \
    ports { partial_outputfm_5_address1 { O 10 vector } partial_outputfm_5_ce1 { O 1 bit } partial_outputfm_5_we1 { O 1 bit } partial_outputfm_5_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 759 \
    name partial_outputfm_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_6 \
    op interface \
    ports { partial_outputfm_6_address1 { O 10 vector } partial_outputfm_6_ce1 { O 1 bit } partial_outputfm_6_we1 { O 1 bit } partial_outputfm_6_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 760 \
    name partial_outputfm_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_7 \
    op interface \
    ports { partial_outputfm_7_address1 { O 10 vector } partial_outputfm_7_ce1 { O 1 bit } partial_outputfm_7_we1 { O 1 bit } partial_outputfm_7_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 761 \
    name partial_outputfm_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_8 \
    op interface \
    ports { partial_outputfm_8_address1 { O 10 vector } partial_outputfm_8_ce1 { O 1 bit } partial_outputfm_8_we1 { O 1 bit } partial_outputfm_8_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 762 \
    name partial_outputfm_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_9 \
    op interface \
    ports { partial_outputfm_9_address1 { O 10 vector } partial_outputfm_9_ce1 { O 1 bit } partial_outputfm_9_we1 { O 1 bit } partial_outputfm_9_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 763 \
    name partial_outputfm_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_10 \
    op interface \
    ports { partial_outputfm_10_address1 { O 10 vector } partial_outputfm_10_ce1 { O 1 bit } partial_outputfm_10_we1 { O 1 bit } partial_outputfm_10_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 764 \
    name partial_outputfm_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_11 \
    op interface \
    ports { partial_outputfm_11_address1 { O 10 vector } partial_outputfm_11_ce1 { O 1 bit } partial_outputfm_11_we1 { O 1 bit } partial_outputfm_11_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 765 \
    name partial_outputfm_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_12 \
    op interface \
    ports { partial_outputfm_12_address1 { O 10 vector } partial_outputfm_12_ce1 { O 1 bit } partial_outputfm_12_we1 { O 1 bit } partial_outputfm_12_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 766 \
    name partial_outputfm_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_13 \
    op interface \
    ports { partial_outputfm_13_address1 { O 10 vector } partial_outputfm_13_ce1 { O 1 bit } partial_outputfm_13_we1 { O 1 bit } partial_outputfm_13_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 767 \
    name partial_outputfm_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_14 \
    op interface \
    ports { partial_outputfm_14_address1 { O 10 vector } partial_outputfm_14_ce1 { O 1 bit } partial_outputfm_14_we1 { O 1 bit } partial_outputfm_14_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 768 \
    name partial_outputfm_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_15 \
    op interface \
    ports { partial_outputfm_15_address1 { O 10 vector } partial_outputfm_15_ce1 { O 1 bit } partial_outputfm_15_we1 { O 1 bit } partial_outputfm_15_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 769 \
    name partial_outputfm_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_16 \
    op interface \
    ports { partial_outputfm_16_address1 { O 10 vector } partial_outputfm_16_ce1 { O 1 bit } partial_outputfm_16_we1 { O 1 bit } partial_outputfm_16_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 770 \
    name partial_outputfm_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_17 \
    op interface \
    ports { partial_outputfm_17_address1 { O 10 vector } partial_outputfm_17_ce1 { O 1 bit } partial_outputfm_17_we1 { O 1 bit } partial_outputfm_17_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 771 \
    name partial_outputfm_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_18 \
    op interface \
    ports { partial_outputfm_18_address1 { O 10 vector } partial_outputfm_18_ce1 { O 1 bit } partial_outputfm_18_we1 { O 1 bit } partial_outputfm_18_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 772 \
    name partial_outputfm_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_19 \
    op interface \
    ports { partial_outputfm_19_address1 { O 10 vector } partial_outputfm_19_ce1 { O 1 bit } partial_outputfm_19_we1 { O 1 bit } partial_outputfm_19_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 773 \
    name partial_outputfm_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_20 \
    op interface \
    ports { partial_outputfm_20_address1 { O 10 vector } partial_outputfm_20_ce1 { O 1 bit } partial_outputfm_20_we1 { O 1 bit } partial_outputfm_20_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 774 \
    name partial_outputfm_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_21 \
    op interface \
    ports { partial_outputfm_21_address1 { O 10 vector } partial_outputfm_21_ce1 { O 1 bit } partial_outputfm_21_we1 { O 1 bit } partial_outputfm_21_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 775 \
    name partial_outputfm_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_22 \
    op interface \
    ports { partial_outputfm_22_address1 { O 10 vector } partial_outputfm_22_ce1 { O 1 bit } partial_outputfm_22_we1 { O 1 bit } partial_outputfm_22_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 776 \
    name partial_outputfm_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_23 \
    op interface \
    ports { partial_outputfm_23_address1 { O 10 vector } partial_outputfm_23_ce1 { O 1 bit } partial_outputfm_23_we1 { O 1 bit } partial_outputfm_23_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 777 \
    name partial_outputfm_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_24 \
    op interface \
    ports { partial_outputfm_24_address1 { O 10 vector } partial_outputfm_24_ce1 { O 1 bit } partial_outputfm_24_we1 { O 1 bit } partial_outputfm_24_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 778 \
    name partial_outputfm_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_25 \
    op interface \
    ports { partial_outputfm_25_address1 { O 10 vector } partial_outputfm_25_ce1 { O 1 bit } partial_outputfm_25_we1 { O 1 bit } partial_outputfm_25_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 779 \
    name partial_outputfm_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_26 \
    op interface \
    ports { partial_outputfm_26_address1 { O 10 vector } partial_outputfm_26_ce1 { O 1 bit } partial_outputfm_26_we1 { O 1 bit } partial_outputfm_26_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 780 \
    name partial_outputfm_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename partial_outputfm_27 \
    op interface \
    ports { partial_outputfm_27_address1 { O 10 vector } partial_outputfm_27_ce1 { O 1 bit } partial_outputfm_27_we1 { O 1 bit } partial_outputfm_27_d1 { O 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'partial_outputfm_27'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


