Analysis & Synthesis report for Project
Sat Nov 25 21:42:40 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Parking_Controller|flg_inp
  9. State Machine - |Parking_Controller|state
 10. State Machine - |Parking_Controller|state_admin
 11. State Machine - |Parking_Controller|state_N
 12. State Machine - |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST
 13. State Machine - |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0|ST
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Parameter Settings for User Entity Instance: Top-level Entity: |Parking_Controller
 21. Parameter Settings for User Entity Instance: MAIN_LCD:lcd_inst|LCD:inst2
 22. Parameter Settings for User Entity Instance: MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0
 23. Parameter Settings for User Entity Instance: floor_id_logic:logic_inst
 24. Port Connectivity Checks: "floor_id_logic:logic_inst"
 25. Port Connectivity Checks: "MAIN_LCD:lcd_inst|LCD_CDivider:inst1"
 26. Port Connectivity Checks: "ps2_Main:keyb|ps2_keyboard:inst1"
 27. Port Connectivity Checks: "ps2_Main:keyb|ps2_clock_divider:inst2"
 28. Port Connectivity Checks: "ps2_Main:keyb"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 25 21:42:40 2023      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Project                                    ;
; Top-level Entity Name              ; Parking_Controller                         ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,067                                      ;
;     Total combinational functions  ; 1,023                                      ;
;     Dedicated logic registers      ; 493                                        ;
; Total registers                    ; 493                                        ;
; Total pins                         ; 107                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Parking_Controller ; Project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; BCD_7SEG.v                       ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/BCD_7SEG.v           ;         ;
; ps2_Main.v                       ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/ps2_Main.v           ;         ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/ps2_keyboard.v       ;         ;
; ps2_clock_divider.v              ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/ps2_clock_divider.v  ;         ;
; Parking_Controller.v             ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/Parking_Controller.v ;         ;
; MAIN_LCD.v                       ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/MAIN_LCD.v           ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/LCD_Controller.v     ;         ;
; LCD_CDivider.v                   ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/LCD_CDivider.v       ;         ;
; LCD.v                            ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/LCD.v                ;         ;
; floor_id_logic.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/user/Desktop/Digital Project/Digital-Lab/Part1/floor_id_logic.v     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,067     ;
;                                             ;           ;
; Total combinational functions               ; 1023      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 571       ;
;     -- 3 input functions                    ; 167       ;
;     -- <=2 input functions                  ; 285       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 873       ;
;     -- arithmetic mode                      ; 150       ;
;                                             ;           ;
; Total registers                             ; 493       ;
;     -- Dedicated logic registers            ; 493       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 107       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 446       ;
; Total fan-out                               ; 4805      ;
; Average fan-out                             ; 2.78      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                               ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
; |Parking_Controller            ; 1023 (278)        ; 493 (93)     ; 0           ; 0            ; 0       ; 0         ; 107  ; 0            ; |Parking_Controller                                               ; work         ;
;    |BDC_7SEG:bcd_inst|         ; 34 (34)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|BDC_7SEG:bcd_inst                             ; work         ;
;    |MAIN_LCD:lcd_inst|         ; 474 (191)         ; 251 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|MAIN_LCD:lcd_inst                             ; work         ;
;       |LCD:inst2|              ; 227 (206)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2                   ; work         ;
;          |LCD_Controller:u0|   ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0 ; work         ;
;       |LCD_CDivider:inst1|     ; 56 (56)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|MAIN_LCD:lcd_inst|LCD_CDivider:inst1          ; work         ;
;    |floor_id_logic:logic_inst| ; 76 (76)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|floor_id_logic:logic_inst                     ; work         ;
;    |ps2_Main:keyb|             ; 161 (68)          ; 101 (41)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|ps2_Main:keyb                                 ; work         ;
;       |ps2_keyboard:inst1|     ; 93 (93)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1              ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Parking_Controller|flg_inp                    ;
+------------+------------+------------+------------+------------+
; Name       ; flg_inp.11 ; flg_inp.10 ; flg_inp.01 ; flg_inp.00 ;
+------------+------------+------------+------------+------------+
; flg_inp.00 ; 0          ; 0          ; 0          ; 0          ;
; flg_inp.01 ; 0          ; 0          ; 1          ; 1          ;
; flg_inp.10 ; 0          ; 1          ; 0          ; 1          ;
; flg_inp.11 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Parking_Controller|state                                                                               ;
+------------------+-----------------+----------------+-----------------+------------------+---------------+--------------+
; Name             ; state.INPUTTING ; state.EXIT_FSM ; state.ADMIN_FSM ; state.NORMAL_FSM ; state.INITIAL ; state.000000 ;
+------------------+-----------------+----------------+-----------------+------------------+---------------+--------------+
; state.000000     ; 0               ; 0              ; 0               ; 0                ; 0             ; 0            ;
; state.INITIAL    ; 0               ; 0              ; 0               ; 0                ; 1             ; 1            ;
; state.NORMAL_FSM ; 0               ; 0              ; 0               ; 1                ; 0             ; 1            ;
; state.ADMIN_FSM  ; 0               ; 0              ; 1               ; 0                ; 0             ; 1            ;
; state.EXIT_FSM   ; 0               ; 1              ; 0               ; 0                ; 0             ; 1            ;
; state.INPUTTING  ; 1               ; 0              ; 0               ; 0                ; 0             ; 1            ;
+------------------+-----------------+----------------+-----------------+------------------+---------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Parking_Controller|state_admin                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------+----------------------------+--------------------------------------+------------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+
; Name                                 ; state_admin.ENTER_ADMIN_ID ; state_admin.CHECK_RESTRICT_INCORRECT ; state_admin.CHECK_RESTRICT_CORRECT ; state_admin.CHECK_RESTRICT ; state_admin.RESTRICT_ADMIN ; state_admin.OPEN_GATE_ADMIN ; state_admin.CHOOSE_MODE_ADMIN ; state_admin.INCORRECT_ADMIN ; state_admin.CORRECT_ADMIN ; state_admin.CHECK_ADMIN ;
+--------------------------------------+----------------------------+--------------------------------------+------------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+
; state_admin.CHECK_ADMIN              ; 0                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 0                           ; 0                         ; 0                       ;
; state_admin.CORRECT_ADMIN            ; 0                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 0                           ; 1                         ; 1                       ;
; state_admin.INCORRECT_ADMIN          ; 0                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 1                           ; 0                         ; 1                       ;
; state_admin.CHOOSE_MODE_ADMIN        ; 0                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 1                             ; 0                           ; 0                         ; 1                       ;
; state_admin.OPEN_GATE_ADMIN          ; 0                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 1                           ; 0                             ; 0                           ; 0                         ; 1                       ;
; state_admin.RESTRICT_ADMIN           ; 0                          ; 0                                    ; 0                                  ; 0                          ; 1                          ; 0                           ; 0                             ; 0                           ; 0                         ; 1                       ;
; state_admin.CHECK_RESTRICT           ; 0                          ; 0                                    ; 0                                  ; 1                          ; 0                          ; 0                           ; 0                             ; 0                           ; 0                         ; 1                       ;
; state_admin.CHECK_RESTRICT_CORRECT   ; 0                          ; 0                                    ; 1                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 0                           ; 0                         ; 1                       ;
; state_admin.CHECK_RESTRICT_INCORRECT ; 0                          ; 1                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 0                           ; 0                         ; 1                       ;
; state_admin.ENTER_ADMIN_ID           ; 1                          ; 0                                    ; 0                                  ; 0                          ; 0                          ; 0                           ; 0                             ; 0                           ; 0                         ; 1                       ;
+--------------------------------------+----------------------------+--------------------------------------+------------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Parking_Controller|state_N                                                                                                                                    ;
+-----------------------------+--------------------+-----------------------------+---------------------------+---------------------+---------------------+-----------------------+
; Name                        ; state_N.NO_SPACE_N ; state_N.GRANTED_CHOSN_FLR_N ; state_N.GRANTED_ALT_FLR_N ; state_N.INCORRECT_N ; state_N.CHECK_FLR_N ; state_N.CHECK_STATE_N ;
+-----------------------------+--------------------+-----------------------------+---------------------------+---------------------+---------------------+-----------------------+
; state_N.CHECK_STATE_N       ; 0                  ; 0                           ; 0                         ; 0                   ; 0                   ; 0                     ;
; state_N.CHECK_FLR_N         ; 0                  ; 0                           ; 0                         ; 0                   ; 1                   ; 1                     ;
; state_N.INCORRECT_N         ; 0                  ; 0                           ; 0                         ; 1                   ; 0                   ; 1                     ;
; state_N.GRANTED_ALT_FLR_N   ; 0                  ; 0                           ; 1                         ; 0                   ; 0                   ; 1                     ;
; state_N.GRANTED_CHOSN_FLR_N ; 0                  ; 1                           ; 0                         ; 0                   ; 0                   ; 1                     ;
; state_N.NO_SPACE_N          ; 1                  ; 0                           ; 0                         ; 0                   ; 0                   ; 1                     ;
+-----------------------------+--------------------+-----------------------------+---------------------------+---------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST            ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                ;
+-------+-------+-------+-------+------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                    ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                    ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                    ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                    ;
+-------+-------+-------+-------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; red_power_led$latch                                ; red_power_led       ; yes                    ;
; red_wrong_led$latch                                ; Selector18          ; yes                    ;
; green_led$latch                                    ; Selector22          ; yes                    ;
; LCD_State[0]                                       ; Selector28          ; yes                    ;
; LCD_State[1]                                       ; Selector28          ; yes                    ;
; LCD_State[2]                                       ; Selector28          ; yes                    ;
; LCD_State[3]                                       ; Selector28          ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                          ;
+------------------------------------------------------------------+-------------------------------------------------------------+
; BDC_7SEG:bcd_inst|BCD1[7]                                        ; Stuck at GND due to stuck port data_in                      ;
; BDC_7SEG:bcd_inst|BCD0[7]                                        ; Stuck at GND due to stuck port data_in                      ;
; BDC_7SEG:bcd_inst|BCD2[7]                                        ; Stuck at GND due to stuck port data_in                      ;
; BDC_7SEG:bcd_inst|BCD3[7]                                        ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[7..9,11,15,23,31]                        ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[5]                                       ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[1,3,4]                                   ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[119,127]                                 ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[117]                                     ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[111]                                     ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[109]                                     ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[39,47,55,63,71,79,87,95,103,104,107,108] ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[37]                                      ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[23,31]                                   ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[21]                                      ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[15]                                      ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[13]                                      ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[6,7,10..12]                              ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[5]                                       ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line2[0..4]                                    ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[39,47,55,63]                             ; Stuck at GND due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[69]                                      ; Stuck at VCC due to stuck port data_in                      ;
; MAIN_LCD:lcd_inst|line1[71,79,87,95,103,111,116,119,127]         ; Stuck at GND due to stuck port data_in                      ;
; MODE                                                             ; Stuck at GND due to stuck port data_in                      ;
; floor_id_logic:logic_inst|users_flr[0..11]                       ; Lost fanout                                                 ;
; BDC_7SEG:bcd_inst|BCD2[3]                                        ; Merged with BDC_7SEG:bcd_inst|BCD2[0]                       ;
; BDC_7SEG:bcd_inst|BCD3[3]                                        ; Merged with BDC_7SEG:bcd_inst|BCD3[0]                       ;
; MAIN_LCD:lcd_inst|line1[2,6,12,124]                              ; Merged with MAIN_LCD:lcd_inst|line1[0]                      ;
; MAIN_LCD:lcd_inst|line2[8,9,14,121,124]                          ; Merged with MAIN_LCD:lcd_inst|line1[0]                      ;
; MAIN_LCD:lcd_inst|line2[113,120]                                 ; Merged with MAIN_LCD:lcd_inst|line1[107]                    ;
; MAIN_LCD:lcd_inst|line2[112]                                     ; Merged with MAIN_LCD:lcd_inst|line1[114]                    ;
; MAIN_LCD:lcd_inst|line1[113,121,122]                             ; Merged with MAIN_LCD:lcd_inst|line1[100]                    ;
; MAIN_LCD:lcd_inst|line2[105]                                     ; Merged with MAIN_LCD:lcd_inst|line1[100]                    ;
; MAIN_LCD:lcd_inst|line2[91]                                      ; Merged with MAIN_LCD:lcd_inst|line2[73]                     ;
; MAIN_LCD:lcd_inst|line1[14]                                      ; Merged with MAIN_LCD:lcd_inst|line1[10]                     ;
; MAIN_LCD:lcd_inst|line2[110,122]                                 ; Merged with MAIN_LCD:lcd_inst|line2[106]                    ;
; MAIN_LCD:lcd_inst|line2[75]                                      ; Merged with MAIN_LCD:lcd_inst|line1[27]                     ;
; MAIN_LCD:lcd_inst|line2[118,123,126]                             ; Merged with MAIN_LCD:lcd_inst|line1[126]                    ;
; MAIN_LCD:lcd_inst|line2[116]                                     ; Merged with MAIN_LCD:lcd_inst|line1[108]                    ;
; MAIN_LCD:lcd_inst|line1[94]                                      ; Merged with MAIN_LCD:lcd_inst|line1[86]                     ;
; MAIN_LCD:lcd_inst|line2[70]                                      ; Merged with MAIN_LCD:lcd_inst|line2[54]                     ;
; MAIN_LCD:lcd_inst|line2[125]                                     ; Merged with MAIN_LCD:lcd_inst|line1[125]                    ;
; MAIN_LCD:lcd_inst|line1[85]                                      ; Merged with MAIN_LCD:lcd_inst|line1[77]                     ;
; flg_inp~2                                                        ; Lost fanout                                                 ;
; flg_inp~3                                                        ; Lost fanout                                                 ;
; state~10                                                         ; Lost fanout                                                 ;
; state~11                                                         ; Lost fanout                                                 ;
; state~12                                                         ; Lost fanout                                                 ;
; state~13                                                         ; Lost fanout                                                 ;
; state~14                                                         ; Lost fanout                                                 ;
; state~15                                                         ; Lost fanout                                                 ;
; state_admin~10                                                   ; Lost fanout                                                 ;
; state_admin~11                                                   ; Lost fanout                                                 ;
; state_admin~12                                                   ; Lost fanout                                                 ;
; state_admin~13                                                   ; Lost fanout                                                 ;
; state_N~8                                                        ; Lost fanout                                                 ;
; state_N~9                                                        ; Lost fanout                                                 ;
; state_N~10                                                       ; Lost fanout                                                 ;
; state_N~11                                                       ; Lost fanout                                                 ;
; state_N~12                                                       ; Lost fanout                                                 ;
; state_N~13                                                       ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~8                            ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~9                            ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~10                           ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~11                           ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~12                           ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST~13                           ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0|ST~8               ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0|ST~9               ; Lost fanout                                                 ;
; MAIN_LCD:lcd_inst|line2[81]                                      ; Merged with MAIN_LCD:lcd_inst|line2[68]                     ;
; state_admin.CHECK_RESTRICT_CORRECT                               ; Stuck at GND due to stuck port data_in                      ;
; flg_inp.10                                                       ; Stuck at GND due to stuck port data_in                      ;
; counter[0]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[0] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[0]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[0] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[1]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[1] ;
; counter[1]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[1] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[2]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[2] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[3]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[3] ;
; counter[2]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[2] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[4]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[4] ;
; counter[3]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[3] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[5]                      ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[5] ;
; counter[4]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[4] ;
; counter[5]                                                       ; Merged with MAIN_LCD:lcd_inst|LCD_CDivider:inst1|counter[5] ;
; ps2_Main:keyb|ps2_keyboard:inst1|clk_div[6]                      ; Merged with counter[6]                                      ;
; state_admin.CHECK_RESTRICT_INCORRECT                             ; Stuck at GND due to stuck port data_in                      ;
; floor_id_logic:logic_inst|special_users_status[1]                ; Lost fanout                                                 ;
; Total Number of Removed Registers = 151                          ;                                                             ;
+------------------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+------------------------------------+---------------------------+-----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register  ;
+------------------------------------+---------------------------+-----------------------------------------+
; MODE                               ; Stuck at GND              ; floor_id_logic:logic_inst|users_flr[11] ;
;                                    ; due to stuck port data_in ;                                         ;
; state_admin.CHECK_RESTRICT_CORRECT ; Stuck at GND              ; state_admin.CHECK_RESTRICT_INCORRECT    ;
;                                    ; due to stuck port data_in ;                                         ;
+------------------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 493   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 172   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; ps2_Main:keyb|digits_counter[0]                ; 11      ;
; BDC_7SEG:bcd_inst|BCD0[0]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD0[1]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD0[2]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD0[3]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD0[4]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD0[5]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[0]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[1]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[2]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[3]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[4]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD1[5]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD2[0]                      ; 2       ;
; BDC_7SEG:bcd_inst|BCD2[1]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD2[2]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD2[4]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD2[5]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD3[0]                      ; 2       ;
; BDC_7SEG:bcd_inst|BCD3[1]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD3[2]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD3[4]                      ; 1       ;
; BDC_7SEG:bcd_inst|BCD3[5]                      ; 1       ;
; led_switch                                     ; 3       ;
; ps2_Main:keyb|key[3]                           ; 10      ;
; ps2_Main:keyb|key[2]                           ; 10      ;
; ps2_Main:keyb|key[1]                           ; 13      ;
; reset_keyboard                                 ; 41      ;
; ps2_Main:keyb|ps2_keyboard:inst1|key1_code[7]  ; 3       ;
; ps2_Main:keyb|ps2_keyboard:inst1|key1_code[4]  ; 14      ;
; ps2_Main:keyb|ps2_keyboard:inst1|key1_code[6]  ; 16      ;
; ps2_Main:keyb|ps2_keyboard:inst1|key1_code[5]  ; 11      ;
; ps2_Main:keyb|ps2_keyboard:inst1|key2_code[7]  ; 2       ;
; ps2_Main:keyb|ps2_keyboard:inst1|key2_code[6]  ; 2       ;
; ps2_Main:keyb|ps2_keyboard:inst1|key2_code[5]  ; 2       ;
; ps2_Main:keyb|ps2_keyboard:inst1|key2_code[4]  ; 2       ;
; floor_id_logic:logic_inst|remain_flr_norm_0[0] ; 10      ;
; floor_id_logic:logic_inst|remain_flr_1[0]      ; 10      ;
; floor_id_logic:logic_inst|remain_flr_spec_0[1] ; 4       ;
; ps2_Main:keyb|key[0]                           ; 11      ;
; ps2_Main:keyb|ID[5]                            ; 6       ;
; ps2_Main:keyb|ID[3]                            ; 8       ;
; ps2_Main:keyb|ID[7]                            ; 3       ;
; ps2_Main:keyb|ID[27]                           ; 2       ;
; ps2_Main:keyb|ID[23]                           ; 2       ;
; ps2_Main:keyb|ID[25]                           ; 2       ;
; ps2_Main:keyb|ID[21]                           ; 2       ;
; ps2_Main:keyb|ID[19]                           ; 2       ;
; ps2_Main:keyb|ID[15]                           ; 2       ;
; ps2_Main:keyb|ID[17]                           ; 2       ;
; ps2_Main:keyb|ID[11]                           ; 2       ;
; ps2_Main:keyb|ID[13]                           ; 2       ;
; ps2_Main:keyb|ID[9]                            ; 2       ;
; ps2_Main:keyb|ID[1]                            ; 17      ;
; blinking_admin_counter[0]                      ; 1       ;
; Total number of inverted registers = 55        ;         ;
+------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|ps2_Main:keyb|ID[22]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0|mStart ;
; 16:1               ; 26 bits   ; 260 LEs       ; 260 LEs              ; 0 LEs                  ; Yes        ; |Parking_Controller|MAIN_LCD:lcd_inst|line2[16]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1|key1_code[0]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|floor_id_logic:logic_inst|remain_flr_1[1]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|floor_id_logic:logic_inst|remain_flr_norm_0[1]       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1|key2_code[0]        ;
; 25:1               ; 6 bits    ; 96 LEs        ; 12 LEs               ; 84 LEs                 ; Yes        ; |Parking_Controller|t[0]                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|ps2_Main:keyb|ID[21]                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |Parking_Controller|BDC_7SEG:bcd_inst|BCD2[4]                            ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |Parking_Controller|BDC_7SEG:bcd_inst|BCD3[1]                            ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |Parking_Controller|BDC_7SEG:bcd_inst|BCD0[5]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1|key1_code[7]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1|key2_code[6]        ;
; 256:1              ; 4 bits    ; 680 LEs       ; 60 LEs               ; 620 LEs                ; Yes        ; |Parking_Controller|ps2_Main:keyb|key[1]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Parking_Controller|flg_inp                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Parking_Controller|state                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|mLCD_ST                  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |Parking_Controller|Selector68                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Parking_Controller|Selector70                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Parking_Controller ;
+--------------------------+-------+-------------------------------------------------+
; Parameter Name           ; Value ; Type                                            ;
+--------------------------+-------+-------------------------------------------------+
; OFF                      ; 0     ; Signed Integer                                  ;
; INITIAL                  ; 1     ; Signed Integer                                  ;
; NORMAL_FSM               ; 2     ; Signed Integer                                  ;
; ADMIN_FSM                ; 3     ; Signed Integer                                  ;
; EXIT_FSM                 ; 4     ; Signed Integer                                  ;
; INPUTTING                ; 5     ; Signed Integer                                  ;
; CHECK_STATE_N            ; 0     ; Signed Integer                                  ;
; CHECK_FLR_N              ; 1     ; Signed Integer                                  ;
; INCORRECT_N              ; 2     ; Signed Integer                                  ;
; GRANTED_ALT_FLR_N        ; 3     ; Signed Integer                                  ;
; GRANTED_CHOSN_FLR_N      ; 4     ; Signed Integer                                  ;
; NO_SPACE_N               ; 5     ; Signed Integer                                  ;
; CHECK_ADMIN              ; 0     ; Signed Integer                                  ;
; CORRECT_ADMIN            ; 1     ; Signed Integer                                  ;
; INCORRECT_ADMIN          ; 2     ; Signed Integer                                  ;
; CHOOSE_MODE_ADMIN        ; 3     ; Signed Integer                                  ;
; OPEN_GATE_ADMIN          ; 4     ; Signed Integer                                  ;
; RESTRICT_ADMIN           ; 5     ; Signed Integer                                  ;
; CHECK_RESTRICT           ; 6     ; Signed Integer                                  ;
; CHECK_RESTRICT_CORRECT   ; 7     ; Signed Integer                                  ;
; CHECK_RESTRICT_INCORRECT ; 8     ; Signed Integer                                  ;
; ENTER_ADMIN_ID           ; 9     ; Signed Integer                                  ;
+--------------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAIN_LCD:lcd_inst|LCD:inst2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                                  ;
; LCD_LINE1      ; 5     ; Signed Integer                                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                  ;
; LCD_LINE2      ; 22    ; Signed Integer                                  ;
; LUT_SIZE       ; 38    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: floor_id_logic:logic_inst ;
+----------------+----------------------+--------------------------------+
; Parameter Name ; Value                ; Type                           ;
+----------------+----------------------+--------------------------------+
; ID_PREFIX      ; 00100000001000110000 ; Unsigned Binary                ;
+----------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "floor_id_logic:logic_inst"                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; MODE ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "MODE[1..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_LCD:lcd_inst|LCD_CDivider:inst1"                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_Main:keyb|ps2_keyboard:inst1"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; scandata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_Main:keyb|ps2_clock_divider:inst2"                                                                                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clock_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_Main:keyb"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; key_pressed  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key2_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_pressed    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 493                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 18                          ;
;     SCLR SLD          ; 6                           ;
;     SLD               ; 3                           ;
;     plain             ; 292                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1045                        ;
;     arith             ; 150                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 8                           ;
;     normal            ; 895                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 159                         ;
;         4 data inputs ; 571                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Nov 25 21:42:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file bcd_7seg.v
    Info (12023): Found entity 1: BDC_7SEG
Info (12021): Found 1 design units, including 1 entities, in source file ps2_main.v
    Info (12023): Found entity 1: ps2_Main
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 1 design units, including 1 entities, in source file ps2_clock_divider.v
    Info (12023): Found entity 1: ps2_clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file parking_controller.v
    Info (12023): Found entity 1: Parking_Controller
Info (12021): Found 1 design units, including 1 entities, in source file main_lcd.v
    Info (12023): Found entity 1: MAIN_LCD
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lcd_cdivider.v
    Info (12023): Found entity 1: LCD_CDivider
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD
Warning (10236): Verilog HDL Implicit Net warning at Parking_Controller.v(94): created implicit net for "ctrl_pressed"
Warning (10236): Verilog HDL Implicit Net warning at Parking_Controller.v(95): created implicit net for "a_pressed"
Info (12127): Elaborating entity "Parking_Controller" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Parking_Controller.v(155): truncated value with size 32 to match size of target (6)
Warning (10235): Verilog HDL Always Construct warning at Parking_Controller.v(466): variable "flg_inp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Parking_Controller.v(468): variable "flg_inp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Parking_Controller.v(450): inferring latch(es) for variable "red_power_led", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Parking_Controller.v(450): inferring latch(es) for variable "red_wrong_led", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Parking_Controller.v(450): inferring latch(es) for variable "green_led", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Parking_Controller.v(450): inferring latch(es) for variable "LCD_State", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "first_rem_BCD" at Parking_Controller.v(10) has no driver
Warning (10034): Output port "second_rem_BCD" at Parking_Controller.v(10) has no driver
Warning (10034): Output port "tot_rem_BCD_left" at Parking_Controller.v(10) has no driver
Warning (10034): Output port "tot_rem_BCD_right" at Parking_Controller.v(10) has no driver
Warning (10034): Output port "BCD4" at Parking_Controller.v(15) has no driver
Warning (10034): Output port "BCD5" at Parking_Controller.v(15) has no driver
Warning (10034): Output port "BCD6" at Parking_Controller.v(17) has no driver
Info (10041): Inferred latch for "LCD_State[0]" at Parking_Controller.v(450)
Info (10041): Inferred latch for "LCD_State[1]" at Parking_Controller.v(450)
Info (10041): Inferred latch for "LCD_State[2]" at Parking_Controller.v(450)
Info (10041): Inferred latch for "LCD_State[3]" at Parking_Controller.v(450)
Info (10041): Inferred latch for "green_led" at Parking_Controller.v(450)
Info (10041): Inferred latch for "red_wrong_led" at Parking_Controller.v(450)
Info (10041): Inferred latch for "red_power_led" at Parking_Controller.v(450)
Info (12128): Elaborating entity "ps2_Main" for hierarchy "ps2_Main:keyb"
Warning (10036): Verilog HDL or VHDL warning at ps2_Main.v(18): object "reset_ctrla" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ps2_Main.v(48): object "reset_valid_key_pressed" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ps2_Main.v(71): truncated value with size 32 to match size of target (3)
Warning (10199): Verilog HDL Case Statement warning at ps2_Main.v(84): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at ps2_Main.v(119): truncated value with size 24 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ps2_Main.v(129): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_Main.v(130): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_Main.v(131): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ps2_clock_divider" for hierarchy "ps2_Main:keyb|ps2_clock_divider:inst2"
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_Main:keyb|ps2_keyboard:inst1"
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard.v(59): object "HOST_ACK" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(104): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(156): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(176): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "MAIN_LCD" for hierarchy "MAIN_LCD:lcd_inst"
Warning (10272): Verilog HDL Case Statement warning at MAIN_LCD.v(45): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "LCD_CDivider" for hierarchy "MAIN_LCD:lcd_inst|LCD_CDivider:inst1"
Info (12128): Elaborating entity "LCD" for hierarchy "MAIN_LCD:lcd_inst|LCD:inst2"
Warning (10230): Verilog HDL assignment warning at LCD.v(61): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD.v(69): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Warning (12125): Using design file floor_id_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: floor_id_logic
Info (12128): Elaborating entity "floor_id_logic" for hierarchy "floor_id_logic:logic_inst"
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(18): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(38): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(42): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(43): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(133): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(136): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(142): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(145): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(150): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(159): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(161): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(167): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(169): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(175): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(177): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(183): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(185): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(191): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(193): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(199): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(201): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(207): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(209): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(215): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(217): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(223): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(225): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(231): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(233): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(239): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(241): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(247): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at floor_id_logic.v(249): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "BDC_7SEG" for hierarchy "BDC_7SEG:bcd_inst"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
Warning (13012): Latch red_wrong_led$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.NORMAL_FSM
Warning (13012): Latch green_led$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ADMIN_FSM
Warning (13012): Latch LCD_State[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flg_inp.00
Warning (13012): Latch LCD_State[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flg_inp.00
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "first_rem_BCD[0]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[1]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[2]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[3]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[4]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[5]" is stuck at GND
    Warning (13410): Pin "first_rem_BCD[6]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[0]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[1]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[2]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[3]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[4]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[5]" is stuck at GND
    Warning (13410): Pin "second_rem_BCD[6]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[0]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[1]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[2]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[3]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[4]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[5]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_left[6]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[0]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[1]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[2]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[3]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[4]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[5]" is stuck at GND
    Warning (13410): Pin "tot_rem_BCD_right[6]" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "BCD0[7]" is stuck at GND
    Warning (13410): Pin "BCD1[7]" is stuck at GND
    Warning (13410): Pin "BCD2[7]" is stuck at GND
    Warning (13410): Pin "BCD3[7]" is stuck at GND
    Warning (13410): Pin "BCD4[0]" is stuck at GND
    Warning (13410): Pin "BCD4[1]" is stuck at GND
    Warning (13410): Pin "BCD4[2]" is stuck at GND
    Warning (13410): Pin "BCD4[3]" is stuck at GND
    Warning (13410): Pin "BCD4[4]" is stuck at GND
    Warning (13410): Pin "BCD4[5]" is stuck at GND
    Warning (13410): Pin "BCD4[6]" is stuck at GND
    Warning (13410): Pin "BCD4[7]" is stuck at GND
    Warning (13410): Pin "BCD5[0]" is stuck at GND
    Warning (13410): Pin "BCD5[1]" is stuck at GND
    Warning (13410): Pin "BCD5[2]" is stuck at GND
    Warning (13410): Pin "BCD5[3]" is stuck at GND
    Warning (13410): Pin "BCD5[4]" is stuck at GND
    Warning (13410): Pin "BCD5[5]" is stuck at GND
    Warning (13410): Pin "BCD5[6]" is stuck at GND
    Warning (13410): Pin "BCD5[7]" is stuck at GND
    Warning (13410): Pin "BCD6[0]" is stuck at GND
    Warning (13410): Pin "BCD6[1]" is stuck at GND
    Warning (13410): Pin "BCD6[2]" is stuck at GND
    Warning (13410): Pin "BCD6[3]" is stuck at GND
    Warning (13410): Pin "BCD6[4]" is stuck at GND
    Warning (13410): Pin "BCD6[5]" is stuck at GND
    Warning (13410): Pin "BCD6[6]" is stuck at GND
    Warning (13410): Pin "BCD6[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register ps2_Main:keyb|key[2] will power up to High
    Critical Warning (18010): Register ps2_Main:keyb|ID[27] will power up to High
    Critical Warning (18010): Register ps2_Main:keyb|ID[25] will power up to High
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 101 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1086 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Sat Nov 25 21:42:40 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


