Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Jan  3 12:02:20 2023
| Host         : yarra running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -hierarchical -file reports/culsans.utilization.rpt
| Design       : culsans_xilinx
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                            Instance                                           |                                            Module                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| culsans_xilinx                                                                                |                                                                                       (top) |     126282 |     124770 |    1144 |  368 | 80266 |    161 |      2 |         54 |
|   (culsans_xilinx)                                                                            |                                                                                       (top) |        303 |        303 |       0 |    0 |     5 |      0 |      0 |          0 |
|   genblk3[0].i_ariane                                                                         |                                                                                      ariane |      47902 |      47902 |       0 |    0 | 24779 |     74 |      0 |         27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                               |                                                               cvxif_example_coprocessor_679 |        467 |        467 |       0 |    0 |  1075 |      0 |      0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                           |                                                               cvxif_example_coprocessor_679 |         79 |         79 |       0 |    0 |     1 |      0 |      0 |          0 |
|       counter_i                                                                               |                                                                                 counter_906 |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_counter                                                                             |                                                                           delta_counter_908 |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|       fifo_commit_i                                                                           |                                                                                 fifo_v3_907 |        351 |        351 |       0 |    0 |  1070 |      0 |      0 |          0 |
|     i_cva6                                                                                    |                                                                                    cva6_680 |      47435 |      47435 |       0 |    0 | 23704 |     74 |      0 |         27 |
|       controller_i                                                                            |                                                                              controller_681 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       csr_regfile_i                                                                           |                                                                             csr_regfile_682 |       2460 |       2460 |       0 |    0 |  1772 |      0 |      0 |          0 |
|       ex_stage_i                                                                              |                                                                                ex_stage_683 |      17249 |      17249 |       0 |    0 |  8399 |      0 |      0 |         27 |
|         (ex_stage_i)                                                                          |                                                                                ex_stage_683 |          0 |          0 |       0 |    0 |    81 |      0 |      0 |          0 |
|         csr_buffer_i                                                                          |                                                                              csr_buffer_859 |        822 |        822 |       0 |    0 |    15 |      0 |      0 |          0 |
|         fpu_gen.fpu_i                                                                         |                                                                                fpu_wrap_860 |       8033 |       8033 |       0 |    0 |  2219 |      0 |      0 |         11 |
|           (fpu_gen.fpu_i)                                                                     |                                                                                fpu_wrap_860 |          4 |          4 |       0 |    0 |   214 |      0 |      0 |          0 |
|           fpu_gen.i_fpnew_bulk                                                                |                                                                               fpnew_top_880 |       8029 |       8029 |       0 |    0 |  2005 |      0 |      0 |         11 |
|             (fpu_gen.i_fpnew_bulk)                                                            |                                                                               fpnew_top_880 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[0].i_opgroup_block                                           |                                                                     fpnew_opgroup_block_881 |       3374 |       3374 |       0 |    0 |   967 |      0 |      0 |         11 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                |                                                                 fpnew_opgroup_fmt_slice_901 |        976 |        976 |       0 |    0 |   239 |      0 |      0 |          2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                              |                                                                               fpnew_fma_905 |        976 |        976 |       0 |    0 |   239 |      0 |      0 |          2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                |                                                 fpnew_opgroup_fmt_slice__parameterized0_902 |       2397 |       2397 |       0 |    0 |   727 |      0 |      0 |          9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                              |                                                               fpnew_fma__parameterized0_904 |       2397 |       2397 |       0 |    0 |   727 |      0 |      0 |          9 |
|               i_arbiter                                                                       |                                                             rr_arb_tree__parameterized1_903 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[1].i_opgroup_block                                           |                                                     fpnew_opgroup_block__parameterized0_882 |       2161 |       2161 |       0 |    0 |   605 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                               |                                                            fpnew_opgroup_multifmt_slice_893 |       2156 |       2156 |       0 |    0 |   605 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi              |                                                                     fpnew_divsqrt_multi_895 |       2156 |       2156 |       0 |    0 |   605 |      0 |      0 |          0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)          |                                                                     fpnew_divsqrt_multi_895 |         74 |         74 |       0 |    0 |   295 |      0 |      0 |          0 |
|                   i_divsqrt_lei                                                               |                                                                        div_sqrt_top_mvp_896 |       2082 |       2082 |       0 |    0 |   310 |      0 |      0 |          0 |
|                     fpu_norm_U0                                                               |                                                                       norm_div_sqrt_mvp_897 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     nrbd_nrsc_U0                                                              |                                                                           nrbd_nrsc_mvp_898 |       1355 |       1355 |       0 |    0 |   168 |      0 |      0 |          0 |
|                       control_U0                                                              |                                                                             control_mvp_900 |       1355 |       1355 |       0 |    0 |   168 |      0 |      0 |          0 |
|                     preprocess_U0                                                             |                                                                          preprocess_mvp_899 |        671 |        671 |       0 |    0 |   142 |      0 |      0 |          0 |
|               i_arbiter                                                                       |                                                             rr_arb_tree__parameterized1_894 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[2].i_opgroup_block                                           |                                                     fpnew_opgroup_block__parameterized1_883 |        412 |        412 |       0 |    0 |   220 |      0 |      0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                |                                                 fpnew_opgroup_fmt_slice__parameterized1_888 |        141 |        141 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                          |                                                                           fpnew_noncomp_892 |        141 |        141 |       0 |    0 |    78 |      0 |      0 |          0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                |                                                 fpnew_opgroup_fmt_slice__parameterized2_889 |        271 |        271 |       0 |    0 |   141 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                          |                                                           fpnew_noncomp__parameterized0_891 |        271 |        271 |       0 |    0 |   141 |      0 |      0 |          0 |
|               i_arbiter                                                                       |                                                             rr_arb_tree__parameterized1_890 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[3].i_opgroup_block                                           |                                                     fpnew_opgroup_block__parameterized2_884 |       2075 |       2075 |       0 |    0 |   211 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                               |                                            fpnew_opgroup_multifmt_slice__parameterized0_886 |       2075 |       2075 |       0 |    0 |   211 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                 |                                                                        fpnew_cast_multi_887 |       2075 |       2075 |       0 |    0 |   211 |      0 |      0 |          0 |
|             i_arbiter                                                                         |                                                             rr_arb_tree__parameterized2_885 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                                  |                                                                                cvxif_fu_861 |        232 |        232 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_mult                                                                                |                                                                                    mult_862 |        639 |        639 |       0 |    0 |   388 |      0 |      0 |         16 |
|           (i_mult)                                                                            |                                                                                    mult_862 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_div                                                                               |                                                                                  serdiv_878 |        301 |        301 |       0 |    0 |   209 |      0 |      0 |          0 |
|           i_multiplier                                                                        |                                                                              multiplier_879 |        338 |        338 |       0 |    0 |   178 |      0 |      0 |         16 |
|         lsu_i                                                                                 |                                                                         load_store_unit_863 |       7523 |       7523 |       0 |    0 |  5660 |      0 |      0 |          0 |
|           gen_mmu_sv39.i_cva6_mmu                                                             |                                                                                     mmu_864 |       4640 |       4640 |       0 |    0 |  3385 |      0 |      0 |          0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                         |                                                                                     mmu_864 |        132 |        132 |       0 |    0 |   184 |      0 |      0 |          0 |
|             i_dtlb                                                                            |                                                                                     tlb_872 |       1103 |       1103 |       0 |    0 |  1519 |      0 |      0 |          0 |
|             i_itlb                                                                            |                                                                                     tlb_873 |       1579 |       1579 |       0 |    0 |  1487 |      0 |      0 |          0 |
|             i_pmp_data                                                                        |                                                                                     pmp_874 |        539 |        539 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_pmp_if                                                                          |                                                                                     pmp_875 |         86 |         86 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_ptw                                                                             |                                                                                     ptw_876 |       1249 |       1249 |       0 |    0 |   195 |      0 |      0 |          0 |
|               (i_ptw)                                                                         |                                                                                     ptw_876 |        760 |        760 |       0 |    0 |   195 |      0 |      0 |          0 |
|               i_pmp_ptw                                                                       |                                                                                     pmp_877 |        499 |        499 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_load_unit                                                                         |                                                                               load_unit_865 |        111 |        111 |       0 |    0 |    23 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                                     |                                                                               shift_reg_866 |       1449 |       1449 |       0 |    0 |   137 |      0 |      0 |          0 |
|           i_store_unit                                                                        |                                                                              store_unit_867 |        831 |        831 |       0 |    0 |  1803 |      0 |      0 |          0 |
|             (i_store_unit)                                                                    |                                                                              store_unit_867 |         57 |         57 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_amo_buffer                                                                      |                                                                              amo_buffer_869 |         76 |         76 |       0 |    0 |   128 |      0 |      0 |          0 |
|               i_amo_fifo                                                                      |                                                                 fifo_v3__parameterized2_871 |         76 |         76 |       0 |    0 |   128 |      0 |      0 |          0 |
|             store_buffer_i                                                                    |                                                                            store_buffer_870 |        698 |        698 |       0 |    0 |  1592 |      0 |      0 |          0 |
|           lsu_bypass_i                                                                        |                                                                              lsu_bypass_868 |        494 |        494 |       0 |    0 |   312 |      0 |      0 |          0 |
|       i_cache_subsystem                                                                       |                                                                     std_cache_subsystem_684 |       7156 |       7156 |       0 |    0 |  1529 |     74 |      0 |          0 |
|         i_cva6_icache_axi_wrapper                                                             |                                                                 cva6_icache_axi_wrapper_701 |       1007 |       1007 |       0 |    0 |   318 |     24 |      0 |          0 |
|           (i_cva6_icache_axi_wrapper)                                                         |                                                                 cva6_icache_axi_wrapper_701 |         32 |         32 |       0 |    0 |   184 |      0 |      0 |          0 |
|           i_axi_shim                                                                          |                                                                                axi_shim_812 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_cva6_icache                                                                       |                                                                             cva6_icache_813 |        974 |        974 |       0 |    0 |   132 |     24 |      0 |          0 |
|             (i_cva6_icache)                                                                   |                                                                             cva6_icache_813 |        140 |        140 |       0 |    0 |   128 |      0 |      0 |          0 |
|             gen_sram[0].data_sram                                                             |                                                                    sram__parameterized0_814 |        138 |        138 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_853 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_857 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_858 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__29 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_854 |        100 |        100 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_855 |        100 |        100 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_856 |        100 |        100 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_856 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__28 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[0].tag_sram                                                              |                                                                                    sram_815 |        166 |        166 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_850 |        166 |        166 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_851 |        166 |        166 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_852 |        166 |        166 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_852 |        143 |        143 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__34 |         23 |         23 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[1].data_sram                                                             |                                                                    sram__parameterized0_816 |        117 |        117 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_844 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_848 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_849 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__31 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_845 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_846 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_847 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_847 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__30 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[1].tag_sram                                                              |                                                                                    sram_817 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_841 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_842 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_843 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_843 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__35 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[2].data_sram                                                             |                                                                    sram__parameterized0_818 |        165 |        165 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_835 |        110 |        110 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_839 |        110 |        110 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_840 |        110 |        110 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_840 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__33 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_836 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_837 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_838 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_838 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__32 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[2].tag_sram                                                              |                                                                                    sram_819 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_832 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_833 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_834 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_834 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__36 |         20 |         20 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[3].data_sram                                                             |                                                                    sram__parameterized0_820 |        120 |        120 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_826 |         40 |         40 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_830 |         40 |         40 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_831 |         40 |         40 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__26 |         40 |         40 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_827 |         80 |         80 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_828 |         80 |         80 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_829 |         80 |         80 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_829 |         37 |         37 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__27 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[3].tag_sram                                                              |                                                                                    sram_821 |         39 |         39 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_823 |         39 |         39 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_824 |         39 |         39 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_825 |         39 |         39 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_825 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                             xpm_memory_base |         24 |         24 |       0 |    0 |     0 |      2 |      0 |          0 |
|             i_lfsr                                                                            |                                                                                    lfsr_822 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_fifo_w_channel                                                                      |                                                                 fifo_v3__parameterized3_702 |         26 |         26 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_nbdcache                                                                            |                                                                            std_nbdcache_703 |       6102 |       6102 |       0 |    0 |  1184 |     50 |      0 |          0 |
|           (i_nbdcache)                                                                        |                                                                            std_nbdcache_703 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_miss_handler                                                                      |                                                                            miss_handler_710 |       1635 |       1635 |       0 |    0 |   694 |      0 |      0 |          0 |
|             (i_miss_handler)                                                                  |                                                                            miss_handler_710 |        128 |        128 |       0 |    0 |   335 |      0 |      0 |          0 |
|             i_bypass_arbiter                                                                  |                                                                     axi_adapter_arbiter_808 |        458 |        458 |       0 |    0 |   140 |      0 |      0 |          0 |
|             i_bypass_axi_adapter                                                              |                                                                             axi_adapter_809 |        123 |        123 |       0 |    0 |    75 |      0 |      0 |          0 |
|             i_lfsr                                                                            |                                                                               lfsr_8bit_810 |        351 |        351 |       0 |    0 |     8 |      0 |      0 |          0 |
|             i_miss_axi_adapter                                                                |                                                             axi_adapter__parameterized0_811 |        577 |        577 |       0 |    0 |   136 |      0 |      0 |          0 |
|           i_snoop_cache_ctrl                                                                  |                                                                        snoop_cache_ctrl_711 |        254 |        254 |       0 |    0 |   210 |      0 |      0 |          0 |
|           i_tag_cmp                                                                           |                                                                                 tag_cmp_712 |        165 |        165 |       0 |    0 |     5 |      0 |      0 |          0 |
|           master_ports[1].i_cache_ctrl                                                        |                                                                              cache_ctrl_713 |        298 |        298 |       0 |    0 |    59 |      0 |      0 |          0 |
|           master_ports[2].i_cache_ctrl                                                        |                                                                              cache_ctrl_714 |        334 |        334 |       0 |    0 |    72 |      0 |      0 |          0 |
|           master_ports[3].i_cache_ctrl                                                        |                                                                              cache_ctrl_715 |        345 |        345 |       0 |    0 |   144 |      0 |      0 |          0 |
|           sram_block[0].data_sram                                                             |                                                                    sram__parameterized1_716 |        106 |        106 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_802 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_806 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_807 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__98 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_803 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_804 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_805 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__97 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[0].tag_sram                                                              |                                                                    sram__parameterized2_717 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_799 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_800 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_801 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_801 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__96 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[1].data_sram                                                             |                                                                    sram__parameterized1_718 |        107 |        107 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_793 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_797 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_798 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__95 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_794 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_795 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_796 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__94 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[1].tag_sram                                                              |                                                                    sram__parameterized2_719 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_790 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_791 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_792 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_792 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__93 |         27 |         27 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[2].data_sram                                                             |                                                                    sram__parameterized1_720 |         95 |         95 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_784 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_788 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_789 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__92 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_785 |         48 |         48 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_786 |         48 |         48 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_787 |         48 |         48 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__91 |         48 |         48 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[2].tag_sram                                                              |                                                                    sram__parameterized2_721 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_781 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_782 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_783 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_783 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__90 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[3].data_sram                                                             |                                                                    sram__parameterized1_722 |         96 |         96 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_775 |         41 |         41 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_779 |         41 |         41 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_780 |         41 |         41 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__89 |         41 |         41 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_776 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_777 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_778 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__88 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[3].tag_sram                                                              |                                                                    sram__parameterized2_723 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_772 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_773 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_774 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_774 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__87 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[4].data_sram                                                             |                                                                    sram__parameterized1_724 |         89 |         89 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_766 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_770 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_771 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__86 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_767 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_768 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_769 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__85 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[4].tag_sram                                                              |                                                                    sram__parameterized2_725 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_763 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_764 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_765 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_765 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__84 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[5].data_sram                                                             |                                                                    sram__parameterized1_726 |         93 |         93 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_757 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_761 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_762 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__83 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_758 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_759 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_760 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__82 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[5].tag_sram                                                              |                                                                    sram__parameterized2_727 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_754 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_755 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_756 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_756 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__81 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[6].data_sram                                                             |                                                                    sram__parameterized1_728 |        101 |        101 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_748 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_752 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_753 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__80 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_749 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_750 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_751 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__79 |         47 |         47 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[6].tag_sram                                                              |                                                                    sram__parameterized2_729 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_745 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_746 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_747 |         45 |         45 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_747 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__78 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[7].data_sram                                                             |                                                                    sram__parameterized1_730 |         98 |         98 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_739 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_743 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_744 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__77 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_740 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_741 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_742 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__76 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[7].tag_sram                                                              |                                                                    sram__parameterized2_731 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_736 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_737 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_738 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_738 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__75 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|           valid_dirty_sram                                                                    |                                                                    sram__parameterized3_732 |       2013 |       2013 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_733 |       2013 |       2013 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_734 |       2013 |       2013 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 (i_tc_sram)                                                                   |                                                                                 tc_sram_734 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_735 |       2005 |       2005 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_735 |       1990 |       1990 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__74 |         15 |         15 |       0 |    0 |     0 |      2 |      0 |          0 |
|         i_stream_arbiter_ar                                                                   |                                                                          stream_arbiter_704 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_arb                                                                               |                                                                stream_arbiter_flushable_708 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|             gen_rr_arb.i_arbiter                                                              |                                                             rr_arb_tree__parameterized3_709 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_stream_arbiter_aw                                                                   |                                                          stream_arbiter__parameterized0_705 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_arb                                                                               |                                                stream_arbiter_flushable__parameterized0_706 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|             gen_rr_arb.i_arbiter                                                              |                                                             rr_arb_tree__parameterized4_707 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|       i_frontend                                                                              |                                                                                frontend_685 |       2953 |       2953 |       0 |    0 |  4075 |      0 |      0 |          0 |
|         (i_frontend)                                                                          |                                                                                frontend_685 |          9 |          9 |       0 |    0 |   245 |      0 |      0 |          0 |
|         i_bht                                                                                 |                                                                                     bht_693 |        172 |        172 |       0 |    0 |   384 |      0 |      0 |          0 |
|         i_btb                                                                                 |                                                                                     btb_694 |        600 |        600 |       0 |    0 |  2080 |      0 |      0 |          0 |
|         i_instr_queue                                                                         |                                                                             instr_queue_695 |       1045 |       1045 |       0 |    0 |  1153 |      0 |      0 |          0 |
|           (i_instr_queue)                                                                     |                                                                             instr_queue_695 |          5 |          5 |       0 |    0 |    68 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                                 |                                                                 fifo_v3__parameterized0_698 |        824 |        824 |       0 |    0 |   411 |      0 |      0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                                 |                                                                 fifo_v3__parameterized0_699 |        133 |        133 |       0 |    0 |   411 |      0 |      0 |          0 |
|           i_fifo_address                                                                      |                                                                 fifo_v3__parameterized1_700 |         83 |         83 |       0 |    0 |   263 |      0 |      0 |          0 |
|         i_instr_realign                                                                       |                                                                           instr_realign_696 |       1094 |       1094 |       0 |    0 |    83 |      0 |      0 |          0 |
|         i_ras                                                                                 |                                                                                     ras_697 |         33 |         33 |       0 |    0 |   130 |      0 |      0 |          0 |
|       i_perf_counters                                                                         |                                                                           perf_counters_686 |        289 |        289 |       0 |    0 |   896 |      0 |      0 |          0 |
|       id_stage_i                                                                              |                                                                                id_stage_687 |        777 |        777 |       0 |    0 |   294 |      0 |      0 |          0 |
|       issue_stage_i                                                                           |                                                                             issue_stage_688 |      17343 |      17343 |       0 |    0 |  6737 |      0 |      0 |          0 |
|         i_issue_read_operands                                                                 |                                                                     issue_read_operands_689 |       9558 |       9558 |       0 |    0 |  4437 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                                             |                                                                     issue_read_operands_689 |       6561 |       6561 |       0 |    0 |   405 |      0 |      0 |          0 |
|           float_regfile_gen.i_ariane_fp_regfile                                               |                                                                          ariane_regfile_691 |       1731 |       1731 |       0 |    0 |  2048 |      0 |      0 |          0 |
|           i_ariane_regfile                                                                    |                                                          ariane_regfile__parameterized0_692 |       1266 |       1266 |       0 |    0 |  1984 |      0 |      0 |          0 |
|         i_scoreboard                                                                          |                                                                              scoreboard_690 |       7785 |       7785 |       0 |    0 |  2300 |      0 |      0 |          0 |
|   genblk3[1].i_ariane                                                                         |                                                                                    ariane_0 |      48137 |      48137 |       0 |    0 | 24773 |     74 |      0 |         27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                               |                                                                   cvxif_example_coprocessor |        454 |        454 |       0 |    0 |  1075 |      0 |      0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                           |                                                                   cvxif_example_coprocessor |         66 |         66 |       0 |    0 |     1 |      0 |      0 |          0 |
|       counter_i                                                                               |                                                                                     counter |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_counter                                                                             |                                                                               delta_counter |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|       fifo_commit_i                                                                           |                                                                                     fifo_v3 |        351 |        351 |       0 |    0 |  1070 |      0 |      0 |          0 |
|     i_cva6                                                                                    |                                                                                        cva6 |      47683 |      47683 |       0 |    0 | 23698 |     74 |      0 |         27 |
|       controller_i                                                                            |                                                                                  controller |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       csr_regfile_i                                                                           |                                                                                 csr_regfile |       2478 |       2478 |       0 |    0 |  1771 |      0 |      0 |          0 |
|       ex_stage_i                                                                              |                                                                                    ex_stage |      17195 |      17195 |       0 |    0 |  8397 |      0 |      0 |         27 |
|         (ex_stage_i)                                                                          |                                                                                    ex_stage |          0 |          0 |       0 |    0 |    81 |      0 |      0 |          0 |
|         csr_buffer_i                                                                          |                                                                                  csr_buffer |        817 |        817 |       0 |    0 |    15 |      0 |      0 |          0 |
|         fpu_gen.fpu_i                                                                         |                                                                                    fpu_wrap |       8025 |       8025 |       0 |    0 |  2219 |      0 |      0 |         11 |
|           (fpu_gen.fpu_i)                                                                     |                                                                                    fpu_wrap |          4 |          4 |       0 |    0 |   214 |      0 |      0 |          0 |
|           fpu_gen.i_fpnew_bulk                                                                |                                                                                   fpnew_top |       8021 |       8021 |       0 |    0 |  2005 |      0 |      0 |         11 |
|             (fpu_gen.i_fpnew_bulk)                                                            |                                                                                   fpnew_top |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[0].i_opgroup_block                                           |                                                                         fpnew_opgroup_block |       3374 |       3374 |       0 |    0 |   967 |      0 |      0 |         11 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                |                                                                     fpnew_opgroup_fmt_slice |        978 |        978 |       0 |    0 |   239 |      0 |      0 |          2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                              |                                                                                   fpnew_fma |        978 |        978 |       0 |    0 |   239 |      0 |      0 |          2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                |                                                     fpnew_opgroup_fmt_slice__parameterized0 |       2395 |       2395 |       0 |    0 |   727 |      0 |      0 |          9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                              |                                                                   fpnew_fma__parameterized0 |       2395 |       2395 |       0 |    0 |   727 |      0 |      0 |          9 |
|               i_arbiter                                                                       |                                                             rr_arb_tree__parameterized1_678 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[1].i_opgroup_block                                           |                                                         fpnew_opgroup_block__parameterized0 |       2157 |       2157 |       0 |    0 |   605 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                               |                                                                fpnew_opgroup_multifmt_slice |       2152 |       2152 |       0 |    0 |   605 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi              |                                                                         fpnew_divsqrt_multi |       2152 |       2152 |       0 |    0 |   605 |      0 |      0 |          0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)          |                                                                         fpnew_divsqrt_multi |         74 |         74 |       0 |    0 |   295 |      0 |      0 |          0 |
|                   i_divsqrt_lei                                                               |                                                                            div_sqrt_top_mvp |       2078 |       2078 |       0 |    0 |   310 |      0 |      0 |          0 |
|                     fpu_norm_U0                                                               |                                                                           norm_div_sqrt_mvp |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     nrbd_nrsc_U0                                                              |                                                                               nrbd_nrsc_mvp |       1351 |       1351 |       0 |    0 |   168 |      0 |      0 |          0 |
|                       control_U0                                                              |                                                                                 control_mvp |       1351 |       1351 |       0 |    0 |   168 |      0 |      0 |          0 |
|                     preprocess_U0                                                             |                                                                              preprocess_mvp |        671 |        671 |       0 |    0 |   142 |      0 |      0 |          0 |
|               i_arbiter                                                                       |                                                             rr_arb_tree__parameterized1_677 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[2].i_opgroup_block                                           |                                                         fpnew_opgroup_block__parameterized1 |        411 |        411 |       0 |    0 |   220 |      0 |      0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                |                                                     fpnew_opgroup_fmt_slice__parameterized1 |        141 |        141 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                          |                                                                               fpnew_noncomp |        141 |        141 |       0 |    0 |    78 |      0 |      0 |          0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                |                                                     fpnew_opgroup_fmt_slice__parameterized2 |        270 |        270 |       0 |    0 |   141 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                          |                                                               fpnew_noncomp__parameterized0 |        270 |        270 |       0 |    0 |   141 |      0 |      0 |          0 |
|               i_arbiter                                                                       |                                                                 rr_arb_tree__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[3].i_opgroup_block                                           |                                                         fpnew_opgroup_block__parameterized2 |       2073 |       2073 |       0 |    0 |   211 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                               |                                                fpnew_opgroup_multifmt_slice__parameterized0 |       2073 |       2073 |       0 |    0 |   211 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                 |                                                                            fpnew_cast_multi |       2073 |       2073 |       0 |    0 |   211 |      0 |      0 |          0 |
|             i_arbiter                                                                         |                                                                 rr_arb_tree__parameterized2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                                  |                                                                                    cvxif_fu |        232 |        232 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_mult                                                                                |                                                                                        mult |        639 |        639 |       0 |    0 |   388 |      0 |      0 |         16 |
|           (i_mult)                                                                            |                                                                                        mult |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_div                                                                               |                                                                                      serdiv |        301 |        301 |       0 |    0 |   209 |      0 |      0 |          0 |
|           i_multiplier                                                                        |                                                                                  multiplier |        338 |        338 |       0 |    0 |   178 |      0 |      0 |         16 |
|         lsu_i                                                                                 |                                                                             load_store_unit |       7482 |       7482 |       0 |    0 |  5658 |      0 |      0 |          0 |
|           gen_mmu_sv39.i_cva6_mmu                                                             |                                                                                         mmu |       4536 |       4536 |       0 |    0 |  3385 |      0 |      0 |          0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                         |                                                                                         mmu |         44 |         44 |       0 |    0 |   184 |      0 |      0 |          0 |
|             i_dtlb                                                                            |                                                                                         tlb |       1099 |       1099 |       0 |    0 |  1519 |      0 |      0 |          0 |
|             i_itlb                                                                            |                                                                                     tlb_674 |       1566 |       1566 |       0 |    0 |  1487 |      0 |      0 |          0 |
|             i_pmp_data                                                                        |                                                                                         pmp |        539 |        539 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_pmp_if                                                                          |                                                                                     pmp_675 |         86 |         86 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_ptw                                                                             |                                                                                         ptw |       1243 |       1243 |       0 |    0 |   195 |      0 |      0 |          0 |
|               (i_ptw)                                                                         |                                                                                         ptw |        754 |        754 |       0 |    0 |   195 |      0 |      0 |          0 |
|               i_pmp_ptw                                                                       |                                                                                     pmp_676 |        499 |        499 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_load_unit                                                                         |                                                                                   load_unit |        118 |        118 |       0 |    0 |    23 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                                     |                                                                                   shift_reg |       1449 |       1449 |       0 |    0 |   137 |      0 |      0 |          0 |
|           i_store_unit                                                                        |                                                                                  store_unit |        832 |        832 |       0 |    0 |  1803 |      0 |      0 |          0 |
|             (i_store_unit)                                                                    |                                                                                  store_unit |         57 |         57 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_amo_buffer                                                                      |                                                                                  amo_buffer |         77 |         77 |       0 |    0 |   128 |      0 |      0 |          0 |
|               i_amo_fifo                                                                      |                                                                     fifo_v3__parameterized2 |         77 |         77 |       0 |    0 |   128 |      0 |      0 |          0 |
|             store_buffer_i                                                                    |                                                                                store_buffer |        698 |        698 |       0 |    0 |  1592 |      0 |      0 |          0 |
|           lsu_bypass_i                                                                        |                                                                                  lsu_bypass |        548 |        548 |       0 |    0 |   310 |      0 |      0 |          0 |
|       i_cache_subsystem                                                                       |                                                                         std_cache_subsystem |       7407 |       7407 |       0 |    0 |  1525 |     74 |      0 |          0 |
|         i_cva6_icache_axi_wrapper                                                             |                                                                     cva6_icache_axi_wrapper |       1039 |       1039 |       0 |    0 |   318 |     24 |      0 |          0 |
|           (i_cva6_icache_axi_wrapper)                                                         |                                                                     cva6_icache_axi_wrapper |         32 |         32 |       0 |    0 |   184 |      0 |      0 |          0 |
|           i_axi_shim                                                                          |                                                                                    axi_shim |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_cva6_icache                                                                       |                                                                                 cva6_icache |       1006 |       1006 |       0 |    0 |   132 |     24 |      0 |          0 |
|             (i_cva6_icache)                                                                   |                                                                                 cva6_icache |        136 |        136 |       0 |    0 |   128 |      0 |      0 |          0 |
|             gen_sram[0].data_sram                                                             |                                                                        sram__parameterized0 |        130 |        130 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_668 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_672 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_673 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__47 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_669 |         92 |         92 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_670 |         92 |         92 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_671 |         92 |         92 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_671 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__46 |         37 |         37 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[0].tag_sram                                                              |                                                                                        sram |        196 |        196 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_665 |        196 |        196 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_666 |        196 |        196 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_667 |        196 |        196 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_667 |        172 |        172 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__48 |         24 |         24 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[1].data_sram                                                             |                                                                    sram__parameterized0_632 |        129 |        129 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_659 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_663 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_664 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__44 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_660 |         83 |         83 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_661 |         83 |         83 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_662 |         83 |         83 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_662 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__43 |         50 |         50 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[1].tag_sram                                                              |                                                                                    sram_633 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_656 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_657 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_658 |         52 |         52 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_658 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__45 |         27 |         27 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[2].data_sram                                                             |                                                                    sram__parameterized0_634 |        187 |        187 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_650 |        108 |        108 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_654 |        108 |        108 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_655 |        108 |        108 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_655 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__41 |         44 |         44 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_651 |         79 |         79 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_652 |         79 |         79 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_653 |         79 |         79 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_653 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__40 |         46 |         46 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[2].tag_sram                                                              |                                                                                    sram_635 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_647 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_648 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_649 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_649 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__42 |         27 |         27 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[3].data_sram                                                             |                                                                    sram__parameterized0_636 |        116 |        116 |       0 |    0 |     0 |      4 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_641 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_645 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_646 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__38 |         43 |         43 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[1].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_642 |         73 |         73 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_643 |         73 |         73 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_644 |         73 |         73 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_644 |         37 |         37 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__37 |         36 |         36 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_sram[3].tag_sram                                                              |                                                                                    sram_637 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|               gen_cut[0].gen_mem.i_tc_sram_wrapper                                            |                                                                         tc_sram_wrapper_638 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 i_tc_sram                                                                     |                                                                                 tc_sram_639 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   gen_1_ports.i_xpm_memory_spram                                              |                                                                        xpm_memory_spram_640 |         42 |         42 |       0 |    0 |     0 |      2 |      0 |          0 |
|                     (gen_1_ports.i_xpm_memory_spram)                                          |                                                                        xpm_memory_spram_640 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     xpm_memory_base_inst                                                      |                                                                         xpm_memory_base__39 |         27 |         27 |       0 |    0 |     0 |      2 |      0 |          0 |
|             i_lfsr                                                                            |                                                                                        lfsr |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_fifo_w_channel                                                                      |                                                                     fifo_v3__parameterized3 |         93 |         93 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_nbdcache                                                                            |                                                                                std_nbdcache |       6110 |       6110 |       0 |    0 |  1180 |     50 |      0 |          0 |
|           (i_nbdcache)                                                                        |                                                                                std_nbdcache |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_miss_handler                                                                      |                                                                                miss_handler |       1401 |       1401 |       0 |    0 |   690 |      0 |      0 |          0 |
|             (i_miss_handler)                                                                  |                                                                                miss_handler |        291 |        291 |       0 |    0 |   333 |      0 |      0 |          0 |
|             i_bypass_arbiter                                                                  |                                                                         axi_adapter_arbiter |        216 |        216 |       0 |    0 |   140 |      0 |      0 |          0 |
|             i_bypass_axi_adapter                                                              |                                                                                 axi_adapter |        184 |        184 |       0 |    0 |    73 |      0 |      0 |          0 |
|             i_lfsr                                                                            |                                                                                   lfsr_8bit |        353 |        353 |       0 |    0 |     8 |      0 |      0 |          0 |
|             i_miss_axi_adapter                                                                |                                                                 axi_adapter__parameterized0 |        357 |        357 |       0 |    0 |   136 |      0 |      0 |          0 |
|           i_snoop_cache_ctrl                                                                  |                                                                            snoop_cache_ctrl |        363 |        363 |       0 |    0 |   210 |      0 |      0 |          0 |
|           i_tag_cmp                                                                           |                                                                                     tag_cmp |        165 |        165 |       0 |    0 |     5 |      0 |      0 |          0 |
|           master_ports[1].i_cache_ctrl                                                        |                                                                                  cache_ctrl |        284 |        284 |       0 |    0 |    59 |      0 |      0 |          0 |
|           master_ports[2].i_cache_ctrl                                                        |                                                                              cache_ctrl_544 |        355 |        355 |       0 |    0 |    72 |      0 |      0 |          0 |
|           master_ports[3].i_cache_ctrl                                                        |                                                                              cache_ctrl_545 |        520 |        520 |       0 |    0 |   144 |      0 |      0 |          0 |
|           sram_block[0].data_sram                                                             |                                                                        sram__parameterized1 |        108 |        108 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_626 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_630 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_631 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__12 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_627 |         58 |         58 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_628 |         58 |         58 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_629 |         58 |         58 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__11 |         58 |         58 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[0].tag_sram                                                              |                                                                        sram__parameterized2 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_623 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_624 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_625 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__4 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[1].data_sram                                                             |                                                                    sram__parameterized1_546 |        116 |        116 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_617 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_621 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_622 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__14 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_618 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_619 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_620 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__13 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[1].tag_sram                                                              |                                                                    sram__parameterized2_547 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_614 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_615 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_616 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__5 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[2].data_sram                                                             |                                                                    sram__parameterized1_548 |        115 |        115 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_608 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_612 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_613 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__16 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_609 |         59 |         59 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_610 |         59 |         59 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_611 |         59 |         59 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__15 |         59 |         59 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[2].tag_sram                                                              |                                                                    sram__parameterized2_549 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_605 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_606 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_607 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__6 |         26 |         26 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[3].data_sram                                                             |                                                                    sram__parameterized1_550 |        117 |        117 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_599 |         57 |         57 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_603 |         57 |         57 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_604 |         57 |         57 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__18 |         57 |         57 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_600 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_601 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_602 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__17 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[3].tag_sram                                                              |                                                                    sram__parameterized2_551 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_596 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_597 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_598 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__7 |         30 |         30 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[4].data_sram                                                             |                                                                    sram__parameterized1_552 |        104 |        104 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_590 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_594 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_595 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__20 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_591 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_592 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_593 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__19 |         53 |         53 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[4].tag_sram                                                              |                                                                    sram__parameterized2_553 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_587 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_588 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_589 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__8 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[5].data_sram                                                             |                                                                    sram__parameterized1_554 |        111 |        111 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_581 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_585 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_586 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__22 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_582 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_583 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_584 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__21 |         60 |         60 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[5].tag_sram                                                              |                                                                    sram__parameterized2_555 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_578 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_579 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_580 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__9 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[6].data_sram                                                             |                                                                    sram__parameterized1_556 |        107 |        107 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_572 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_576 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_577 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__24 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_573 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_574 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_575 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__23 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[6].tag_sram                                                              |                                                                    sram__parameterized2_557 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_569 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_570 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_571 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__10 |         29 |         29 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[7].data_sram                                                             |                                                                    sram__parameterized1_558 |        109 |        109 |       0 |    0 |     0 |      4 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_563 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_567 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_568 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__3 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[1].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_564 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_565 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_566 |         56 |         56 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                        xpm_memory_spram_566 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                         xpm_memory_base__25 |         55 |         55 |       0 |    0 |     0 |      2 |      0 |          0 |
|           sram_block[7].tag_sram                                                              |                                                                    sram__parameterized2_559 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                         tc_sram_wrapper_560 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                 tc_sram_561 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                        xpm_memory_spram_562 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__2 |         28 |         28 |       0 |    0 |     0 |      2 |      0 |          0 |
|           valid_dirty_sram                                                                    |                                                                        sram__parameterized3 |       1993 |       1993 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_tc_sram_wrapper                                              |                                                                             tc_sram_wrapper |       1993 |       1993 |       0 |    0 |     0 |      2 |      0 |          0 |
|               i_tc_sram                                                                       |                                                                                     tc_sram |       1993 |       1993 |       0 |    0 |     0 |      2 |      0 |          0 |
|                 (i_tc_sram)                                                                   |                                                                                     tc_sram |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_1_ports.i_xpm_memory_spram                                                |                                                                            xpm_memory_spram |       1985 |       1985 |       0 |    0 |     0 |      2 |      0 |          0 |
|                   (gen_1_ports.i_xpm_memory_spram)                                            |                                                                            xpm_memory_spram |       1970 |       1970 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   xpm_memory_base_inst                                                        |                                                                          xpm_memory_base__1 |         15 |         15 |       0 |    0 |     0 |      2 |      0 |          0 |
|         i_stream_arbiter_ar                                                                   |                                                                              stream_arbiter |         31 |         31 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_arb                                                                               |                                                                    stream_arbiter_flushable |         31 |         31 |       0 |    0 |     6 |      0 |      0 |          0 |
|             gen_rr_arb.i_arbiter                                                              |                                                                 rr_arb_tree__parameterized3 |         31 |         31 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_stream_arbiter_aw                                                                   |                                                              stream_arbiter__parameterized0 |        134 |        134 |       0 |    0 |     6 |      0 |      0 |          0 |
|           i_arb                                                                               |                                                    stream_arbiter_flushable__parameterized0 |        134 |        134 |       0 |    0 |     6 |      0 |      0 |          0 |
|             gen_rr_arb.i_arbiter                                                              |                                                                 rr_arb_tree__parameterized4 |        134 |        134 |       0 |    0 |     6 |      0 |      0 |          0 |
|       i_frontend                                                                              |                                                                                    frontend |       2955 |       2955 |       0 |    0 |  4075 |      0 |      0 |          0 |
|         (i_frontend)                                                                          |                                                                                    frontend |          9 |          9 |       0 |    0 |   245 |      0 |      0 |          0 |
|         i_bht                                                                                 |                                                                                         bht |        172 |        172 |       0 |    0 |   384 |      0 |      0 |          0 |
|         i_btb                                                                                 |                                                                                         btb |        600 |        600 |       0 |    0 |  2080 |      0 |      0 |          0 |
|         i_instr_queue                                                                         |                                                                                 instr_queue |       1047 |       1047 |       0 |    0 |  1153 |      0 |      0 |          0 |
|           (i_instr_queue)                                                                     |                                                                                 instr_queue |          5 |          5 |       0 |    0 |    68 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                                 |                                                                     fifo_v3__parameterized0 |        826 |        826 |       0 |    0 |   411 |      0 |      0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                                 |                                                                 fifo_v3__parameterized0_543 |        133 |        133 |       0 |    0 |   411 |      0 |      0 |          0 |
|           i_fifo_address                                                                      |                                                                     fifo_v3__parameterized1 |         83 |         83 |       0 |    0 |   263 |      0 |      0 |          0 |
|         i_instr_realign                                                                       |                                                                               instr_realign |       1094 |       1094 |       0 |    0 |    83 |      0 |      0 |          0 |
|         i_ras                                                                                 |                                                                                         ras |         33 |         33 |       0 |    0 |   130 |      0 |      0 |          0 |
|       i_perf_counters                                                                         |                                                                               perf_counters |        289 |        289 |       0 |    0 |   896 |      0 |      0 |          0 |
|       id_stage_i                                                                              |                                                                                    id_stage |        778 |        778 |       0 |    0 |   294 |      0 |      0 |          0 |
|       issue_stage_i                                                                           |                                                                                 issue_stage |      17368 |      17368 |       0 |    0 |  6738 |      0 |      0 |          0 |
|         i_issue_read_operands                                                                 |                                                                         issue_read_operands |       9545 |       9545 |       0 |    0 |  4438 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                                             |                                                                         issue_read_operands |       6548 |       6548 |       0 |    0 |   406 |      0 |      0 |          0 |
|           float_regfile_gen.i_ariane_fp_regfile                                               |                                                                              ariane_regfile |       1731 |       1731 |       0 |    0 |  2048 |      0 |      0 |          0 |
|           i_ariane_regfile                                                                    |                                                              ariane_regfile__parameterized0 |       1266 |       1266 |       0 |    0 |  1984 |      0 |      0 |          0 |
|         i_scoreboard                                                                          |                                                                                  scoreboard |       7823 |       7823 |       0 |    0 |  2300 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                                        |                                                                          ariane_peripherals |       4695 |       4592 |      96 |    7 |  5386 |     10 |      2 |          0 |
|     (i_ariane_peripherals)                                                                    |                                                                          ariane_peripherals |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.eth_rgmii                                                                    |                                                                                 framing_top |        602 |        587 |       8 |    7 |   434 |     10 |      0 |          0 |
|       (gen_ethernet.eth_rgmii)                                                                |                                                                                 framing_top |        121 |        113 |       8 |    0 |   178 |      0 |      0 |          0 |
|       RAMB16_inst_rx                                                                          |                                                                              dualmem_widen8 |         64 |         64 |       0 |    0 |     2 |      8 |      0 |          0 |
|       RAMB16_inst_tx                                                                          |                                                                               dualmem_widen |         71 |         71 |       0 |    0 |     0 |      2 |      0 |          0 |
|       rgmii_soc1                                                                              |                                                                                   rgmii_soc |        346 |        339 |       0 |    7 |   254 |      0 |      0 |          0 |
|         (rgmii_soc1)                                                                          |                                                                                   rgmii_soc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         core_inst                                                                             |                                                                                  rgmii_core |        346 |        339 |       0 |    7 |   254 |      0 |      0 |          0 |
|           eth_mac_inst                                                                        |                                                                       eth_mac_1g_rgmii_fifo |        346 |        339 |       0 |    7 |   254 |      0 |      0 |          0 |
|             eth_mac_1g_rgmii_inst                                                             |                                                                            eth_mac_1g_rgmii |        346 |        339 |       0 |    7 |   254 |      0 |      0 |          0 |
|               (eth_mac_1g_rgmii_inst)                                                         |                                                                            eth_mac_1g_rgmii |         14 |         12 |       0 |    2 |    19 |      0 |      0 |          0 |
|               eth_mac_1g_inst                                                                 |                                                                                  eth_mac_1g |        311 |        306 |       0 |    5 |   218 |      0 |      0 |          0 |
|                 axis_gmii_rx_inst                                                             |                                                                                axis_gmii_rx |        178 |        173 |       0 |    5 |   103 |      0 |      0 |          0 |
|                 axis_gmii_tx_inst                                                             |                                                                                axis_gmii_tx |        133 |        133 |       0 |    0 |   115 |      0 |      0 |          0 |
|               rgmii_phy_if_inst                                                               |                                                                                rgmii_phy_if |         21 |         21 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 (rgmii_phy_if_inst)                                                           |                                                                                rgmii_phy_if |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 clk_oddr_inst                                                                 |                                                                                        oddr |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 data_oddr_inst                                                                |                                                                        oddr__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rx_ssio_ddr_inst                                                              |                                                                                 ssio_ddr_in |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   (rx_ssio_ddr_inst)                                                          |                                                                                 ssio_ddr_in |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   data_iddr_inst                                                              |                                                                                        iddr |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.i_axi2rom                                                                    |                                                                     axi2mem__parameterized1 |         98 |         98 |       0 |    0 |    44 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                                 |                                                                   xlnx_axi_dwidth_converter |        417 |        373 |      44 |    0 |   438 |      0 |      0 |          0 |
|       inst                                                                                    |                                  xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top |        417 |        373 |      44 |    0 |   438 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer |        417 |        373 |      44 |    0 |   438 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                             |          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |        151 |        133 |      18 |    0 |   152 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                         |          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |         51 |         51 |       0 |    0 |    64 |      0 |      0 |          0 |
|             cmd_queue                                                                         |                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0 |        100 |         82 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                            |                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |        100 |         82 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                        |                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |                      xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |                                xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                                  |                            xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                        xlnx_axi_dwidth_converter_rd_logic_7 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                        xlnx_axi_dwidth_converter_rd_fwft_13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                             xlnx_axi_dwidth_converter_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                                    xlnx_axi_dwidth_converter_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                        xlnx_axi_dwidth_converter_wr_logic_8 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                             xlnx_axi_dwidth_converter_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                                    xlnx_axi_dwidth_converter_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                          xlnx_axi_dwidth_converter_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                          xlnx_axi_dwidth_converter_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                           xlnx_axi_dwidth_converter_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                                |                                                 xlnx_axi_dwidth_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                                                 xlnx_axi_dwidth_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                                 xlnx_axi_dwidth_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                             |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer |         36 |         36 |       0 |    0 |    64 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                                 |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                           |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |        191 |        165 |      26 |    0 |   199 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                       |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |         53 |         53 |       0 |    0 |    67 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                         |                                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                            |                                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                        |                                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |                                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_7 |         39 |         31 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |                                      xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth |         39 |         31 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |                                                xlnx_axi_dwidth_converter_fifo_generator_top |         39 |         31 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                                  |                                            xlnx_axi_dwidth_converter_fifo_generator_ramfifo |         39 |         31 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                        xlnx_axi_dwidth_converter_rd_logic_0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                         xlnx_axi_dwidth_converter_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                              xlnx_axi_dwidth_converter_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                                     xlnx_axi_dwidth_converter_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                        xlnx_axi_dwidth_converter_wr_logic_1 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                              xlnx_axi_dwidth_converter_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                                     xlnx_axi_dwidth_converter_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                                            xlnx_axi_dwidth_converter_memory |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                                            xlnx_axi_dwidth_converter_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                                              xlnx_axi_dwidth_converter_dmem |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                                |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                              xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                         |        xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                            |         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                        |         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |                 xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |           xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |                     xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                                  |                 xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                          xlnx_axi_dwidth_converter_rd_logic |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                           xlnx_axi_dwidth_converter_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                                xlnx_axi_dwidth_converter_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                                       xlnx_axi_dwidth_converter_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                          xlnx_axi_dwidth_converter_wr_logic |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                                xlnx_axi_dwidth_converter_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                                       xlnx_axi_dwidth_converter_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                            xlnx_axi_dwidth_converter_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                            xlnx_axi_dwidth_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                              xlnx_axi_dwidth_converter_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                                |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                              xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                           |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer |         22 |         22 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_gpio                                                                  |                                                                               xlnx_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |          0 |
|       U0                                                                                      |                                                                      xlnx_axi_gpio_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |          0 |
|         (U0)                                                                                  |                                                                      xlnx_axi_gpio_axi_gpio |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|         AXI_LITE_IPIF_I                                                                       |                                                                 xlnx_axi_gpio_axi_lite_ipif |         53 |         53 |       0 |    0 |    35 |      0 |      0 |          0 |
|           I_SLAVE_ATTACHMENT                                                                  |                                                              xlnx_axi_gpio_slave_attachment |         53 |         53 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                                              |                                                              xlnx_axi_gpio_slave_attachment |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|             I_DECODER                                                                         |                                                               xlnx_axi_gpio_address_decoder |         25 |         25 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gpio_core_1                                                                           |                                                                     xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |   138 |      0 |      0 |          0 |
|           (gpio_core_1)                                                                       |                                                                     xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |    74 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS4                                                             |                                                                      xlnx_axi_gpio_cdc_sync |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS5                                                             |                                                                    xlnx_axi_gpio_cdc_sync_0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                                   |                                                            xlnx_axi_dwidth_converter_HD2086 |        429 |        385 |      44 |    0 |   422 |      0 |      0 |          0 |
|       inst                                                                                    |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top_HD2087 |        429 |        385 |      44 |    0 |   422 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |                 xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer_HD2088 |        429 |        385 |      44 |    0 |   422 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                             |   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD2089 |        160 |        142 |      18 |    0 |   159 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                         |   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD2089 |         57 |         57 |       0 |    0 |    71 |      0 |      0 |          0 |
|             cmd_queue                                                                         |            xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0_HD2090 |        103 |         85 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                            |             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD2091 |        103 |         85 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                        |             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD2091 |         53 |         53 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0_HD2092 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |               xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0_HD2093 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |                         xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0_HD2094 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                                  |                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0_HD2095 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                 xlnx_axi_dwidth_converter_rd_logic_7_HD2096 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                 xlnx_axi_dwidth_converter_rd_fwft_13_HD2097 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                      xlnx_axi_dwidth_converter_rd_status_flags_ss_14_HD2098 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                             xlnx_axi_dwidth_converter_rd_bin_cntr_15_HD2099 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                 xlnx_axi_dwidth_converter_wr_logic_8_HD2100 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                      xlnx_axi_dwidth_converter_wr_status_flags_ss_11_HD2101 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                             xlnx_axi_dwidth_converter_wr_bin_cntr_12_HD2102 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD2103 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD2103 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                    xlnx_axi_dwidth_converter_dmem__parameterized0_10_HD2104 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                                |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD2105 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD2105 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                          xlnx_axi_dwidth_converter_xpm_cdc_async_rst_HD2106 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                             |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer_HD2107 |         27 |         27 |       0 |    0 |    34 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                                 |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer_HD2108 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                           |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD2109 |        199 |        173 |      26 |    0 |   206 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                       |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD2109 |         59 |         59 |       0 |    0 |    74 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                         |                            xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo_HD2110 |         51 |         43 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                            |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD2111 |         51 |         43 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                        |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD2111 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |                                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_HD2112 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |                               xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth_HD2113 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |                                         xlnx_axi_dwidth_converter_fifo_generator_top_HD2114 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                                  |                                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo_HD2115 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                 xlnx_axi_dwidth_converter_rd_logic_0_HD2116 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                  xlnx_axi_dwidth_converter_rd_fwft_4_HD2117 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                       xlnx_axi_dwidth_converter_rd_status_flags_ss_5_HD2118 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                              xlnx_axi_dwidth_converter_rd_bin_cntr_6_HD2119 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                 xlnx_axi_dwidth_converter_wr_logic_1_HD2120 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                       xlnx_axi_dwidth_converter_wr_status_flags_ss_2_HD2121 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                              xlnx_axi_dwidth_converter_wr_bin_cntr_3_HD2122 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                                     xlnx_axi_dwidth_converter_memory_HD2123 |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                                     xlnx_axi_dwidth_converter_memory_HD2123 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                                       xlnx_axi_dwidth_converter_dmem_HD2124 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                                |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD2125 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD2125 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3_HD2126 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                         | xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1_HD2127 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                            |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD2128 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                        |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD2128 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                                 |          xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1_HD2129 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                               |    xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1_HD2130 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                              |              xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1_HD2131 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                                  |          xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1_HD2132 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                              |                                                   xlnx_axi_dwidth_converter_rd_logic_HD2133 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                   |                                                    xlnx_axi_dwidth_converter_rd_fwft_HD2134 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                           |                                         xlnx_axi_dwidth_converter_rd_status_flags_ss_HD2135 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                               |                                                xlnx_axi_dwidth_converter_rd_bin_cntr_HD2136 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                              |                                                   xlnx_axi_dwidth_converter_wr_logic_HD2137 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                           |                                         xlnx_axi_dwidth_converter_wr_status_flags_ss_HD2138 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                               |                                                xlnx_axi_dwidth_converter_wr_bin_cntr_HD2139 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                                 |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD2140 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                             |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD2140 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                       |                                       xlnx_axi_dwidth_converter_dmem__parameterized0_HD2141 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                                |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD2142 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                            |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD2142 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4_HD2143 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                           |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer_HD2144 |         26 |         26 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_quad_spi                                                               |                                                                           xlnx_axi_quad_spi |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|       U0                                                                                      |                                                              xlnx_axi_quad_spi_axi_quad_spi |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                         |                                                          xlnx_axi_quad_spi_axi_quad_spi_top |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                                     |                                                          xlnx_axi_quad_spi_axi_quad_spi_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                          |                                                       xlnx_axi_quad_spi_qspi_core_interface |        415 |        415 |       0 |    0 |   594 |      0 |      2 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                                      |                                                       xlnx_axi_quad_spi_qspi_core_interface |         14 |         14 |       0 |    0 |    37 |      0 |      0 |          0 |
|             CONTROL_REG_I                                                                     |                                                            xlnx_axi_quad_spi_qspi_cntrl_reg |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                           |                                                     xlnx_axi_quad_spi_cross_clk_sync_fifo_1 |         18 |         18 |       0 |    0 |    36 |      0 |      0 |          0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                      |                                                        xlnx_axi_quad_spi_qspi_fifo_ifmodule |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                      |                                                                  xlnx_axi_quad_spi_cdc_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                     |                                                                xlnx_axi_quad_spi_cdc_sync_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_II                                                            |                                                            xlnx_axi_quad_spi_xpm_fifo_async |        138 |        138 |       0 |    0 |   204 |      0 |      1 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                            |                                                             xlnx_axi_quad_spi_xpm_fifo_base |        138 |        138 |       0 |    0 |   204 |      0 |      1 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                        |                                                             xlnx_axi_quad_spi_xpm_fifo_base |          5 |          5 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 gaf_wptr_p3.wrpp3_inst                                                        |                                                        xlnx_axi_quad_spi_xpm_counter_updn_5 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                 |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                     |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_6 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                     |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_8 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                  |                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_9 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                              |                                           xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0__1 |         12 |         12 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                 |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_fwft.rdpp1_inst                                                           |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized1_10 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                               |                                                        xlnx_axi_quad_spi_xpm_memory_base__1 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 rdp_inst                                                                      |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_11 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 rdpp1_inst                                                                    |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 rst_d1_inst                                                                   |                                                       xlnx_axi_quad_spi_xpm_fifo_reg_bit_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 wrp_inst                                                                      |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_14 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 wrpp1_inst                                                                    |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_15 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 wrpp2_inst                                                                    |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized0_16 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 xpm_fifo_rst_inst                                                             |                                                   xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|                   (xpm_fifo_rst_inst)                                                         |                                                   xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                     |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                     |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                  |                                                                 xlnx_axi_quad_spi_counter_f |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_II                                                            |                                                             xlnx_axi_quad_spi_async_fifo_fg |        162 |        162 |       0 |    0 |   185 |      0 |      1 |          0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                        |                                                             xlnx_axi_quad_spi_async_fifo_fg |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                           |                                            xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |        146 |        146 |       0 |    0 |   185 |      0 |      1 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                          |                                             xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |        146 |        146 |       0 |    0 |   185 |      0 |      1 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                                      |                                             xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                                      |                                                          xlnx_axi_quad_spi_xpm_counter_updn |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                            |                                              xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                               |                                                              xlnx_axi_quad_spi_xpm_cdc_gray |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                                   |                                                          xlnx_axi_quad_spi_xpm_fifo_reg_vec |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                |                                          xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                                   |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                               |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__3 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_fwft.rdpp1_inst                                                         |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                             |                                                           xlnx_axi_quad_spi_xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   rdp_inst                                                                    |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized2 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   rdpp1_inst                                                                  |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized3 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   rst_d1_inst                                                                 |                                                          xlnx_axi_quad_spi_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   wrp_inst                                                                    |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   wrpp1_inst                                                                  |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_4 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   wrpp2_inst                                                                  |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   xpm_fifo_rst_inst                                                           |                                                              xlnx_axi_quad_spi_xpm_fifo_rst |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     (xpm_fifo_rst_inst)                                                       |                                                              xlnx_axi_quad_spi_xpm_fifo_rst |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                                   |                                                          xlnx_axi_quad_spi_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                                   |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             INTERRUPT_CONTROL_I                                                               |                                                         xlnx_axi_quad_spi_interrupt_control |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                   |                                                        xlnx_axi_quad_spi_qspi_mode_0_module |         44 |         44 |       0 |    0 |    60 |      0 |      0 |          0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                       |                                                         xlnx_axi_quad_spi_reset_sync_module |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             SOFT_RESET_I                                                                      |                                                                xlnx_axi_quad_spi_soft_reset |         10 |         10 |       0 |    0 |    19 |      0 |      0 |          0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                      |                                                 xlnx_axi_quad_spi_qspi_status_slave_sel_reg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                        |                                                    xlnx_axi_quad_spi_axi_qspi_enhanced_mode |        148 |        148 |       0 |    0 |    72 |      0 |      0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                                    |                                                    xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         50 |         50 |       0 |    0 |    39 |      0 |      0 |          0 |
|             I_DECODER                                                                         |                                                      xlnx_axi_quad_spi_qspi_address_decoder |         98 |         98 |       0 |    0 |    33 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                                           |                                                                               axi2apb_64_32 |        374 |        374 |       0 |    0 |   458 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                                       |                                                                               axi2apb_64_32 |          8 |          8 |       0 |    0 |    92 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                       |                                                                           axi_ar_buffer_518 |        113 |        113 |       0 |    0 |    30 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                        axi_single_slice_539 |        113 |        113 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                    fifo_540 |        113 |        113 |       0 |    0 |    30 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized1_541 |        113 |        113 |       0 |    0 |    30 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized12_542 |        113 |        113 |       0 |    0 |    30 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                       |                                                                           axi_aw_buffer_519 |         41 |         41 |       0 |    0 |    30 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                        axi_single_slice_535 |         41 |         41 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                    fifo_536 |         41 |         41 |       0 |    0 |    30 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized1_537 |         41 |         41 |       0 |    0 |    30 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized12_538 |         41 |         41 |       0 |    0 |    30 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                        |                                                                            axi_b_buffer_520 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized2_531 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized2_532 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized4_533 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized15_534 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                        |                                                                            axi_r_buffer_521 |        116 |        116 |       0 |    0 |   144 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized1_527 |        116 |        116 |       0 |    0 |   144 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized1_528 |        116 |        116 |       0 |    0 |   144 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized3_529 |        116 |        116 |       0 |    0 |   144 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized14_530 |        116 |        116 |       0 |    0 |   144 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                        |                                                                            axi_w_buffer_522 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized0_523 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized0_524 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized2_525 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized13_526 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                                         |                                                                                   apb_timer |        246 |        246 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                                    |                                                                                       timer |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                                    |                                                                                   timer_517 |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                                       |                                                                                    apb_uart |        756 |        756 |       0 |    0 |  1478 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                                   |                                                                                    apb_uart |         20 |         20 |       0 |    0 |   102 |      0 |      0 |          0 |
|       UART_BG16                                                                               |                                                                                uart_baudgen |         15 |         15 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                                                |                                                                              slib_clock_div |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                                              |                                                                            slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                                             |                                                                        slib_edge_detect_506 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                                             |                                                                        slib_edge_detect_507 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                                             |                                                                        slib_edge_detect_508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                                              |                                                                        slib_edge_detect_509 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                                              |                                                                        slib_edge_detect_510 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                                             |                                                                           slib_input_filter |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                                             |                                                                       slib_input_filter_511 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                                             |                                                                       slib_input_filter_512 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                                              |                                                                       slib_input_filter_513 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                                                |                                                                              uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                                        |                                                                        slib_edge_detect_514 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                                             |                                                                             slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                                              |                                                                        slib_edge_detect_515 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                                               |                                                                        slib_edge_detect_516 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                                                 |                                                                               uart_receiver |         51 |         51 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (UART_RX)                                                                             |                                                                               uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                                                |                                                                                slib_counter |         14 |         14 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                                               |                                                           slib_input_filter__parameterized2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                                                |                                                                              slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |          0 |
|       UART_RXFF                                                                               |                                                                   slib_fifo__parameterized1 |        361 |        361 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                                                 |                                                                            uart_transmitter |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                                               |                                                                                   slib_fifo |        263 |        263 |       0 |    0 |   540 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                                      |                                                                           axi2apb_64_32_474 |        820 |        820 |       0 |    0 |   610 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                                  |                                                                           axi2apb_64_32_474 |          7 |          7 |       0 |    0 |   144 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                       |                                                                           axi_ar_buffer_481 |        475 |        475 |       0 |    0 |    84 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                        axi_single_slice_502 |        475 |        475 |       0 |    0 |    84 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                    fifo_503 |        475 |        475 |       0 |    0 |    84 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized1_504 |        475 |        475 |       0 |    0 |    84 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized12_505 |        475 |        475 |       0 |    0 |    84 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                       |                                                                           axi_aw_buffer_482 |        151 |        151 |       0 |    0 |    84 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                        axi_single_slice_498 |        151 |        151 |       0 |    0 |    84 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                    fifo_499 |        151 |        151 |       0 |    0 |    84 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized1_500 |        151 |        151 |       0 |    0 |    84 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized12_501 |        151 |        151 |       0 |    0 |    84 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                        |                                                                            axi_b_buffer_483 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized2_494 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized2_495 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized4_496 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized15_497 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                        |                                                                            axi_r_buffer_484 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized1_490 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized1_491 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized3_492 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized14_493 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                        |                                                                            axi_w_buffer_485 |         57 |         57 |       0 |    0 |   144 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                        axi_single_slice__parameterized0_486 |         57 |         57 |       0 |    0 |   144 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                    fifo__parameterized0_487 |         57 |         57 |       0 |    0 |   144 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized2_488 |         57 |         57 |       0 |    0 |   144 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized13_489 |         57 |         57 |       0 |    0 |   144 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                                      |                                                                           axi2apb_64_32_475 |        198 |        198 |       0 |    0 |   218 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                                  |                                                                           axi2apb_64_32_475 |          9 |          9 |       0 |    0 |    44 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                       |                                                                               axi_ar_buffer |         58 |         58 |       0 |    0 |    30 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                        axi_single_slice_477 |         58 |         58 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                    fifo_478 |         58 |         58 |       0 |    0 |    30 |      0 |      0 |          0 |
|             impl                                                                              |                                                                 fifo_v2__parameterized1_479 |         58 |         58 |       0 |    0 |    30 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                fifo_v3__parameterized12_480 |         58 |         58 |       0 |    0 |    30 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                       |                                                                               axi_aw_buffer |         37 |         37 |       0 |    0 |    30 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                                            axi_single_slice |         37 |         37 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                                        fifo |         37 |         37 |       0 |    0 |    30 |      0 |      0 |          0 |
|             impl                                                                              |                                                                     fifo_v2__parameterized1 |         37 |         37 |       0 |    0 |    30 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                    fifo_v3__parameterized12 |         37 |         37 |       0 |    0 |    30 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                        |                                                                                axi_b_buffer |         16 |         16 |       0 |    0 |    14 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                            axi_single_slice__parameterized2 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                        fifo__parameterized2 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |          0 |
|             impl                                                                              |                                                                     fifo_v2__parameterized4 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                    fifo_v3__parameterized15 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                        |                                                                                axi_r_buffer |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                            axi_single_slice__parameterized1 |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                        fifo__parameterized1 |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|             impl                                                                              |                                                                     fifo_v2__parameterized3 |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                    fifo_v3__parameterized14 |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                        |                                                                                axi_w_buffer |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                    |                                                            axi_single_slice__parameterized0 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|           i_fifo                                                                              |                                                                        fifo__parameterized0 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|             impl                                                                              |                                                                     fifo_v2__parameterized2 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                    fifo_v3__parameterized13 |         34 |         34 |       0 |    0 |    52 |      0 |      0 |          0 |
|     i_plic                                                                                    |                                                                                    plic_top |        119 |        119 |       0 |    0 |   178 |      0 |      0 |          0 |
|       (i_plic)                                                                                |                                                                                    plic_top |         24 |         24 |       0 |    0 |   156 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                                  |                                                                              rv_plic_target |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                                  |                                                                          rv_plic_target_476 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                                       |                                                                             rv_plic_gateway |         80 |         80 |       0 |    0 |    14 |      0 |      0 |          0 |
|   i_axi2rom                                                                                   |                                                                     axi2mem__parameterized0 |         70 |         70 |       0 |    0 |    38 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                                         |                                                                      axi_riscv_atomics_wrap |       4355 |       4355 |       0 |    0 |  2430 |      0 |      0 |          0 |
|     i_atomics                                                                                 |                                                                           axi_riscv_atomics |       4355 |       4355 |       0 |    0 |  2430 |      0 |      0 |          0 |
|       i_amos                                                                                  |                                                                              axi_riscv_amos |       2957 |       2957 |       0 |    0 |   307 |      0 |      0 |          0 |
|       i_lrsc                                                                                  |                                                                              axi_riscv_lrsc |       1403 |       1403 |       0 |    0 |  2123 |      0 |      0 |          0 |
|         (i_lrsc)                                                                              |                                                                              axi_riscv_lrsc |         43 |         43 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_art                                                                                 |                                                                                 axi_res_tbl |       1360 |       1360 |       0 |    0 |  2048 |      0 |      0 |          0 |
|   i_axi_xbar                                                                                  |                                                                               axi_xbar_intf |       7793 |       7793 |       0 |    0 | 11580 |      0 |      0 |          0 |
|     i_xbar                                                                                    |                                                                                    axi_xbar |       7793 |       7793 |       0 |    0 | 11580 |      0 |      0 |          0 |
|       (i_xbar)                                                                                |                                                                                    axi_xbar |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                                           |                                                                                     axi_mux |        337 |        337 |       0 |    0 |   629 |      0 |      0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                                       |                                                                                     axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_461 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_462 |         43 |         43 |       0 |    0 |   150 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_473 |         43 |         43 |       0 |    0 |   150 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_463 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_464 |        186 |        186 |       0 |    0 |   161 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_472 |        186 |        186 |       0 |    0 |   161 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_465 |         12 |         12 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_471 |         12 |         12 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_466 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_470 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_467 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_468 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_469 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                                           |                                                                                   axi_mux_5 |        107 |        107 |       0 |    0 |   264 |      0 |      0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                                       |                                                                                   axi_mux_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_448 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_449 |         15 |         15 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_460 |         15 |         15 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_450 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_451 |         12 |         12 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_459 |         12 |         12 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_452 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_458 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_453 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_457 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_454 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_455 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_456 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                                           |                                                                                   axi_mux_6 |        165 |        165 |       0 |    0 |   402 |      0 |      0 |          0 |
|         (gen_mst_port_mux[2].i_axi_mux)                                                       |                                                                                   axi_mux_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_435 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_436 |         23 |         23 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_447 |         23 |         23 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_437 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_438 |         22 |         22 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_446 |         22 |         22 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_439 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_445 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_440 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_444 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_441 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_442 |         55 |         55 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_443 |         55 |         55 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                                           |                                                                                   axi_mux_7 |         98 |         98 |       0 |    0 |   208 |      0 |      0 |          0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                                       |                                                                                   axi_mux_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_422 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_423 |         14 |         14 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_434 |         14 |         14 |       0 |    0 |    34 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_424 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_425 |         16 |         16 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_433 |         16 |         16 |       0 |    0 |    34 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_426 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_432 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_427 |         23 |         23 |       0 |    0 |    58 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_431 |         23 |         23 |       0 |    0 |    58 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_428 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_429 |         18 |         18 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_430 |         18 |         18 |       0 |    0 |    54 |      0 |      0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                                           |                                                                                   axi_mux_8 |        121 |        121 |       0 |    0 |   368 |      0 |      0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                                       |                                                                                   axi_mux_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_409 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_410 |          9 |          9 |       0 |    0 |    28 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_421 |          9 |          9 |       0 |    0 |    28 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_411 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_412 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_420 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_413 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_419 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_414 |         41 |         41 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_418 |         41 |         41 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_415 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_416 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_417 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                                           |                                                                                   axi_mux_9 |         69 |         69 |       0 |    0 |   176 |      0 |      0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                                       |                                                                                   axi_mux_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_396 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_397 |         11 |         11 |       0 |    0 |    28 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_408 |         11 |         11 |       0 |    0 |    28 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_398 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_399 |          8 |          8 |       0 |    0 |    28 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_407 |          8 |          8 |       0 |    0 |    28 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_400 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_406 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_401 |         17 |         17 |       0 |    0 |    46 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_405 |         17 |         17 |       0 |    0 |    46 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_402 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_403 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_404 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                                           |                                                                                  axi_mux_10 |        142 |        142 |       0 |    0 |   468 |      0 |      0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                                       |                                                                                  axi_mux_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_383 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_384 |         24 |         24 |       0 |    0 |    82 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_395 |         24 |         24 |       0 |    0 |    82 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_385 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_386 |         22 |         22 |       0 |    0 |    82 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_394 |         22 |         22 |       0 |    0 |    82 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_387 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_393 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_388 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_392 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_389 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_390 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_391 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                                           |                                                                                  axi_mux_11 |        147 |        147 |       0 |    0 |   384 |      0 |      0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                                       |                                                                                  axi_mux_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_370 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_371 |         18 |         18 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_382 |         18 |         18 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_372 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_373 |         25 |         25 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_381 |         25 |         25 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_374 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_380 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_375 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_379 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_376 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_377 |         39 |         39 |       0 |    0 |   130 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_378 |         39 |         39 |       0 |    0 |   130 |      0 |      0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                                           |                                                                                  axi_mux_12 |        109 |        109 |       0 |    0 |   242 |      0 |      0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                                       |                                                                                  axi_mux_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                             rr_arb_tree__parameterized8_357 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                          spill_register__parameterized7_358 |         20 |         20 |       0 |    0 |    36 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized7_369 |         20 |         20 |       0 |    0 |    36 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                             rr_arb_tree__parameterized7_359 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                          spill_register__parameterized5_360 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized5_368 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                          spill_register__parameterized6_361 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized6_367 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                          spill_register__parameterized8_362 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized8_366 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                 fifo_v3__parameterized8_363 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_364 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_365 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                                           |                                                                                  axi_mux_13 |        220 |        220 |       0 |    0 |   398 |      0 |      0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                                       |                                                                                  axi_mux_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                                 rr_arb_tree__parameterized8 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                                |                                                              spill_register__parameterized7 |         23 |         23 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                    spill_register_flushable__parameterized7 |         23 |         23 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                                 rr_arb_tree__parameterized7 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                                |                                                              spill_register__parameterized5 |         24 |         24 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                    spill_register_flushable__parameterized5 |         24 |         24 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                                 |                                                              spill_register__parameterized6 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                    spill_register_flushable__parameterized6 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                                 |                                                              spill_register__parameterized8 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                    spill_register_flushable__parameterized8 |         43 |         43 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                     fifo_v3__parameterized8 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                                 |                                                          spill_register__parameterized1_355 |        108 |        108 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_356 |        108 |        108 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                                   |                                                                                 addr_decode |        487 |        487 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                                   |                                                                              addr_decode_14 |        487 |        487 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                                       |                                                                                   axi_demux |        830 |        830 |       0 |    0 |   827 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                                   |                                                                                   axi_demux |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                           |                                                                   axi_demux_id_counters_303 |         50 |         50 |       0 |    0 |    96 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                       |                                                                   axi_demux_id_counters_303 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_339 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_340 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_341 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_342 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_343 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_344 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_345 |         23 |         23 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_346 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_347 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_348 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_349 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_350 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_351 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_352 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_353 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_354 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                           |                                                                   axi_demux_id_counters_304 |         20 |         20 |       0 |    0 |    96 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                       |                                                                   axi_demux_id_counters_304 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_323 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_324 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_325 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_326 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_327 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_328 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_329 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_330 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_331 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_332 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_333 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_334 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_335 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_336 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_337 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_338 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_chan_spill_reg                                                         |                                                          spill_register__parameterized3_305 |         58 |         58 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized3_322 |         58 |         58 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_ar_sel_spill_reg                                                          |                                                          spill_register__parameterized0_306 |         30 |         30 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized0_321 |         30 |         30 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_demux.i_aw_channel_spill_reg                                                      |                                                                          spill_register_307 |        122 |        122 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                                spill_register_flushable_320 |        122 |        122 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_demux.i_aw_select_spill_reg                                                       |                                                          spill_register__parameterized0_308 |         48 |         48 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized0_319 |         48 |         48 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                     |                                                             rr_arb_tree__parameterized5_309 |        117 |        117 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                               |                                                          spill_register__parameterized2_310 |         10 |         10 |       0 |    0 |    14 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized2_318 |         10 |         10 |       0 |    0 |    14 |      0 |      0 |          0 |
|         gen_demux.i_counter_open_w                                                            |                                                                 counter__parameterized0_311 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                           delta_counter__parameterized0_317 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                     |                                                             rr_arb_tree__parameterized6_312 |        296 |        296 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                               |                                                          spill_register__parameterized4_313 |         38 |         38 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized4_316 |         38 |         38 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                               |                                                          spill_register__parameterized1_314 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_315 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                                     |                                                                                 axi_err_slv |         99 |         99 |       0 |    0 |    95 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                                                 |                                                                                 axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                         |                                                                         axi_atop_filter_294 |         40 |         40 |       0 |    0 |    24 |      0 |      0 |          0 |
|           (i_atop_filter)                                                                     |                                                                         axi_atop_filter_294 |         25 |         25 |       0 |    0 |    21 |      0 |      0 |          0 |
|           r_resp_cmd                                                                          |                                                                         stream_register_300 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_fifo                                                                            |                                                                                 fifo_v2_301 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                 fifo_v3__parameterized4_302 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_b_fifo                                                                              |                                                                 fifo_v3__parameterized6_295 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|         i_r_counter                                                                           |                                                                 counter__parameterized1_296 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                           delta_counter__parameterized1_299 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                              |                                                                 fifo_v3__parameterized7_297 |         17 |         17 |       0 |    0 |    27 |      0 |      0 |          0 |
|         i_w_fifo                                                                              |                                                                 fifo_v3__parameterized5_298 |         20 |         20 |       0 |    0 |    23 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                                   |                                                                              addr_decode_15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                                   |                                                                              addr_decode_16 |       1100 |       1100 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                                       |                                                                                axi_demux_17 |        688 |        688 |       0 |    0 |   673 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                                   |                                                                                axi_demux_17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                           |                                                                       axi_demux_id_counters |         21 |         21 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                       |                                                                       axi_demux_id_counters |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_278 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_279 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_280 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_281 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_282 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_283 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_284 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_285 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_286 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_287 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_288 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_289 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_290 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_291 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_292 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_293 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                           |                                                                   axi_demux_id_counters_247 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                       |                                                                   axi_demux_id_counters_247 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_262 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_263 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_264 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_265 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_266 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_267 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                    |                                                           delta_counter__parameterized0_268 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_269 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_270 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_271 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_272 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_273 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_274 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_275 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_276 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                     |                                                           delta_counter__parameterized0_277 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_chan_spill_reg                                                         |                                                          spill_register__parameterized3_248 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized3_261 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_ar_sel_spill_reg                                                          |                                                              spill_register__parameterized0 |         33 |         33 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized0_260 |         33 |         33 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_demux.i_aw_channel_spill_reg                                                      |                                                                          spill_register_249 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                                spill_register_flushable_259 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_aw_select_spill_reg                                                       |                                                          spill_register__parameterized0_250 |         66 |         66 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                    spill_register_flushable__parameterized0 |         66 |         66 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                     |                                                                 rr_arb_tree__parameterized5 |        107 |        107 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                               |                                                          spill_register__parameterized2_251 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized2_258 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_counter_open_w                                                            |                                                                 counter__parameterized0_252 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                           delta_counter__parameterized0_257 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                     |                                                                 rr_arb_tree__parameterized6 |        254 |        254 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                               |                                                          spill_register__parameterized4_253 |         68 |         68 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized4_256 |         68 |         68 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                               |                                                          spill_register__parameterized1_254 |         45 |         45 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                          |                                                spill_register_flushable__parameterized1_255 |         45 |         45 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                                     |                                                                              axi_err_slv_18 |         59 |         59 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                                                 |                                                                              axi_err_slv_18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                         |                                                                             axi_atop_filter |         34 |         34 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (i_atop_filter)                                                                     |                                                                             axi_atop_filter |         21 |         21 |       0 |    0 |    17 |      0 |      0 |          0 |
|           r_resp_cmd                                                                          |                                                                             stream_register |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                            |                                                                                     fifo_v2 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                       |                                                                     fifo_v3__parameterized4 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                              |                                                                     fifo_v3__parameterized6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_r_counter                                                                           |                                                                     counter__parameterized1 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                               delta_counter__parameterized1 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                              |                                                                     fifo_v3__parameterized7 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_w_fifo                                                                              |                                                                     fifo_v3__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[0].gen_connection.i_axi_multicut_xbar_pipeline |                                                                                axi_multicut |        231 |        231 |       0 |    0 |   576 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_236 |        231 |        231 |       0 |    0 |   576 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_237 |         37 |         37 |       0 |    0 |   132 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_246 |         37 |         37 |       0 |    0 |   132 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_238 |         72 |         72 |       0 |    0 |   142 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_245 |         72 |         72 |       0 |    0 |   142 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_239 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_244 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_240 |         73 |         73 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_243 |         73 |         73 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_241 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_242 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[1].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_19 |         82 |         82 |       0 |    0 |   246 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_225 |         82 |         82 |       0 |    0 |   246 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_226 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_235 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_227 |         16 |         16 |       0 |    0 |    28 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_234 |         16 |         16 |       0 |    0 |    28 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_228 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_233 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_229 |         36 |         36 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_232 |         36 |         36 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_230 |         13 |         13 |       0 |    0 |    36 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_231 |         13 |         13 |       0 |    0 |    36 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[2].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_20 |        153 |        153 |       0 |    0 |   382 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_214 |        153 |        153 |       0 |    0 |   382 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_215 |         13 |         13 |       0 |    0 |    42 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_224 |         13 |         13 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_216 |         22 |         22 |       0 |    0 |    42 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_223 |         22 |         22 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_217 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_222 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_218 |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_221 |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_219 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_220 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[3].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_21 |         64 |         64 |       0 |    0 |   190 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_203 |         64 |         64 |       0 |    0 |   190 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_204 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_213 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_205 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_212 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_206 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_211 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_207 |         17 |         17 |       0 |    0 |    56 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_210 |         17 |         17 |       0 |    0 |    56 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_208 |         21 |         21 |       0 |    0 |    56 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_209 |         21 |         21 |       0 |    0 |    56 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[4].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_22 |        147 |        147 |       0 |    0 |   350 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_192 |        147 |        147 |       0 |    0 |   350 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_193 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_202 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_194 |         15 |         15 |       0 |    0 |    26 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_201 |         15 |         15 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_195 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_200 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_196 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_199 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_197 |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_198 |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[5].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_23 |         69 |         69 |       0 |    0 |   158 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_181 |         69 |         69 |       0 |    0 |   158 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_182 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_191 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_183 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_190 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_184 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_189 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_185 |         23 |         23 |       0 |    0 |    44 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_188 |         23 |         23 |       0 |    0 |    44 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_186 |         16 |         16 |       0 |    0 |    52 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_187 |         16 |         16 |       0 |    0 |    52 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[6].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_24 |        147 |        147 |       0 |    0 |   450 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_170 |        147 |        147 |       0 |    0 |   450 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_171 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_180 |         25 |         25 |       0 |    0 |    80 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_172 |         42 |         42 |       0 |    0 |    80 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_179 |         42 |         42 |       0 |    0 |    80 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_173 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_178 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_174 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_177 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_175 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_176 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[7].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_25 |        115 |        115 |       0 |    0 |   366 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_159 |        115 |        115 |       0 |    0 |   366 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_160 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_169 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_161 |         23 |         23 |       0 |    0 |    42 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_168 |         23 |         23 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_162 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_167 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_163 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_166 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_164 |         37 |         37 |       0 |    0 |   132 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_165 |         37 |         37 |       0 |    0 |   132 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[8].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_26 |         77 |         77 |       0 |    0 |   222 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_148 |         77 |         77 |       0 |    0 |   222 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_149 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_158 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_150 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_157 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_151 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_156 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_152 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_155 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_153 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_154 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[0].gen_xbar_mst_cross[9].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_27 |        120 |        120 |       0 |    0 |   378 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_137 |        120 |        120 |       0 |    0 |   378 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_138 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_147 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_139 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_146 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_140 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_145 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_141 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_144 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_142 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_143 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[0].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_28 |        258 |        258 |       0 |    0 |   562 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_126 |        258 |        258 |       0 |    0 |   562 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_127 |         65 |         65 |       0 |    0 |   132 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_136 |         65 |         65 |       0 |    0 |   132 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_128 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_135 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_129 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_134 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_130 |         72 |         72 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_133 |         72 |         72 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_131 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_132 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[1].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_29 |         76 |         76 |       0 |    0 |   214 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_115 |         76 |         76 |       0 |    0 |   214 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_116 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_125 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_117 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_124 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_118 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_123 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_119 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_122 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_120 |         20 |         20 |       0 |    0 |    36 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_121 |         20 |         20 |       0 |    0 |    36 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[2].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_30 |        179 |        179 |       0 |    0 |   362 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                 axi_cut_104 |        179 |        179 |       0 |    0 |   362 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                          spill_register__parameterized3_105 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_114 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                          spill_register_106 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_113 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                          spill_register__parameterized2_107 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_112 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                          spill_register__parameterized4_108 |         72 |         72 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_111 |         72 |         72 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                          spill_register__parameterized1_109 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized1_110 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[3].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_31 |         76 |         76 |       0 |    0 |   158 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_93 |         76 |         76 |       0 |    0 |   158 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_94 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized3_103 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_95 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                spill_register_flushable_102 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_96 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized2_101 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_97 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                spill_register_flushable__parameterized4_100 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_98 |         30 |         30 |       0 |    0 |    56 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_99 |         30 |         30 |       0 |    0 |    56 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[4].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_32 |        125 |        125 |       0 |    0 |   326 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_82 |        125 |        125 |       0 |    0 |   326 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_83 |          4 |          4 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized3_92 |          4 |          4 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_84 |          4 |          4 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                 spill_register_flushable_91 |          4 |          4 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_85 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized2_90 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_86 |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized4_89 |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_87 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_88 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[5].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_33 |         56 |         56 |       0 |    0 |   134 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_71 |         56 |         56 |       0 |    0 |   134 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_72 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized3_81 |          6 |          6 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_73 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                 spill_register_flushable_80 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_74 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized2_79 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_75 |         13 |         13 |       0 |    0 |    44 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized4_78 |         13 |         13 |       0 |    0 |    44 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_76 |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_77 |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[6].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_34 |        193 |        193 |       0 |    0 |   426 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_60 |        193 |        193 |       0 |    0 |   426 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_61 |         34 |         34 |       0 |    0 |    68 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized3_70 |         34 |         34 |       0 |    0 |    68 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_62 |         20 |         20 |       0 |    0 |    68 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                 spill_register_flushable_69 |         20 |         20 |       0 |    0 |    68 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_63 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized2_68 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_64 |         59 |         59 |       0 |    0 |   136 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized4_67 |         59 |         59 |       0 |    0 |   136 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_65 |         75 |         75 |       0 |    0 |   144 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_66 |         75 |         75 |       0 |    0 |   144 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[7].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_35 |        141 |        141 |       0 |    0 |   350 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_49 |        141 |        141 |       0 |    0 |   350 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_50 |         18 |         18 |       0 |    0 |    34 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized3_59 |         18 |         18 |       0 |    0 |    34 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_51 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                 spill_register_flushable_58 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_52 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized2_57 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_53 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized4_56 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_54 |         69 |         69 |       0 |    0 |   132 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_55 |         69 |         69 |       0 |    0 |   132 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[8].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_36 |         67 |         67 |       0 |    0 |   202 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                  axi_cut_38 |         67 |         67 |       0 |    0 |   202 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                           spill_register__parameterized3_39 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized3_48 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                           spill_register_40 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                 spill_register_flushable_47 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                           spill_register__parameterized2_41 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized2_46 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                           spill_register__parameterized4_42 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized4_45 |         37 |         37 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                           spill_register__parameterized1_43 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                 spill_register_flushable__parameterized1_44 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_xbar_slv_cross[1].gen_xbar_mst_cross[9].gen_connection.i_axi_multicut_xbar_pipeline |                                                                             axi_multicut_37 |        143 |        143 |       0 |    0 |   358 |      0 |      0 |          0 |
|         gen_axi_cut.gen_axi_cuts[0].i_cut                                                     |                                                                                     axi_cut |        143 |        143 |       0 |    0 |   358 |      0 |      0 |          0 |
|           i_reg_ar                                                                            |                                                              spill_register__parameterized3 |         15 |         15 |       0 |    0 |    30 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                    spill_register_flushable__parameterized3 |         15 |         15 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_reg_aw                                                                            |                                                                              spill_register |          9 |          9 |       0 |    0 |    30 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                                    spill_register_flushable |          9 |          9 |       0 |    0 |    30 |      0 |      0 |          0 |
|           i_reg_b                                                                             |                                                              spill_register__parameterized2 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                    spill_register_flushable__parameterized2 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_reg_r                                                                             |                                                              spill_register__parameterized4 |         38 |         38 |       0 |    0 |   140 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                    spill_register_flushable__parameterized4 |         38 |         38 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_reg_w                                                                             |                                                              spill_register__parameterized1 |         76 |         76 |       0 |    0 |   148 |      0 |      0 |          0 |
|             spill_register_flushable_i                                                        |                                                    spill_register_flushable__parameterized1 |         76 |         76 |       0 |    0 |   148 |      0 |      0 |          0 |
|   i_bootrom                                                                                   |                                                                                  bootrom_64 |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|   i_ccu                                                                                       |                                                                            ace_ccu_top_intf |       1172 |       1172 |       0 |    0 |   353 |      0 |      0 |          0 |
|     i_ccu_top                                                                                 |                                                                                 ace_ccu_top |       1172 |       1172 |       0 |    0 |   353 |      0 |      0 |          0 |
|       fsm                                                                                     |                                                                                     ccu_fsm |        317 |        317 |       0 |    0 |   301 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                                       |                                                                   axi_demux__parameterized0 |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                                   |                                                                   axi_demux__parameterized0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                     |                                                                 rr_arb_tree__parameterized9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_counter_open_w                                                            |                                                                   counter__parameterized0_2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                             delta_counter__parameterized0_4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                     |                                                              rr_arb_tree__parameterized10_3 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                                       |                                                                 axi_demux__parameterized0_1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                                   |                                                                 axi_demux__parameterized0_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_demux.i_counter_open_w                                                            |                                                                     counter__parameterized0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_counter                                                                           |                                                               delta_counter__parameterized0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                     |                                                                rr_arb_tree__parameterized10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       i_ace_mux                                                                               |                                                                     axi_mux__parameterized1 |         34 |         34 |       0 |    0 |    15 |      0 |      0 |          0 |
|         (i_ace_mux)                                                                           |                                                                     axi_mux__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                                rr_arb_tree__parameterized14 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                                rr_arb_tree__parameterized13 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                    fifo_v3__parameterized11 |         17 |         17 |       0 |    0 |     6 |      0 |      0 |          0 |
|       i_axi_mux                                                                               |                                                                     axi_mux__parameterized0 |        808 |        808 |       0 |    0 |    21 |      0 |      0 |          0 |
|         (i_axi_mux)                                                                           |                                                                     axi_mux__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                  |                                                                rr_arb_tree__parameterized12 |        390 |        390 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                  |                                                                rr_arb_tree__parameterized11 |        395 |        395 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                      |                                                                    fifo_v3__parameterized10 |         23 |         23 |       0 |    0 |     8 |      0 |      0 |          0 |
|   i_clint                                                                                     |                                                                                       clint |        243 |        243 |       0 |    0 |   220 |      0 |      0 |          0 |
|     (i_clint)                                                                                 |                                                                                       clint |         64 |         64 |       0 |    0 |   194 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                                      |                                                                          axi_lite_interface |        179 |        179 |       0 |    0 |    23 |      0 |      0 |          0 |
|     i_sync_edge                                                                               |                                                                            clint_sync_wedge |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                                           |                                                                            clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                                  |                                                                                  clint_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_ddr                                                                                       |                                                                             xlnx_mig_7_ddr3 |      10411 |       9198 |     852 |  361 |  8538 |      1 |      0 |          0 |
|     (i_ddr)                                                                                   |                                                                             xlnx_mig_7_ddr3 |         58 |          0 |      58 |    0 |     0 |      0 |      0 |          0 |
|     u_xlnx_mig_7_ddr3_mig                                                                     |                                                                         xlnx_mig_7_ddr3_mig |      10353 |       9198 |     794 |  361 |  8538 |      1 |      0 |          0 |
|       temp_mon_enabled.u_tempmon                                                              |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_tempmon |         39 |         39 |       0 |    0 |   122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                                                                         |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                                                                   |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_infrastructure |         22 |         22 |       0 |    0 |    65 |      0 |      0 |          0 |
|       u_iodelay_ctrl                                                                          |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |    29 |      0 |      0 |          0 |
|       u_memc_ui_top_axi                                                                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |      10292 |       9137 |     794 |  361 |  8322 |      1 |      0 |          0 |
|         (u_memc_ui_top_axi)                                                                   |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         mem_intfc0                                                                            |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_mem_intfc |       7002 |       6564 |     418 |   20 |  4779 |      1 |      0 |          0 |
|           ddr_phy_top0                                                                        |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_top |       6347 |       5918 |     410 |   19 |  4224 |      1 |      0 |          0 |
|             u_ddr_calib_top                                                                   |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |       4938 |       4922 |       0 |   16 |  3569 |      1 |      0 |          0 |
|               (u_ddr_calib_top)                                                               |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |         74 |         73 |       0 |    1 |    39 |      0 |      0 |          0 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                     |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_prbs_rdlvl |        980 |        980 |       0 |    0 |   730 |      1 |      0 |          0 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                               |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_rdlvl |        579 |        579 |       0 |    0 |   908 |      0 |      0 |          0 |
|               ddr_phy_tempmon_0                                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_tempmon |        262 |        262 |       0 |    0 |   229 |      0 |      0 |          0 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                     |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_dqs_found_cal |        177 |        176 |       0 |    1 |   132 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                       |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         39 |         38 |       0 |    1 |    26 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                                   |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrlvl |        358 |        357 |       0 |    1 |   255 |      0 |      0 |          0 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                                              |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_oclkdelay_cal |        797 |        795 |       0 |    2 |   522 |      0 |      0 |          0 |
|                 u_ocd_cntlr                                                                   |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_cntlr |         34 |         34 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 u_ocd_data                                                                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_data |         27 |         27 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 u_ocd_edge                                                                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_edge |         42 |         42 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 u_ocd_lim                                                                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_lim |        205 |        205 |       0 |    0 |    98 |      0 |      0 |          0 |
|                 u_ocd_mux                                                                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_mux |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 u_ocd_po_cntlr                                                                |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_po_cntlr |        151 |        151 |       0 |    0 |    94 |      0 |      0 |          0 |
|                 u_ocd_samp                                                                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_samp |         79 |         79 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 u_poc                                                                         |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_poc_top |        247 |        245 |       0 |    2 |   162 |      0 |      0 |          0 |
|                   u_edge_center                                                               |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_left                                                                 |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_97 |         32 |         32 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_right                                                                |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_98 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_poc_meta                                                                  |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_poc_meta |         83 |         81 |       0 |    2 |    63 |      0 |      0 |          0 |
|                   u_poc_tap_base                                                              |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_poc_tap_base |        108 |        108 |       0 |    0 |    63 |      0 |      0 |          0 |
|               u_ddr_phy_init                                                                  |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_init |       1359 |       1354 |       0 |    5 |   388 |      0 |      0 |          0 |
|               u_ddr_phy_wrcal                                                                 |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrcal |        175 |        170 |       0 |    5 |   307 |      0 |      0 |          0 |
|               u_ddr_prbs_gen                                                                  |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_prbs_gen |        140 |        140 |       0 |    0 |    33 |      0 |      0 |          0 |
|             u_ddr_mc_phy_wrapper                                                              |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |       1418 |       1005 |     410 |    3 |   655 |      0 |      0 |          0 |
|               (u_ddr_mc_phy_wrapper)                                                          |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                  |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                  |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_81 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                  |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_82 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                  |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_83 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_ddr_mc_phy                                                                    |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |       1362 |        949 |     410 |    3 |   592 |      0 |      0 |          0 |
|                 (u_ddr_mc_phy)                                                                |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                             |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |       1242 |        866 |     374 |    2 |   485 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                                         |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |         11 |         10 |       0 |    1 |    20 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                             |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |        493 |        401 |      92 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                         |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                             |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_95 |        416 |        372 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_96 |         76 |         28 |      48 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |        254 |        160 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         15 |         15 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_92 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                             |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_93 |        160 |        116 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_94 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |        239 |        145 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_89 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                             |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_90 |        160 |        116 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_91 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |        245 |        150 |      94 |    1 |   117 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |          1 |          1 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          2 |          1 |       0 |    1 |    10 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo |        164 |        120 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_88 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                             |                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |        117 |         80 |      36 |    1 |    91 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_1.u_ddr_phy_4lanes)                                         |                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |          9 |          8 |       0 |    1 |    14 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_87 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_86 |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_85 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                             |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |         55 |         19 |      36 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                         |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                         |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                         |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         54 |         18 |      36 |    0 |    19 |      0 |      0 |          0 |
|           mc0                                                                                 |                                                         xlnx_mig_7_ddr3_mig_7series_v4_2_mc |        658 |        649 |       8 |    1 |   555 |      0 |      0 |          0 |
|             (mc0)                                                                             |                                                         xlnx_mig_7_ddr3_mig_7series_v4_2_mc |        106 |        106 |       0 |    0 |    83 |      0 |      0 |          0 |
|             bank_mach0                                                                        |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_bank_mach |        465 |        465 |       0 |    0 |   377 |      0 |      0 |          0 |
|               arb_mux0                                                                        |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_arb_mux |        166 |        166 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 arb_row_col0                                                                  |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |        166 |        166 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   (arb_row_col0)                                                              |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   col_arb0                                                                    |                            xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1 |         60 |         60 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   pre_4_1_1T_arb.pre_arb0                                                     |                         xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_79 |         49 |         49 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   row_arb0                                                                    |                         xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_80 |         53 |         53 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arb_select0                                                                   |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               bank_cntrl[0].bank0                                                             |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl |         70 |         70 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 bank_compare0                                                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_78 |          7 |          7 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                   |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue |         36 |         36 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                   |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state |         27 |         27 |       0 |    0 |    27 |      0 |      0 |          0 |
|               bank_cntrl[1].bank0                                                             |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized0 |         69 |         69 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_77 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized0 |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized0 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_cntrl[2].bank0                                                             |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized1 |         69 |         69 |       0 |    0 |    80 |      0 |      0 |          0 |
|                 bank_compare0                                                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_76 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized1 |         29 |         29 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized1 |         23 |         23 |       0 |    0 |    26 |      0 |      0 |          0 |
|               bank_cntrl[3].bank0                                                             |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized2 |         68 |         68 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                                 |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare |         15 |         15 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized2 |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                   |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized2 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_common0                                                                    |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_bank_common |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|             col_mach0                                                                         |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_col_mach |         23 |         15 |       8 |    0 |    25 |      0 |      0 |          0 |
|             rank_mach0                                                                        |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_rank_mach |         64 |         63 |       0 |    1 |    70 |      0 |      0 |          0 |
|               rank_cntrl[0].rank_cntrl0                                                       |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_rank_cntrl |         10 |          9 |       0 |    1 |    16 |      0 |      0 |          0 |
|               rank_common0                                                                    |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         54 |         54 |       0 |    0 |    54 |      0 |      0 |          0 |
|                 (rank_common0)                                                                |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         46 |         46 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 maintenance_request.maint_arb0                                                |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|         u_axi_mc                                                                              |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |       2525 |       2184 |       0 |  341 |  2573 |      0 |      0 |          0 |
|           (u_axi_mc)                                                                          |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|           USE_UPSIZER.upsizer_d2                                                              |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_upsizer |       1756 |       1681 |       0 |   75 |  1729 |      0 |      0 |          0 |
|             USE_READ.read_addr_inst                                                           |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        170 |        133 |       0 |   37 |    97 |      0 |      0 |          0 |
|               (USE_READ.read_addr_inst)                                                       |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         59 |         59 |       0 |    0 |    46 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                            |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |        111 |         74 |       0 |   37 |    46 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                        |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |        101 |         64 |       0 |   37 |    45 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                           |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or_69 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_70 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_72 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_73 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                         |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_75 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_65 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_66 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_67 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_READ.read_data_inst                                                           |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |        165 |        165 |       0 |    0 |   284 |      0 |      0 |          0 |
|               (USE_READ.read_data_inst)                                                       |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |        152 |        152 |       0 |    0 |   283 |      0 |      0 |          0 |
|               USE_FPGA_CTRL.cmd_ready_inst                                                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_37 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                            |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                     |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                               |               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_41 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_53 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_54 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_55 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_56 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                     |                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static_42 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_50 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_51 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                            |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                            |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                        |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_46 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_47 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_49 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_addr_inst                                                         |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |        179 |        141 |       0 |   38 |    98 |      0 |      0 |          0 |
|               (USE_WRITE.write_addr_inst)                                                     |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |         50 |         50 |       0 |    0 |    46 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                            |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |        129 |         91 |       0 |   38 |    47 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                        |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |        119 |         81 |       0 |   38 |    46 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                           |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_33 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                         |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_36 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                           |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_data_inst                                                         |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |        694 |        694 |       0 |    0 |   599 |      0 |      0 |          0 |
|               (USE_WRITE.write_data_inst)                                                     |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |        382 |        382 |       0 |    0 |   598 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                     |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                               |                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_word_inst                                               |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst2                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst3                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                            |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                     |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                        |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                            |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                      |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                            |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_9 |        289 |        289 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                            |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mi_register_slice_inst                                                            |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        400 |        400 |       0 |    0 |   540 |      0 |      0 |          0 |
|               (mi_register_slice_inst)                                                        |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               r_pipe                                                                          |                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        399 |        399 |       0 |    0 |   539 |      0 |      0 |          0 |
|             si_register_slice_inst                                                            |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |        149 |        149 |       0 |    0 |   111 |      0 |      0 |          0 |
|               (si_register_slice_inst)                                                        |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ar_pipe                                                                         |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice |         67 |         67 |       0 |    0 |    54 |      0 |      0 |          0 |
|               aw_pipe                                                                         |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice_0 |         82 |         82 |       0 |    0 |    56 |      0 |      0 |          0 |
|           axi_mc_ar_channel_0                                                                 |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |         69 |         69 |       0 |    0 |    90 |      0 |      0 |          0 |
|             (axi_mc_ar_channel_0)                                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |          0 |          0 |       0 |    0 |    47 |      0 |      0 |          0 |
|             ar_cmd_fsm_0                                                                      |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_fsm |         67 |         67 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                           |                      xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |          2 |          2 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                               |                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                               |                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_aw_channel_0                                                                 |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |         76 |         76 |       0 |    0 |    88 |      0 |      0 |          0 |
|             (axi_mc_aw_channel_0)                                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |          0 |          0 |       0 |    0 |    45 |      0 |      0 |          0 |
|             aw_cmd_fsm_0                                                                      |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wr_cmd_fsm |         70 |         70 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                           |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator |          6 |          6 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_b_channel_0                                                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |         11 |          7 |       0 |    4 |    10 |      0 |      0 |          0 |
|             (axi_mc_b_channel_0)                                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|             bid_fifo_0                                                                        |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|           axi_mc_cmd_arbiter_0                                                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_arbiter |         27 |         27 |       0 |    0 |    31 |      0 |      0 |          0 |
|           axi_mc_r_channel_0                                                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |        293 |         31 |       0 |  262 |    32 |      0 |      0 |          0 |
|             (axi_mc_r_channel_0)                                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|             rd_data_fifo_0                                                                    |                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized0 |        271 |         15 |       0 |  256 |    12 |      0 |      0 |          0 |
|             transaction_fifo_0                                                                |                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized1 |         22 |         16 |       0 |    6 |     6 |      0 |      0 |          0 |
|           axi_mc_w_channel_0                                                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_w_channel |        293 |        293 |       0 |    0 |   579 |      0 |      0 |          0 |
|         u_ui_top                                                                              |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ui_top |        765 |        389 |     376 |    0 |   968 |      0 |      0 |          0 |
|           ui_cmd0                                                                             |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ui_cmd |         31 |         31 |       0 |    0 |    56 |      0 |      0 |          0 |
|           ui_rd_data0                                                                         |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ui_rd_data |        208 |         32 |     176 |    0 |   291 |      0 |      0 |          0 |
|           ui_wr_data0                                                                         |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ui_wr_data |        526 |        326 |     200 |    0 |   621 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                                                |                                                                                     axi2mem |        245 |        245 |       0 |    0 |    43 |      0 |      0 |          0 |
|   i_dm_axi_master                                                                             |                                                                 axi_adapter__parameterized1 |         22 |         22 |       0 |    0 |    69 |      0 |      0 |          0 |
|   i_dm_top                                                                                    |                                                                                      dm_top |       1181 |       1181 |       0 |    0 |   676 |      0 |      0 |          0 |
|     i_dm_csrs                                                                                 |                                                                                     dm_csrs |       1004 |       1004 |       0 |    0 |   599 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                                             |                                                                                     dm_csrs |        870 |        870 |       0 |    0 |   531 |      0 |      0 |          0 |
|       i_fifo                                                                                  |                                                                     fifo_v2__parameterized0 |        134 |        134 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_fifo_v3                                                                             |                                                                     fifo_v3__parameterized9 |        134 |        134 |       0 |    0 |    68 |      0 |      0 |          0 |
|     i_dm_mem                                                                                  |                                                                                      dm_mem |        103 |        103 |       0 |    0 |    74 |      0 |      0 |          0 |
|       (i_dm_mem)                                                                              |                                                                                      dm_mem |         14 |         14 |       0 |    0 |    69 |      0 |      0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                                         |                                                                                   debug_rom |         89 |         89 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                                  |                                                                                      dm_sba |         74 |         74 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                                  |                                                                                    dmi_jtag |        529 |        529 |       0 |    0 |   340 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                                              |                                                                                    dmi_jtag |          1 |          1 |       0 |    0 |    84 |      0 |      0 |          0 |
|     i_dmi_cdc                                                                                 |                                                                                     dmi_cdc |        404 |        404 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                                               |                                                                                  cdc_2phase |        361 |        361 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                                                 |                                                                              cdc_2phase_dst |        358 |        358 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                                                 |                                                                              cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                                              |                                                                  cdc_2phase__parameterized0 |         43 |         43 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                                                 |                                                              cdc_2phase_dst__parameterized0 |         39 |         39 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                                                 |                                                              cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                                            |                                                                                dmi_jtag_tap |        124 |        124 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_fan_ctrl                                                                                  |                                                                                    fan_ctrl |         20 |         20 |       0 |    0 |    24 |      0 |      0 |          0 |
|   i_rstgen_main                                                                               |                                                                                      rstgen |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                                           |                                                                               rstgen_bypass |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_axi_clock_converter_ddr                                                              |                                                                    xlnx_axi_clock_converter |        420 |        224 |     196 |    0 |   998 |      0 |      0 |          0 |
|     inst                                                                                      |                    xlnx_axi_clock_converter_axi_clock_converter_v2_1_26_axi_clock_converter |        420 |        224 |     196 |    0 |   998 |      0 |      0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                             |                                             xlnx_axi_clock_converter_fifo_generator_v13_2_7 |        420 |        224 |     196 |    0 |   998 |      0 |      0 |          0 |
|         inst_fifo_gen                                                                         |                                       xlnx_axi_clock_converter_fifo_generator_v13_2_7_synth |        420 |        224 |     196 |    0 |   998 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                             |                                                 xlnx_axi_clock_converter_fifo_generator_top |         90 |         44 |      46 |    0 |   202 |      0 |      0 |          0 |
|             grf.rf                                                                            |                                             xlnx_axi_clock_converter_fifo_generator_ramfifo |         90 |         44 |      46 |    0 |   202 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                      |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                  |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__16 |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                        |                                                        xlnx_axi_clock_converter_rd_logic_21 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                             |                                                         xlnx_axi_clock_converter_rd_fwft_27 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                     |                                              xlnx_axi_clock_converter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                         |                                                     xlnx_axi_clock_converter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                        |                                                        xlnx_axi_clock_converter_wr_logic_22 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                     |                                              xlnx_axi_clock_converter_wr_status_flags_as_25 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                         |                                                     xlnx_axi_clock_converter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                           |                                                          xlnx_axi_clock_converter_memory_23 |         46 |          0 |      46 |    0 |   104 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                       |                                                          xlnx_axi_clock_converter_memory_23 |          0 |          0 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                                 |                                                            xlnx_axi_clock_converter_dmem_24 |         46 |          0 |      46 |    0 |    52 |      0 |      0 |          0 |
|               rstblk                                                                          |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                      |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                             |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized2 |         93 |         45 |      48 |    0 |   238 |      0 |      0 |          0 |
|             grf.rf                                                                            |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized2 |         93 |         45 |      48 |    0 |   238 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                      |                                                        xlnx_axi_clock_converter_clk_x_pntrs |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                  |                                                        xlnx_axi_clock_converter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                              |                                                       xlnx_axi_clock_converter_xpm_cdc_gray |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__18 |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                        |                                                        xlnx_axi_clock_converter_rd_logic_14 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                             |                                                         xlnx_axi_clock_converter_rd_fwft_18 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                     |                                              xlnx_axi_clock_converter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                         |                                                     xlnx_axi_clock_converter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                        |                                                        xlnx_axi_clock_converter_wr_logic_15 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                     |                                              xlnx_axi_clock_converter_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                         |                                                     xlnx_axi_clock_converter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                           |                                             xlnx_axi_clock_converter_memory__parameterized2 |         48 |          0 |      48 |    0 |   140 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                       |                                             xlnx_axi_clock_converter_memory__parameterized2 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                                 |                                               xlnx_axi_clock_converter_dmem__parameterized2 |         48 |          0 |      48 |    0 |    70 |      0 |      0 |          0 |
|               rstblk                                                                          |                                                  xlnx_axi_clock_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                      |                                                  xlnx_axi_clock_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |                                                  xlnx_axi_clock_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |                                     xlnx_axi_clock_converter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                            |                                      xlnx_axi_clock_converter_fifo_generator_top__xdcDup__1 |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|             grf.rf                                                                            |                                  xlnx_axi_clock_converter_fifo_generator_ramfifo__xdcDup__1 |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                      |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                  |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                        |                                                         xlnx_axi_clock_converter_rd_logic_7 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                             |                                                         xlnx_axi_clock_converter_rd_fwft_11 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                     |                                              xlnx_axi_clock_converter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                         |                                                     xlnx_axi_clock_converter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                        |                                                         xlnx_axi_clock_converter_wr_logic_8 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                     |                                               xlnx_axi_clock_converter_wr_status_flags_as_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                         |                                                     xlnx_axi_clock_converter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                           |                                                             xlnx_axi_clock_converter_memory |         46 |          0 |      46 |    0 |   104 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                       |                                                             xlnx_axi_clock_converter_memory |          0 |          0 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                                 |                                                               xlnx_axi_clock_converter_dmem |         46 |          0 |      46 |    0 |    52 |      0 |      0 |          0 |
|               rstblk                                                                          |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                      |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                            |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized0 |         95 |         45 |      50 |    0 |   244 |      0 |      0 |          0 |
|             grf.rf                                                                            |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0 |         95 |         45 |      50 |    0 |   244 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                      |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                  |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                        |                                                         xlnx_axi_clock_converter_rd_logic_0 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                             |                                                          xlnx_axi_clock_converter_rd_fwft_4 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                     |                                               xlnx_axi_clock_converter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                         |                                                      xlnx_axi_clock_converter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                        |                                                         xlnx_axi_clock_converter_wr_logic_1 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                     |                                               xlnx_axi_clock_converter_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                         |                                                      xlnx_axi_clock_converter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                           |                                             xlnx_axi_clock_converter_memory__parameterized0 |         50 |          0 |      50 |    0 |   146 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                       |                                             xlnx_axi_clock_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                                 |                                               xlnx_axi_clock_converter_dmem__parameterized0 |         50 |          0 |      50 |    0 |    73 |      0 |      0 |          0 |
|               rstblk                                                                          |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                      |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                            |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized1 |         51 |         45 |       6 |    0 |   112 |      0 |      0 |          0 |
|             grf.rf                                                                            |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized1 |         51 |         45 |       6 |    0 |   112 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                      |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                  |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                              |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                        |                                                           xlnx_axi_clock_converter_rd_logic |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                             |                                                            xlnx_axi_clock_converter_rd_fwft |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                     |                                                 xlnx_axi_clock_converter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                         |                                                        xlnx_axi_clock_converter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                        |                                                           xlnx_axi_clock_converter_wr_logic |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                     |                                                 xlnx_axi_clock_converter_wr_status_flags_as |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                         |                                                        xlnx_axi_clock_converter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                           |                                             xlnx_axi_clock_converter_memory__parameterized1 |          6 |          0 |       6 |    0 |    14 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                       |                                             xlnx_axi_clock_converter_memory__parameterized1 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                                 |                                               xlnx_axi_clock_converter_dmem__parameterized1 |          6 |          0 |       6 |    0 |     7 |      0 |      0 |          0 |
|               rstblk                                                                          |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                      |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                                              |                                                                                xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                                      |                                                                        xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


