From: Zhen Zhang <atacs-bugs@vlsigroup.ece.utah.edu>
To: myers@ece.utah.edu
Subject: Re: FEATURE: add support for index std_logic_vector in vhdl compiler (PR#5280)
Date: Wed May  4 17:52:55 2011

For dest(1 downto 1)=0, parser.y now returns BIT(1)=0. But BIT(dest, 1)=0 is now
converted to BIT(dest,1) & (0).  