// Seed: 918481512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_9;
  assign id_3 = 1 ? id_1 : id_9 ? id_1 : -1 ? id_4 : 1;
  assign id_9 = 1;
  assign id_1 = id_2;
  assign id_8[1] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_3 = 32'd69
) (
    _id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  input wire _id_1;
  wire  id_4;
  logic id_5;
  assign id_5[-1'b0&""] = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  logic [id_1  >=  id_3 : id_3] id_6 = -1;
endmodule
