// Seed: 1797122030
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
);
  id_3 :
  assert property (@(posedge 1'b0 + 1, posedge 1) 1) id_3 = id_0;
  wire id_4, id_5;
  tri0 id_6 = id_0;
  id_7(
      .id_0(1), .id_1(id_0), .id_2(), .id_3(1)
  );
  wire id_8;
  module_0(
      id_3, id_6, id_6, id_0
  );
  supply0 id_9 = 1;
  wire id_10;
  assign id_3 = id_6;
endmodule
