ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/router_b_tb.v
	module worklib.router_b_tb:v
		errors: 0, warnings: 0
file: ../syn/router_b_syn.v
	module worklib.router_b:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.router_b:v <0x6565267e>
			streams:   0, words:     0
		worklib.router_b_tb:v <0x238884be>
			streams:   9, words: 16358
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                993     846
		UDPs:                  1441       4
		Primitives:            3856      10
		Timing outputs:        1159     759
		Registers:              373     375
		Scalar wires:          1493       -
		Expanded wires:         102       7
		Always blocks:           56      56
		Initial blocks:           1       1
		Cont. assignments:        0      25
		Pseudo assignments:       5       5
		Timing checks:         4170       -
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.router_b_tb:v
Loading snapshot worklib.router_b_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing Router B (per paper Figure 3)
Operand selection: R from A/RQ, S from B/RD
========================================
========================================
Router B: PASS (192 tests)
========================================
Simulation complete via $finish(1) at time 192 NS + 0
../src/router_b_tb.v:171     $finish;
ncsim> exit
