
---------- Begin Simulation Statistics ----------
final_tick                                13509985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    643                       # Simulator instruction rate (inst/s)
host_mem_usage                                8021004                       # Number of bytes of host memory used
host_op_rate                                      657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12730.81                       # Real time elapsed on the host
host_tick_rate                                 775671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8188277                       # Number of instructions simulated
sim_ops                                       8370382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009875                       # Number of seconds simulated
sim_ticks                                  9874921875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.470543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390043                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400165                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4071                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            402059                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3800                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4389                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              589                       # Number of indirect misses.
system.cpu.branchPred.lookups                  441885                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14634                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          973                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2618703                       # Number of instructions committed
system.cpu.committedOps                       2652098                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.188910                       # CPI: cycles per instruction
system.cpu.discardedOps                          7897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1422223                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           735966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2505832                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313587                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      482                       # number of quiesce instructions executed
system.cpu.numCycles                          8350808                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       482                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1809025     68.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1946      0.07%     68.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90433      3.41%     71.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                750694     28.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2652098                       # Class of committed instruction
system.cpu.quiesceCycles                      7449067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5844976                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        698596                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              222690                       # Transaction distribution
system.membus.trans_dist::ReadResp             225826                       # Transaction distribution
system.membus.trans_dist::WriteReq             128192                       # Transaction distribution
system.membus.trans_dist::WriteResp            128192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          295                       # Transaction distribution
system.membus.trans_dist::WriteClean              132                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2798                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           251                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       346112                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        346112                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       693490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       703061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1403760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       184640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       184640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22402492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046570                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000399                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1046152     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     418      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046570                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1783458693                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9721125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8282312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1838000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7476355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1358728315                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14729500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       448222                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       448222                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1392060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22161772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2394287875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1920288677                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1191646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       425053                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       425053    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       425053                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1018075625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1234944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23658496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2803712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1645879148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803029745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2448908893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    955671763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1440144254                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2395816018                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2601550911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2243174000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4844724911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       184640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       185600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       184640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       184640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2885                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2900                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18697869                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        97216                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18795085                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18697869                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18697869                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18697869                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        97216                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18795085                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14245248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7957184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       222208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1440144254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2423918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1442568172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2767414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803029745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            805797160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2767414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2243174000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2423918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2248365332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000261542250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              400624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      222581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124331                       # Number of write requests accepted
system.mem_ctrls.readBursts                    222581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7160095770                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1111525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12995602020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32208.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58458.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                222581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  196485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    373                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.282613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.066146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.365628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          498      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          546      2.32%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          362      1.54%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.52%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          434      1.85%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      1.45%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          329      1.40%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          374      1.59%     13.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20256     86.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1710.130769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    767.253800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              8      6.15%      6.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     30.77%     37.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      2.31%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           64     49.23%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           10      7.69%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     956.461538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    776.268150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    256.889810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.92%      6.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      6.92%     13.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     86.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14227520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7957760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14245184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7957184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1440.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       805.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1442.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    805.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9874779375                       # Total gap between requests
system.mem_ctrls.avgGap                      28464.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14203840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1438374923.852245807648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2397993.655013093725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2935921.961407922674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 802919567.401640892029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       222208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          427                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12979605000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15997020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8508599130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 172309611875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58411.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42887.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19926461.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1390670.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5236388510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    534240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4105430865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 964                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9659475.363071                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2380169.600223                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          482    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5644750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11963125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8854117875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4655867125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1342796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1342796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1342796                       # number of overall hits
system.cpu.icache.overall_hits::total         1342796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2885                       # number of overall misses
system.cpu.icache.overall_misses::total          2885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125760000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125760000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125760000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125760000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1345681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1345681                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1345681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1345681                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43590.987868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43590.987868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43590.987868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43590.987868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    121275375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121275375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    121275375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121275375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42036.525130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42036.525130                       # average overall mshr miss latency
system.cpu.icache.replacements                   2705                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1342796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1342796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1345681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1345681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43590.987868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43590.987868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    121275375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121275375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42036.525130                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.811039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              879629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2705                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            325.186322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.811039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.650022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.650022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2694247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2694247                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       142844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           142844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       142844                       # number of overall hits
system.cpu.dcache.overall_hits::total          142844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38515750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38515750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38515750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38515750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       143360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143360                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143360                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74642.926357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74642.926357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74642.926357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74642.926357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.dcache.writebacks::total               295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28953875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28953875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28953875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28953875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2189.989518                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2189.989518                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20031375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20031375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78863.681102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78863.681102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19440250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19440250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77451.195219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77451.195219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21672.717842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21672.717842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18484375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18484375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70551.049618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70551.049618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9513625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9513625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69442.518248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69442.518248                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       346112                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       346112                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3621381125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3621381125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.032559                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.032559                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45520                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45520                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       300592                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       300592                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3479978943                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3479978943                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11577.084364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11577.084364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.590762                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               520                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.188462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.590762                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3342725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3342725                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13509985000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13510008750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    643                       # Simulator instruction rate (inst/s)
host_mem_usage                                8021004                       # Number of bytes of host memory used
host_op_rate                                      657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12730.90                       # Real time elapsed on the host
host_tick_rate                                 775667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8188286                       # Number of instructions simulated
sim_ops                                       8370397                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009875                       # Number of seconds simulated
sim_ticks                                  9874945625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.469088                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390044                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400172                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                534                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4073                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            402059                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3800                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4389                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              589                       # Number of indirect misses.
system.cpu.branchPred.lookups                  441894                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14636                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          973                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2618712                       # Number of instructions committed
system.cpu.committedOps                       2652113                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.188913                       # CPI: cycles per instruction
system.cpu.discardedOps                          7904                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1422247                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           735966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2505833                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313586                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      482                       # number of quiesce instructions executed
system.cpu.numCycles                          8350846                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       482                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1809033     68.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1946      0.07%     68.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90439      3.41%     71.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                750694     28.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2652113                       # Class of committed instruction
system.cpu.quiesceCycles                      7449067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5845013                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        698596                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              222690                       # Transaction distribution
system.membus.trans_dist::ReadResp             225826                       # Transaction distribution
system.membus.trans_dist::WriteReq             128192                       # Transaction distribution
system.membus.trans_dist::WriteResp            128192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          295                       # Transaction distribution
system.membus.trans_dist::WriteClean              132                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2798                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           251                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       346112                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        346112                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       693490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       703061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1403760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       184640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       184640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22402492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046570                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000399                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1046152     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     418      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046570                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1783458693                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9721125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8282312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1838000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7476355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1358728315                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14729500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       448222                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       448222                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1392060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22161772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2394287875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1920288677                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1191646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       425053                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       425053    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       425053                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1018075625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1234944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23658496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2803712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1645875189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803027814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2448903003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    955669465                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1440140791                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2395810255                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2601544654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2243168605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4844713259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       184640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       185600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       184640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       184640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2885                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2900                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18697824                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        97216                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18795040                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18697824                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18697824                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18697824                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        97216                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18795040                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14245248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7957184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       222208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1440140791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2423912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1442564703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2767408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803027814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            805795222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2767408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2243168605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2423912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2248359925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000261542250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              400624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      222581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124331                       # Number of write requests accepted
system.mem_ctrls.readBursts                    222581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7160095770                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1111525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12995602020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32208.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58458.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                222581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  196485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    373                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.282613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.066146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.365628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          498      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          546      2.32%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          362      1.54%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.52%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          434      1.85%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      1.45%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          329      1.40%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          374      1.59%     13.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20256     86.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1710.130769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    767.253800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              8      6.15%      6.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     30.77%     37.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      2.31%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           64     49.23%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           10      7.69%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     956.461538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    776.268150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    256.889810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.92%      6.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      6.92%     13.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     86.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14227520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7957760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14245184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7957184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1440.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       805.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1442.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    805.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9874779375                       # Total gap between requests
system.mem_ctrls.avgGap                      28464.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14203840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1438371464.450469017029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2397987.887654824648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2935914.900290906895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 802917636.318630456924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       222208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          427                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12979605000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15997020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8508599130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 172309611875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58411.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42887.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19926461.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1390670.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5236388510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    534240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4105454615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 964                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9659475.363071                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2380169.600223                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          482    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5644750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11963125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8854141625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4655867125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1342808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1342808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1342808                       # number of overall hits
system.cpu.icache.overall_hits::total         1342808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2885                       # number of overall misses
system.cpu.icache.overall_misses::total          2885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125760000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125760000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125760000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125760000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1345693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1345693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1345693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1345693                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43590.987868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43590.987868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43590.987868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43590.987868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    121275375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121275375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    121275375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121275375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42036.525130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42036.525130                       # average overall mshr miss latency
system.cpu.icache.replacements                   2705                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1342808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1342808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1345693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1345693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43590.987868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43590.987868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    121275375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121275375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42036.525130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42036.525130                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.811049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2941559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            966.981920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.811049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.650022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.650022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2694271                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2694271                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       142850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           142850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       142850                       # number of overall hits
system.cpu.dcache.overall_hits::total          142850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38515750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38515750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38515750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38515750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       143366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74642.926357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74642.926357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74642.926357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74642.926357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.dcache.writebacks::total               295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28953875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28953875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28953875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28953875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10446250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74623.389175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2189.989518                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2189.989518                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20031375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20031375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78863.681102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78863.681102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19440250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19440250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10446250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77451.195219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77451.195219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21672.717842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21672.717842                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18484375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18484375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70551.049618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70551.049618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9513625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9513625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69442.518248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69442.518248                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       346112                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       346112                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3621381125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3621381125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10463.032559                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10463.032559                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45520                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45520                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       300592                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       300592                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3479978943                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3479978943                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11577.084364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11577.084364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.590487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              147282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.465039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.590487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3342749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3342749                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13510008750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
