 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[11]                      Rise  0.2000 0.0000 0.0000 0.483405 0.894119 1.37752           1       100      c             | 
|    inRegA/D[11]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_13/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_13/ZN   AND2_X1 Rise  0.2340 0.0340 0.0130 2.76303  1.06234  3.82537           1       100                    | 
|    inRegA/Q_reg[11]/D DFF_X1  Rise  0.2340 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0150 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2340        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0130        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[9]                      Rise  0.2000 0.0000 0.0000 25.5226  0.894119 26.4167           1       100      c             | 
|    inRegA/D[9]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_11/A2  AND2_X1 Rise  0.2030 0.0030 0.0000          0.97463                                                   | 
|    inRegA/i_0_11/ZN  AND2_X1 Rise  0.2440 0.0410 0.0190 5.46943  1.06234  6.53178           1       100                    | 
|    inRegA/Q_reg[9]/D DFF_X1  Rise  0.2440 0.0000 0.0190          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[9]/CK                 DFF_X1        Rise  0.2070 0.0010 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0160 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0210        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                      Rise  0.2000  0.0000 0.0000             35.9338  0.894119 36.828            1       100      c             | 
|    inRegA/D[4]               Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_6/A2   AND2_X1 Rise  0.2060  0.0060 0.0000    -0.0010           0.97463                                                   | 
|    inRegA/i_0_6/ZN   AND2_X1 Rise  0.2520  0.0460 0.0230             7.35537  1.06234  8.41772           1       100                    | 
|    inRegA/Q_reg[4]/D DFF_X1  Rise  0.2500 -0.0020 0.0230    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[4]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0170 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0230        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                      Rise  0.2000  0.0000 0.0000             0.387618 0.894119 1.28174           1       100      c             | 
|    inRegA/D[12]               Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_14/A2   AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_14/ZN   AND2_X1 Rise  0.2760  0.0760 0.0540             20.389   1.06234  21.4513           1       100                    | 
|    inRegA/Q_reg[12]/D DFF_X1  Rise  0.2560 -0.0200 0.0540    -0.0240           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340                      1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250             17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130             22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_37/A          CLKBUF_X1     Rise  0.1580 0.0040 0.0130                      0.77983                                     F             | 
|    inRegA/CTS_L4_c_tid0_37/Z          CLKBUF_X1     Rise  0.2010 0.0430 0.0180             5.45571  0.949653 6.40537           1       100      F    K        | 
|    inRegA/Q_reg[12]/CK                DFF_X1        Rise  0.2030 0.0020 0.0180    0.0010            0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0270 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_53/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_53/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.468408 1.06234  1.53075           1       100                    | 
|    outReg/Q_reg[51]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_54/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_54/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.282063 1.06234  1.34441           1       100                    | 
|    outReg/Q_reg[52]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                      Rise  0.2000  0.0000 0.0000             1.69551  0.894119 2.58963           1       100      c             | 
|    inRegB/D[25]               Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_27/A2   AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_27/ZN   AND2_X1 Rise  0.2310  0.0310 0.0110             1.74425  1.06234  2.80659           1       100                    | 
|    inRegB/Q_reg[25]/D DFF_X1  Rise  0.2300 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[25]/CK        DFF_X1        Rise  0.1810 0.0080 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1810 0.1810 | 
| library hold check                        |  0.0210 0.2020 | 
| data required time                        |  0.2020        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.2020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_55/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_55/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.390004 1.06234  1.45235           1       100                    | 
|    outReg/Q_reg[53]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[53]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_57/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_57/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.384397 1.06234  1.44674           1       100                    | 
|    outReg/Q_reg[55]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[55]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_58/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_58/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.316965 1.06234  1.37931           1       100                    | 
|    outReg/Q_reg[56]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_59/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_59/ZN   AND2_X1 Fall  0.2380 0.0260 0.0050 0.203521 1.06234  1.26586           1       100                    | 
|    outReg/Q_reg[57]/D DFF_X1  Fall  0.2380 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_62/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_62/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.57637  1.06234  1.63871           1       100                    | 
|    outReg/Q_reg[60]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[60]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_63/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_63/ZN   AND2_X1 Fall  0.2380 0.0260 0.0050 0.226797 1.06234  1.28914           1       100                    | 
|    outReg/Q_reg[61]/D DFF_X1  Fall  0.2380 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_64/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_64/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.354118 1.06234  1.41646           1       100                    | 
|    outReg/Q_reg[62]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                             Rise  0.2000 0.0000 0.0000 7.06681  0.894119 7.96093           1       100      c             | 
|    inRegA/D[15]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_17/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.199299 0.699202 0.898501          1       100                    | 
|    inRegA/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.443164 1.06234  1.50551           1       100                    | 
|    inRegA/Q_reg[15]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[15]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_51/A1   AND2_X1 Fall  0.2130 0.0020 0.0050          0.874832                                                  | 
|    outReg/i_0_51/ZN   AND2_X1 Fall  0.2380 0.0250 0.0050 0.157181 1.06234  1.21952           1       100                    | 
|    outReg/Q_reg[49]/D DFF_X1  Fall  0.2380 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_52/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_52/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.574897 1.06234  1.63724           1       100                    | 
|    outReg/Q_reg[50]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[50]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_56/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_56/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.311828 1.06234  1.37417           1       100                    | 
|    outReg/Q_reg[54]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[54]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_60/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_60/ZN   AND2_X1 Fall  0.2380 0.0260 0.0060 0.433288 1.06234  1.49563           1       100                    | 
|    outReg/Q_reg[58]/D DFF_X1  Fall  0.2380 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_61/A1   AND2_X1 Fall  0.2120 0.0010 0.0050          0.874832                                                  | 
|    outReg/i_0_61/ZN   AND2_X1 Fall  0.2380 0.0260 0.0050 0.193605 1.06234  1.25595           1       100                    | 
|    outReg/Q_reg[59]/D DFF_X1  Fall  0.2380 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                             Rise  0.2000 0.0000 0.0000 8.88933    0.894119 9.78345           1       100      c             | 
|    inRegA/D[13]                      Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_15/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0090 0.915182   1.06234  1.97752           1       100                    | 
|    inRegA/Q_reg[13]/D      DFF_X1    Rise  0.2540 0.0000 0.0090            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[13]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                             Rise  0.2000 0.0000 0.0000 5.60214  0.894119 6.49626           1       100      c             | 
|    inRegA/D[16]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_18/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.37637  0.699202 1.07557           1       100                    | 
|    inRegA/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.72257  1.06234  1.78491           1       100                    | 
|    inRegA/Q_reg[16]/D      DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[16]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_49/A1   AND2_X1 Fall  0.2130 0.0020 0.0050          0.874832                                                  | 
|    outReg/i_0_49/ZN   AND2_X1 Fall  0.2390 0.0260 0.0060 0.441099 1.06234  1.50344           1       100                    | 
|    outReg/Q_reg[47]/D DFF_X1  Fall  0.2390 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.1990 0.0010 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_50/A1   AND2_X1 Fall  0.2130 0.0020 0.0050          0.874832                                                  | 
|    outReg/i_0_50/ZN   AND2_X1 Fall  0.2390 0.0260 0.0060 0.441634 1.06234  1.50398           1       100                    | 
|    outReg/Q_reg[48]/D DFF_X1  Fall  0.2390 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_65/A2   AND2_X1 Fall  0.2120 0.0010 0.0050          0.894119                                                  | 
|    outReg/i_0_65/ZN   AND2_X1 Fall  0.2400 0.0280 0.0050 0.234788 1.06234  1.29713           1       100                    | 
|    outReg/Q_reg[63]/D DFF_X1  Fall  0.2400 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.2000 0.0020 0.0220          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0060 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_48/A1   AND2_X1 Fall  0.2140 0.0030 0.0050          0.874832                                                  | 
|    outReg/i_0_48/ZN   AND2_X1 Fall  0.2400 0.0260 0.0060 0.42554  1.06234  1.48788           1       100                    | 
|    outReg/Q_reg[46]/D DFF_X1  Fall  0.2400 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                           | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340          0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230 0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120 17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120          1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1980 0.0480 0.0230 8.5959   15.1944  23.7903           16      100      F    K        | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.1990 0.0010 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0060 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_46/A1   AND2_X1 Fall  0.2160 0.0050 0.0050          0.874832                                                  | 
|    outReg/i_0_46/ZN   AND2_X1 Fall  0.2420 0.0260 0.0060 0.469279 1.06234  1.53162           1       100                    | 
|    outReg/Q_reg[44]/D DFF_X1  Fall  0.2420 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260             13.2653  5.69792  18.9632           6       100      F    K        | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0070 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                 Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A     INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN    INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/i_0_47/A1   AND2_X1 Fall  0.2160 0.0050 0.0050          0.874832                                                  | 
|    outReg/i_0_47/ZN   AND2_X1 Fall  0.2420 0.0260 0.0060 0.240292 1.06234  1.30263           1       100                    | 
|    outReg/Q_reg[45]/D DFF_X1  Fall  0.2420 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1490 0.0010 0.0120                      1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1960 0.0470 0.0260             13.2653  5.69792  18.9632           6       100      F    K        | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.2000 0.0040 0.0260    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0070 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                      Rise  0.2000 0.0000 0.0000             34.951   0.894119 35.8451           1       100      c             | 
|    inRegA/D[5]               Rise  0.2000 0.0000                                                                                       | 
|    inRegA/i_0_7/A2   AND2_X1 Rise  0.2060 0.0060 0.0000    -0.0010           0.97463                                                   | 
|    inRegA/i_0_7/ZN   AND2_X1 Rise  0.2640 0.0580 0.0340             12.4942  1.06234  13.5566           1       100                    | 
|    inRegA/Q_reg[5]/D DFF_X1  Rise  0.2650 0.0010 0.0340                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0200 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                      Rise  0.2000  0.0000 0.0000             0.851617 0.894119 1.74574           1       100      c             | 
|    inRegB/D[1]               Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_3/A2   AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_3/ZN   AND2_X1 Rise  0.2860  0.0860 0.0610             24.1755  1.06234  25.2378           1       100                    | 
|    inRegB/Q_reg[1]/D DFF_X1  Rise  0.2690 -0.0170 0.0610    -0.0200           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[1]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0390 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                             Rise  0.2000 0.0000 0.0000 4.41008  0.894119 5.3042            1       100      c             | 
|    inRegA/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_19/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.304034 0.699202 1.00324           1       100                    | 
|    inRegA/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.72032  1.06234  2.78267           1       100                    | 
|    inRegA/Q_reg[17]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[17]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                             Rise  0.2000 0.0000 0.0000 2.13895  0.894119 3.03307           1       100      c             | 
|    inRegA/D[21]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.163424 0.699202 0.862626          1       100                    | 
|    inRegA/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.20844  1.06234  2.27078           1       100                    | 
|    inRegA/Q_reg[21]/D      DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[21]/CK                DFF_X1        Rise  0.2050 0.0000 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                             Rise  0.2000 0.0000 0.0000 1.29996  0.894119 2.19408           1       100      c             | 
|    inRegA/D[29]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_31/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.137704 0.699202 0.836906          1       100                    | 
|    inRegA/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.21057  1.06234  2.27291           1       100                    | 
|    inRegA/Q_reg[29]/D      DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[29]/CK                DFF_X1        Rise  0.2050 0.0000 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000  0.0000 0.0000             1.81522  0.894119 2.70934           1       100      c             | 
|    inRegA/D[3]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_5/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_5/ZN          AND2_X1   Rise  0.2270  0.0270 0.0070             0.504096 0.699202 1.2033            1       100                    | 
|    inRegA/CLOCK_slh__c111/A CLKBUF_X1 Rise  0.2270  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c111/Z CLKBUF_X1 Rise  0.2660  0.0390 0.0170             4.77709  1.06234  5.83943           1       100                    | 
|    inRegA/Q_reg[3]/D        DFF_X1    Rise  0.2620 -0.0040 0.0170    -0.0040           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[3]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0150 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                              Rise  0.2000 0.0000 0.0000 1.01709  0.894119 1.91121           1       100      c             | 
|    inRegA/D[24]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_26/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_26/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.166941 0.699202 0.866143          1       100                    | 
|    inRegA/CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.66977  1.06234  1.73211           1       100                    | 
|    inRegA/Q_reg[24]/D       DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[24]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                              Rise  0.2000 0.0000 0.0000 1.01695  0.894119 1.91107           1       100      c             | 
|    inRegA/D[30]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_32/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_32/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.137128 0.699202 0.83633           1       100                    | 
|    inRegA/CLOCK_slh__c103/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.496508 1.06234  1.55885           1       100                    | 
|    inRegA/Q_reg[30]/D       DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[30]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[0]                      Rise  0.2000 0.0000 0.0000 0.401069 0.894119 1.29519           1       100      c             | 
|    inRegB/D[0]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_2/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_2/ZN   AND2_X1 Rise  0.2580 0.0580 0.0340 12.4206  1.06234  13.483            1       100                    | 
|    inRegB/Q_reg[0]/D DFF_X1  Rise  0.2600 0.0020 0.0340          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[0]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0270 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                             Rise  0.2000 0.0000 0.0000 0.83709  0.894119 1.73121           1       100      c             | 
|    inRegA/D[22]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_24/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.196378 0.699202 0.895581          1       100                    | 
|    inRegA/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.589019 1.06234  1.65136           1       100                    | 
|    inRegA/Q_reg[22]/D      DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[22]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                             Rise  0.2000 0.0000 0.0000 2.57322  0.894119 3.46734           1       100      c             | 
|    inRegA/D[20]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_22/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.305753 0.699202 1.00496           1       100                    | 
|    inRegA/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2560 0.0300 0.0090 1.24475  1.06234  2.30709           1       100                    | 
|    inRegA/Q_reg[20]/D      DFF_X1    Rise  0.2560 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[20]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0110 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                             Rise  0.2000 0.0000 0.0000 24.268   0.894119 25.1621           1       100      c             | 
|    inRegA/D[14]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_16/A2        AND2_X1   Rise  0.2030 0.0030 0.0000          0.97463                                                   | 
|    inRegA/i_0_16/ZN        AND2_X1   Rise  0.2290 0.0260 0.0070 0.214177 0.699202 0.913379          1       100                    | 
|    inRegA/CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2290 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2600 0.0310 0.0100 1.58577  1.06234  2.64811           1       100                    | 
|    inRegA/Q_reg[14]/D      DFF_X1    Rise  0.2600 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[14]/CK                DFF_X1        Rise  0.2080 0.0030 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0130 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000  0.0000 0.0000             0.884016 0.894119 1.77813           1       100      c             | 
|    inRegA/D[2]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_4/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_4/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.160964 0.699202 0.860166          1       100                    | 
|    inRegA/CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.2650  0.0400 0.0170             4.9669   1.06234  6.02924           1       100                    | 
|    inRegA/Q_reg[2]/D        DFF_X1    Rise  0.2640 -0.0010 0.0170    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0150 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                              Rise  0.2000 0.0000 0.0000 0.845178 0.894119 1.7393            1       100      c             | 
|    inRegA/D[23]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_25/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_25/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.132926 0.699202 0.832128          1       100                    | 
|    inRegA/CLOCK_slh__c113/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.851673 1.06234  1.91401           1       100                    | 
|    inRegA/Q_reg[23]/D       DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[23]/CK                DFF_X1        Rise  0.2030 0.0000 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0110 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                             Rise  0.2000 0.0000 0.0000 0.543886 0.894119 1.438             1       100      c             | 
|    inRegA/D[27]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_29/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.201939 0.699202 0.901141          1       100                    | 
|    inRegA/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0080 0.786451 1.06234  1.84879           1       100                    | 
|    inRegA/Q_reg[27]/D      DFF_X1    Rise  0.2550 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[27]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                             Rise  0.2000 0.0000 0.0000 0.59772  0.894119 1.49184           1       100      c             | 
|    inRegA/D[25]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_27/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.152604 0.699202 0.851806          1       100                    | 
|    inRegA/CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2570 0.0320 0.0110 2.08905  1.06234  3.15139           1       100                    | 
|    inRegA/Q_reg[25]/D      DFF_X1    Rise  0.2570 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[25]/CK                DFF_X1        Rise  0.2050 0.0020 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0120 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                             Rise  0.2000 0.0000 0.0000 2.39021  0.894119 3.28433           1       100      c             | 
|    inRegA/D[19]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_21/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.224021 0.699202 0.923223          1       100                    | 
|    inRegA/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2580 0.0320 0.0110 2.07196  1.06234  3.13431           1       100                    | 
|    inRegA/Q_reg[19]/D      DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[19]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0120 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                              Rise  0.2000  0.0000 0.0000             0.735962 0.894119 1.63008           1       100      c             | 
|    inRegA/D[0]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_2/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_2/ZN         AND2_X1   Rise  0.2270  0.0270 0.0080             0.5496   0.699202 1.2488            1       100                    | 
|    inRegA/CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2270  0.0000 0.0080                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2650  0.0380 0.0150             4.1541   1.06234  5.21644           1       100                    | 
|    inRegA/Q_reg[0]/D       DFF_X1    Rise  0.2640 -0.0010 0.0150    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[0]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0140 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                             Rise  0.2000 0.0000 0.0000 1.01632  0.894119 1.91044           1       100      c             | 
|    inRegB/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_19/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.336169 0.699202 1.03537           1       100                    | 
|    inRegB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.38827  1.06234  1.45061           1       100                    | 
|    inRegB/Q_reg[17]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[17]/CK        DFF_X1        Rise  0.1930 0.0200 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                              Rise  0.2000 0.0000 0.0000 0.99363  0.894119 1.88775           1       100      c             | 
|    inRegA/D[28]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_30/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_30/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.277608 0.699202 0.97681           1       100                    | 
|    inRegA/CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2560 0.0300 0.0090 1.14951  1.06234  2.21186           1       100                    | 
|    inRegA/Q_reg[28]/D       DFF_X1    Rise  0.2560 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[28]/CK                DFF_X1        Rise  0.2040 0.0010 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0110 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                               Rise  0.2000  0.0000 0.0000             11.4693  0.894119 12.3634           1       100      c             | 
|    inRegA/D[6]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_8/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_8/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.194492 0.699202 0.893694          1       100                    | 
|    inRegA/CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.2640  0.0380 0.0160             4.46939  1.06234  5.53173           1       100                    | 
|    inRegA/Q_reg[6]/D        DFF_X1    Rise  0.2620 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[6]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0150 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                              Rise  0.2000  0.0000 0.0000             0.589325 0.894119 1.48344           1       100      c             | 
|    inRegA/D[31]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_33/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_33/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.152503 0.699202 0.851706          1       100                    | 
|    inRegA/CLOCK_slh__c115/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.2650  0.0400 0.0170             5.13172  1.06234  6.19407           1       100                    | 
|    inRegA/Q_reg[31]/D       DFF_X1    Rise  0.2640 -0.0010 0.0170    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1580 0.0040 0.0130          1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0470 0.0260 11.2198  7.59723  18.8171           8       100      F    K        | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0160 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000  0.0000 0.0000             0.479825 0.894119 1.37394           1       100      c             | 
|    inRegA/D[1]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_3/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_3/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.283383 0.699202 0.982586          1       100                    | 
|    inRegA/CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.2680  0.0420 0.0190             5.76927  1.06234  6.83161           1       100                    | 
|    inRegA/Q_reg[1]/D        DFF_X1    Rise  0.2660 -0.0020 0.0190    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[1]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0150 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                             Rise  0.2000 0.0000 0.0000 0.350069 0.894119 1.24419           1       100      c             | 
|    inRegB/D[30]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_32/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.160557 0.699202 0.859759          1       100                    | 
|    inRegB/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.231001 1.06234  1.29334           1       100                    | 
|    inRegB/Q_reg[30]/D      DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[30]/CK        DFF_X1        Rise  0.1910 0.0180 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0190 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : b[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                              Rise  0.2000  0.0000 0.0000             2.09997  0.894119 2.99409           1       100      c             | 
|    inRegB/D[2]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_4/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_4/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.164827 0.699202 0.864029          1       100                    | 
|    inRegB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2610  0.0360 0.0140             3.56414  1.06234  4.62648           1       100                    | 
|    inRegB/Q_reg[2]/D       DFF_X1    Rise  0.2580 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[2]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                              Rise  0.2000 0.0000 0.0000 8.77558  0.894119 9.6697            1       100      c             | 
|    inRegA/D[18]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_20/A2         AND2_X1   Rise  0.2020 0.0020 0.0000          0.97463                                                   | 
|    inRegA/i_0_20/ZN         AND2_X1   Rise  0.2280 0.0260 0.0070 0.206368 0.699202 0.90557           1       100                    | 
|    inRegA/CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2280 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2600 0.0320 0.0110 2.18599  1.06234  3.24833           1       100                    | 
|    inRegA/Q_reg[18]/D       DFF_X1    Rise  0.2600 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[18]/CK                DFF_X1        Rise  0.2060 0.0030 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0120 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                             Rise  0.2000 0.0000 0.0000 0.743695 0.894119 1.63781           1       100      c             | 
|    inRegA/D[26]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_28/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.219135 0.699202 0.918337          1       100                    | 
|    inRegA/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2600 0.0340 0.0120 2.82754  1.06234  3.88988           1       100                    | 
|    inRegA/Q_reg[26]/D      DFF_X1    Rise  0.2600 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_36/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_36/Z          CLKBUF_X3     Rise  0.2030 0.0450 0.0200 10.1375  10.4462  20.5837           11      100      F    K        | 
|    inRegA/Q_reg[26]/CK                DFF_X1        Rise  0.2050 0.0020 0.0200          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0130 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                             Rise  0.2000 0.0000 0.0000 0.549952 0.894119 1.44407           1       100      c             | 
|    inRegB/D[28]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_30/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.193902 0.699202 0.893104          1       100                    | 
|    inRegB/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.373977 1.06234  1.43632           1       100                    | 
|    inRegB/Q_reg[28]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[28]/CK        DFF_X1        Rise  0.1910 0.0180 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0190 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                             Rise  0.2000  0.0000 0.0000             1.73553  0.894119 2.62965           1       100      c             | 
|    inRegB/D[11]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_13/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_13/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.204109 0.699202 0.903311          1       100                    | 
|    inRegB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2580  0.0320 0.0110             1.89652  1.06234  2.95886           1       100                    | 
|    inRegB/Q_reg[11]/D      DFF_X1    Rise  0.2560 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[11]/CK        DFF_X1        Rise  0.1930 0.0200 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                             Rise  0.2000 0.0000 0.0000 0.529387 0.894119 1.42351           1       100      c             | 
|    inRegB/D[13]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_15/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.310482 0.699202 1.00968           1       100                    | 
|    inRegB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.39601  1.06234  1.45835           1       100                    | 
|    inRegB/Q_reg[13]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[13]/CK        DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                             Rise  0.2000  0.0000 0.0000             15.4103  0.894119 16.3044           1       100      c             | 
|    inRegB/D[18]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_20/A2        AND2_X1   Rise  0.2010  0.0010 0.0000                      0.97463                                                   | 
|    inRegB/i_0_20/ZN        AND2_X1   Rise  0.2260  0.0250 0.0070             0.15076  0.699202 0.849962          1       100                    | 
|    inRegB/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2560  0.0300 0.0100             1.45232  1.06234  2.51466           1       100                    | 
|    inRegB/Q_reg[18]/D      DFF_X1    Rise  0.2530 -0.0030 0.0100    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[18]/CK        DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                             Rise  0.2000 0.0000 0.0000 1.4149   0.894119 2.30902           1       100      c             | 
|    inRegB/D[26]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_28/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.272563 0.699202 0.971766          1       100                    | 
|    inRegB/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.281983 1.06234  1.34433           1       100                    | 
|    inRegB/Q_reg[26]/D      DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[26]/CK        DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                             Rise  0.2000 0.0000 0.0000 1.28457  0.894119 2.17869           1       100      c             | 
|    inRegB/D[31]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_33/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.179633 0.699202 0.878835          1       100                    | 
|    inRegB/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.454299 1.06234  1.51664           1       100                    | 
|    inRegB/Q_reg[31]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[31]/CK        DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                             Rise  0.2000  0.0000 0.0000             0.652047 0.894119 1.54617           1       100      c             | 
|    inRegB/D[12]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_14/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_14/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.175469 0.699202 0.874671          1       100                    | 
|    inRegB/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2600  0.0350 0.0130             3.11541  1.06234  4.17775           1       100                    | 
|    inRegB/Q_reg[12]/D      DFF_X1    Rise  0.2570 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[12]/CK        DFF_X1        Rise  0.1930 0.0200 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                              Rise  0.2000  0.0000 0.0000             1.29187    0.894119 2.18599           1       100      c             | 
|    inRegB/D[9]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_11/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_11/ZN        AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2610  0.0360 0.0140             3.59391    1.06234  4.65625           1       100                    | 
|    inRegB/Q_reg[9]/D       DFF_X1    Rise  0.2590 -0.0020 0.0140    -0.0020             1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[9]/CK         DFF_X1        Rise  0.1940 0.0210 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                               Rise  0.2000  0.0000 0.0000             10.9942  0.894119 11.8883           1       100      c             | 
|    inRegA/D[7]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_9/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_9/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.136864 0.699202 0.836066          1       100                    | 
|    inRegA/CLOCK_slh__c119/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c119/Z CLKBUF_X1 Rise  0.2690  0.0440 0.0200             6.54549  1.06234  7.60783           1       100                    | 
|    inRegA/Q_reg[7]/D        DFF_X1    Rise  0.2660 -0.0030 0.0200    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[7]/CK                 DFF_X1        Rise  0.2060 0.0000 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2060 0.2060 | 
| library hold check                        |  0.0160 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                              Rise  0.2000 0.0000 0.0000 11.5362  0.894119 12.4304           1       100      c             | 
|    inRegA/D[10]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_12/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_12/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.12993  0.699202 0.829132          1       100                    | 
|    inRegA/CLOCK_slh__c123/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c123/Z CLKBUF_X1 Rise  0.2660 0.0410 0.0180 5.49432  1.06234  6.55666           1       100                    | 
|    inRegA/Q_reg[10]/D       DFF_X1    Rise  0.2660 0.0000 0.0180          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[10]/CK                DFF_X1        Rise  0.2070 0.0010 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2070 0.2070 | 
| library hold check                        |  0.0150 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                             Rise  0.2000 0.0000 0.0000 8.62399  0.894119 9.51811           1       100      c             | 
|    inRegB/D[22]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_24/A2        AND2_X1   Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    inRegB/i_0_24/ZN        AND2_X1   Rise  0.2260 0.0250 0.0070 0.13115  0.699202 0.830352          1       100                    | 
|    inRegB/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.306459 1.06234  1.3688            1       100                    | 
|    inRegB/Q_reg[22]/D      DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[22]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0190 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                             Rise  0.2000 0.0000 0.0000 1.19694  0.894119 2.09106           1       100      c             | 
|    inRegB/D[15]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_17/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.156186 0.699202 0.855388          1       100                    | 
|    inRegB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0090 1.0459   1.06234  2.10824           1       100                    | 
|    inRegB/Q_reg[15]/D      DFF_X1    Rise  0.2540 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[15]/CK        DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                             Rise  0.2000 0.0000 0.0000 0.914847 0.894119 1.80897           1       100      c             | 
|    inRegB/D[16]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_18/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.217349 0.699202 0.916551          1       100                    | 
|    inRegB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.60873  1.06234  2.67107           1       100                    | 
|    inRegB/Q_reg[16]/D      DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[16]/CK        DFF_X1        Rise  0.1930 0.0200 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                              Rise  0.2000  0.0000 0.0000             1.57626  0.894119 2.47037           1       100      c             | 
|    inRegB/D[4]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_6/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_6/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.28853  0.699202 0.987732          1       100                    | 
|    inRegB/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2610  0.0350 0.0130             3.08017  1.06234  4.14251           1       100                    | 
|    inRegB/Q_reg[4]/D       DFF_X1    Rise  0.2600 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[4]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                             Rise  0.2000 0.0000 0.0000 3.09865  0.894119 3.99277           1       100      c             | 
|    inRegB/D[21]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.145693 0.699202 0.844895          1       100                    | 
|    inRegB/CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0090 1.08181  1.06234  2.14415           1       100                    | 
|    inRegB/Q_reg[21]/D      DFF_X1    Rise  0.2540 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[21]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0190 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                              Rise  0.2000  0.0000 0.0000             2.61761  0.894119 3.51173           1       100      c             | 
|    inRegB/D[7]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_9/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_9/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.14275  0.699202 0.841952          1       100                    | 
|    inRegB/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2600  0.0350 0.0130             3.26521  1.06234  4.32755           1       100                    | 
|    inRegB/Q_reg[7]/D       DFF_X1    Rise  0.2570 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[7]/CK         DFF_X1        Rise  0.1900 0.0170 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0210 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                              Rise  0.2000  0.0000 0.0000             2.5806   0.894119 3.47472           1       100      c             | 
|    inRegB/D[8]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_10/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_10/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.174863 0.699202 0.874065          1       100                    | 
|    inRegB/CLOCK_slh__c71/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c71/Z CLKBUF_X1 Rise  0.2640  0.0390 0.0160             4.6043   1.06234  5.66664           1       100                    | 
|    inRegB/Q_reg[8]/D       DFF_X1    Rise  0.2620 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[8]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000  0.0000 0.0000             10.4614    0.894119 11.3555           1       100      c             | 
|    inRegA/D[8]                        Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_10/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_10/ZN         AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c124/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c124/Z CLKBUF_X1 Rise  0.2730  0.0480 0.0250             8.55505    1.06234  9.61739           1       100                    | 
|    inRegA/Q_reg[8]/D        DFF_X1    Rise  0.2710 -0.0020 0.0250    -0.0030             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0550 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0020 0.0340          1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1130 0.0560 0.0250 17.0857  7.95918  25.0449           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1180 0.0050 0.0250          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1540 0.0360 0.0130 22.7878  5.02807  27.8158           4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0040 0.0130          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0240 13.1566  11.3958  24.5524           12      100      F    K        | 
|    inRegA/Q_reg[8]/CK                 DFF_X1        Rise  0.2080 0.0020 0.0240          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0170 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                             Rise  0.2000  0.0000 0.0000             7.88347  0.894119 8.77759           1       100      c             | 
|    inRegB/D[24]                      Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_26/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_26/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.144688 0.699202 0.84389           1       100                    | 
|    inRegB/CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2550  0.0300 0.0090             1.21797  1.06234  2.28031           1       100                    | 
|    inRegB/Q_reg[24]/D      DFF_X1    Rise  0.2540 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[24]/CK        DFF_X1        Rise  0.1880 0.0150 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0190 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                             Rise  0.2000 0.0000 0.0000 0.697592 0.894119 1.59171           1       100      c             | 
|    inRegB/D[14]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_16/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.449556 0.699202 1.14876           1       100                    | 
|    inRegB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2580 0.0320 0.0110 2.07485  1.06234  3.13719           1       100                    | 
|    inRegB/Q_reg[14]/D      DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[14]/CK        DFF_X1        Rise  0.1910 0.0180 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0200 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                             Rise  0.2000 0.0000 0.0000 1.26052  0.894119 2.15464           1       100      c             | 
|    inRegB/D[10]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_12/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.204391 0.699202 0.903593          1       100                    | 
|    inRegB/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2610 0.0350 0.0130 3.04353  1.06234  4.10587           1       100                    | 
|    inRegB/Q_reg[10]/D      DFF_X1    Rise  0.2610 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[10]/CK        DFF_X1        Rise  0.1940 0.0210 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                              Rise  0.2000 0.0000 0.0000 1.00852  0.894119 1.90264           1       100      c             | 
|    inRegB/D[5]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_7/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.218995 0.699202 0.918197          1       100                    | 
|    inRegB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2650 0.0390 0.0160 4.65063  1.06234  5.71297           1       100                    | 
|    inRegB/Q_reg[5]/D       DFF_X1    Rise  0.2650 0.0000 0.0160          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[5]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0220 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                              Rise  0.2000  0.0000 0.0000             1.60079    0.894119 2.49491           1       100      c             | 
|    inRegB/D[6]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_8/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_8/ZN         AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2670  0.0420 0.0190             6.11332    1.06234  7.17566           1       100                    | 
|    inRegB/Q_reg[6]/D       DFF_X1    Rise  0.2660 -0.0010 0.0190    -0.0020             1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[6]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0230 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                             Rise  0.2000 0.0000 0.0000 10.1773  0.894119 11.0714           1       100      c             | 
|    inRegB/D[23]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_25/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.218045 0.699202 0.917248          1       100                    | 
|    inRegB/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2580 0.0320 0.0110 2.06907  1.06234  3.13141           1       100                    | 
|    inRegB/Q_reg[23]/D      DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[23]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                              Rise  0.2000  0.0000 0.0000             1.43261  0.894119 2.32672           1       100      c             | 
|    inRegB/D[3]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_5/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_5/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.156777 0.699202 0.855979          1       100                    | 
|    inRegB/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2690  0.0440 0.0210             6.82195  1.06234  7.88429           1       100                    | 
|    inRegB/Q_reg[3]/D       DFF_X1    Rise  0.2670 -0.0020 0.0210    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[3]/CK         DFF_X1        Rise  0.1950 0.0220 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0230 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2670        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                              Rise  0.2000  0.0000 0.0000             4.12173  0.894119 5.01585           1       100      c             | 
|    inRegB/D[20]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_22/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_22/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.135703 0.699202 0.834905          1       100                    | 
|    inRegB/CLOCK_slh__c100/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c100/Z CLKBUF_X1 Rise  0.2570  0.0320 0.0110             1.88476  1.06234  2.9471            1       100                    | 
|    inRegB/Q_reg[20]/D       DFF_X1    Rise  0.2560 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[20]/CK        DFF_X1        Rise  0.1840 0.0110 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0200 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                             Rise  0.2000 0.0000 0.0000 18.3542  0.894119 19.2484           1       100      c             | 
|    inRegB/D[19]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_21/A2        AND2_X1   Rise  0.2030 0.0030 0.0000          0.97463                                                   | 
|    inRegB/i_0_21/ZN        AND2_X1   Rise  0.2290 0.0260 0.0070 0.244805 0.699202 0.944007          1       100                    | 
|    inRegB/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2290 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2600 0.0310 0.0100 1.6258   1.06234  2.68814           1       100                    | 
|    inRegB/Q_reg[19]/D      DFF_X1    Rise  0.2600 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[19]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0190 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                             Rise  0.2000 0.0000 0.0000 1.76957  0.894119 2.66369           1       100      c             | 
|    inRegB/D[29]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_31/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.140834 0.699202 0.840036          1       100                    | 
|    inRegB/CLOCK_slh__c98/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c98/Z CLKBUF_X1 Rise  0.2630 0.0380 0.0160 4.34996  1.06234  5.4123            1       100                    | 
|    inRegB/Q_reg[29]/D      DFF_X1    Rise  0.2630 0.0000 0.0160          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[29]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2630        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                             Rise  0.2000 0.0000 0.0000             11.2162  0.894119 12.1103           1       100      c             | 
|    inRegB/D[27]                      Rise  0.2000 0.0000                                                                                       | 
|    inRegB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_29/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070             0.183291 0.699202 0.882493          1       100                    | 
|    inRegB/CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2640 0.0390 0.0170             4.76918  1.06234  5.83152           1       100                    | 
|    inRegB/Q_reg[27]/D      DFF_X1    Rise  0.2640 0.0000 0.0170    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340 29.109   10.1602  39.2692           3       100      F    K        | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0550 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0560 0.0010 0.0340          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0910 0.0350 0.0090 14.1527  1.42116  15.5739           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0920 0.0010 0.0090          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1730 0.0810 0.0700 47.7537  30.3889  78.1426           32      100      F    K        | 
|    inRegB/Q_reg[27]/CK        DFF_X1        Rise  0.1890 0.0160 0.0700          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0220 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[1]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_3/A1     AND2_X1 Fall  0.2410 0.0000 0.0090          0.874832                                                  | 
|    outReg/i_0_3/ZN     AND2_X1 Fall  0.2690 0.0280 0.0060 0.343528 1.06234  1.40587           1       100                    | 
|    outReg/Q_reg[1]/D   DFF_X1  Fall  0.2690 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[1]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_4/A1     AND2_X1 Fall  0.2410 0.0000 0.0090          0.874832                                                  | 
|    outReg/i_0_4/ZN     AND2_X1 Fall  0.2700 0.0290 0.0060 0.974571 1.06234  2.03691           1       100                    | 
|    outReg/Q_reg[2]/D   DFF_X1  Fall  0.2700 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[2]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[4]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_6/A1     AND2_X1 Fall  0.2420 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_6/ZN     AND2_X1 Fall  0.2700 0.0280 0.0060 0.438049 1.06234  1.50039           1       100                    | 
|    outReg/Q_reg[4]/D   DFF_X1  Fall  0.2700 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[4]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[5]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_7/A1     AND2_X1 Fall  0.2420 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_7/ZN     AND2_X1 Fall  0.2700 0.0280 0.0060 0.287195 1.06234  1.34954           1       100                    | 
|    outReg/Q_reg[5]/D   DFF_X1  Fall  0.2700 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[5]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[8]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_10/A1    AND2_X1 Fall  0.2420 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_10/ZN    AND2_X1 Fall  0.2700 0.0280 0.0050 0.181959 1.06234  1.2443            1       100                    | 
|    outReg/Q_reg[8]/D   DFF_X1  Fall  0.2700 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.2030 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0070 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_2/A1     AND2_X1 Fall  0.2410 0.0000 0.0090          0.874832                                                  | 
|    outReg/i_0_2/ZN     AND2_X1 Fall  0.2710 0.0300 0.0070 1.26656  1.06234  2.3289            1       100                    | 
|    outReg/Q_reg[0]/D   DFF_X1  Fall  0.2710 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[0]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[3]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_5/A1     AND2_X1 Fall  0.2420 0.0010 0.0090          0.874832                                                  | 
|    outReg/i_0_5/ZN     AND2_X1 Fall  0.2710 0.0290 0.0060 0.725328 1.06234  1.78767           1       100                    | 
|    outReg/Q_reg[3]/D   DFF_X1  Fall  0.2710 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[3]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[6]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_8/A1     AND2_X1 Fall  0.2430 0.0020 0.0090          0.874832                                                  | 
|    outReg/i_0_8/ZN     AND2_X1 Fall  0.2720 0.0290 0.0060 0.636579 1.06234  1.69892           1       100                    | 
|    outReg/Q_reg[6]/D   DFF_X1  Fall  0.2720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[9]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_11/A1    AND2_X1 Fall  0.2430 0.0020 0.0090          0.874832                                                  | 
|    outReg/i_0_11/ZN    AND2_X1 Fall  0.2720 0.0290 0.0060 0.813754 1.06234  1.8761            1       100                    | 
|    outReg/Q_reg[9]/D   DFF_X1  Fall  0.2720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[7]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_9/A1     AND2_X1 Fall  0.2440 0.0030 0.0090          0.874832                                                  | 
|    outReg/i_0_9/ZN     AND2_X1 Fall  0.2720 0.0280 0.0060 0.270109 1.06234  1.33245           1       100                    | 
|    outReg/Q_reg[7]/D   DFF_X1  Fall  0.2720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[7]/CK         DFF_X1        Rise  0.2030 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0070 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[12]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_14/A1    AND2_X1 Fall  0.2450 0.0040 0.0090          0.874832                                                  | 
|    outReg/i_0_14/ZN    AND2_X1 Fall  0.2730 0.0280 0.0060 0.287843 1.06234  1.35018           1       100                    | 
|    outReg/Q_reg[12]/D  DFF_X1  Fall  0.2730 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.2030 0.0020 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2030 0.2030 | 
| library hold check                        |  0.0070 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[10]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000          25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050 24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050          10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090 46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_12/A1    AND2_X1 Fall  0.2460 0.0050 0.0090          0.874832                                                  | 
|    outReg/i_0_12/ZN    AND2_X1 Fall  0.2750 0.0290 0.0060 1.08871  1.06234  2.15105           1       100                    | 
|    outReg/Q_reg[10]/D  DFF_X1  Fall  0.2750 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[11]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040  0.0040 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110  0.0070 0.0050             24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110  0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410  0.0300 0.0090             46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_13/A1    AND2_X1 Fall  0.2490  0.0080 0.0090    -0.0010           0.874832                                                  | 
|    outReg/i_0_13/ZN    AND2_X1 Fall  0.2800  0.0310 0.0070             1.98637  1.06234  3.04872           1       100                    | 
|    outReg/Q_reg[11]/D  DFF_X1  Fall  0.2790 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[11]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[13]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040  0.0040 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110  0.0070 0.0050             24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110  0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410  0.0300 0.0090             46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_15/A1    AND2_X1 Fall  0.2510  0.0100 0.0090    -0.0010           0.874832                                                  | 
|    outReg/i_0_15/ZN    AND2_X1 Fall  0.2830  0.0320 0.0080             2.3874   1.06234  3.44974           1       100                    | 
|    outReg/Q_reg[13]/D  DFF_X1  Fall  0.2820 -0.0010 0.0080    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[13]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[15]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000             10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040 0.0040 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110 0.0070 0.0050             24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110 0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410 0.0300 0.0090             46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_17/A1    AND2_X1 Fall  0.2540 0.0130 0.0090    -0.0010           0.874832                                                  | 
|    outReg/i_0_17/ZN    AND2_X1 Fall  0.2840 0.0300 0.0070             1.2611   1.06234  2.32344           1       100                    | 
|    outReg/Q_reg[15]/D  DFF_X1  Fall  0.2840 0.0000 0.0070                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[15]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2840        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[14]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             10.2876  30.1931  40.4807           6       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X16 Rise  0.2040  0.0040 0.0000                      25.2281                                                   | 
|    outReg/i_0_1/ZN     INV_X16 Fall  0.2110  0.0070 0.0050             24.8199  28.5128  53.3327           21      100                    | 
|    outReg/hfn_ipo_c6/A BUF_X16 Fall  0.2110  0.0000 0.0050                      10.9969                                                   | 
|    outReg/hfn_ipo_c6/Z BUF_X16 Fall  0.2410  0.0300 0.0090             46.8435  38.4926  85.3362           44      100                    | 
|    outReg/i_0_16/A1    AND2_X1 Fall  0.2540  0.0130 0.0090    -0.0010           0.874832                                                  | 
|    outReg/i_0_16/ZN    AND2_X1 Fall  0.2860  0.0320 0.0080             2.55525  1.06234  3.6176            1       100                    | 
|    outReg/Q_reg[14]/D  DFF_X1  Fall  0.2850 -0.0010 0.0080    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.235707 1.42116  1.65687           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0550 0.0550 0.0340             29.109   10.1602  39.2692           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0550 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0010 0.0340                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.569222 7.95918  8.5284            1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             17.9744  7.85514  25.8296           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120                      1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2010 0.0510 0.0250             10.5542  17.0938  27.648            18      100      F    K        | 
|    outReg/Q_reg[14]/CK        DFF_X1        Rise  0.2040 0.0030 0.0250    0.0020            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2040 0.2040 | 
| library hold check                        |  0.0070 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2850        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 570M, CVMEM - 2133M, PVMEM - 2981M)
