<stg><name>nlms_module_1tap</name>


<trans_list>

<trans id="697" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="88" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:21 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:22 %p_0 = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:23 %p_s = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:24 %empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:25 %p_1 = extractvalue i41 %empty_19

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:26 %aux_tmp_data_M_real_V = trunc i32 %p_1

]]></Node>
<StgValue><ssdm name="aux_tmp_data_M_real_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:27 %aux_tmp_data_M_imag_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="aux_tmp_data_M_imag_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:28 %store_ln63 = store i16 %aux_tmp_data_M_real_V, i16 0

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:29 %store_ln63 = store i16 %aux_tmp_data_M_imag_V, i16 0

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:30 %sext_ln1169 = sext i16 %aux_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1169"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:31 %lhs_V_1 = load i64 %lms_weights_real

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:32 %sext_ln1171 = sext i64 %lhs_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %r_V = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:37 %sext_ln1171_3 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:61 %r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:79 %r_V_10 = trunc i64 %lhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:108 %sext_ln1169_2 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1169_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:109 %r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:110 %r_V_6 = load i16 0

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:113 %r_V_8 = load i16 0

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:116 %sext_ln1169_5 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1169_5"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:117 %r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:118 %r_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %lhs_V_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="111" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %r_V = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:34 %lhs_V_4 = load i64 %lms_weights_imag_V_0

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:35 %sext_ln1171_1 = sext i64 %lhs_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:36 %sext_ln1171_2 = sext i64 %lhs_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:38 %sext_ln1171_4 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:61 %r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:109 %r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:110 %r_V_6 = load i16 0

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:111 %sext_ln1169_3 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1169_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:112 %r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:113 %r_V_8 = load i16 0

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:117 %r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:119 %sext_ln1169_6 = sext i16 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1169_6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:120 %r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %r_V = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:61 %r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:62 %trunc_ln1245 = trunc i80 %r_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln1245"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:106 %sext_ln1169_1 = sext i16 %aux_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1169_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:107 %r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:109 %r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:112 %r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:114 %sext_ln1169_4 = sext i16 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1169_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:115 %r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:117 %r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:120 %r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:60 %trunc_ln1171 = trunc i80 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="trunc_ln1171"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:107 %r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:109 %r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:112 %r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:115 %r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:117 %r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:120 %r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:121 %add_ln737_1 = add i32 %r_V_11, i32 %r_V_7

]]></Node>
<StgValue><ssdm name="add_ln737_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:123 %add_ln737_3 = add i32 %r_V_5, i32 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln737_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:40 %r_V_21 = sub i79 0, i79 %mul_ln1171

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:63 %ret_V_1 = sub i80 %r_V_3, i80 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:64 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V_1, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:65 %accum_imag_V = sub i64 %trunc_ln1245, i64 %trunc_ln1171

]]></Node>
<StgValue><ssdm name="accum_imag_V"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:66 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %accum_imag_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:67 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %ret_V_1, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:107 %r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:115 %r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:121 %add_ln737_1 = add i32 %r_V_11, i32 %r_V_7

]]></Node>
<StgValue><ssdm name="add_ln737_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:122 %add_ln737_2 = add i32 %add_ln737_1, i32 %r_V_9

]]></Node>
<StgValue><ssdm name="add_ln737_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:123 %add_ln737_3 = add i32 %r_V_5, i32 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln737_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:124 %add_ln737_4 = add i32 %add_ln737_3, i32 %r_V_4

]]></Node>
<StgValue><ssdm name="add_ln737_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:41 %sext_ln1246 = sext i80 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1246"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:42 %sext_ln1246_1 = sext i79 %r_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1246_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:43 %ret_V = sub i81 %sext_ln1246, i81 %sext_ln1246_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:44 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %ret_V, i32 80

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:46 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %ret_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:47 %tmp = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %ret_V, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:68 %icmp_ln777_1 = icmp_ne  i16 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:69 %or_ln794_1 = or i1 %p_Result_7, i1 %icmp_ln777_1

]]></Node>
<StgValue><ssdm name="or_ln794_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:70 %xor_ln794_1 = xor i1 %p_Result_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:71 %overflow_1 = and i1 %or_ln794_1, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:72 %xor_ln795_1 = xor i1 %p_Result_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:73 %icmp_ln795_1 = icmp_ne  i16 %tmp_1, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln795_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:74 %or_ln795_1 = or i1 %icmp_ln795_1, i1 %xor_ln795_1

]]></Node>
<StgValue><ssdm name="or_ln795_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:75 %underflow_1 = and i1 %or_ln795_1, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:76 %select_ln384_3 = select i1 %overflow_1, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:77 %or_ln384_1 = or i1 %overflow_1, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln384_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:78 %accum_imag_V_1 = select i1 %or_ln384_1, i64 %select_ln384_3, i64 %accum_imag_V

]]></Node>
<StgValue><ssdm name="accum_imag_V_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:122 %add_ln737_2 = add i32 %add_ln737_1, i32 %r_V_9

]]></Node>
<StgValue><ssdm name="add_ln737_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:124 %add_ln737_4 = add i32 %add_ln737_3, i32 %r_V_4

]]></Node>
<StgValue><ssdm name="add_ln737_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:45 %accum_real_V = trunc i81 %ret_V

]]></Node>
<StgValue><ssdm name="accum_real_V"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:48 %icmp_ln777 = icmp_ne  i17 %tmp, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:49 %or_ln794 = or i1 %p_Result_1, i1 %icmp_ln777

]]></Node>
<StgValue><ssdm name="or_ln794"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:50 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:51 %overflow = and i1 %or_ln794, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:52 %xor_ln795 = xor i1 %p_Result_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:53 %icmp_ln795 = icmp_ne  i17 %tmp, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:54 %or_ln795 = or i1 %icmp_ln795, i1 %xor_ln795

]]></Node>
<StgValue><ssdm name="or_ln795"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:55 %underflow = and i1 %or_ln795, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:56 %select_ln384_1 = select i1 %overflow, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:57 %or_ln384 = or i1 %overflow, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln384"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:58 %accum_real_V_1 = select i1 %or_ln384, i64 %select_ln384_1, i64 %accum_real_V

]]></Node>
<StgValue><ssdm name="accum_real_V_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:93 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_0, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:94 %lhs_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp_5, i32 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="65" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:95 %sext_ln1246_3 = sext i48 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln1246_3"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="65" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:96 %sext_ln712_1 = sext i64 %accum_imag_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:97 %ret_V_11 = sub i65 %sext_ln1246_3, i65 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:98 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:100 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:125 %add_ln737 = add i32 %add_ln737_4, i32 %add_ln737_2

]]></Node>
<StgValue><ssdm name="add_ln737"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:80 %trunc_ln737 = trunc i32 %p_0

]]></Node>
<StgValue><ssdm name="trunc_ln737"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:81 %lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln737, i32 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="65" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:82 %sext_ln1246_2 = sext i48 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln1246_2"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="65" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:83 %sext_ln712 = sext i64 %accum_real_V_1

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:84 %ret_V_10 = sub i65 %sext_ln1246_2, i65 %sext_ln712

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:85 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:87 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:99 %p_Val2_5 = trunc i65 %ret_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:101 %xor_ln794_3 = xor i1 %p_Result_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_3"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:102 %overflow_3 = and i1 %p_Result_11, i1 %xor_ln794_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:103 %xor_ln340_1 = xor i1 %p_Result_10, i1 %p_Result_11

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:104 %select_ln384_5 = select i1 %overflow_3, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_5"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:105 %error_imag_V = select i1 %xor_ln340_1, i64 %select_ln384_5, i64 %p_Val2_5

]]></Node>
<StgValue><ssdm name="error_imag_V"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:126 %innerP_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln737, i32 0

]]></Node>
<StgValue><ssdm name="innerP_V"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:127 %icmp_ln1551 = icmp_eq  i32 %add_ln737, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1551"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:128 %br_ln48 = br i1 %icmp_ln1551, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="65" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %zext_ln712 = zext i64 %innerP_V

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="69" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="65">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:101 %trunc_ln727_1 = trunc i65 %ret_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:102 %r_1 = icmp_ne  i31 %trunc_ln727_1, i31 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:86 %p_Val2_3 = trunc i65 %ret_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:88 %xor_ln794_2 = xor i1 %p_Result_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_2"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:89 %overflow_2 = and i1 %p_Result_9, i1 %xor_ln794_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:90 %xor_ln340 = xor i1 %p_Result_8, i1 %p_Result_9

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:91 %select_ln384 = select i1 %overflow_2, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:92 %error_real_V = select i1 %xor_ln340, i64 %select_ln384, i64 %p_Val2_3

]]></Node>
<StgValue><ssdm name="error_real_V"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="68" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="80" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:8 %conv7_i205_i = sext i64 %error_imag_V

]]></Node>
<StgValue><ssdm name="conv7_i205_i"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:65 %p_Val2_12 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:66 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="65">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:67 %trunc_ln727 = trunc i65 %ret_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:68 %r = icmp_ne  i31 %trunc_ln727, i31 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:70 %or_ln406 = or i1 %p_Result_8, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln406"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:71 %and_ln406 = and i1 %or_ln406, i1 %p_Result_17

]]></Node>
<StgValue><ssdm name="and_ln406"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:72 %zext_ln415 = zext i1 %and_ln406

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:73 %p_Val2_13 = add i16 %p_Val2_12, i16 %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:74 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:77 %p_Result_2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_10, i32 49, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:78 %Range2_all_ones = icmp_eq  i16 %p_Result_2, i16 65535

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:79 %p_Result_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_10, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:80 %Range1_all_ones = icmp_eq  i17 %p_Result_3, i17 131071

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:81 %Range1_all_zeros = icmp_eq  i17 %p_Result_3, i17 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:99 %p_Val2_15 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:100 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:103 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:104 %or_ln406_1 = or i1 %p_Result_10, i1 %r_1

]]></Node>
<StgValue><ssdm name="or_ln406_1"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:105 %and_ln406_1 = and i1 %or_ln406_1, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="and_ln406_1"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:106 %zext_ln415_1 = zext i1 %and_ln406_1

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:107 %p_Val2_16 = add i16 %p_Val2_15, i16 %zext_ln415_1

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:108 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_16, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:109 %xor_ln416_1 = xor i1 %p_Result_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:110 %carry_3 = and i1 %p_Result_21, i1 %xor_ln416_1

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:111 %p_Result_4 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_11, i32 49, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:112 %Range2_all_ones_1 = icmp_eq  i16 %p_Result_4, i16 65535

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:113 %p_Result_5 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_11, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:114 %Range1_all_ones_3 = icmp_eq  i17 %p_Result_5, i17 131071

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:115 %Range1_all_zeros_1 = icmp_eq  i17 %p_Result_5, i17 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:116 %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:117 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 48

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:118 %xor_ln789_1 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln789_1"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:119 %and_ln789_1 = and i1 %Range2_all_ones_1, i1 %xor_ln789_1

]]></Node>
<StgValue><ssdm name="and_ln789_1"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:120 %deleted_ones_3 = select i1 %carry_3, i1 %and_ln789_1, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:122 %xor_ln794_7 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_7"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:123 %or_ln794_5 = or i1 %p_Result_22, i1 %xor_ln794_7

]]></Node>
<StgValue><ssdm name="or_ln794_5"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:124 %overflow_8 = and i1 %or_ln794_5, i1 %xor_ln794_3

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:125 %and_ln795_2 = and i1 %p_Result_22, i1 %deleted_ones_3

]]></Node>
<StgValue><ssdm name="and_ln795_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="270" st_id="10" stage="67" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="80" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:7 %conv7_i221_i = sext i64 %error_real_V

]]></Node>
<StgValue><ssdm name="conv7_i221_i"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:69 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:75 %xor_ln416 = xor i1 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:76 %carry_1 = and i1 %p_Result_18, i1 %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:82 %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:83 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 48

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:84 %xor_ln789 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln789"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:85 %and_ln789 = and i1 %Range2_all_ones, i1 %xor_ln789

]]></Node>
<StgValue><ssdm name="and_ln789"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:86 %deleted_ones = select i1 %carry_1, i1 %and_ln789, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:88 %and_ln790 = and i1 %carry_1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln790"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:89 %xor_ln794_6 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_6"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:90 %or_ln794_4 = or i1 %p_Result_19, i1 %xor_ln794_6

]]></Node>
<StgValue><ssdm name="or_ln794_4"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:91 %overflow_7 = and i1 %or_ln794_4, i1 %xor_ln794_2

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:92 %and_ln795 = and i1 %p_Result_19, i1 %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln795"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:93 %or_ln795_4 = or i1 %and_ln790, i1 %and_ln795

]]></Node>
<StgValue><ssdm name="or_ln795_4"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:94 %xor_ln795_4 = xor i1 %or_ln795_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_4"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:95 %underflow_4 = and i1 %p_Result_8, i1 %xor_ln795_4

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:96 %select_ln384_6 = select i1 %overflow_7, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln384_6"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:97 %or_ln384_2 = or i1 %overflow_7, i1 %underflow_4

]]></Node>
<StgValue><ssdm name="or_ln384_2"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:98 %output_tmp_data_M_real_V = select i1 %or_ln384_2, i16 %select_ln384_6, i16 %p_Val2_13

]]></Node>
<StgValue><ssdm name="output_tmp_data_M_real_V"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:121 %and_ln790_1 = and i1 %carry_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="and_ln790_1"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:126 %or_ln795_5 = or i1 %and_ln790_1, i1 %and_ln795_2

]]></Node>
<StgValue><ssdm name="or_ln795_5"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:127 %xor_ln795_5 = xor i1 %or_ln795_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_5"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:128 %underflow_5 = and i1 %p_Result_10, i1 %xor_ln795_5

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:129 %select_ln384_8 = select i1 %overflow_8, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln384_8"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:130 %or_ln384_3 = or i1 %overflow_8, i1 %underflow_5

]]></Node>
<StgValue><ssdm name="or_ln384_3"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:131 %output_tmp_data_M_imag_V = select i1 %or_ln384_3, i16 %select_ln384_8, i16 %p_Val2_16

]]></Node>
<StgValue><ssdm name="output_tmp_data_M_imag_V"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:132 %p_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_tmp_data_M_imag_V, i16 %output_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:133 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="304" st_id="11" stage="66" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:133 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="310" st_id="12" stage="65" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="313" st_id="13" stage="64" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:12 %sext_ln712_2 = sext i80 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:13 %sext_ln712_3 = sext i80 %r_V_23

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:14 %ret_V_4 = add i81 %sext_ln712_2, i81 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:40 %ret_V_6 = sub i80 %r_V_25, i80 %r_V_26

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="318" st_id="14" stage="63" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="319" st_id="15" stage="62" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="320" st_id="16" stage="61" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="321" st_id="17" stage="60" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="322" st_id="18" stage="59" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="323" st_id="19" stage="58" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="324" st_id="20" stage="57" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="325" st_id="21" stage="56" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="326" st_id="22" stage="55" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="327" st_id="23" stage="54" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="328" st_id="24" stage="53" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="329" st_id="25" stage="52" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="330" st_id="26" stage="51" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="331" st_id="27" stage="50" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="332" st_id="28" stage="49" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="333" st_id="29" stage="48" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="334" st_id="30" stage="47" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="335" st_id="31" stage="46" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="336" st_id="32" stage="45" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="337" st_id="33" stage="44" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="338" st_id="34" stage="43" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="339" st_id="35" stage="42" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="340" st_id="36" stage="41" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="341" st_id="37" stage="40" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="342" st_id="38" stage="39" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="343" st_id="39" stage="38" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="344" st_id="40" stage="37" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="345" st_id="41" stage="36" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="346" st_id="42" stage="35" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="347" st_id="43" stage="34" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="348" st_id="44" stage="33" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="349" st_id="45" stage="32" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="350" st_id="46" stage="31" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="351" st_id="47" stage="30" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="352" st_id="48" stage="29" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="353" st_id="49" stage="28" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="354" st_id="50" stage="27" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="355" st_id="51" stage="26" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="356" st_id="52" stage="25" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="357" st_id="53" stage="24" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="358" st_id="54" stage="23" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="359" st_id="55" stage="22" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="360" st_id="56" stage="21" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="361" st_id="57" stage="20" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="362" st_id="58" stage="19" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="363" st_id="59" stage="18" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="364" st_id="60" stage="17" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="365" st_id="61" stage="16" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="366" st_id="62" stage="15" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="367" st_id="63" stage="14" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="368" st_id="64" stage="13" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="369" st_id="65" stage="12" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="370" st_id="66" stage="11" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="371" st_id="67" stage="10" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="372" st_id="68" stage="9" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="373" st_id="69" stage="8" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="374" st_id="70" stage="7" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="375" st_id="71" stage="6" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="376" st_id="72" stage="5" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="377" st_id="73" stage="4" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="378" st_id="74" stage="3" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="379" st_id="75" stage="2" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="380" st_id="76" stage="1" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="381" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %trunc_ln56 = trunc i64 %udiv_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="382" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %br_ln56 = br void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="383" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:0 %p_Val2_6 = phi i64 %trunc_ln56, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, i64 0, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="384" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:1 %trunc_ln755 = trunc i64 %p_Val2_6

]]></Node>
<StgValue><ssdm name="trunc_ln755"/></StgValue>
</operation>

<operation id="385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:2 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="386" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:3 %select_ln340 = select i1 %p_Result_12, i63 9223372036854775807, i63 %trunc_ln755

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="387" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="388" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="389" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="391" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %main_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="392" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="393" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="394" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %main_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="395" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %aux_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="397" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="398" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="399" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %aux_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="400" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="402" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="403" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="404" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="405" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="406" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mu, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:20 %mu_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="408" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="95" op_0_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:4 %mu_cast = zext i32 %mu_read

]]></Node>
<StgValue><ssdm name="mu_cast"/></StgValue>
</operation>

<operation id="409" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="95" op_0_bw="63">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:5 %select_ln340_cast = zext i63 %select_ln340

]]></Node>
<StgValue><ssdm name="select_ln340_cast"/></StgValue>
</operation>

<operation id="410" st_id="78" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="411" st_id="79" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="412" st_id="80" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="413" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="175" op_0_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:9 %zext_ln1168 = zext i95 %r_V_16

]]></Node>
<StgValue><ssdm name="zext_ln1168"/></StgValue>
</operation>

<operation id="414" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:15 %sext_ln1171_5 = sext i81 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="415" st_id="81" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:41 %sext_ln1171_6 = sext i80 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="417" st_id="81" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="418" st_id="82" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="419" st_id="82" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="420" st_id="83" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="421" st_id="83" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="422" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:17 %lhs_V_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lhs_V_1, i64 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="423" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:18 %sext_ln1245 = sext i128 %lhs_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="424" st_id="84" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:19 %ret_V_12 = add i175 %sext_ln1245, i175 %r_V_24

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="425" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:43 %lhs_V_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lhs_V_4, i64 0

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="426" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:44 %sext_ln1245_1 = sext i128 %lhs_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="427" st_id="84" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:45 %ret_V_13 = add i175 %sext_ln1245_1, i175 %r_V_27

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="428" st_id="85" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:19 %ret_V_12 = add i175 %sext_ln1245, i175 %r_V_24

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="429" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:20 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_12, i32 174

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="430" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:21 %p_Val2_8 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %ret_V_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="431" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:22 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_12, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="432" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:23 %tmp_2 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %ret_V_12, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="433" st_id="85" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:45 %ret_V_13 = add i175 %sext_ln1245_1, i175 %r_V_27

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="434" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:46 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_13, i32 174

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="435" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:47 %p_Val2_10 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %ret_V_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="436" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:48 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_13, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="437" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:49 %tmp_3 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %ret_V_13, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="438" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:24 %icmp_ln777_2 = icmp_ne  i47 %tmp_2, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_2"/></StgValue>
</operation>

<operation id="439" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:25 %or_ln794_2 = or i1 %p_Result_14, i1 %icmp_ln777_2

]]></Node>
<StgValue><ssdm name="or_ln794_2"/></StgValue>
</operation>

<operation id="440" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:26 %xor_ln794_4 = xor i1 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_4"/></StgValue>
</operation>

<operation id="441" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:27 %overflow_5 = and i1 %or_ln794_2, i1 %xor_ln794_4

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="442" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:28 %xor_ln795_2 = xor i1 %p_Result_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_2"/></StgValue>
</operation>

<operation id="443" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:29 %icmp_ln795_2 = icmp_ne  i47 %tmp_2, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_2"/></StgValue>
</operation>

<operation id="444" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:30 %or_ln795_2 = or i1 %icmp_ln795_2, i1 %xor_ln795_2

]]></Node>
<StgValue><ssdm name="or_ln795_2"/></StgValue>
</operation>

<operation id="445" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:31 %underflow_2 = and i1 %or_ln795_2, i1 %p_Result_13

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="446" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:50 %icmp_ln777_3 = icmp_ne  i47 %tmp_3, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_3"/></StgValue>
</operation>

<operation id="447" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:51 %or_ln794_3 = or i1 %p_Result_16, i1 %icmp_ln777_3

]]></Node>
<StgValue><ssdm name="or_ln794_3"/></StgValue>
</operation>

<operation id="448" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:52 %xor_ln794_5 = xor i1 %p_Result_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_5"/></StgValue>
</operation>

<operation id="449" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:53 %overflow_6 = and i1 %or_ln794_3, i1 %xor_ln794_5

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="450" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:54 %xor_ln795_3 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_3"/></StgValue>
</operation>

<operation id="451" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:55 %icmp_ln795_3 = icmp_ne  i47 %tmp_3, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_3"/></StgValue>
</operation>

<operation id="452" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:56 %or_ln795_3 = or i1 %icmp_ln795_3, i1 %xor_ln795_3

]]></Node>
<StgValue><ssdm name="or_ln795_3"/></StgValue>
</operation>

<operation id="453" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:57 %underflow_3 = and i1 %or_ln795_3, i1 %p_Result_15

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="454" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:32 %or_ln340 = or i1 %underflow_2, i1 %overflow_5

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="455" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:33 %xor_ln340_2 = xor i1 %underflow_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="456" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:34 %or_ln340_2 = or i1 %overflow_5, i1 %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="457" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:35 %select_ln340_3 = select i1 %or_ln340, i64 9223372036854775807, i64 %p_Val2_8

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="458" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:36 %select_ln388 = select i1 %underflow_2, i64 9223372036854775808, i64 %p_Val2_8

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="459" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:37 %select_ln340_5 = select i1 %or_ln340_2, i64 %select_ln340_3, i64 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="460" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:58 %or_ln340_1 = or i1 %underflow_3, i1 %overflow_6

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="461" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:59 %store_ln717 = store i64 %select_ln340_5, i64 %lms_weights_real

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="462" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:60 %xor_ln340_3 = xor i1 %underflow_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="463" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:61 %or_ln340_3 = or i1 %overflow_6, i1 %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="464" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:62 %select_ln340_4 = select i1 %or_ln340_1, i64 9223372036854775807, i64 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="465" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:63 %select_ln388_1 = select i1 %underflow_3, i64 9223372036854775808, i64 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="466" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:64 %select_ln340_6 = select i1 %or_ln340_3, i64 %select_ln340_4, i64 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="467" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:87 %store_ln717 = store i64 %select_ln340_6, i64 %lms_weights_imag_V_0

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="468" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:134 %ret_ln83 = ret

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
