/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFEC0_0_H__
#define BCHP_AFEC0_0_H__

/***************************************************************************
 *AFEC0_0 - AFEC Register Set for Channel 0
 ***************************************************************************/
#define BCHP_AFEC0_0_RST                         0x06001000 /* AFEC core channel-based reset register */
#define BCHP_AFEC0_0_CNTR_CTRL                   0x06001004 /* AFEC counter-control register */
#define BCHP_AFEC0_0_MODCOD_PARAM_0              0x06001008 /* AFEC MODCOD parameter register */
#define BCHP_AFEC0_0_MODCOD_PARAM_1              0x0600100c /* AFEC MODCOD parameter register */
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG         0x06001010 /* MODCOD statistics configuration block */
#define BCHP_AFEC0_0_LDPC_ITER_CNT               0x06001014 /* LDPC Iteration counter */
#define BCHP_AFEC0_0_LDPC_FAIL_CNT               0x06001018 /* LDPC FAIL COUNTER */
#define BCHP_AFEC0_0_LDPC_FRM_CNT                0x0600101c /* LDPC FRAME COUNTER */
#define BCHP_AFEC0_0_LDPC_CONFIG                 0x06001020 /* LDPC Configuration Register */
#define BCHP_AFEC0_0_LDPC_STATUS                 0x06001024 /* LDPC Status Register */
#define BCHP_AFEC0_0_LDPC_MET_CRC                0x06001028 /* Metric Generator Signature */
#define BCHP_AFEC0_0_LDPC_EDGE_CRC               0x0600102c /* Edge Output Signature */
#define BCHP_AFEC0_0_LDPC_PSL_CTL                0x06001030 /* Power Saving Loop Control register */
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES          0x06001034 /* PSL Integrator Threshold */
#define BCHP_AFEC0_0_LDPC_PSL_INT                0x06001038 /* PSL Integrator Value */
#define BCHP_AFEC0_0_LDPC_PSL_AVE                0x0600103c /* PSL Integrator Average Value */
#define BCHP_AFEC0_0_LDPC_PSL_XCS                0x06001040 /* PSL Excess Value */
#define BCHP_AFEC0_0_LDPC_PSL_FILTER             0x06001044 /* PSL Filter for ACM */
#define BCHP_AFEC0_0_BCH_TPSIG                   0x06001050 /* BCH Block Signature Analyzer */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL     0x06001054 /* BCH Smoother Fifo Min Level */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL     0x06001058 /* BCH Smoother Fifo Max Level */
#define BCHP_AFEC0_0_BCH_CTRL                    0x06001064 /* BCH Decoder Control Register */
#define BCHP_AFEC0_0_BCH_DECNBLK                 0x06001068 /* BCH Number of Block Counter */
#define BCHP_AFEC0_0_BCH_DECCBLK                 0x0600106c /* BCH Number of Corrected Block Counter */
#define BCHP_AFEC0_0_BCH_DECBBLK                 0x06001070 /* BCH Number of Bad Block Counter */
#define BCHP_AFEC0_0_BCH_DECCBIT                 0x06001074 /* BCH Number of Corrected Bit Counter */
#define BCHP_AFEC0_0_BCH_DECMCOR                 0x06001078 /* BCH Number of Miscorrected Block Counter */
#define BCHP_AFEC0_0_BCH_BBHDR0                  0x0600107c /* BBHEADER Register 0 */
#define BCHP_AFEC0_0_BCH_BBHDR1                  0x06001080 /* BBHEADER Register 1 */
#define BCHP_AFEC0_0_BCH_BBHDR2                  0x06001084 /* BBHEADER Register 2 */
#define BCHP_AFEC0_0_BCH_BBHDR3                  0x06001088 /* BBHEADER Register 3 */
#define BCHP_AFEC0_0_BCH_BBHDR4                  0x0600108c /* BBHEADER Register 4 */
#define BCHP_AFEC0_0_BCH_BBHDR5                  0x060010c0 /* BBHEADER Register 5 */
#define BCHP_AFEC0_0_BCH_MPLCK                   0x060010c4 /* MPEG Lock Detector Configuration Register */
#define BCHP_AFEC0_0_BCH_MPCFG                   0x060010c8 /* MPEG Packetizer Configuration Register */
#define BCHP_AFEC0_0_BCH_SMCFG                   0x060010cc /* Smoother FIFO Configuration Register */
#define BCHP_AFEC0_0_CH_FRMCYCLES                0x06001a00 /* Channel frame period  Register */
#define BCHP_AFEC0_0_BIST_PARAM_0                0x06001a04 /* Channel-based BIST Configuration Register 0 */
#define BCHP_AFEC0_0_BIST_PARAM_1                0x06001a08 /* Channel-based BIST Configuration Register 1 */
#define BCHP_AFEC0_0_FAKEFRM_PARAM               0x06001a0c /* Parameters related to the fake frame generation during early termination */

/***************************************************************************
 *RST - AFEC core channel-based reset register
 ***************************************************************************/
/* AFEC0_0 :: RST :: reserved0 [31:19] */
#define BCHP_AFEC0_0_RST_reserved0_MASK                            0xfff80000
#define BCHP_AFEC0_0_RST_reserved0_SHIFT                           19

/* AFEC0_0 :: RST :: LDPC_LCK_RST [18:18] */
#define BCHP_AFEC0_0_RST_LDPC_LCK_RST_MASK                         0x00040000
#define BCHP_AFEC0_0_RST_LDPC_LCK_RST_SHIFT                        18
#define BCHP_AFEC0_0_RST_LDPC_LCK_RST_DEFAULT                      0x00000000

/* AFEC0_0 :: RST :: MP_LCK_RST [17:17] */
#define BCHP_AFEC0_0_RST_MP_LCK_RST_MASK                           0x00020000
#define BCHP_AFEC0_0_RST_MP_LCK_RST_SHIFT                          17
#define BCHP_AFEC0_0_RST_MP_LCK_RST_DEFAULT                        0x00000000

/* AFEC0_0 :: RST :: PSL_DP_RST [16:16] */
#define BCHP_AFEC0_0_RST_PSL_DP_RST_MASK                           0x00010000
#define BCHP_AFEC0_0_RST_PSL_DP_RST_SHIFT                          16
#define BCHP_AFEC0_0_RST_PSL_DP_RST_DEFAULT                        0x00000000

/* AFEC0_0 :: RST :: reserved1 [15:02] */
#define BCHP_AFEC0_0_RST_reserved1_MASK                            0x0000fffc
#define BCHP_AFEC0_0_RST_reserved1_SHIFT                           2

/* AFEC0_0 :: RST :: BCH_DP_RST [01:01] */
#define BCHP_AFEC0_0_RST_BCH_DP_RST_MASK                           0x00000002
#define BCHP_AFEC0_0_RST_BCH_DP_RST_SHIFT                          1
#define BCHP_AFEC0_0_RST_BCH_DP_RST_DEFAULT                        0x00000000

/* AFEC0_0 :: RST :: channel_enable [00:00] */
#define BCHP_AFEC0_0_RST_channel_enable_MASK                       0x00000001
#define BCHP_AFEC0_0_RST_channel_enable_SHIFT                      0
#define BCHP_AFEC0_0_RST_channel_enable_DEFAULT                    0x00000000

/***************************************************************************
 *CNTR_CTRL - AFEC counter-control register
 ***************************************************************************/
/* AFEC0_0 :: CNTR_CTRL :: reserved0 [31:22] */
#define BCHP_AFEC0_0_CNTR_CTRL_reserved0_MASK                      0xffc00000
#define BCHP_AFEC0_0_CNTR_CTRL_reserved0_SHIFT                     22

/* AFEC0_0 :: CNTR_CTRL :: SMTH_FIFO_MIN_CLR [21:21] */
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MIN_CLR_MASK              0x00200000
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MIN_CLR_SHIFT             21
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MIN_CLR_DEFAULT           0x00000000

/* AFEC0_0 :: CNTR_CTRL :: SMTH_FIFO_MAX_CLR [20:20] */
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MAX_CLR_MASK              0x00100000
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MAX_CLR_SHIFT             20
#define BCHP_AFEC0_0_CNTR_CTRL_SMTH_FIFO_MAX_CLR_DEFAULT           0x00000000

/* AFEC0_0 :: CNTR_CTRL :: reserved1 [19:19] */
#define BCHP_AFEC0_0_CNTR_CTRL_reserved1_MASK                      0x00080000
#define BCHP_AFEC0_0_CNTR_CTRL_reserved1_SHIFT                     19

/* AFEC0_0 :: CNTR_CTRL :: BCH_CNTR_TST [18:18] */
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_TST_MASK                   0x00040000
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_TST_SHIFT                  18
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_TST_DEFAULT                0x00000000

/* AFEC0_0 :: CNTR_CTRL :: LDPC_CNTR_TST [17:17] */
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_TST_MASK                  0x00020000
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_TST_SHIFT                 17
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_TST_DEFAULT               0x00000000

/* AFEC0_0 :: CNTR_CTRL :: reserved2 [16:11] */
#define BCHP_AFEC0_0_CNTR_CTRL_reserved2_MASK                      0x0001f800
#define BCHP_AFEC0_0_CNTR_CTRL_reserved2_SHIFT                     11

/* AFEC0_0 :: CNTR_CTRL :: BCH_CNTR_FRZ [10:10] */
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_FRZ_MASK                   0x00000400
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_FRZ_SHIFT                  10
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_FRZ_DEFAULT                0x00000000

/* AFEC0_0 :: CNTR_CTRL :: LDPC_CNTR_FRZ [09:09] */
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_FRZ_MASK                  0x00000200
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_FRZ_SHIFT                 9
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_FRZ_DEFAULT               0x00000000

/* AFEC0_0 :: CNTR_CTRL :: reserved3 [08:03] */
#define BCHP_AFEC0_0_CNTR_CTRL_reserved3_MASK                      0x000001f8
#define BCHP_AFEC0_0_CNTR_CTRL_reserved3_SHIFT                     3

/* AFEC0_0 :: CNTR_CTRL :: BCH_CNTR_CLR [02:02] */
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_CLR_MASK                   0x00000004
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_CLR_SHIFT                  2
#define BCHP_AFEC0_0_CNTR_CTRL_BCH_CNTR_CLR_DEFAULT                0x00000000

/* AFEC0_0 :: CNTR_CTRL :: LDPC_CNTR_CLR [01:01] */
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_CLR_MASK                  0x00000002
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_CLR_SHIFT                 1
#define BCHP_AFEC0_0_CNTR_CTRL_LDPC_CNTR_CLR_DEFAULT               0x00000000

/* AFEC0_0 :: CNTR_CTRL :: reserved4 [00:00] */
#define BCHP_AFEC0_0_CNTR_CTRL_reserved4_MASK                      0x00000001
#define BCHP_AFEC0_0_CNTR_CTRL_reserved4_SHIFT                     0

/***************************************************************************
 *MODCOD_PARAM_0 - AFEC MODCOD parameter register
 ***************************************************************************/
/* AFEC0_0 :: MODCOD_PARAM_0 :: reserved0 [31:28] */
#define BCHP_AFEC0_0_MODCOD_PARAM_0_reserved0_MASK                 0xf0000000
#define BCHP_AFEC0_0_MODCOD_PARAM_0_reserved0_SHIFT                28

/* AFEC0_0 :: MODCOD_PARAM_0 :: DEC_CYCLE_CNT [27:08] */
#define BCHP_AFEC0_0_MODCOD_PARAM_0_DEC_CYCLE_CNT_MASK             0x0fffff00
#define BCHP_AFEC0_0_MODCOD_PARAM_0_DEC_CYCLE_CNT_SHIFT            8
#define BCHP_AFEC0_0_MODCOD_PARAM_0_DEC_CYCLE_CNT_DEFAULT          0x00000000

/* AFEC0_0 :: MODCOD_PARAM_0 :: reserved1 [07:05] */
#define BCHP_AFEC0_0_MODCOD_PARAM_0_reserved1_MASK                 0x000000e0
#define BCHP_AFEC0_0_MODCOD_PARAM_0_reserved1_SHIFT                5

/* AFEC0_0 :: MODCOD_PARAM_0 :: MODCOD [04:00] */
#define BCHP_AFEC0_0_MODCOD_PARAM_0_MODCOD_MASK                    0x0000001f
#define BCHP_AFEC0_0_MODCOD_PARAM_0_MODCOD_SHIFT                   0
#define BCHP_AFEC0_0_MODCOD_PARAM_0_MODCOD_DEFAULT                 0x00000000

/***************************************************************************
 *MODCOD_PARAM_1 - AFEC MODCOD parameter register
 ***************************************************************************/
/* AFEC0_0 :: MODCOD_PARAM_1 :: reserved0 [31:31] */
#define BCHP_AFEC0_0_MODCOD_PARAM_1_reserved0_MASK                 0x80000000
#define BCHP_AFEC0_0_MODCOD_PARAM_1_reserved0_SHIFT                31

/* AFEC0_0 :: MODCOD_PARAM_1 :: MAX_ITER [30:20] */
#define BCHP_AFEC0_0_MODCOD_PARAM_1_MAX_ITER_MASK                  0x7ff00000
#define BCHP_AFEC0_0_MODCOD_PARAM_1_MAX_ITER_SHIFT                 20
#define BCHP_AFEC0_0_MODCOD_PARAM_1_MAX_ITER_DEFAULT               0x00000000

/* AFEC0_0 :: MODCOD_PARAM_1 :: reserved1 [19:17] */
#define BCHP_AFEC0_0_MODCOD_PARAM_1_reserved1_MASK                 0x000e0000
#define BCHP_AFEC0_0_MODCOD_PARAM_1_reserved1_SHIFT                17

/* AFEC0_0 :: MODCOD_PARAM_1 :: SIGMA_SCALE [16:04] */
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SIGMA_SCALE_MASK               0x0001fff0
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SIGMA_SCALE_SHIFT              4
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SIGMA_SCALE_DEFAULT            0x00000000

/* AFEC0_0 :: MODCOD_PARAM_1 :: SCALE_XY [03:00] */
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SCALE_XY_MASK                  0x0000000f
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SCALE_XY_SHIFT                 0
#define BCHP_AFEC0_0_MODCOD_PARAM_1_SCALE_XY_DEFAULT               0x00000000

/***************************************************************************
 *MODCOD_STATS_CONFIG - MODCOD statistics configuration block
 ***************************************************************************/
/* AFEC0_0 :: MODCOD_STATS_CONFIG :: reserved0 [31:06] */
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_reserved0_MASK            0xffffffc0
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_reserved0_SHIFT           6

/* AFEC0_0 :: MODCOD_STATS_CONFIG :: USE_MODCOD_FILTER [05:05] */
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_USE_MODCOD_FILTER_MASK    0x00000020
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_USE_MODCOD_FILTER_SHIFT   5
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_USE_MODCOD_FILTER_DEFAULT 0x00000000

/* AFEC0_0 :: MODCOD_STATS_CONFIG :: MODCOD_FILTER [04:00] */
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_MODCOD_FILTER_MASK        0x0000001f
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_MODCOD_FILTER_SHIFT       0
#define BCHP_AFEC0_0_MODCOD_STATS_CONFIG_MODCOD_FILTER_DEFAULT     0x00000000

/***************************************************************************
 *LDPC_ITER_CNT - LDPC Iteration counter
 ***************************************************************************/
/* AFEC0_0 :: LDPC_ITER_CNT :: LDPC_ITER_CNT [31:00] */
#define BCHP_AFEC0_0_LDPC_ITER_CNT_LDPC_ITER_CNT_MASK              0xffffffff
#define BCHP_AFEC0_0_LDPC_ITER_CNT_LDPC_ITER_CNT_SHIFT             0
#define BCHP_AFEC0_0_LDPC_ITER_CNT_LDPC_ITER_CNT_DEFAULT           0x00000000

/***************************************************************************
 *LDPC_FAIL_CNT - LDPC FAIL COUNTER
 ***************************************************************************/
/* AFEC0_0 :: LDPC_FAIL_CNT :: LDPC_FAIL_CNT [31:00] */
#define BCHP_AFEC0_0_LDPC_FAIL_CNT_LDPC_FAIL_CNT_MASK              0xffffffff
#define BCHP_AFEC0_0_LDPC_FAIL_CNT_LDPC_FAIL_CNT_SHIFT             0
#define BCHP_AFEC0_0_LDPC_FAIL_CNT_LDPC_FAIL_CNT_DEFAULT           0x00000000

/***************************************************************************
 *LDPC_FRM_CNT - LDPC FRAME COUNTER
 ***************************************************************************/
/* AFEC0_0 :: LDPC_FRM_CNT :: LDPC_FRM_CNT [31:00] */
#define BCHP_AFEC0_0_LDPC_FRM_CNT_LDPC_FRM_CNT_MASK                0xffffffff
#define BCHP_AFEC0_0_LDPC_FRM_CNT_LDPC_FRM_CNT_SHIFT               0
#define BCHP_AFEC0_0_LDPC_FRM_CNT_LDPC_FRM_CNT_DEFAULT             0x00000000

/***************************************************************************
 *LDPC_CONFIG - LDPC Configuration Register
 ***************************************************************************/
/* AFEC0_0 :: LDPC_CONFIG :: reserved0 [31:26] */
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved0_MASK                    0xfc000000
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved0_SHIFT                   26

/* AFEC0_0 :: LDPC_CONFIG :: reserved_for_eco1 [25:25] */
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco1_MASK            0x02000000
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco1_SHIFT           25
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco1_DEFAULT         0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: SYND_STOP [24:24] */
#define BCHP_AFEC0_0_LDPC_CONFIG_SYND_STOP_MASK                    0x01000000
#define BCHP_AFEC0_0_LDPC_CONFIG_SYND_STOP_SHIFT                   24
#define BCHP_AFEC0_0_LDPC_CONFIG_SYND_STOP_DEFAULT                 0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: reserved_for_eco2 [23:18] */
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco2_MASK            0x00fc0000
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco2_SHIFT           18
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco2_DEFAULT         0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: FAIL_CFG [17:08] */
#define BCHP_AFEC0_0_LDPC_CONFIG_FAIL_CFG_MASK                     0x0003ff00
#define BCHP_AFEC0_0_LDPC_CONFIG_FAIL_CFG_SHIFT                    8
#define BCHP_AFEC0_0_LDPC_CONFIG_FAIL_CFG_DEFAULT                  0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: DISABLE_DEC_CYCLE_TIE_IN [07:07] */
#define BCHP_AFEC0_0_LDPC_CONFIG_DISABLE_DEC_CYCLE_TIE_IN_MASK     0x00000080
#define BCHP_AFEC0_0_LDPC_CONFIG_DISABLE_DEC_CYCLE_TIE_IN_SHIFT    7
#define BCHP_AFEC0_0_LDPC_CONFIG_DISABLE_DEC_CYCLE_TIE_IN_DEFAULT  0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: reserved_for_eco3 [06:03] */
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco3_MASK            0x00000078
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco3_SHIFT           3
#define BCHP_AFEC0_0_LDPC_CONFIG_reserved_for_eco3_DEFAULT         0x00000000

/* AFEC0_0 :: LDPC_CONFIG :: PASS_CFG [02:00] */
#define BCHP_AFEC0_0_LDPC_CONFIG_PASS_CFG_MASK                     0x00000007
#define BCHP_AFEC0_0_LDPC_CONFIG_PASS_CFG_SHIFT                    0
#define BCHP_AFEC0_0_LDPC_CONFIG_PASS_CFG_DEFAULT                  0x00000000

/***************************************************************************
 *LDPC_STATUS - LDPC Status Register
 ***************************************************************************/
/* AFEC0_0 :: LDPC_STATUS :: LDPC_LOCK [31:31] */
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_LOCK_MASK                    0x80000000
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_LOCK_SHIFT                   31
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_LOCK_DEFAULT                 0x00000000

/* AFEC0_0 :: LDPC_STATUS :: MP_LOCK [30:30] */
#define BCHP_AFEC0_0_LDPC_STATUS_MP_LOCK_MASK                      0x40000000
#define BCHP_AFEC0_0_LDPC_STATUS_MP_LOCK_SHIFT                     30
#define BCHP_AFEC0_0_LDPC_STATUS_MP_LOCK_DEFAULT                   0x00000000

/* AFEC0_0 :: LDPC_STATUS :: MEM_PWR_OFF [29:29] */
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_PWR_OFF_MASK                  0x20000000
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_PWR_OFF_SHIFT                 29
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_PWR_OFF_DEFAULT               0x00000000

/* AFEC0_0 :: LDPC_STATUS :: MEM_SAFE_TO_RESET [28:28] */
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_SAFE_TO_RESET_MASK            0x10000000
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_SAFE_TO_RESET_SHIFT           28
#define BCHP_AFEC0_0_LDPC_STATUS_MEM_SAFE_TO_RESET_DEFAULT         0x00000001

/* AFEC0_0 :: LDPC_STATUS :: reserved0 [27:25] */
#define BCHP_AFEC0_0_LDPC_STATUS_reserved0_MASK                    0x0e000000
#define BCHP_AFEC0_0_LDPC_STATUS_reserved0_SHIFT                   25

/* AFEC0_0 :: LDPC_STATUS :: BCH_DEC_INFIFO_ERROR [24:24] */
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DEC_INFIFO_ERROR_MASK         0x01000000
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DEC_INFIFO_ERROR_SHIFT        24
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DEC_INFIFO_ERROR_DEFAULT      0x00000000

/* AFEC0_0 :: LDPC_STATUS :: LDPC_IN_ERROR [23:23] */
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_IN_ERROR_MASK                0x00800000
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_IN_ERROR_SHIFT               23
#define BCHP_AFEC0_0_LDPC_STATUS_LDPC_IN_ERROR_DEFAULT             0x00000000

/* AFEC0_0 :: LDPC_STATUS :: PACKET_FIFO_OVERFLOW [22:22] */
#define BCHP_AFEC0_0_LDPC_STATUS_PACKET_FIFO_OVERFLOW_MASK         0x00400000
#define BCHP_AFEC0_0_LDPC_STATUS_PACKET_FIFO_OVERFLOW_SHIFT        22
#define BCHP_AFEC0_0_LDPC_STATUS_PACKET_FIFO_OVERFLOW_DEFAULT      0x00000000

/* AFEC0_0 :: LDPC_STATUS :: FRAME_FIFO_OVERFLOW [21:21] */
#define BCHP_AFEC0_0_LDPC_STATUS_FRAME_FIFO_OVERFLOW_MASK          0x00200000
#define BCHP_AFEC0_0_LDPC_STATUS_FRAME_FIFO_OVERFLOW_SHIFT         21
#define BCHP_AFEC0_0_LDPC_STATUS_FRAME_FIFO_OVERFLOW_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_STATUS :: BCH_DATA_ERROR_IRQ [20:20] */
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DATA_ERROR_IRQ_MASK           0x00100000
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DATA_ERROR_IRQ_SHIFT          20
#define BCHP_AFEC0_0_LDPC_STATUS_BCH_DATA_ERROR_IRQ_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_STATUS :: CRC_FAILED_IRQ [19:19] */
#define BCHP_AFEC0_0_LDPC_STATUS_CRC_FAILED_IRQ_MASK               0x00080000
#define BCHP_AFEC0_0_LDPC_STATUS_CRC_FAILED_IRQ_SHIFT              19
#define BCHP_AFEC0_0_LDPC_STATUS_CRC_FAILED_IRQ_DEFAULT            0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_SYNCD_TOO_LARGE [18:18] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_LARGE_MASK          0x00040000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_LARGE_SHIFT         18
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_LARGE_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_SYNCD_TOO_SMALL [17:17] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_SMALL_MASK          0x00020000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_SMALL_SHIFT         17
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_TOO_SMALL_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_SYNCD_MISMATCH [16:16] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_MISMATCH_MASK           0x00010000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_MISMATCH_SHIFT          16
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_MISMATCH_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_UPL_MISMATCH [15:15] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_UPL_MISMATCH_MASK             0x00008000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_UPL_MISMATCH_SHIFT            15
#define BCHP_AFEC0_0_LDPC_STATUS_REC_UPL_MISMATCH_DEFAULT          0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_DFL_MISMATCH [14:14] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_DFL_MISMATCH_MASK             0x00004000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_DFL_MISMATCH_SHIFT            14
#define BCHP_AFEC0_0_LDPC_STATUS_REC_DFL_MISMATCH_DEFAULT          0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_SYNCD_GREATER_THAN_DFL [13:13] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_GREATER_THAN_DFL_MASK   0x00002000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_GREATER_THAN_DFL_SHIFT  13
#define BCHP_AFEC0_0_LDPC_STATUS_REC_SYNCD_GREATER_THAN_DFL_DEFAULT 0x00000000

/* AFEC0_0 :: LDPC_STATUS :: REC_STREAM_MISMATCH [12:12] */
#define BCHP_AFEC0_0_LDPC_STATUS_REC_STREAM_MISMATCH_MASK          0x00001000
#define BCHP_AFEC0_0_LDPC_STATUS_REC_STREAM_MISMATCH_SHIFT         12
#define BCHP_AFEC0_0_LDPC_STATUS_REC_STREAM_MISMATCH_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_STATUS :: OFIFO_OVERFLOW [11:11] */
#define BCHP_AFEC0_0_LDPC_STATUS_OFIFO_OVERFLOW_MASK               0x00000800
#define BCHP_AFEC0_0_LDPC_STATUS_OFIFO_OVERFLOW_SHIFT              11
#define BCHP_AFEC0_0_LDPC_STATUS_OFIFO_OVERFLOW_DEFAULT            0x00000000

/* AFEC0_0 :: LDPC_STATUS :: ACC_ITER [10:00] */
#define BCHP_AFEC0_0_LDPC_STATUS_ACC_ITER_MASK                     0x000007ff
#define BCHP_AFEC0_0_LDPC_STATUS_ACC_ITER_SHIFT                    0
#define BCHP_AFEC0_0_LDPC_STATUS_ACC_ITER_DEFAULT                  0x00000000

/***************************************************************************
 *LDPC_MET_CRC - Metric Generator Signature
 ***************************************************************************/
/* AFEC0_0 :: LDPC_MET_CRC :: reserved_for_eco0 [31:20] */
#define BCHP_AFEC0_0_LDPC_MET_CRC_reserved_for_eco0_MASK           0xfff00000
#define BCHP_AFEC0_0_LDPC_MET_CRC_reserved_for_eco0_SHIFT          20
#define BCHP_AFEC0_0_LDPC_MET_CRC_reserved_for_eco0_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_MET_CRC :: CRC_VAL [19:00] */
#define BCHP_AFEC0_0_LDPC_MET_CRC_CRC_VAL_MASK                     0x000fffff
#define BCHP_AFEC0_0_LDPC_MET_CRC_CRC_VAL_SHIFT                    0
#define BCHP_AFEC0_0_LDPC_MET_CRC_CRC_VAL_DEFAULT                  0x00000001

/***************************************************************************
 *LDPC_EDGE_CRC - Edge Output Signature
 ***************************************************************************/
/* AFEC0_0 :: LDPC_EDGE_CRC :: reserved_for_eco0 [31:20] */
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_reserved_for_eco0_MASK          0xfff00000
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_reserved_for_eco0_SHIFT         20
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_reserved_for_eco0_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_EDGE_CRC :: CRC_VAL [19:00] */
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_CRC_VAL_MASK                    0x000fffff
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_CRC_VAL_SHIFT                   0
#define BCHP_AFEC0_0_LDPC_EDGE_CRC_CRC_VAL_DEFAULT                 0x00000001

/***************************************************************************
 *LDPC_PSL_CTL - Power Saving Loop Control register
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_CTL :: reserved_for_eco0 [31:27] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco0_MASK           0xf8000000
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco0_SHIFT          27
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco0_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_PSL_CTL :: THRES [26:14] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_THRES_MASK                       0x07ffc000
#define BCHP_AFEC0_0_LDPC_PSL_CTL_THRES_SHIFT                      14
#define BCHP_AFEC0_0_LDPC_PSL_CTL_THRES_DEFAULT                    0x00000118

/* AFEC0_0 :: LDPC_PSL_CTL :: reserved_for_eco1 [13:12] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco1_MASK           0x00003000
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco1_SHIFT          12
#define BCHP_AFEC0_0_LDPC_PSL_CTL_reserved_for_eco1_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_PSL_CTL :: GAIN [11:08] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_GAIN_MASK                        0x00000f00
#define BCHP_AFEC0_0_LDPC_PSL_CTL_GAIN_SHIFT                       8
#define BCHP_AFEC0_0_LDPC_PSL_CTL_GAIN_DEFAULT                     0x00000007

/* AFEC0_0 :: LDPC_PSL_CTL :: BETA [07:04] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_BETA_MASK                        0x000000f0
#define BCHP_AFEC0_0_LDPC_PSL_CTL_BETA_SHIFT                       4
#define BCHP_AFEC0_0_LDPC_PSL_CTL_BETA_DEFAULT                     0x00000006

/* AFEC0_0 :: LDPC_PSL_CTL :: PSL_RESET [03:03] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_RESET_MASK                   0x00000008
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_RESET_SHIFT                  3
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_RESET_DEFAULT                0x00000000

/* AFEC0_0 :: LDPC_PSL_CTL :: MAX_ITER_SEL [02:02] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_MAX_ITER_SEL_MASK                0x00000004
#define BCHP_AFEC0_0_LDPC_PSL_CTL_MAX_ITER_SEL_SHIFT               2
#define BCHP_AFEC0_0_LDPC_PSL_CTL_MAX_ITER_SEL_DEFAULT             0x00000000

/* AFEC0_0 :: LDPC_PSL_CTL :: PSL_EXCESS_DISABLE [01:01] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_EXCESS_DISABLE_MASK          0x00000002
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_EXCESS_DISABLE_SHIFT         1
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_EXCESS_DISABLE_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_PSL_CTL :: PSL_ENABLE [00:00] */
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_ENABLE_MASK                  0x00000001
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_ENABLE_SHIFT                 0
#define BCHP_AFEC0_0_LDPC_PSL_CTL_PSL_ENABLE_DEFAULT               0x00000000

/***************************************************************************
 *LDPC_PSL_INT_THRES - PSL Integrator Threshold
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_INT_THRES :: reserved_for_eco0 [31:27] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco0_MASK     0xf8000000
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco0_SHIFT    27
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco0_DEFAULT  0x00000000

/* AFEC0_0 :: LDPC_PSL_INT_THRES :: INT_IMIN_LIM [26:16] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IMIN_LIM_MASK          0x07ff0000
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IMIN_LIM_SHIFT         16
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IMIN_LIM_DEFAULT       0x00000000

/* AFEC0_0 :: LDPC_PSL_INT_THRES :: reserved_for_eco1 [15:11] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco1_MASK     0x0000f800
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco1_SHIFT    11
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_reserved_for_eco1_DEFAULT  0x00000000

/* AFEC0_0 :: LDPC_PSL_INT_THRES :: INT_IRQ_LIM [10:00] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IRQ_LIM_MASK           0x000007ff
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IRQ_LIM_SHIFT          0
#define BCHP_AFEC0_0_LDPC_PSL_INT_THRES_INT_IRQ_LIM_DEFAULT        0x00000000

/***************************************************************************
 *LDPC_PSL_INT - PSL Integrator Value
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_INT :: reserved_for_eco0 [31:28] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco0_MASK           0xf0000000
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco0_SHIFT          28
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco0_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_PSL_INT :: INT_VAL [27:02] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_INT_VAL_MASK                     0x0ffffffc
#define BCHP_AFEC0_0_LDPC_PSL_INT_INT_VAL_SHIFT                    2
#define BCHP_AFEC0_0_LDPC_PSL_INT_INT_VAL_DEFAULT                  0x00000000

/* AFEC0_0 :: LDPC_PSL_INT :: reserved_for_eco1 [01:00] */
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco1_MASK           0x00000003
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco1_SHIFT          0
#define BCHP_AFEC0_0_LDPC_PSL_INT_reserved_for_eco1_DEFAULT        0x00000000

/***************************************************************************
 *LDPC_PSL_AVE - PSL Integrator Average Value
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_AVE :: reserved_for_eco0 [31:28] */
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco0_MASK           0xf0000000
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco0_SHIFT          28
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco0_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_PSL_AVE :: LOOP_AVE [27:02] */
#define BCHP_AFEC0_0_LDPC_PSL_AVE_LOOP_AVE_MASK                    0x0ffffffc
#define BCHP_AFEC0_0_LDPC_PSL_AVE_LOOP_AVE_SHIFT                   2
#define BCHP_AFEC0_0_LDPC_PSL_AVE_LOOP_AVE_DEFAULT                 0x00000000

/* AFEC0_0 :: LDPC_PSL_AVE :: reserved_for_eco1 [01:00] */
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco1_MASK           0x00000003
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco1_SHIFT          0
#define BCHP_AFEC0_0_LDPC_PSL_AVE_reserved_for_eco1_DEFAULT        0x00000000

/***************************************************************************
 *LDPC_PSL_XCS - PSL Excess Value
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_XCS :: reserved_for_eco0 [31:19] */
#define BCHP_AFEC0_0_LDPC_PSL_XCS_reserved_for_eco0_MASK           0xfff80000
#define BCHP_AFEC0_0_LDPC_PSL_XCS_reserved_for_eco0_SHIFT          19
#define BCHP_AFEC0_0_LDPC_PSL_XCS_reserved_for_eco0_DEFAULT        0x00000000

/* AFEC0_0 :: LDPC_PSL_XCS :: XCS_VAL [18:00] */
#define BCHP_AFEC0_0_LDPC_PSL_XCS_XCS_VAL_MASK                     0x0007ffff
#define BCHP_AFEC0_0_LDPC_PSL_XCS_XCS_VAL_SHIFT                    0
#define BCHP_AFEC0_0_LDPC_PSL_XCS_XCS_VAL_DEFAULT                  0x00000000

/***************************************************************************
 *LDPC_PSL_FILTER - PSL Filter for ACM
 ***************************************************************************/
/* AFEC0_0 :: LDPC_PSL_FILTER :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_reserved_for_eco0_MASK        0xffff0000
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_reserved_for_eco0_SHIFT       16
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_reserved_for_eco0_DEFAULT     0x00000000

/* AFEC0_0 :: LDPC_PSL_FILTER :: PSL_INT_IMAX_LIM [15:05] */
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_INT_IMAX_LIM_MASK         0x0000ffe0
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_INT_IMAX_LIM_SHIFT        5
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_INT_IMAX_LIM_DEFAULT      0x00000000

/* AFEC0_0 :: LDPC_PSL_FILTER :: PSL_IN_MODCOD [04:00] */
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_IN_MODCOD_MASK            0x0000001f
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_IN_MODCOD_SHIFT           0
#define BCHP_AFEC0_0_LDPC_PSL_FILTER_PSL_IN_MODCOD_DEFAULT         0x00000000

/***************************************************************************
 *BCH_TPSIG - BCH Block Signature Analyzer
 ***************************************************************************/
/* AFEC0_0 :: BCH_TPSIG :: tp_out_sig [31:00] */
#define BCHP_AFEC0_0_BCH_TPSIG_tp_out_sig_MASK                     0xffffffff
#define BCHP_AFEC0_0_BCH_TPSIG_tp_out_sig_SHIFT                    0
#define BCHP_AFEC0_0_BCH_TPSIG_tp_out_sig_DEFAULT                  0x55555555

/***************************************************************************
 *BCH_SMTH_FIFO_MIN_LEVEL - BCH Smoother Fifo Min Level
 ***************************************************************************/
/* AFEC0_0 :: BCH_SMTH_FIFO_MIN_LEVEL :: reserved0 [31:17] */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL_reserved0_MASK        0xfffe0000
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL_reserved0_SHIFT       17

/* AFEC0_0 :: BCH_SMTH_FIFO_MIN_LEVEL :: smth_fifo_min_level [16:00] */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL_smth_fifo_min_level_MASK 0x0001ffff
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL_smth_fifo_min_level_SHIFT 0
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MIN_LEVEL_smth_fifo_min_level_DEFAULT 0x0001ffff

/***************************************************************************
 *BCH_SMTH_FIFO_MAX_LEVEL - BCH Smoother Fifo Max Level
 ***************************************************************************/
/* AFEC0_0 :: BCH_SMTH_FIFO_MAX_LEVEL :: reserved0 [31:17] */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL_reserved0_MASK        0xfffe0000
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL_reserved0_SHIFT       17

/* AFEC0_0 :: BCH_SMTH_FIFO_MAX_LEVEL :: smth_fifo_max_level [16:00] */
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL_smth_fifo_max_level_MASK 0x0001ffff
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL_smth_fifo_max_level_SHIFT 0
#define BCHP_AFEC0_0_BCH_SMTH_FIFO_MAX_LEVEL_smth_fifo_max_level_DEFAULT 0x00000000

/***************************************************************************
 *BCH_CTRL - BCH Decoder Control Register
 ***************************************************************************/
/* AFEC0_0 :: BCH_CTRL :: reserved_for_eco0 [31:02] */
#define BCHP_AFEC0_0_BCH_CTRL_reserved_for_eco0_MASK               0xfffffffc
#define BCHP_AFEC0_0_BCH_CTRL_reserved_for_eco0_SHIFT              2
#define BCHP_AFEC0_0_BCH_CTRL_reserved_for_eco0_DEFAULT            0x00000000

/* AFEC0_0 :: BCH_CTRL :: bch_cor_dis [01:01] */
#define BCHP_AFEC0_0_BCH_CTRL_bch_cor_dis_MASK                     0x00000002
#define BCHP_AFEC0_0_BCH_CTRL_bch_cor_dis_SHIFT                    1
#define BCHP_AFEC0_0_BCH_CTRL_bch_cor_dis_DEFAULT                  0x00000000

/* AFEC0_0 :: BCH_CTRL :: bch_enable [00:00] */
#define BCHP_AFEC0_0_BCH_CTRL_bch_enable_MASK                      0x00000001
#define BCHP_AFEC0_0_BCH_CTRL_bch_enable_SHIFT                     0
#define BCHP_AFEC0_0_BCH_CTRL_bch_enable_DEFAULT                   0x00000000

/***************************************************************************
 *BCH_DECNBLK - BCH Number of Block Counter
 ***************************************************************************/
/* AFEC0_0 :: BCH_DECNBLK :: bch_nblk [31:00] */
#define BCHP_AFEC0_0_BCH_DECNBLK_bch_nblk_MASK                     0xffffffff
#define BCHP_AFEC0_0_BCH_DECNBLK_bch_nblk_SHIFT                    0
#define BCHP_AFEC0_0_BCH_DECNBLK_bch_nblk_DEFAULT                  0x00000000

/***************************************************************************
 *BCH_DECCBLK - BCH Number of Corrected Block Counter
 ***************************************************************************/
/* AFEC0_0 :: BCH_DECCBLK :: bch_cblk [31:00] */
#define BCHP_AFEC0_0_BCH_DECCBLK_bch_cblk_MASK                     0xffffffff
#define BCHP_AFEC0_0_BCH_DECCBLK_bch_cblk_SHIFT                    0
#define BCHP_AFEC0_0_BCH_DECCBLK_bch_cblk_DEFAULT                  0x00000000

/***************************************************************************
 *BCH_DECBBLK - BCH Number of Bad Block Counter
 ***************************************************************************/
/* AFEC0_0 :: BCH_DECBBLK :: bch_bblk [31:00] */
#define BCHP_AFEC0_0_BCH_DECBBLK_bch_bblk_MASK                     0xffffffff
#define BCHP_AFEC0_0_BCH_DECBBLK_bch_bblk_SHIFT                    0
#define BCHP_AFEC0_0_BCH_DECBBLK_bch_bblk_DEFAULT                  0x00000000

/***************************************************************************
 *BCH_DECCBIT - BCH Number of Corrected Bit Counter
 ***************************************************************************/
/* AFEC0_0 :: BCH_DECCBIT :: bch_cbit [31:00] */
#define BCHP_AFEC0_0_BCH_DECCBIT_bch_cbit_MASK                     0xffffffff
#define BCHP_AFEC0_0_BCH_DECCBIT_bch_cbit_SHIFT                    0
#define BCHP_AFEC0_0_BCH_DECCBIT_bch_cbit_DEFAULT                  0x00000000

/***************************************************************************
 *BCH_DECMCOR - BCH Number of Miscorrected Block Counter
 ***************************************************************************/
/* AFEC0_0 :: BCH_DECMCOR :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC0_0_BCH_DECMCOR_reserved_for_eco0_MASK            0xffff0000
#define BCHP_AFEC0_0_BCH_DECMCOR_reserved_for_eco0_SHIFT           16
#define BCHP_AFEC0_0_BCH_DECMCOR_reserved_for_eco0_DEFAULT         0x00000000

/* AFEC0_0 :: BCH_DECMCOR :: bch_miscor [15:00] */
#define BCHP_AFEC0_0_BCH_DECMCOR_bch_miscor_MASK                   0x0000ffff
#define BCHP_AFEC0_0_BCH_DECMCOR_bch_miscor_SHIFT                  0
#define BCHP_AFEC0_0_BCH_DECMCOR_bch_miscor_DEFAULT                0x00000000

/***************************************************************************
 *BCH_BBHDR0 - BBHEADER Register 0
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR0 :: reserved_for_eco0 [31:16] */
#define BCHP_AFEC0_0_BCH_BBHDR0_reserved_for_eco0_MASK             0xffff0000
#define BCHP_AFEC0_0_BCH_BBHDR0_reserved_for_eco0_SHIFT            16
#define BCHP_AFEC0_0_BCH_BBHDR0_reserved_for_eco0_DEFAULT          0x00000000

/* AFEC0_0 :: BCH_BBHDR0 :: matype [15:00] */
#define BCHP_AFEC0_0_BCH_BBHDR0_matype_MASK                        0x0000ffff
#define BCHP_AFEC0_0_BCH_BBHDR0_matype_SHIFT                       0
#define BCHP_AFEC0_0_BCH_BBHDR0_matype_DEFAULT                     0x00000000

/***************************************************************************
 *BCH_BBHDR1 - BBHEADER Register 1
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR1 :: upl_bbheader [31:16] */
#define BCHP_AFEC0_0_BCH_BBHDR1_upl_bbheader_MASK                  0xffff0000
#define BCHP_AFEC0_0_BCH_BBHDR1_upl_bbheader_SHIFT                 16
#define BCHP_AFEC0_0_BCH_BBHDR1_upl_bbheader_DEFAULT               0x00000000

/* AFEC0_0 :: BCH_BBHDR1 :: dfl_bbheader [15:00] */
#define BCHP_AFEC0_0_BCH_BBHDR1_dfl_bbheader_MASK                  0x0000ffff
#define BCHP_AFEC0_0_BCH_BBHDR1_dfl_bbheader_SHIFT                 0
#define BCHP_AFEC0_0_BCH_BBHDR1_dfl_bbheader_DEFAULT               0x00000000

/***************************************************************************
 *BCH_BBHDR2 - BBHEADER Register 2
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR2 :: sync_bbheader [31:24] */
#define BCHP_AFEC0_0_BCH_BBHDR2_sync_bbheader_MASK                 0xff000000
#define BCHP_AFEC0_0_BCH_BBHDR2_sync_bbheader_SHIFT                24
#define BCHP_AFEC0_0_BCH_BBHDR2_sync_bbheader_DEFAULT              0x00000000

/* AFEC0_0 :: BCH_BBHDR2 :: syncd [23:08] */
#define BCHP_AFEC0_0_BCH_BBHDR2_syncd_MASK                         0x00ffff00
#define BCHP_AFEC0_0_BCH_BBHDR2_syncd_SHIFT                        8
#define BCHP_AFEC0_0_BCH_BBHDR2_syncd_DEFAULT                      0x00000000

/* AFEC0_0 :: BCH_BBHDR2 :: crc_bbheader [07:00] */
#define BCHP_AFEC0_0_BCH_BBHDR2_crc_bbheader_MASK                  0x000000ff
#define BCHP_AFEC0_0_BCH_BBHDR2_crc_bbheader_SHIFT                 0
#define BCHP_AFEC0_0_BCH_BBHDR2_crc_bbheader_DEFAULT               0x00000000

/***************************************************************************
 *BCH_BBHDR3 - BBHEADER Register 3
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR3 :: reacquire_syncd [31:31] */
#define BCHP_AFEC0_0_BCH_BBHDR3_reacquire_syncd_MASK               0x80000000
#define BCHP_AFEC0_0_BCH_BBHDR3_reacquire_syncd_SHIFT              31
#define BCHP_AFEC0_0_BCH_BBHDR3_reacquire_syncd_DEFAULT            0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: reserved_for_eco0 [30:23] */
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco0_MASK             0x7f800000
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco0_SHIFT            23
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco0_DEFAULT          0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: sel_stream [22:22] */
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_stream_MASK                    0x00400000
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_stream_SHIFT                   22
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_stream_DEFAULT                 0x00000001

/* AFEC0_0 :: BCH_BBHDR3 :: sel_dfl [21:19] */
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_dfl_MASK                       0x00380000
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_dfl_SHIFT                      19
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_dfl_DEFAULT                    0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: sel_matype [18:18] */
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_matype_MASK                    0x00040000
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_matype_SHIFT                   18
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_matype_DEFAULT                 0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: sel_upl [17:17] */
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_upl_MASK                       0x00020000
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_upl_SHIFT                      17
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_upl_DEFAULT                    0x00000001

/* AFEC0_0 :: BCH_BBHDR3 :: sel_sync [16:16] */
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_sync_MASK                      0x00010000
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_sync_SHIFT                     16
#define BCHP_AFEC0_0_BCH_BBHDR3_sel_sync_DEFAULT                   0x00000001

/* AFEC0_0 :: BCH_BBHDR3 :: reserved_for_eco1 [15:04] */
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco1_MASK             0x0000fff0
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco1_SHIFT            4
#define BCHP_AFEC0_0_BCH_BBHDR3_reserved_for_eco1_DEFAULT          0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: bch_good_en [03:03] */
#define BCHP_AFEC0_0_BCH_BBHDR3_bch_good_en_MASK                   0x00000008
#define BCHP_AFEC0_0_BCH_BBHDR3_bch_good_en_SHIFT                  3
#define BCHP_AFEC0_0_BCH_BBHDR3_bch_good_en_DEFAULT                0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: crc8_good_en [02:02] */
#define BCHP_AFEC0_0_BCH_BBHDR3_crc8_good_en_MASK                  0x00000004
#define BCHP_AFEC0_0_BCH_BBHDR3_crc8_good_en_SHIFT                 2
#define BCHP_AFEC0_0_BCH_BBHDR3_crc8_good_en_DEFAULT               0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: rec_syncd_too_large_en [01:01] */
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_large_en_MASK        0x00000002
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_large_en_SHIFT       1
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_large_en_DEFAULT     0x00000000

/* AFEC0_0 :: BCH_BBHDR3 :: rec_syncd_too_small_en [00:00] */
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_small_en_MASK        0x00000001
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_small_en_SHIFT       0
#define BCHP_AFEC0_0_BCH_BBHDR3_rec_syncd_too_small_en_DEFAULT     0x00000000

/***************************************************************************
 *BCH_BBHDR4 - BBHEADER Register 4
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR4 :: dfl [31:16] */
#define BCHP_AFEC0_0_BCH_BBHDR4_dfl_MASK                           0xffff0000
#define BCHP_AFEC0_0_BCH_BBHDR4_dfl_SHIFT                          16
#define BCHP_AFEC0_0_BCH_BBHDR4_dfl_DEFAULT                        0x00000000

/* AFEC0_0 :: BCH_BBHDR4 :: upl [15:00] */
#define BCHP_AFEC0_0_BCH_BBHDR4_upl_MASK                           0x0000ffff
#define BCHP_AFEC0_0_BCH_BBHDR4_upl_SHIFT                          0
#define BCHP_AFEC0_0_BCH_BBHDR4_upl_DEFAULT                        0x000005e0

/***************************************************************************
 *BCH_BBHDR5 - BBHEADER Register 5
 ***************************************************************************/
/* AFEC0_0 :: BCH_BBHDR5 :: reserved_for_eco0 [31:25] */
#define BCHP_AFEC0_0_BCH_BBHDR5_reserved_for_eco0_MASK             0xfe000000
#define BCHP_AFEC0_0_BCH_BBHDR5_reserved_for_eco0_SHIFT            25
#define BCHP_AFEC0_0_BCH_BBHDR5_reserved_for_eco0_DEFAULT          0x00000000

/* AFEC0_0 :: BCH_BBHDR5 :: stream [24:24] */
#define BCHP_AFEC0_0_BCH_BBHDR5_stream_MASK                        0x01000000
#define BCHP_AFEC0_0_BCH_BBHDR5_stream_SHIFT                       24
#define BCHP_AFEC0_0_BCH_BBHDR5_stream_DEFAULT                     0x00000001

/* AFEC0_0 :: BCH_BBHDR5 :: sync [23:16] */
#define BCHP_AFEC0_0_BCH_BBHDR5_sync_MASK                          0x00ff0000
#define BCHP_AFEC0_0_BCH_BBHDR5_sync_SHIFT                         16
#define BCHP_AFEC0_0_BCH_BBHDR5_sync_DEFAULT                       0x00000047

/* AFEC0_0 :: BCH_BBHDR5 :: matype [15:00] */
#define BCHP_AFEC0_0_BCH_BBHDR5_matype_MASK                        0x0000ffff
#define BCHP_AFEC0_0_BCH_BBHDR5_matype_SHIFT                       0
#define BCHP_AFEC0_0_BCH_BBHDR5_matype_DEFAULT                     0x00000000

/***************************************************************************
 *BCH_MPLCK - MPEG Lock Detector Configuration Register
 ***************************************************************************/
/* AFEC0_0 :: BCH_MPLCK :: mp_acb [31:24] */
#define BCHP_AFEC0_0_BCH_MPLCK_mp_acb_MASK                         0xff000000
#define BCHP_AFEC0_0_BCH_MPLCK_mp_acb_SHIFT                        24
#define BCHP_AFEC0_0_BCH_MPLCK_mp_acb_DEFAULT                      0x00000000

/* AFEC0_0 :: BCH_MPLCK :: mp_act [23:16] */
#define BCHP_AFEC0_0_BCH_MPLCK_mp_act_MASK                         0x00ff0000
#define BCHP_AFEC0_0_BCH_MPLCK_mp_act_SHIFT                        16
#define BCHP_AFEC0_0_BCH_MPLCK_mp_act_DEFAULT                      0x00000001

/* AFEC0_0 :: BCH_MPLCK :: mp_rtb [15:08] */
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtb_MASK                         0x0000ff00
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtb_SHIFT                        8
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtb_DEFAULT                      0x00000000

/* AFEC0_0 :: BCH_MPLCK :: mp_rtt [07:00] */
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtt_MASK                         0x000000ff
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtt_SHIFT                        0
#define BCHP_AFEC0_0_BCH_MPLCK_mp_rtt_DEFAULT                      0x00000001

/***************************************************************************
 *BCH_MPCFG - MPEG Packetizer Configuration Register
 ***************************************************************************/
/* AFEC0_0 :: BCH_MPCFG :: reserved0 [31:17] */
#define BCHP_AFEC0_0_BCH_MPCFG_reserved0_MASK                      0xfffe0000
#define BCHP_AFEC0_0_BCH_MPCFG_reserved0_SHIFT                     17

/* AFEC0_0 :: BCH_MPCFG :: BYPASS_HDR_MP [16:16] */
#define BCHP_AFEC0_0_BCH_MPCFG_BYPASS_HDR_MP_MASK                  0x00010000
#define BCHP_AFEC0_0_BCH_MPCFG_BYPASS_HDR_MP_SHIFT                 16
#define BCHP_AFEC0_0_BCH_MPCFG_BYPASS_HDR_MP_DEFAULT               0x00000000

/* AFEC0_0 :: BCH_MPCFG :: reserved1 [15:06] */
#define BCHP_AFEC0_0_BCH_MPCFG_reserved1_MASK                      0x0000ffc0
#define BCHP_AFEC0_0_BCH_MPCFG_reserved1_SHIFT                     6

/* AFEC0_0 :: BCH_MPCFG :: mpeg_err_mode [05:04] */
#define BCHP_AFEC0_0_BCH_MPCFG_mpeg_err_mode_MASK                  0x00000030
#define BCHP_AFEC0_0_BCH_MPCFG_mpeg_err_mode_SHIFT                 4
#define BCHP_AFEC0_0_BCH_MPCFG_mpeg_err_mode_DEFAULT               0x00000000

/* AFEC0_0 :: BCH_MPCFG :: reserved2 [03:00] */
#define BCHP_AFEC0_0_BCH_MPCFG_reserved2_MASK                      0x0000000f
#define BCHP_AFEC0_0_BCH_MPCFG_reserved2_SHIFT                     0

/***************************************************************************
 *BCH_SMCFG - Smoother FIFO Configuration Register
 ***************************************************************************/
/* AFEC0_0 :: BCH_SMCFG :: frm_fifo_max_level [31:29] */
#define BCHP_AFEC0_0_BCH_SMCFG_frm_fifo_max_level_MASK             0xe0000000
#define BCHP_AFEC0_0_BCH_SMCFG_frm_fifo_max_level_SHIFT            29
#define BCHP_AFEC0_0_BCH_SMCFG_frm_fifo_max_level_DEFAULT          0x00000007

/* AFEC0_0 :: BCH_SMCFG :: fifo_min_level [28:16] */
#define BCHP_AFEC0_0_BCH_SMCFG_fifo_min_level_MASK                 0x1fff0000
#define BCHP_AFEC0_0_BCH_SMCFG_fifo_min_level_SHIFT                16
#define BCHP_AFEC0_0_BCH_SMCFG_fifo_min_level_DEFAULT              0x00000000

/* AFEC0_0 :: BCH_SMCFG :: tei_en [15:15] */
#define BCHP_AFEC0_0_BCH_SMCFG_tei_en_MASK                         0x00008000
#define BCHP_AFEC0_0_BCH_SMCFG_tei_en_SHIFT                        15
#define BCHP_AFEC0_0_BCH_SMCFG_tei_en_DEFAULT                      0x00000000

/* AFEC0_0 :: BCH_SMCFG :: use_out_req_pedge [14:14] */
#define BCHP_AFEC0_0_BCH_SMCFG_use_out_req_pedge_MASK              0x00004000
#define BCHP_AFEC0_0_BCH_SMCFG_use_out_req_pedge_SHIFT             14
#define BCHP_AFEC0_0_BCH_SMCFG_use_out_req_pedge_DEFAULT           0x00000000

/* AFEC0_0 :: BCH_SMCFG :: outff_pfill [13:00] */
#define BCHP_AFEC0_0_BCH_SMCFG_outff_pfill_MASK                    0x00003fff
#define BCHP_AFEC0_0_BCH_SMCFG_outff_pfill_SHIFT                   0
#define BCHP_AFEC0_0_BCH_SMCFG_outff_pfill_DEFAULT                 0x00000000

/***************************************************************************
 *CH_FRMCYCLES - Channel frame period  Register
 ***************************************************************************/
/* AFEC0_0 :: CH_FRMCYCLES :: reserved0 [31:28] */
#define BCHP_AFEC0_0_CH_FRMCYCLES_reserved0_MASK                   0xf0000000
#define BCHP_AFEC0_0_CH_FRMCYCLES_reserved0_SHIFT                  28

/* AFEC0_0 :: CH_FRMCYCLES :: CH_FRMCYCLES [27:16] */
#define BCHP_AFEC0_0_CH_FRMCYCLES_CH_FRMCYCLES_MASK                0x0fff0000
#define BCHP_AFEC0_0_CH_FRMCYCLES_CH_FRMCYCLES_SHIFT               16
#define BCHP_AFEC0_0_CH_FRMCYCLES_CH_FRMCYCLES_DEFAULT             0x00000000

/* AFEC0_0 :: CH_FRMCYCLES :: reserved1 [15:12] */
#define BCHP_AFEC0_0_CH_FRMCYCLES_reserved1_MASK                   0x0000f000
#define BCHP_AFEC0_0_CH_FRMCYCLES_reserved1_SHIFT                  12

/* AFEC0_0 :: CH_FRMCYCLES :: OVR_CH_FRMCYCLES [11:00] */
#define BCHP_AFEC0_0_CH_FRMCYCLES_OVR_CH_FRMCYCLES_MASK            0x00000fff
#define BCHP_AFEC0_0_CH_FRMCYCLES_OVR_CH_FRMCYCLES_SHIFT           0
#define BCHP_AFEC0_0_CH_FRMCYCLES_OVR_CH_FRMCYCLES_DEFAULT         0x00000000

/***************************************************************************
 *BIST_PARAM_0 - Channel-based BIST Configuration Register 0
 ***************************************************************************/
/* AFEC0_0 :: BIST_PARAM_0 :: reserved0 [31:31] */
#define BCHP_AFEC0_0_BIST_PARAM_0_reserved0_MASK                   0x80000000
#define BCHP_AFEC0_0_BIST_PARAM_0_reserved0_SHIFT                  31

/* AFEC0_0 :: BIST_PARAM_0 :: frm_gap [30:24] */
#define BCHP_AFEC0_0_BIST_PARAM_0_frm_gap_MASK                     0x7f000000
#define BCHP_AFEC0_0_BIST_PARAM_0_frm_gap_SHIFT                    24
#define BCHP_AFEC0_0_BIST_PARAM_0_frm_gap_DEFAULT                  0x0000004f

/* AFEC0_0 :: BIST_PARAM_0 :: reserved1 [23:23] */
#define BCHP_AFEC0_0_BIST_PARAM_0_reserved1_MASK                   0x00800000
#define BCHP_AFEC0_0_BIST_PARAM_0_reserved1_SHIFT                  23

/* AFEC0_0 :: BIST_PARAM_0 :: bclk_cycle [22:16] */
#define BCHP_AFEC0_0_BIST_PARAM_0_bclk_cycle_MASK                  0x007f0000
#define BCHP_AFEC0_0_BIST_PARAM_0_bclk_cycle_SHIFT                 16
#define BCHP_AFEC0_0_BIST_PARAM_0_bclk_cycle_DEFAULT               0x00000007

/* AFEC0_0 :: BIST_PARAM_0 :: sof [15:00] */
#define BCHP_AFEC0_0_BIST_PARAM_0_sof_MASK                         0x0000ffff
#define BCHP_AFEC0_0_BIST_PARAM_0_sof_SHIFT                        0
#define BCHP_AFEC0_0_BIST_PARAM_0_sof_DEFAULT                      0x00000000

/***************************************************************************
 *BIST_PARAM_1 - Channel-based BIST Configuration Register 1
 ***************************************************************************/
/* AFEC0_0 :: BIST_PARAM_1 :: reserved0 [31:16] */
#define BCHP_AFEC0_0_BIST_PARAM_1_reserved0_MASK                   0xffff0000
#define BCHP_AFEC0_0_BIST_PARAM_1_reserved0_SHIFT                  16

/* AFEC0_0 :: BIST_PARAM_1 :: pn_seed [15:00] */
#define BCHP_AFEC0_0_BIST_PARAM_1_pn_seed_MASK                     0x0000ffff
#define BCHP_AFEC0_0_BIST_PARAM_1_pn_seed_SHIFT                    0
#define BCHP_AFEC0_0_BIST_PARAM_1_pn_seed_DEFAULT                  0x00000000

/***************************************************************************
 *FAKEFRM_PARAM - Parameters related to the fake frame generation during early termination
 ***************************************************************************/
/* AFEC0_0 :: FAKEFRM_PARAM :: reserved0 [31:05] */
#define BCHP_AFEC0_0_FAKEFRM_PARAM_reserved0_MASK                  0xffffffe0
#define BCHP_AFEC0_0_FAKEFRM_PARAM_reserved0_SHIFT                 5

/* AFEC0_0 :: FAKEFRM_PARAM :: FAKERDY_GAP [04:00] */
#define BCHP_AFEC0_0_FAKEFRM_PARAM_FAKERDY_GAP_MASK                0x0000001f
#define BCHP_AFEC0_0_FAKEFRM_PARAM_FAKERDY_GAP_SHIFT               0
#define BCHP_AFEC0_0_FAKEFRM_PARAM_FAKERDY_GAP_DEFAULT             0x00000005

#endif /* #ifndef BCHP_AFEC0_0_H__ */

/* End of File */
