
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_36352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf00ffff; valaddr_reg:x3; val_offset:109056*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109056*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf01ffff; valaddr_reg:x3; val_offset:109059*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109059*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf03ffff; valaddr_reg:x3; val_offset:109062*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109062*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf07ffff; valaddr_reg:x3; val_offset:109065*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109065*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf0fffff; valaddr_reg:x3; val_offset:109068*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109068*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf1fffff; valaddr_reg:x3; val_offset:109071*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109071*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf3fffff; valaddr_reg:x3; val_offset:109074*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109074*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf400000; valaddr_reg:x3; val_offset:109077*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109077*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf600000; valaddr_reg:x3; val_offset:109080*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109080*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf700000; valaddr_reg:x3; val_offset:109083*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109083*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf780000; valaddr_reg:x3; val_offset:109086*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109086*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7c0000; valaddr_reg:x3; val_offset:109089*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109089*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7e0000; valaddr_reg:x3; val_offset:109092*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109092*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7f0000; valaddr_reg:x3; val_offset:109095*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109095*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7f8000; valaddr_reg:x3; val_offset:109098*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109098*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fc000; valaddr_reg:x3; val_offset:109101*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109101*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fe000; valaddr_reg:x3; val_offset:109104*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109104*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ff000; valaddr_reg:x3; val_offset:109107*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109107*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ff800; valaddr_reg:x3; val_offset:109110*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109110*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffc00; valaddr_reg:x3; val_offset:109113*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109113*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffe00; valaddr_reg:x3; val_offset:109116*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109116*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fff00; valaddr_reg:x3; val_offset:109119*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109119*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fff80; valaddr_reg:x3; val_offset:109122*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109122*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fffc0; valaddr_reg:x3; val_offset:109125*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109125*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fffe0; valaddr_reg:x3; val_offset:109128*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109128*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffff0; valaddr_reg:x3; val_offset:109131*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109131*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffff8; valaddr_reg:x3; val_offset:109134*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109134*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffffc; valaddr_reg:x3; val_offset:109137*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109137*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7ffffe; valaddr_reg:x3; val_offset:109140*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109140*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x355590 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f355590; op2val:0x0;
op3val:0xf7fffff; valaddr_reg:x3; val_offset:109143*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109143*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a800000; valaddr_reg:x3; val_offset:109146*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109146*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a800001; valaddr_reg:x3; val_offset:109149*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109149*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a800003; valaddr_reg:x3; val_offset:109152*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109152*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a800007; valaddr_reg:x3; val_offset:109155*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109155*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a80000f; valaddr_reg:x3; val_offset:109158*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109158*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a80001f; valaddr_reg:x3; val_offset:109161*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109161*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a80003f; valaddr_reg:x3; val_offset:109164*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109164*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a80007f; valaddr_reg:x3; val_offset:109167*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109167*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a8000ff; valaddr_reg:x3; val_offset:109170*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109170*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a8001ff; valaddr_reg:x3; val_offset:109173*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109173*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a8003ff; valaddr_reg:x3; val_offset:109176*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109176*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a8007ff; valaddr_reg:x3; val_offset:109179*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109179*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a800fff; valaddr_reg:x3; val_offset:109182*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109182*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a801fff; valaddr_reg:x3; val_offset:109185*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109185*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36396:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a803fff; valaddr_reg:x3; val_offset:109188*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109188*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36397:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a807fff; valaddr_reg:x3; val_offset:109191*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109191*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36398:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a80ffff; valaddr_reg:x3; val_offset:109194*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109194*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36399:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a81ffff; valaddr_reg:x3; val_offset:109197*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109197*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36400:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a83ffff; valaddr_reg:x3; val_offset:109200*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109200*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a87ffff; valaddr_reg:x3; val_offset:109203*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109203*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a8fffff; valaddr_reg:x3; val_offset:109206*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109206*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2a9fffff; valaddr_reg:x3; val_offset:109209*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109209*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2abfffff; valaddr_reg:x3; val_offset:109212*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109212*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2ac00000; valaddr_reg:x3; val_offset:109215*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109215*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2ae00000; valaddr_reg:x3; val_offset:109218*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109218*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2af00000; valaddr_reg:x3; val_offset:109221*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109221*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2af80000; valaddr_reg:x3; val_offset:109224*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109224*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afc0000; valaddr_reg:x3; val_offset:109227*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109227*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afe0000; valaddr_reg:x3; val_offset:109230*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109230*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2aff0000; valaddr_reg:x3; val_offset:109233*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109233*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2aff8000; valaddr_reg:x3; val_offset:109236*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109236*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affc000; valaddr_reg:x3; val_offset:109239*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109239*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affe000; valaddr_reg:x3; val_offset:109242*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109242*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afff000; valaddr_reg:x3; val_offset:109245*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109245*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36416:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afff800; valaddr_reg:x3; val_offset:109248*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109248*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36417:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffc00; valaddr_reg:x3; val_offset:109251*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109251*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36418:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffe00; valaddr_reg:x3; val_offset:109254*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109254*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36419:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affff00; valaddr_reg:x3; val_offset:109257*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109257*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36420:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affff80; valaddr_reg:x3; val_offset:109260*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109260*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36421:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affffc0; valaddr_reg:x3; val_offset:109263*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109263*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36422:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affffe0; valaddr_reg:x3; val_offset:109266*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109266*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36423:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffff0; valaddr_reg:x3; val_offset:109269*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109269*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36424:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffff8; valaddr_reg:x3; val_offset:109272*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109272*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36425:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffffc; valaddr_reg:x3; val_offset:109275*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109275*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36426:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2afffffe; valaddr_reg:x3; val_offset:109278*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109278*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36427:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0x55 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x2affffff; valaddr_reg:x3; val_offset:109281*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109281*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36428:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f000001; valaddr_reg:x3; val_offset:109284*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109284*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36429:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f000003; valaddr_reg:x3; val_offset:109287*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109287*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36430:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f000007; valaddr_reg:x3; val_offset:109290*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109290*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36431:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f199999; valaddr_reg:x3; val_offset:109293*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109293*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36432:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f249249; valaddr_reg:x3; val_offset:109296*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109296*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36433:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f333333; valaddr_reg:x3; val_offset:109299*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109299*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36434:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:109302*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109302*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36435:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:109305*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109305*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36436:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f444444; valaddr_reg:x3; val_offset:109308*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109308*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36437:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:109311*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109311*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36438:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:109314*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109314*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36439:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f666666; valaddr_reg:x3; val_offset:109317*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109317*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36440:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:109320*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109320*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:109323*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109323*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:109326*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109326*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3572c4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x349763 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3572c4; op2val:0x3fb49763;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:109329*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109329*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77800000; valaddr_reg:x3; val_offset:109332*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109332*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77800001; valaddr_reg:x3; val_offset:109335*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109335*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36446:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77800003; valaddr_reg:x3; val_offset:109338*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109338*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36447:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77800007; valaddr_reg:x3; val_offset:109341*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109341*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36448:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7780000f; valaddr_reg:x3; val_offset:109344*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109344*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36449:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7780001f; valaddr_reg:x3; val_offset:109347*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109347*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36450:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7780003f; valaddr_reg:x3; val_offset:109350*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109350*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36451:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7780007f; valaddr_reg:x3; val_offset:109353*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109353*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36452:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x778000ff; valaddr_reg:x3; val_offset:109356*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109356*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36453:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x778001ff; valaddr_reg:x3; val_offset:109359*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109359*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36454:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x778003ff; valaddr_reg:x3; val_offset:109362*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109362*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36455:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x778007ff; valaddr_reg:x3; val_offset:109365*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109365*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36456:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77800fff; valaddr_reg:x3; val_offset:109368*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109368*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36457:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77801fff; valaddr_reg:x3; val_offset:109371*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109371*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36458:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77803fff; valaddr_reg:x3; val_offset:109374*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109374*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36459:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77807fff; valaddr_reg:x3; val_offset:109377*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109377*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36460:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7780ffff; valaddr_reg:x3; val_offset:109380*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109380*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36461:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7781ffff; valaddr_reg:x3; val_offset:109383*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109383*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36462:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7783ffff; valaddr_reg:x3; val_offset:109386*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109386*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36463:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x7787ffff; valaddr_reg:x3; val_offset:109389*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109389*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36464:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x778fffff; valaddr_reg:x3; val_offset:109392*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109392*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36465:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x779fffff; valaddr_reg:x3; val_offset:109395*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109395*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77bfffff; valaddr_reg:x3; val_offset:109398*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109398*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77c00000; valaddr_reg:x3; val_offset:109401*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109401*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77e00000; valaddr_reg:x3; val_offset:109404*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109404*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77f00000; valaddr_reg:x3; val_offset:109407*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109407*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77f80000; valaddr_reg:x3; val_offset:109410*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109410*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36471:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77fc0000; valaddr_reg:x3; val_offset:109413*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109413*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36472:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77fe0000; valaddr_reg:x3; val_offset:109416*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109416*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36473:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77ff0000; valaddr_reg:x3; val_offset:109419*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109419*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36474:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77ff8000; valaddr_reg:x3; val_offset:109422*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109422*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36475:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77ffc000; valaddr_reg:x3; val_offset:109425*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109425*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36476:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77ffe000; valaddr_reg:x3; val_offset:109428*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109428*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36477:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77fff000; valaddr_reg:x3; val_offset:109431*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109431*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36478:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77fff800; valaddr_reg:x3; val_offset:109434*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109434*0 + 3*284*FLEN/8, x4, x1, x2)

inst_36479:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x35c5b2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3444ff and fs3 == 0 and fe3 == 0xef and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f35c5b2; op2val:0x3fb444ff;
op3val:0x77fffc00; valaddr_reg:x3; val_offset:109437*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109437*0 + 3*284*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251723775,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251789311,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251920383,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252182527,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252706815,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(253755391,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852543,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852544,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(257949696,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(258998272,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259522560,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259784704,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259915776,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259981312,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260014080,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260030464,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260038656,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260042752,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260044800,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260045824,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046336,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046592,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046720,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046784,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046816,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046832,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046840,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046844,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046846,32,FLEN)
NAN_BOXED(2134201744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046847,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031680,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031681,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031683,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031687,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031695,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031711,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031743,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031807,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713031935,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713032191,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713032703,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713033727,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713035775,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713039871,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713048063,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713064447,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713097215,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713162751,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713293823,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(713555967,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(714080255,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(715128831,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(717225983,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(717225984,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(719323136,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(720371712,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(720896000,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721158144,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721289216,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721354752,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721387520,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721403904,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721412096,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721416192,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721418240,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721419264,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721419776,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420032,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420160,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420224,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420256,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420272,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420280,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420284,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420286,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(721420287,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2134209220,32,FLEN)
NAN_BOXED(1068799843,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877312,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877313,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877315,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877319,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877327,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877343,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877375,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877439,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877567,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004877823,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004878335,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004879359,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004881407,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004885503,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004893695,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004910079,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2004942847,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2005008383,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2005139455,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2005401599,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2005925887,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2006974463,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2009071615,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2009071616,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2011168768,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2012217344,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2012741632,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013003776,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013134848,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013200384,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013233152,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013249536,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013257728,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013261824,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013263872,32,FLEN)
NAN_BOXED(2134230450,32,FLEN)
NAN_BOXED(1068778751,32,FLEN)
NAN_BOXED(2013264896,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
