# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/marco/Desktop/M_AXI_ALU/M_AXI_ALU/template/template.srcs/sources_1/bd/alv_MIMD_BD/ip/alv_MIMD_BD_processing_system7_0_0/alv_MIMD_BD_processing_system7_0_0.xci
# IP: The module: 'alv_MIMD_BD_processing_system7_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/marco/Desktop/M_AXI_ALU/M_AXI_ALU/template/template.gen/sources_1/bd/alv_MIMD_BD/ip/alv_MIMD_BD_processing_system7_0_0/alv_MIMD_BD_processing_system7_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_MIMD_BD_processing_system7_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: c:/Users/marco/Desktop/M_AXI_ALU/M_AXI_ALU/template/template.srcs/sources_1/bd/alv_MIMD_BD/ip/alv_MIMD_BD_processing_system7_0_0/alv_MIMD_BD_processing_system7_0_0.xci
# IP: The module: 'alv_MIMD_BD_processing_system7_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/marco/Desktop/M_AXI_ALU/M_AXI_ALU/template/template.gen/sources_1/bd/alv_MIMD_BD/ip/alv_MIMD_BD_processing_system7_0_0/alv_MIMD_BD_processing_system7_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_MIMD_BD_processing_system7_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
