// Seed: 1096782907
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_3++;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
  supply0 id_12 = 1;
endmodule
