#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 13 18:57:25 2023
# Process ID: 24876
# Current directory: C:/Users/Riya_Sachdeva/Desktop/FIR_Filter_1/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: C:/Users/Riya_Sachdeva/Desktop/FIR_Filter_1/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Riya_Sachdeva/Desktop/FIR_Filter_1/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "575000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 615 ns : File "C:/Users/Riya_Sachdeva/Desktop/FIR_Filter_1/solution1/sim/verilog/fir.autotb.v" Line 281
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 13 18:57:35 2023...
