Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb  3 13:25:03 2022
| Host         : PC-163041020001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                314         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-23  Warning           Combinational loop found                   8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2272)
5. checking no_input_delay (23)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: i_clk100 (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: r_clkEEPROMDiv_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: r_clkRamDiv_reg[1]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: r_oszClkDiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2272)
---------------------------------------------------
 There are 2272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 10 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    121.075        0.000                      0                   16        0.514        0.000                      0                   16        3.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 62.500}       125.000         8.000           
  clkEEPROM_clk_wiz_5Mhz   {43.945 106.445}     125.000         8.000           
  clkRam_clk_wiz_5Mhz      {31.055 93.555}      125.000         8.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            122.430        0.000                      0                   12        0.523        0.000                      0                   12       62.000        0.000                       0                    15  
  clkEEPROM_clk_wiz_5Mhz       121.075        0.000                      0                    2        0.568        0.000                      0                    2       62.000        0.000                       0                     4  
  clkRam_clk_wiz_5Mhz          121.260        0.000                      0                    2        0.514        0.000                      0                    2       62.000        0.000                       0                     4  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)                                clk5_clk_wiz_5Mhz  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                                        clk5_clk_wiz_5Mhz      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      122.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.430ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.028ns  (logic 0.648ns (31.958%)  route 1.380ns (68.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.859    66.156    r_breakpoint[9]_i_1_n_0
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X55Y90         FDCE (Setup_fdce_C_CE)      -0.202   188.586    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        188.586    
                         arrival time                         -66.156    
  -------------------------------------------------------------------
                         slack                                122.430    

Slack (MET) :             122.543ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.799ns (35.017%)  route 1.483ns (64.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 126.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.619     1.621    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.478     2.099 r  r_oszClkDiv_reg[1]/Q
                         net (fo=3, routed)           1.483     3.582    p_0_in
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.321     3.903 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     3.903    r_oszClkDiv[1]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   126.502    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism              0.119   126.621    
                         clock uncertainty           -0.293   126.328    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.118   126.446    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        126.446    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                122.543    

Slack (MET) :             122.592ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.904ns  (logic 0.648ns (34.039%)  route 1.256ns (65.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.735    66.032    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y89         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -66.032    
  -------------------------------------------------------------------
                         slack                                122.592    

Slack (MET) :             122.592ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.904ns  (logic 0.648ns (34.039%)  route 1.256ns (65.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.735    66.032    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y89         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -66.032    
  -------------------------------------------------------------------
                         slack                                122.592    

Slack (MET) :             122.592ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.904ns  (logic 0.648ns (34.039%)  route 1.256ns (65.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.735    66.032    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y89         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -66.032    
  -------------------------------------------------------------------
                         slack                                122.592    

Slack (MET) :             122.658ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.838ns  (logic 0.648ns (35.248%)  route 1.190ns (64.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.669    65.967    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -65.967    
  -------------------------------------------------------------------
                         slack                                122.658    

Slack (MET) :             122.658ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.838ns  (logic 0.648ns (35.248%)  route 1.190ns (64.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.669    65.967    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -65.967    
  -------------------------------------------------------------------
                         slack                                122.658    

Slack (MET) :             122.658ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.838ns  (logic 0.648ns (35.248%)  route 1.190ns (64.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.669    65.967    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -65.967    
  -------------------------------------------------------------------
                         slack                                122.658    

Slack (MET) :             122.658ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.838ns  (logic 0.648ns (35.248%)  route 1.190ns (64.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 189.002 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.669    65.967    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499   189.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079   189.081    
                         clock uncertainty           -0.293   188.788    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.164   188.624    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                         -65.967    
  -------------------------------------------------------------------
                         slack                                122.658    

Slack (MET) :             122.858ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.658ns  (logic 0.648ns (39.082%)  route 1.010ns (60.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 64.128 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.626    64.128    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.524    64.652 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.521    65.174    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124    65.298 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.489    65.786    r_breakpoint[9]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.502   189.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X58Y87         FDCE (Setup_fdce_C_CE)      -0.164   188.644    r_breakpoint_reg[8]
  -------------------------------------------------------------------
                         required time                        188.644    
                         arrival time                         -65.786    
  -------------------------------------------------------------------
                         slack                                122.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.207ns (31.639%)  route 0.447ns (68.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.447     1.175    r_oszClkDiv_reg_n_0_[0]
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.043     1.218 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    r_oszClkDiv[1]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.832     0.834    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.131     0.695    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.847%)  route 0.447ns (68.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.728 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.447     1.175    r_oszClkDiv_reg_n_0_[0]
    SLICE_X50Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.220 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.220    r_oszClkDiv[0]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.832     0.834    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     0.684    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.854%)  route 0.348ns (62.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.185    63.625    r_breakpoint[9]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X58Y87         FDCE (Hold_fdce_C_CE)       -0.012    63.066    r_breakpoint_reg[8]
  -------------------------------------------------------------------
                         required time                        -63.066    
                         arrival time                          63.625    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.854%)  route 0.348ns (62.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.185    63.625    r_breakpoint[9]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X58Y87         FDCE (Hold_fdce_C_CE)       -0.012    63.066    r_breakpoint_reg[9]
  -------------------------------------------------------------------
                         required time                        -63.066    
                         arrival time                          63.625    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.640ns  (logic 0.212ns (33.104%)  route 0.428ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.265    63.705    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.099    
    SLICE_X54Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.087    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        -63.087    
                         arrival time                          63.705    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.640ns  (logic 0.212ns (33.104%)  route 0.428ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.265    63.705    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.099    
    SLICE_X54Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.087    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        -63.087    
                         arrival time                          63.705    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.640ns  (logic 0.212ns (33.104%)  route 0.428ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.265    63.705    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.099    
    SLICE_X54Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.087    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        -63.087    
                         arrival time                          63.705    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.640ns  (logic 0.212ns (33.104%)  route 0.428ns (66.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.265    63.705    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.099    
    SLICE_X54Y90         FDCE (Hold_fdce_C_CE)       -0.012    63.087    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        -63.087    
                         arrival time                          63.705    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.652ns  (logic 0.212ns (32.530%)  route 0.440ns (67.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.277    63.716    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.098    
    SLICE_X54Y89         FDCE (Hold_fdce_C_CE)       -0.012    63.086    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        -63.086    
                         arrival time                          63.716    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.652ns  (logic 0.212ns (32.530%)  route 0.440ns (67.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 63.065 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.563    63.065    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.167    63.232 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.163    63.395    r_breakpointSet
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.045    63.440 r  r_breakpoint[9]_i_1/O
                         net (fo=10, routed)          0.277    63.716    r_breakpoint[9]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.234    63.098    
    SLICE_X54Y89         FDCE (Hold_fdce_C_CE)       -0.012    63.086    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        -63.086    
                         arrival time                          63.716    
  -------------------------------------------------------------------
                         slack                                  0.631    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X58Y90     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X55Y90     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y90     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y89     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y89     r_breakpoint_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y89     r_breakpoint_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y90     r_breakpoint_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X54Y90     r_breakpoint_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y90     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y90     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X55Y90     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X55Y90     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y90     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y90     r_breakpoint_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y90     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y90     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X55Y90     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X55Y90     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y90     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y90     r_breakpoint_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X54Y89     r_breakpoint_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.075ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        3.707ns  (logic 0.842ns (22.716%)  route 2.865ns (77.284%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419    45.990 r  r_clkEEPROMDiv_reg[1]/Q
                         net (fo=1, routed)           0.570    46.560    r_clkEEPROMDiv[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271    46.831 r  r_clkEEPROMDiv[1]_BUFG_inst/O
                         net (fo=95, routed)          2.294    49.125    r_clkEEPROMDiv_BUFG[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.152    49.277 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    49.277    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075   170.352    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        170.352    
                         arrival time                         -49.277    
  -------------------------------------------------------------------
                         slack                                121.075    

Slack (MET) :             122.920ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        1.816ns  (logic 0.580ns (31.938%)  route 1.236ns (68.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    46.027 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           1.236    47.263    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    47.387 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    47.387    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029   170.306    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        170.306    
                         arrival time                         -47.387    
  -------------------------------------------------------------------
                         slack                                122.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.675ns  (logic 0.183ns (27.110%)  route 0.492ns (72.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 r  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.492    45.142    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.042    45.184 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    45.184    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    44.616    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -44.616    
                         arrival time                          45.184    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.433%)  route 0.492ns (72.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.492    45.142    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    45.187 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    45.187    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    44.600    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -44.600    
                         arrival time                          45.187    
  -------------------------------------------------------------------
                         slack                                  0.587    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 43.945 106.445 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y5    inst_clk5Mhz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRam_clk_wiz_5Mhz
  To Clock:  clkRam_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.260ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        3.522ns  (logic 0.840ns (23.852%)  route 2.682ns (76.148%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.419    33.106 r  r_clkRamDiv_reg[1]/Q
                         net (fo=1, routed)           0.562    33.668    r_clkRamDiv[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271    33.939 r  r_clkRamDiv[1]_BUFG_inst/O
                         net (fo=135, routed)         2.120    36.059    r_clkRamDiv_BUFG[1]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.150    36.209 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    36.209    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.075   157.469    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        157.469    
                         arrival time                         -36.209    
  -------------------------------------------------------------------
                         slack                                121.260    

Slack (MET) :             122.916ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        1.820ns  (logic 0.580ns (31.875%)  route 1.240ns (68.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456    33.143 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           1.240    34.383    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    34.507 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    34.507    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   157.423    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        157.423    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                122.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.621ns  (logic 0.185ns (29.809%)  route 0.436ns (70.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 r  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.436    32.196    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.044    32.240 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    32.240    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.107    31.726    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.726    
                         arrival time                          32.240    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.922%)  route 0.436ns (70.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.436    32.196    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    32.241 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    32.241    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    31.710    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.710    
                         arrival time                          32.241    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRam_clk_wiz_5Mhz
Waveform(ns):       { 31.055 93.555 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U97/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.025ns  (logic 2.896ns (22.230%)  route 10.130ns (77.770%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=2 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.043     4.521    inst_generated/inst_U77/port12_reg[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=8, routed)           1.353     5.998    inst_generated/inst_U54/dina[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.122 f  inst_generated/inst_U54/r_data[0]_i_3/O
                         net (fo=3, routed)           1.037     7.159    inst_generated/inst_U40/port22_reg_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  inst_generated/inst_U40/r_data[0]_i_2/O
                         net (fo=19, routed)          1.048     8.331    inst_generated/inst_U41/port20_reg_1
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.118     8.449 f  inst_generated/inst_U41/port16_i_8/O
                         net (fo=4, routed)           1.016     9.465    inst_generated/inst_U41/port16_i_8_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.354     9.819 f  inst_generated/inst_U41/port20_i_2__0/O
                         net (fo=1, routed)           0.791    10.610    inst_generated/inst_U41/port20_i_2__0_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    10.936 f  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           1.023    11.959    inst_generated/inst_U41/port70_1
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.083 r  inst_generated/inst_U41/port21_i_2/O
                         net (fo=1, routed)           0.819    12.901    inst_generated/inst_U41/port21_i_2_n_0
    SLICE_X56Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.025 r  inst_generated/inst_U41/port21_i_1/O
                         net (fo=1, routed)           0.000    13.025    inst_generated/inst_U97/port21_reg_1
    SLICE_X56Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U97/port20_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.671ns  (logic 2.477ns (21.224%)  route 9.194ns (78.776%))
  Logic Levels:           9  (IBUF=1 LUT5=1 LUT6=7)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.679     4.164    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.288 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           1.327     5.614    inst_generated/inst_U70/dina[0]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  inst_generated/inst_U70/port20_i_2__1/O
                         net (fo=1, routed)           0.862     6.600    inst_generated/inst_U40/port20_reg_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  inst_generated/inst_U40/port20_i_1__1/O
                         net (fo=19, routed)          1.386     8.110    inst_generated/inst_U41/Bus2
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.234 f  inst_generated/inst_U41/port17_i_8/O
                         net (fo=2, routed)           0.951     9.185    inst_generated/inst_U41/port2_reg
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.309 r  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.445     9.754    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.878 f  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           0.913    10.791    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.915 f  inst_generated/inst_U41/port20_i_4/O
                         net (fo=1, routed)           0.632    11.547    inst_generated/inst_U41/port20_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.671 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000    11.671    inst_generated/inst_U97/port20_reg_1
    SLICE_X53Y98         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U9/port15_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.621ns  (logic 2.353ns (20.249%)  route 9.268ns (79.751%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.679     4.164    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.288 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           1.327     5.614    inst_generated/inst_U70/dina[0]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  inst_generated/inst_U70/port20_i_2__1/O
                         net (fo=1, routed)           0.862     6.600    inst_generated/inst_U40/port20_reg_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  inst_generated/inst_U40/port20_i_1__1/O
                         net (fo=19, routed)          1.386     8.110    inst_generated/inst_U41/Bus2
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  inst_generated/inst_U41/port17_i_8/O
                         net (fo=2, routed)           0.951     9.185    inst_generated/inst_U41/port2_reg
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.445     9.754    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           0.997    10.875    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.999 r  inst_generated/inst_U41/port15_i_2/O
                         net (fo=2, routed)           0.622    11.621    inst_generated/inst_U9/port90
    SLICE_X56Y99         FDCE                                         r  inst_generated/inst_U9/port15_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port20_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.493ns  (logic 2.648ns (23.037%)  route 8.845ns (76.963%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.043     4.521    inst_generated/inst_U77/port12_reg[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=8, routed)           1.353     5.998    inst_generated/inst_U54/dina[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.122 f  inst_generated/inst_U54/r_data[0]_i_3/O
                         net (fo=3, routed)           1.037     7.159    inst_generated/inst_U40/port22_reg_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  inst_generated/inst_U40/r_data[0]_i_2/O
                         net (fo=19, routed)          1.048     8.331    inst_generated/inst_U41/port20_reg_1
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.118     8.449 r  inst_generated/inst_U41/port16_i_8/O
                         net (fo=4, routed)           1.016     9.465    inst_generated/inst_U41/port16_i_8_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.354     9.819 r  inst_generated/inst_U41/port20_i_2__0/O
                         net (fo=1, routed)           0.791    10.610    inst_generated/inst_U41/port20_i_2__0_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    10.936 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           0.557    11.493    inst_generated/inst_U9/port70_3
    SLICE_X55Y99         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port19_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 2.448ns (21.574%)  route 8.898ns (78.426%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.043     4.521    inst_generated/inst_U77/port12_reg[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=8, routed)           1.353     5.998    inst_generated/inst_U54/dina[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.122 f  inst_generated/inst_U54/r_data[0]_i_3/O
                         net (fo=3, routed)           1.037     7.159    inst_generated/inst_U40/port22_reg_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  inst_generated/inst_U40/r_data[0]_i_2/O
                         net (fo=19, routed)          1.184     8.467    inst_generated/inst_U41/port20_reg_1
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  inst_generated/inst_U41/port15_i_7/O
                         net (fo=4, routed)           0.833     9.424    inst_generated/inst_U84/port19_i_2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.146     9.570 f  inst_generated/inst_U84/port19_i_5/O
                         net (fo=1, routed)           0.964    10.534    inst_generated/inst_U84/port19_i_5_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.328    10.862 r  inst_generated/inst_U84/port19_i_2/O
                         net (fo=2, routed)           0.483    11.345    inst_generated/inst_U9/port90_2
    SLICE_X55Y99         FDCE                                         r  inst_generated/inst_U9/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port22_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.209ns  (logic 2.222ns (19.820%)  route 8.987ns (80.180%))
  Logic Levels:           7  (IBUF=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.043     4.521    inst_generated/inst_U77/port12_reg[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=8, routed)           1.353     5.998    inst_generated/inst_U54/dina[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.122 f  inst_generated/inst_U54/r_data[0]_i_3/O
                         net (fo=3, routed)           1.037     7.159    inst_generated/inst_U40/port22_reg_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  inst_generated/inst_U40/r_data[0]_i_2/O
                         net (fo=19, routed)          1.461     8.744    inst_generated/inst_U41/port20_reg_1
    SLICE_X52Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.868 r  inst_generated/inst_U41/port15_i_8/O
                         net (fo=2, routed)           0.672     9.540    inst_generated/inst_U41/port15_i_8_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.664 f  inst_generated/inst_U41/port22_i_2/O
                         net (fo=1, routed)           0.644    10.308    inst_generated/inst_U84/port22_reg
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.432 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=2, routed)           0.777    11.209    inst_generated/inst_U9/port70_5
    SLICE_X55Y99         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U9/port16_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.086ns  (logic 2.353ns (21.226%)  route 8.733ns (78.774%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.679     4.164    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.288 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           1.327     5.614    inst_generated/inst_U70/dina[0]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  inst_generated/inst_U70/port20_i_2__1/O
                         net (fo=1, routed)           0.862     6.600    inst_generated/inst_U40/port20_reg_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  inst_generated/inst_U40/port20_i_1__1/O
                         net (fo=19, routed)          1.386     8.110    inst_generated/inst_U41/Bus2
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  inst_generated/inst_U41/port17_i_8/O
                         net (fo=2, routed)           0.951     9.185    inst_generated/inst_U41/port2_reg
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.852    10.162    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.286 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=1, routed)           0.263    10.549    inst_generated/inst_U41/port16_i_5_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.673 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.413    11.086    inst_generated/inst_U9/port70
    SLICE_X56Y98         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U97/port19_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.822ns  (logic 2.353ns (21.744%)  route 8.469ns (78.256%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.679     4.164    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.288 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           1.327     5.614    inst_generated/inst_U70/dina[0]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.738 r  inst_generated/inst_U70/port20_i_2__1/O
                         net (fo=1, routed)           0.862     6.600    inst_generated/inst_U40/port20_reg_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  inst_generated/inst_U40/port20_i_1__1/O
                         net (fo=19, routed)          1.386     8.110    inst_generated/inst_U41/Bus2
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  inst_generated/inst_U41/port17_i_8/O
                         net (fo=2, routed)           0.951     9.185    inst_generated/inst_U41/port2_reg
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.309 f  inst_generated/inst_U41/port17_i_3/O
                         net (fo=3, routed)           0.445     9.754    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           0.820    10.698    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  inst_generated/inst_U41/port19_i_1__0/O
                         net (fo=1, routed)           0.000    10.822    inst_generated/inst_U97/FLAG_V
    SLICE_X57Y97         FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U9/port18_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 2.417ns (22.419%)  route 8.364ns (77.581%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.187     4.664    inst_generated/inst_U77/port12_reg[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124     4.788 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           1.230     6.018    inst_generated/inst_U77/dina[3]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.142 r  inst_generated/inst_U77/port19_i_3__0/O
                         net (fo=1, routed)           0.992     7.135    inst_generated/inst_U77/port19_i_3__0_n_0
    SLICE_X57Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.259 r  inst_generated/inst_U77/port19_i_2__0/O
                         net (fo=1, routed)           0.624     7.883    inst_generated/inst_U9/port19_reg_0
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.118     8.001 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=10, routed)          1.439     9.440    inst_generated/inst_U41/Bus3
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.326     9.766 r  inst_generated/inst_U41/port18_i_4/O
                         net (fo=1, routed)           0.363    10.129    inst_generated/inst_U41/port18_i_4_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124    10.253 r  inst_generated/inst_U41/port18_i_1/O
                         net (fo=2, routed)           0.529    10.782    inst_generated/inst_U9/port70_1
    SLICE_X55Y99         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            inst_generated/inst_U9/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.743ns  (logic 2.418ns (22.503%)  route 8.326ns (77.497%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           3.043     4.521    inst_generated/inst_U77/port12_reg[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  inst_generated/inst_U77/inst_mem_i_27/O
                         net (fo=8, routed)           1.353     5.998    inst_generated/inst_U54/dina[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.122 f  inst_generated/inst_U54/r_data[0]_i_3/O
                         net (fo=3, routed)           1.037     7.159    inst_generated/inst_U40/port22_reg_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  inst_generated/inst_U40/r_data[0]_i_2/O
                         net (fo=19, routed)          1.048     8.331    inst_generated/inst_U41/port20_reg_1
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.118     8.449 r  inst_generated/inst_U41/port16_i_8/O
                         net (fo=4, routed)           0.652     9.102    inst_generated/inst_U41/port16_i_8_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.428 r  inst_generated/inst_U41/port21_i_2__1/O
                         net (fo=1, routed)           0.670    10.098    inst_generated/inst_U41/port21_i_2__1_n_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124    10.222 r  inst_generated/inst_U41/port21_i_1__0/O
                         net (fo=2, routed)           0.521    10.743    inst_generated/inst_U9/port90_4
    SLICE_X54Y99         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            inst_generated/inst_U92/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 0.292ns (16.364%)  route 1.495ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.185     1.433    inst_generated/inst_U77/port12_reg[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.478 r  inst_generated/inst_U77/inst_mem_i_26/O
                         net (fo=7, routed)           0.309     1.787    inst_generated/inst_U92/dina[1]
    SLICE_X44Y96         FDCE                                         r  inst_generated/inst_U92/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U92/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 0.298ns (16.461%)  route 1.512ns (83.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.162     1.415    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.350     1.810    inst_generated/inst_U92/dina[2]
    SLICE_X42Y96         FDCE                                         r  inst_generated/inst_U92/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            io_bus_reg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 0.292ns (15.358%)  route 1.612ns (84.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.185     1.433    inst_generated/inst_U77/port12_reg[1]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.478 r  inst_generated/inst_U77/inst_mem_i_26/O
                         net (fo=7, routed)           0.426     1.904    s_expansionBusIn[1]
    SLICE_X44Y101        FDRE                                         r  io_bus_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            inst_generated/inst_U92/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.320ns (16.826%)  route 1.584ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.215     1.491    inst_generated/inst_U68/port19_reg_1[2]
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.536 r  inst_generated/inst_U68/inst_mem_i_20/O
                         net (fo=7, routed)           0.369     1.905    inst_generated/inst_U92/D[2]
    SLICE_X44Y96         FDCE                                         r  inst_generated/inst_U92/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            io_bus_reg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 0.298ns (15.083%)  route 1.677ns (84.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.162     1.415    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.516     1.975    s_expansionBusIn[2]
    SLICE_X42Y107        FDRE                                         r  io_bus_reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            inst_generated/inst_U92/port9_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 0.290ns (14.329%)  route 1.734ns (85.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.381     1.626    inst_generated/inst_U77/port12_reg[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.671 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=7, routed)           0.353     2.024    inst_generated/inst_U92/dina[3]
    SLICE_X42Y96         FDCE                                         r  inst_generated/inst_U92/port9_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port)
  Destination:            inst_generated/inst_U92/port16_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 0.307ns (15.086%)  route 1.727ns (84.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.437     1.699    inst_generated/inst_U68/port19_reg_1[1]
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  inst_generated/inst_U68/inst_mem_i_21/O
                         net (fo=7, routed)           0.290     2.034    inst_generated/inst_U92/D[1]
    SLICE_X42Y96         FDCE                                         r  inst_generated/inst_U92/port16_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 0.298ns (14.604%)  route 1.742ns (85.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.162     1.415    inst_generated/inst_U77/port12_reg[2]
    SLICE_X54Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.460 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=7, routed)           0.580     2.040    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            inst_generated/inst_U92/port12_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 0.305ns (14.895%)  route 1.744ns (85.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.375     1.635    inst_generated/inst_U77/port12_reg[4]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.680 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=7, routed)           0.369     2.049    inst_generated/inst_U92/dina[4]
    SLICE_X45Y96         FDCE                                         r  inst_generated/inst_U92/port12_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            io_bus_reg_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 0.320ns (15.612%)  route 1.732ns (84.388%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.215     1.491    inst_generated/inst_U68/port19_reg_1[2]
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.536 r  inst_generated/inst_U68/inst_mem_i_20/O
                         net (fo=7, routed)           0.517     2.053    s_expansionBusIn[7]
    SLICE_X44Y106        FDRE                                         r  io_bus_reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[9]
                            (input port)
  Destination:            r_breakpoint_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.482ns (31.293%)  route 3.254ns (68.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_switches[9] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_switches_IBUF[9]_inst/O
                         net (fo=1, routed)           3.254     4.736    i_switches_IBUF[9]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port)
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.494ns (33.346%)  route 2.987ns (66.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           2.987     4.481    i_switches_IBUF[6]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[8]
                            (input port)
  Destination:            r_breakpoint_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.497ns (33.473%)  route 2.975ns (66.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_switches[8] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_switches_IBUF[8]_inst/O
                         net (fo=1, routed)           2.975     4.472    i_switches_IBUF[8]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.493ns (35.417%)  route 2.722ns (64.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           2.722     4.214    i_switches_IBUF[4]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.477ns (35.613%)  route 2.671ns (64.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.671     4.148    i_switches_IBUF[3]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.497ns (36.551%)  route 2.599ns (63.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           2.599     4.097    i_switches_IBUF[5]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.478ns (36.565%)  route 2.563ns (63.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.563     4.041    i_switches_IBUF[0]
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 1.508ns (39.517%)  route 2.308ns (60.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           2.308     3.816    i_switches_IBUF[7]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.480ns (38.968%)  route 2.317ns (61.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.317     3.797    i_switches_IBUF[1]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.485ns (39.127%)  route 2.311ns (60.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.311     3.796    i_switches_IBUF[2]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.247ns (19.516%)  route 1.020ns (80.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.020     1.268    i_switches_IBUF[1]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.253ns (19.940%)  route 1.016ns (80.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.016     1.268    i_switches_IBUF[2]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port)
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.275ns (21.684%)  route 0.995ns (78.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.995     1.270    i_switches_IBUF[7]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.245ns (17.763%)  route 1.136ns (82.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.136     1.382    i_switches_IBUF[0]
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port)
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.265ns (19.049%)  route 1.126ns (80.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.126     1.391    i_switches_IBUF[5]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.245ns (16.786%)  route 1.215ns (83.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.215     1.460    i_switches_IBUF[3]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port)
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.260ns (17.742%)  route 1.207ns (82.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.207     1.467    i_switches_IBUF[4]
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port)
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.262ns (16.442%)  route 1.331ns (83.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.331     1.592    i_switches_IBUF[6]
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[8]
                            (input port)
  Destination:            r_breakpoint_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.265ns (15.832%)  route 1.407ns (84.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_switches[8] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[8]_inst/O
                         net (fo=1, routed)           1.407     1.672    i_switches_IBUF[8]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[9]
                            (input port)
  Destination:            r_breakpoint_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.250ns (14.302%)  route 1.497ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_switches[9] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_switches_IBUF[9]_inst/O
                         net (fo=1, routed)           1.497     1.747    i_switches_IBUF[9]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2324 Endpoints
Min Delay          2324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.516ns  (logic 3.461ns (16.086%)  route 18.055ns (83.914%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          2.098     9.725    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.849 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)         11.666    21.516    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y31         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.159ns  (logic 3.585ns (16.943%)  route 17.574ns (83.057%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.566    18.169    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.124    18.293 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           2.867    21.159    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y30         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.292ns  (logic 3.585ns (18.583%)  route 15.707ns (81.417%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.466    18.069    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.124    18.193 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.099    19.292    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.164ns  (logic 3.461ns (18.060%)  route 15.703ns (81.940%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 r  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         10.562    19.164    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y0          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.971ns  (logic 3.585ns (18.897%)  route 15.386ns (81.103%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.172    17.774    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124    17.898 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.073    18.971    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.956ns  (logic 3.585ns (18.912%)  route 15.371ns (81.088%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.501    18.104    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.124    18.228 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_67/O
                         net (fo=1, routed)           0.729    18.956    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_36
    RAMB36_X0Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.855ns  (logic 3.611ns (19.151%)  route 15.244ns (80.849%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.566    18.169    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.150    18.319 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.536    18.855    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y12         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.837ns  (logic 7.244ns (38.455%)  route 11.593ns (61.545%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          2.160     6.422    inst_generated/inst_U71/r_data_reg[7][2]
    SLICE_X59Y94         LUT3 (Prop_lut3_I1_O)        0.325     6.747 f  inst_generated/inst_U71/inst_mem_i_31/O
                         net (fo=2, routed)           0.448     7.195    inst_generated/inst_U68/o_ioNCE_reg
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.326     7.521 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.503     9.023    inst_generated/inst_U68/ena
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.482    10.629    inst_generated/inst_U68/SS[0]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.753 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           4.531    15.284    io_bus_IOBUF[3]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    18.837 r  io_bus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.837    io_bus[3]
    E17                                                               r  io_bus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.742ns  (logic 3.461ns (18.466%)  route 15.281ns (81.534%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          1.797     6.059    inst_generated/inst_U68/douta[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.297     6.356 r  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=2, routed)           0.525     6.881    inst_generated/inst_U68/inst_mem_i_28_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.005 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=1, routed)           0.498     7.503    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.627 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.852     8.479    inst_generated/inst_U68/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         10.139    18.742    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            io_bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.696ns  (logic 7.243ns (38.739%)  route 11.453ns (61.261%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.470     3.924    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.048 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.048    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X62Y111        MUXF7 (Prop_muxf7_I1_O)      0.214     4.262 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=25, routed)          2.160     6.422    inst_generated/inst_U71/r_data_reg[7][2]
    SLICE_X59Y94         LUT3 (Prop_lut3_I1_O)        0.325     6.747 f  inst_generated/inst_U71/inst_mem_i_31/O
                         net (fo=2, routed)           0.448     7.195    inst_generated/inst_U68/o_ioNCE_reg
    SLICE_X59Y94         LUT5 (Prop_lut5_I3_O)        0.326     7.521 r  inst_generated/inst_U68/inst_mem_i_1/O
                         net (fo=26, routed)          1.503     9.023    inst_generated/inst_U68/ena
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  inst_generated/inst_U68/s_expansionBusOut[7]_i_1/O
                         net (fo=9, routed)           1.482    10.629    inst_generated/inst_U68/SS[0]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.753 f  inst_generated/inst_U68/io_bus_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           4.391    15.144    io_bus_IOBUF[1]_inst/T
    D17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.552    18.696 r  io_bus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.696    io_bus[1]
    D17                                                               r  io_bus[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_bus_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[4]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.104     0.245    io_bus_reg_in[4]
    SLICE_X54Y95         FDSE                                         r  s_expansionBusOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.067%)  route 0.162ns (55.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[7]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  io_bus_reg_in_reg[7]/Q
                         net (fo=1, routed)           0.162     0.290    io_bus_reg_in[7]
    SLICE_X54Y95         FDSE                                         r  s_expansionBusOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[0]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    io_bus_reg_in[0]
    SLICE_X55Y95         FDSE                                         r  s_expansionBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[5]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[5]/Q
                         net (fo=1, routed)           0.161     0.302    io_bus_reg_in[5]
    SLICE_X54Y95         FDSE                                         r  s_expansionBusOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.521%)  route 0.180ns (58.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[6]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  io_bus_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.180     0.308    io_bus_reg_in[6]
    SLICE_X54Y95         FDSE                                         r  s_expansionBusOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.192%)  route 0.171ns (54.808%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[1]/C
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.171     0.312    io_bus_reg_in[1]
    SLICE_X53Y95         FDSE                                         r  s_expansionBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_bus_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_expansionBusOut_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE                         0.000     0.000 r  io_bus_reg_in_reg[3]/C
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  io_bus_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.172     0.313    io_bus_reg_in[3]
    SLICE_X53Y95         FDSE                                         r  s_expansionBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U97/port19_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U83/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.367%)  route 0.177ns (55.633%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE                         0.000     0.000 r  inst_generated/inst_U97/port19_reg/C
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U97/port19_reg/Q
                         net (fo=1, routed)           0.177     0.318    inst_generated/inst_U83/FLAGOVERFLOW_SRC_U97
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U83/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port17_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port15_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.414%)  route 0.184ns (56.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDCE                         0.000     0.000 r  inst_generated/inst_U64/port17_reg/C
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port17_reg/Q
                         net (fo=1, routed)           0.184     0.325    inst_generated/inst_U84/INSTR5_U64
    SLICE_X12Y124        FDRE                                         r  inst_generated/inst_U84/port15_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.164ns (50.278%)  route 0.162ns (49.722%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port2_reg/C
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_generated/inst_U35/port2_reg/Q
                         net (fo=1, routed)           0.162     0.326    inst_generated/inst_U35/port2_reg_n_0
    SLICE_X50Y87         FDCE                                         r  inst_generated/inst_U35/port5_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 1.144ns (13.098%)  route 7.590ns (86.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.753    72.857    inst_generated/inst_U55/E[0]
    SLICE_X32Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 1.144ns (13.098%)  route 7.590ns (86.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.753    72.857    inst_generated/inst_U55/E[0]
    SLICE_X32Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 1.144ns (13.626%)  route 7.252ns (86.374%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.415    72.519    inst_generated/inst_U55/E[0]
    SLICE_X32Y90         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 1.144ns (14.561%)  route 6.713ns (85.439%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.876    71.980    inst_generated/inst_U55/E[0]
    SLICE_X59Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 1.144ns (14.561%)  route 6.713ns (85.439%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.876    71.980    inst_generated/inst_U55/E[0]
    SLICE_X59Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 1.144ns (14.561%)  route 6.713ns (85.439%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.876    71.980    inst_generated/inst_U55/E[0]
    SLICE_X59Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 1.144ns (14.920%)  route 6.523ns (85.080%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.687    71.791    inst_generated/inst_U55/E[0]
    SLICE_X58Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 1.144ns (14.920%)  route 6.523ns (85.080%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT2 (Prop_lut2_I0_O)        0.124    70.015 r  inst_generated/inst_U35/r_data[7]_i_3/O
                         net (fo=1, routed)           0.965    70.980    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    71.104 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.687    71.791    inst_generated/inst_U55/E[0]
    SLICE_X58Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 1.046ns (15.525%)  route 5.692ns (84.475%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.150    70.041 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.820    70.861    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X57Y96         FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 1.046ns (15.525%)  route 5.692ns (84.475%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    64.123    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.524    64.647 r  r_breakpoint_reg[3]/Q
                         net (fo=1, routed)           0.661    65.309    inst_generated/inst_U54/port15_i_4_0[3]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.124    65.433 r  inst_generated/inst_U54/port15_i_7__0/O
                         net (fo=1, routed)           1.011    66.443    inst_generated/inst_U54/port15_i_7__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    66.567 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.862    67.429    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.124    67.553 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          2.338    69.891    inst_generated/inst_U35/port19_reg_0
    SLICE_X60Y97         LUT3 (Prop_lut3_I1_O)        0.150    70.041 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.820    70.861    inst_generated/inst_U54/r_data_reg[7]_2[0]
    SLICE_X57Y96         FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            o_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.246ns (28.899%)  route 0.605ns (71.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.562     0.564    s_oszClk
    SLICE_X50Y100        FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.148     0.712 f  r_oszClkDiv_reg[1]/Q
                         net (fo=3, routed)           0.605     1.317    p_0_in
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.098     1.415 r  o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.415    o_clk_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  o_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port15_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.236ns (24.722%)  route 0.719ns (75.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.342    64.017    inst_generated/inst_U83/port22_reg_0
    SLICE_X53Y97         FDCE                                         r  inst_generated/inst_U83/port15_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port16_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.236ns (24.722%)  route 0.719ns (75.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.342    64.017    inst_generated/inst_U83/port22_reg_0
    SLICE_X53Y97         FDCE                                         r  inst_generated/inst_U83/port16_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port17_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.236ns (21.863%)  route 0.843ns (78.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.467    64.142    inst_generated/inst_U83/port22_reg_0
    SLICE_X57Y98         FDCE                                         r  inst_generated/inst_U83/port17_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port19_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.256ns  (logic 0.236ns (18.785%)  route 1.020ns (81.215%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.644    64.319    inst_generated/inst_U83/port22_reg_0
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U83/port19_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port21_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.236ns (18.585%)  route 1.034ns (81.415%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.658    64.332    inst_generated/inst_U83/port22_reg_0
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U83/port21_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port22_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.236ns (18.585%)  route 1.034ns (81.415%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.658    64.332    inst_generated/inst_U83/port22_reg_0
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U83/port22_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port20_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.289ns  (logic 0.236ns (18.313%)  route 1.053ns (81.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.676    64.351    inst_generated/inst_U83/port22_reg_0
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U83/port20_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 0.281ns (19.511%)  route 1.159ns (80.489%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.563    64.238    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.045    64.283 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.220    64.503    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y94         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 0.281ns (19.511%)  route 1.159ns (80.489%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.561    63.063    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.146    63.209 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.087    63.296    inst_generated/inst_U54/port15_i_4_0[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I5_O)        0.045    63.341 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.289    63.630    inst_generated/inst_U35/port22_reg
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045    63.675 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.563    64.238    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.045    64.283 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.220    64.503    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y94         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.509ns  (logic 1.659ns (19.496%)  route 6.850ns (80.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         2.205     8.509    inst_generated_n_19
    SLICE_X54Y89         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.509ns  (logic 1.659ns (19.496%)  route 6.850ns (80.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         2.205     8.509    inst_generated_n_19
    SLICE_X54Y89         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.509ns  (logic 1.659ns (19.496%)  route 6.850ns (80.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         2.205     8.509    inst_generated_n_19
    SLICE_X54Y89         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.659ns (20.183%)  route 6.561ns (79.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.915     8.220    inst_generated_n_19
    SLICE_X55Y90         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.659ns (20.183%)  route 6.561ns (79.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.915     8.220    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.659ns (20.183%)  route 6.561ns (79.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.915     8.220    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.659ns (20.183%)  route 6.561ns (79.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.915     8.220    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.659ns (20.183%)  route 6.561ns (79.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 64.002 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.915     8.220    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.499    64.002    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[8]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.659ns (22.136%)  route 5.836ns (77.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.190     7.495    inst_generated_n_19
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[9]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.659ns (22.136%)  route 5.836ns (77.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          4.646     6.153    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.152     6.305 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         1.190     7.495    inst_generated_n_19
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.676ns  (logic 0.319ns (11.907%)  route 2.357ns (88.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 63.336 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.310     2.676    inst_generated_n_19
    SLICE_X58Y90         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    63.336    s_oszClk
    SLICE_X58Y90         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[8]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.867ns  (logic 0.319ns (11.111%)  route 2.549ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.502     2.867    inst_generated_n_19
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[9]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.867ns  (logic 0.319ns (11.111%)  route 2.549ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.502     2.867    inst_generated_n_19
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.319ns (9.862%)  route 2.912ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.865     3.230    inst_generated_n_19
    SLICE_X55Y90         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X55Y90         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.319ns (9.862%)  route 2.912ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.865     3.230    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.319ns (9.862%)  route 2.912ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.865     3.230    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.319ns (9.862%)  route 2.912ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.865     3.230    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.319ns (9.862%)  route 2.912ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.865     3.230    inst_generated_n_19
    SLICE_X54Y90         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.831    63.333    s_oszClk
    SLICE_X54Y90         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.353ns  (logic 0.319ns (9.501%)  route 3.034ns (90.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.988     3.353    inst_generated_n_19
    SLICE_X54Y89         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.353ns  (logic 0.319ns (9.501%)  route 3.034ns (90.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 63.332 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=33, routed)          2.047     2.321    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X61Y97         LUT1 (Prop_lut1_I0_O)        0.044     2.365 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=144, routed)         0.988     3.353    inst_generated_n_19
    SLICE_X54Y89         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=13, routed)          0.830    63.332    s_oszClk
    SLICE_X54Y89         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)





