// Seed: 633339763
`celldefine
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  `define pp_3 0
  type_8(
      1, 1, 1, id_1
  );
  assign id_3 = 1;
endmodule
