#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd311f139b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd311f04e00 .scope module, "mips_register_file_tb" "mips_register_file_tb" 3 2;
 .timescale -9 -10;
v0x7fd311f2e1d0_0 .var "clk", 0 0;
v0x7fd311f2e260_0 .net "read_data_1", 31 0, L_0x7fd311f2ee50;  1 drivers
v0x7fd311f2e2f0_0 .net "read_data_2", 31 0, L_0x7fd311f2f440;  1 drivers
v0x7fd311f2e380_0 .net "read_data_v0", 31 0, L_0x7fd311f2e8b0;  1 drivers
v0x7fd311f2e410_0 .var "read_reg_1", 4 0;
v0x7fd311f2e4e0_0 .var "read_reg_2", 4 0;
v0x7fd311f2e590_0 .var "reset", 0 0;
v0x7fd311f2e640_0 .var "write_data", 31 0;
v0x7fd311f2e6f0_0 .var "write_enable", 0 0;
v0x7fd311f2e820_0 .var "write_reg", 4 0;
S_0x7fd311f04f70 .scope module, "inst_reg" "mips_register_file" 3 15, 4 2 0, S_0x7fd311f04e00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "read_data_v0";
v0x7fd311f2daa0_2 .array/port v0x7fd311f2daa0, 2;
L_0x7fd311f2e8b0 .functor BUFZ 32, v0x7fd311f2daa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd311d63098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2ca50_0 .net/2u *"_ivl_11", 31 0, L_0x7fd311d63098;  1 drivers
v0x7fd311f2cb10_0 .net *"_ivl_13", 31 0, L_0x7fd311f2ec10;  1 drivers
v0x7fd311f2cbb0_0 .net *"_ivl_15", 6 0, L_0x7fd311f2ed10;  1 drivers
L_0x7fd311d630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2cc60_0 .net *"_ivl_18", 1 0, L_0x7fd311d630e0;  1 drivers
v0x7fd311f2cd10_0 .net *"_ivl_21", 31 0, L_0x7fd311f2efb0;  1 drivers
L_0x7fd311d63128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2ce00_0 .net *"_ivl_24", 26 0, L_0x7fd311d63128;  1 drivers
L_0x7fd311d63170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2ceb0_0 .net/2u *"_ivl_25", 31 0, L_0x7fd311d63170;  1 drivers
v0x7fd311f2cf60_0 .net *"_ivl_27", 0 0, L_0x7fd311f2f110;  1 drivers
L_0x7fd311d631b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2d000_0 .net/2u *"_ivl_29", 31 0, L_0x7fd311d631b8;  1 drivers
v0x7fd311f2d110_0 .net *"_ivl_3", 31 0, L_0x7fd311f2e960;  1 drivers
v0x7fd311f2d1c0_0 .net *"_ivl_31", 31 0, L_0x7fd311f2f270;  1 drivers
v0x7fd311f2d270_0 .net *"_ivl_33", 6 0, L_0x7fd311f2f310;  1 drivers
L_0x7fd311d63200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2d320_0 .net *"_ivl_36", 1 0, L_0x7fd311d63200;  1 drivers
L_0x7fd311d63008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2d3d0_0 .net *"_ivl_6", 26 0, L_0x7fd311d63008;  1 drivers
L_0x7fd311d63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd311f2d480_0 .net/2u *"_ivl_7", 31 0, L_0x7fd311d63050;  1 drivers
v0x7fd311f2d530_0 .net *"_ivl_9", 0 0, L_0x7fd311f2eaf0;  1 drivers
v0x7fd311f2d5d0_0 .net "clk", 0 0, v0x7fd311f2e1d0_0;  1 drivers
v0x7fd311f2d760_0 .net "read_data_1", 31 0, L_0x7fd311f2ee50;  alias, 1 drivers
v0x7fd311f2d7f0_0 .net "read_data_2", 31 0, L_0x7fd311f2f440;  alias, 1 drivers
v0x7fd311f2d890_0 .net "read_data_v0", 31 0, L_0x7fd311f2e8b0;  alias, 1 drivers
v0x7fd311f2d940_0 .net "read_reg_1", 4 0, v0x7fd311f2e410_0;  1 drivers
v0x7fd311f2d9f0_0 .net "read_reg_2", 4 0, v0x7fd311f2e4e0_0;  1 drivers
v0x7fd311f2daa0 .array "register", 0 31, 31 0;
v0x7fd311f2de40_0 .net "reset", 0 0, v0x7fd311f2e590_0;  1 drivers
v0x7fd311f2dee0_0 .net "write_data", 31 0, v0x7fd311f2e640_0;  1 drivers
v0x7fd311f2df90_0 .net "write_enable", 0 0, v0x7fd311f2e6f0_0;  1 drivers
v0x7fd311f2e030_0 .net "write_reg", 4 0, v0x7fd311f2e820_0;  1 drivers
E_0x7fd311f050e0 .event posedge, v0x7fd311f2d5d0_0;
L_0x7fd311f2e960 .concat [ 5 27 0 0], v0x7fd311f2e410_0, L_0x7fd311d63008;
L_0x7fd311f2eaf0 .cmp/eq 32, L_0x7fd311f2e960, L_0x7fd311d63050;
L_0x7fd311f2ec10 .array/port v0x7fd311f2daa0, L_0x7fd311f2ed10;
L_0x7fd311f2ed10 .concat [ 5 2 0 0], v0x7fd311f2e410_0, L_0x7fd311d630e0;
L_0x7fd311f2ee50 .functor MUXZ 32, L_0x7fd311f2ec10, L_0x7fd311d63098, L_0x7fd311f2eaf0, C4<>;
L_0x7fd311f2efb0 .concat [ 5 27 0 0], v0x7fd311f2e4e0_0, L_0x7fd311d63128;
L_0x7fd311f2f110 .cmp/eq 32, L_0x7fd311f2efb0, L_0x7fd311d63170;
L_0x7fd311f2f270 .array/port v0x7fd311f2daa0, L_0x7fd311f2f310;
L_0x7fd311f2f310 .concat [ 5 2 0 0], v0x7fd311f2e4e0_0, L_0x7fd311d63200;
L_0x7fd311f2f440 .functor MUXZ 32, L_0x7fd311f2f270, L_0x7fd311d631b8, L_0x7fd311f2f110, C4<>;
S_0x7fd311f0be40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x7fd311f04f70;
 .timescale -9 -10;
v0x7fd311f06220_0 .var/2s "i", 31 0;
    .scope S_0x7fd311f04f70;
T_0 ;
    %wait E_0x7fd311f050e0;
    %load/vec4 v0x7fd311f2de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x7fd311f0be40;
    %jmp t_0;
    .scope S_0x7fd311f0be40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd311f06220_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fd311f06220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fd311f06220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd311f2daa0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fd311f06220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fd311f06220_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x7fd311f04f70;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd311f2df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fd311f2dee0_0;
    %load/vec4 v0x7fd311f2e030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd311f2daa0, 0, 4;
    %vpi_call/w 4 32 "$display", "[WRITE EVENT]\011REG%d\011<-%d", v0x7fd311f2e030_0, v0x7fd311f2dee0_0 {0 0 0};
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd311f04e00;
T_1 ;
    %vpi_call/w 3 29 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000001100100 {0 0 0};
    %vpi_call/w 3 30 "$dumpfile", "mips_register_file_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd311f04e00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e590_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd311f2e820_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd311f2e640_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %vpi_call/w 3 45 "$display", "\012-=-=-=- TEST SINGLE WRITE & READ -=-=-=-" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e6f0_0, 0, 1;
    %pushi/vec4 1234567, 0, 32;
    %store/vec4 v0x7fd311f2e640_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fd311f2e820_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fd311f2e410_0, 0, 5;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e6f0_0, 0, 1;
    %load/vec4 v0x7fd311f2e260_0;
    %cmpi/e 1234567, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 56 "$error" {0 0 0};
T_1.1 ;
    %vpi_call/w 3 57 "$display", "[READ EVENT]\011REG%d\011->%d", v0x7fd311f2e410_0, v0x7fd311f2e260_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %vpi_call/w 3 63 "$display", "\012-=-=-=- TEST DUAL READ PORTS -=-=-=-" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e6f0_0, 0, 1;
    %pushi/vec4 7654321, 0, 32;
    %store/vec4 v0x7fd311f2e640_0, 0, 32;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fd311f2e820_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fd311f2e410_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x7fd311f2e4e0_0, 0, 5;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e6f0_0, 0, 1;
    %load/vec4 v0x7fd311f2e2f0_0;
    %cmpi/e 7654321, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 76 "$error" {0 0 0};
T_1.3 ;
    %vpi_call/w 3 77 "$display", "[READ EVENT]\011REG%d\011->%d", v0x7fd311f2e410_0, v0x7fd311f2e260_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "[READ EVENT]\011REG%d\011->%d", v0x7fd311f2e4e0_0, v0x7fd311f2e2f0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %vpi_call/w 3 84 "$display", "\012-=-=-=- TEST REGISTER RESET -=-=-=-" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e590_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd311f2e1d0_0, 0, 1;
    %load/vec4 v0x7fd311f2e260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 3 90 "$error" {0 0 0};
T_1.5 ;
    %load/vec4 v0x7fd311f2e2f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 3 91 "$error" {0 0 0};
T_1.7 ;
    %vpi_call/w 3 92 "$display", "[READ EVENT]\011REG%d\011->%d", v0x7fd311f2e410_0, v0x7fd311f2e260_0 {0 0 0};
    %vpi_call/w 3 93 "$display", "[READ EVENT]\011REG%d\011->%d", v0x7fd311f2e4e0_0, v0x7fd311f2e2f0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mips_register_file_tb.v";
    "mips_register_file.v";
