alu_clpx_shift_ex
alu_en_ex
alu_is_clpx_ex
alu_is_subrot_ex
alu_operand_a_ex
alu_operand_b_ex
alu_operand_c_ex
alu_operator_ex
alu_vec_mode_ex
apu_busy
apu_en_ex
apu_flags_ex
apu_lat_ex
apu_master_flags_i
apu_master_flags_o
apu_master_gnt_i
apu_master_op_o
apu_master_operands_o
apu_master_ready_o
apu_master_req_o
apu_master_result_i
apu_master_type_o
apu_master_valid_i
apu_op_ex
apu_operands_ex
apu_read_dep
apu_read_regs
apu_read_regs_valid
apu_ready_wb
apu_waddr_ex
apu_write_dep
apu_write_regs
apu_write_regs_valid
bmask_a_ex
bmask_b_ex
boot_addr_i
branch_decision
branch_in_ex
clear_instr_valid
clk
clk_i
core_sleep_o
apu_contention_i
apu_dep_i
apu_typeconflict_i
apu_wb_i
branch_i
branch_taken_i
clk
csr_addr_i
csr_cause_i
csr_irq_sec_i
csr_mie_wdata
csr_mie_we
csr_mtvec_init_i
csr_op_i
csr_rdata_int
csr_rdata_o
csr_restore_dret_i
csr_restore_mret_i
csr_restore_uret_i
csr_save_cause_i
csr_save_ex_i
csr_save_id_i
csr_save_if_i
csr_wdata_i
csr_wdata_int
csr_we_int
dcsr_n
dcsr_q
debug_cause_i
debug_csr_save_i
debug_ebreakm_o
debug_ebreaku_o
debug_mode_i
debug_single_step_o
depc_n
depc_o
depc_q
dscratch0_n
dscratch0_q
dscratch1_n
dscratch1_q
exception_pc
fflags_i
fflags_n
fflags_q
fflags_we_i
fprec_n
fprec_o
fprec_q
frm_n
frm_o
frm_q
tmatch_control_exec_q
tmatch_control_we
tmatch_value_q
tmatch_value_we
hart_id_i
hpm_events
hwlp_cnt_i
hwlp_data_o
hwlp_end_i
hwlp_regid_o
hwlp_start_i
hwlp_we_o
id_valid_i
id_valid_q
imiss_i
inst_ret
is_compressed_i
is_decoding_i
is_irq
jr_stall_i
jump_i
ld_stall_i
m_irq_enable_o
mcause_n
mcause_q
mcounteren_n
mcounteren_o
mcounteren_q
mcounteren_we
mcountinhibit_n
mcountinhibit_q
mcountinhibit_we
mem_load_i
mem_store_i
mepc_n
mepc_o
mepc_q
mhpmcounter_increment
mhpmcounter_q
mhpmcounter_write_increment
mhpmcounter_write_lower
mhpmcounter_write_upper
mhpmevent_n
mhpmevent_q
mhpmevent_we
mie_bypass_o
mie_n
mie_q
mip
mip_i
mscratch_n
mscratch_q
mstatus_n
mstatus_q
mtvec_addr_i
mtvec_mode_n
mtvec_mode_o
mtvec_mode_q
mtvec_n
mtvec_o
mtvec_q
pc_ex_i
pc_id_i
pc_if_i
pc_set_i
pipeline_stall_i
pmp_addr_o
pmp_cfg_o
pmp_reg_n
pmp_reg_q
pmpaddr_we
pmpcfg_we
priv_lvl_n
priv_lvl_o
priv_lvl_q
rst_n
sec_lvl_o
tinfo_types
tmatch_control_rdata
tmatch_value_rdata
trigger_match_o
u_irq_enable_o
ucause_n
ucause_q
uepc_n
uepc_o
uepc_q
utvec_mode_n
utvec_mode_o
utvec_mode_q
utvec_n
utvec_o
utvec_q
csr_access_ex
csr_addr
csr_addr_int
csr_cause
csr_hwlp_data
csr_hwlp_regid
csr_hwlp_we
csr_irq_sec
csr_mtvec_init
csr_op
csr_op_ex
csr_rdata
csr_restore_dret_id
csr_restore_mret_id
csr_restore_uret_id
csr_save_cause
csr_save_ex
csr_save_id
csr_save_if
csr_wdata
ctrl_busy
current_priv_lvl
data_addr_o
data_addr_pmp
data_atop_ex
data_atop_o
data_be_o
data_err_ack
data_err_pmp
data_gnt_i
data_gnt_pmp
data_load_event_ex
data_misaligned
data_misaligned_ex
data_rdata_i
data_reg_offset_ex
data_req_ex
data_req_o
data_req_pmp
data_rvalid_i
data_sign_ext_ex
data_type_ex
data_wdata_o
data_we_ex
data_we_o
debug_cause
debug_csr_save
debug_ebreakm
debug_ebreaku
debug_mode
debug_p_elw_no_sleep
debug_req_i
debug_single_step
depc
dm_exception_addr_i
dm_halt_addr_i
ex_ready
alu_clpx_shift_i
alu_cmp_result
alu_en_i
adder_in_a
adder_in_b
adder_op_a
adder_op_b
adder_op_b_negate
adder_result
adder_result_expanded
adder_round_result
adder_round_value
ABComp_S
ARegEn_S
AReg_DN
AReg_DP
AddMux_D
AddOut_D
AddTmp_D
BMux_D
BRegEn_S
BReg_DN
BReg_DP
Clk_CI
CntZero_S
Cnt_DN
Cnt_DP
CompInv_SN
CompInv_SP
InVld_SI
LoadEn_S
OpA_DI
OpBIsZero_SI
OpBShift_DI
OpBSign_SI
OpB_DI
OpCode_SI
OutMux_D
OutRdy_SI
OutVld_SO
PmSel_S
RemSel_SN
RemSel_SP
ResInv_SN
ResInv_SP
ResRegEn_S
ResReg_DN
ResReg_DP
ResReg_DP_rev
Res_DO
Rst_RBI
State_SN
State_SP
bclr_result
bextins_and
bextins_result
bitop_result
bmask
bmask_a_i
bmask_b_i
bmask_first
bmask_inv
bset_result
clb_result
clip_result
clk
clpx_shift_ex
clpx_shift_i
cmp_result
cmp_signed
cnt_result
comparison_result_o
div_op_a_signed
div_ready
div_shift
div_shift_int
div_signed
div_valid
do_min
enable_i
ex_ready_i
extract_is_signed
extract_sign
ff1_result
ff_input
ff_no_one
first_one_o
in_i
index_lut
index_nodes
no_ones_o
sel_nodes
fl1_result
imm_vec_ext_i
is_clpx_i
is_equal
is_equal_clip
is_equal_vec
is_greater
is_greater_vec
is_subrot_i
minmax_b
operand_a_i
operand_a_neg
operand_a_neg_rev
operand_a_rev
operand_b_eq
operand_b_i
operand_b_neg
operand_c_i
operator_i
pack_result
cnt_l1
cnt_l2
cnt_l3
cnt_l4
in_i
result_o
radix_2_rev
radix_4_rev
radix_8_rev
radix_mux_sel
ready_o
result_div
result_minmax
result_o
reverse_result
rst_n
sel_minmax
shift_amt
shift_amt_int
shift_amt_left
shift_amt_norm
shift_arithmetic
shift_left
shift_left_result
shift_op_a
shift_op_a_32
shift_result
shift_right_result
shift_use_round
shuffle_byte_sel
shuffle_r0
shuffle_r0_in
shuffle_r1
shuffle_r1_in
shuffle_reg0_sel
shuffle_reg1_sel
shuffle_reg_sel
shuffle_result
shuffle_through
vector_mode_i
alu_is_clpx_i
alu_is_subrot_i
alu_operand_a_i
alu_operand_b_i
alu_operand_c_i
alu_operator_i
alu_ready
alu_result
alu_vec_mode_i
apu_active
apu_busy_o
apu_en_i
apu_flags_i
apu_gnt
apu_lat_i
apu_master_gnt_i
apu_master_op_o
apu_master_operands_o
apu_master_ready_o
apu_master_req_o
apu_master_result_i
apu_master_valid_i
apu_multicycle
apu_op_i
apu_operands_i
apu_perf_cont_o
apu_perf_type_o
apu_perf_wb_o
apu_read_dep_o
apu_read_regs_i
apu_read_regs_valid_i
apu_ready
apu_ready_wb_o
apu_req
apu_result
apu_singlecycle
apu_stall
apu_valid
apu_waddr
apu_waddr_i
apu_write_dep_o
apu_write_regs_i
apu_write_regs_valid_i
bmask_a_i
bmask_b_i
branch_decision_o
branch_in_ex_i
clk
csr_access_i
csr_rdata_i
ex_ready_o
ex_valid_o
fpu_fflags_we_o
fpu_prec_i
imm_vec_ext_i
is_decoding_i
jump_target_o
lsu_en_i
lsu_err_i
lsu_rdata_i
lsu_ready_ex_i
mult_clpx_img_i
mult_clpx_shift_i
mult_dot_op_a_i
mult_dot_op_b_i
mult_dot_op_c_i
mult_dot_signed_i
mult_en_i
accumulator
clk
clpx_img_i
clpx_shift_i
clpx_shift_result
dot_char_mul
dot_char_op_a
dot_char_op_b
dot_char_result
dot_op_a_i
dot_op_b_i
dot_op_c_i
dot_short_mul
dot_short_op_a
dot_short_op_a_1_neg
dot_short_op_b
dot_short_op_b_ext
dot_short_result
dot_signed_i
enable_i
ex_ready_i
imm_i
int_is_msu
int_op_a_msu
int_op_b_msu
int_result
is_clpx_i
mulh_CS
mulh_NS
mulh_active
mulh_carry_q
mulh_clearcarry
mulh_imm
mulh_ready
mulh_save
mulh_shift_arith
mulh_signed
mulh_subword
multicycle_o
op_a_i
op_b_i
op_c_i
operator_i
ready_o
result_o
rst_n
short_imm
short_mac
short_mac_msb0
short_mac_msb1
short_mul
short_op_a
short_op_b
short_op_c
short_result
short_round
short_round_tmp
short_shift_arith
short_signed
short_signed_i
short_subword
short_subword_i
mult_imm_i
mult_is_clpx_i
mult_multicycle_o
mult_operand_a_i
mult_operand_b_i
mult_operand_c_i
mult_operator_i
mult_ready
mult_result
mult_sel_subword_i
mult_signed_mode_i
regfile_alu_waddr_fw_o
regfile_alu_waddr_i
regfile_alu_wdata_fw_o
regfile_alu_we_fw_o
regfile_alu_we_i
regfile_waddr_i
regfile_waddr_lsu
regfile_waddr_wb_o
regfile_wdata_wb_o
regfile_we_i
regfile_we_lsu
regfile_we_wb_o
rst_n
wb_contention
wb_contention_lsu
wb_ready_i
ex_valid
exc_cause
exc_pc_mux_id
fetch_enable
fetch_enable_i
fflags_csr
fflags_we
fprec_csr
frm_csr
halt_if
hart_id_i
hwlp_cnt
hwlp_end
hwlp_jump
hwlp_start
hwlp_target
id_ready
clk
hwlp_cnt_data_i
hwlp_counter_n
hwlp_counter_o
hwlp_counter_q
hwlp_dec_cnt_i
hwlp_end_addr_o
hwlp_end_data_i
hwlp_end_q
hwlp_regid_i
hwlp_start_addr_o
hwlp_start_data_i
hwlp_start_q
hwlp_we_i
i
rst_n
valid_i
alu_bmask_a_mux_sel
alu_bmask_b_mux_sel
alu_clpx_shift_ex_o
alu_en
alu_en_ex_o
alu_is_clpx_ex_o
alu_is_subrot_ex_o
alu_op_a_mux_sel
alu_op_b_mux_sel
alu_op_c_mux_sel
alu_operand_a
alu_operand_a_ex_o
alu_operand_b
alu_operand_b_ex_o
alu_operand_c
alu_operand_c_ex_o
alu_operator
alu_operator_ex_o
alu_vec_mode
alu_vec_mode_ex_o
apu_busy_i
apu_en
apu_en_ex_o
apu_flags
apu_flags_ex_o
apu_flags_src
apu_lat
apu_lat_ex_o
apu_op
apu_op_ex_o
apu_operands
apu_operands_ex_o
apu_perf_dep_o
apu_read_dep_i
apu_read_regs
apu_read_regs_o
apu_read_regs_valid
apu_read_regs_valid_o
apu_stall
apu_waddr
apu_waddr_ex_o
apu_write_dep_i
apu_write_regs
apu_write_regs_o
apu_write_regs_valid
apu_write_regs_valid_o
atop_ex_o
atop_id
bmask_a_ex_o
bmask_a_id
bmask_a_id_imm
bmask_a_mux
bmask_b_ex_o
bmask_b_id
bmask_b_id_imm
bmask_b_mux
branch_decision_i
branch_in_ex_o
branch_taken_ex
clear_instr_valid_o
clk
clk_ungated_i
apu_en_i
apu_read_dep_i
apu_stall_o
apu_write_dep_i
branch_in_id
branch_in_id_dec
branch_taken_ex_i
clk
clk_ungated_i
csr_cause_o
csr_irq_sec_o
csr_restore_dret_id_o
csr_restore_mret_id_o
csr_restore_uret_id_o
csr_save_cause_o
csr_save_ex_o
csr_save_id_o
csr_save_if_o
csr_status_i
ctrl_busy_o
ctrl_fsm_cs
ctrl_fsm_ns
ctrl_transfer_insn_in_dec_i
ctrl_transfer_insn_in_id_i
current_priv_lvl_i
data_err_ack_o
data_err_i
data_err_q
data_load_event_i
data_misaligned_i
data_req_ex_i
data_we_ex_i
deassert_we_o
debug_cause_o
debug_csr_save_o
debug_ebreakm_i
debug_ebreaku_i
debug_mode_n
debug_mode_o
debug_mode_q
debug_p_elw_no_sleep_o
debug_req_i
debug_req_pending
debug_req_q
debug_single_step_i
debug_wfi_no_sleep_o
dret_dec_i
dret_insn_i
ebrk_debug_entry_n
ebrk_debug_entry_q
ebrk_force_debug_mode
ebrk_insn_i
ecall_insn_i
ex_valid_i
exc_cause_o
exc_pc_mux_o
fencei_insn_i
fetch_enable_i
halt_id_o
halt_if_o
hwlp_counter0_gt_1
hwlp_counter1_gt_1
hwlp_counter_i
hwlp_dec_cnt_o
hwlp_end0_eq_pc
hwlp_end0_eq_pc_plus4
hwlp_end0_geq_pc
hwlp_end1_eq_pc
hwlp_end1_eq_pc_plus4
hwlp_end1_geq_pc
hwlp_end_4_id_d
hwlp_end_4_id_q
hwlp_end_addr_i
hwlp_jump_o
hwlp_mask_o
hwlp_start0_leq_pc
hwlp_start1_leq_pc
hwlp_start_addr_i
hwlp_targ_addr_o
id_ready_i
id_valid_i
illegal_insn_i
illegal_insn_n
illegal_insn_q
instr_req_o
instr_valid_i
irq_ack_o
irq_id_ctrl_i
irq_id_o
irq_req_ctrl_i
irq_sec_ctrl_i
irq_wu_ctrl_i
is_compressed_i
is_decoding_o
is_fetch_failed_i
is_hwlp_body
is_hwlp_illegal
jr_stall_o
jump_done
jump_done_q
jump_in_dec
jump_in_id
load_stall_o
misaligned_stall_o
mret_dec_i
mret_insn_i
mult_multicycle_i
operand_a_fw_mux_sel_o
operand_b_fw_mux_sel_o
operand_c_fw_mux_sel_o
pc_id_i
pc_mux_o
pc_set_o
perf_jr_stall_o
perf_jump_o
perf_ld_stall_o
perf_pipeline_stall_o
reg_d_alu_is_reg_a_i
reg_d_alu_is_reg_b_i
reg_d_alu_is_reg_c_i
reg_d_ex_is_reg_a_i
reg_d_ex_is_reg_b_i
reg_d_ex_is_reg_c_i
reg_d_wb_is_reg_a_i
reg_d_wb_is_reg_b_i
reg_d_wb_is_reg_c_i
regfile_alu_waddr_id_i
regfile_alu_we_fw_i
regfile_waddr_ex_i
regfile_we_ex_i
regfile_we_id_i
regfile_we_wb_i
rst_n
trap_addr_mux_o
trigger_match_i
uret_dec_i
uret_insn_i
wake_from_sleep_o
wb_ready_i
wfi_i
csr_access
csr_access_ex_o
csr_apu_stall
csr_cause_o
csr_hwlp_data_i
csr_hwlp_regid_i
csr_hwlp_we_i
csr_irq_sec_o
csr_op
csr_op_ex_o
csr_restore_dret_id_o
csr_restore_mret_id_o
csr_restore_uret_id_o
csr_save_cause_o
csr_save_ex_o
csr_save_id_o
csr_save_if_o
csr_status
ctrl_busy_o
ctrl_transfer_insn_in_dec
ctrl_transfer_insn_in_id
ctrl_transfer_target_mux_sel
current_priv_lvl_i
data_err_ack_o
data_err_i
data_load_event_ex_o
data_load_event_id
data_misaligned_ex_o
data_misaligned_i
data_reg_offset_ex_o
data_reg_offset_id
data_req_ex_o
data_req_id
data_sign_ext_ex_o
data_sign_ext_id
data_type_ex_o
data_type_id
data_we_ex_o
data_we_id
deassert_we
debug_cause_o
debug_csr_save_o
debug_ebreakm_i
debug_ebreaku_i
debug_mode_o
debug_p_elw_no_sleep_o
debug_req_i
debug_single_step_i
debug_wfi_no_sleep
alu_bmask_a_mux_sel_o
alu_bmask_b_mux_sel_o
alu_en
alu_en_o
alu_op_a_mux_sel_o
alu_op_b_mux_sel_o
alu_op_c_mux_sel_o
alu_operator_o
alu_vec_mode_o
apu_en
apu_en_o
apu_flags_src_o
apu_lat_o
apu_op_o
atop_o
bmask_a_mux_o
bmask_b_mux_o
check_fprm
csr_access_o
csr_illegal
csr_op
csr_op_o
csr_status_o
ctrl_transfer_insn
ctrl_transfer_insn_in_dec_o
ctrl_transfer_insn_in_id_o
ctrl_transfer_target_mux_sel_o
current_priv_lvl_i
data_load_event_o
data_reg_offset_o
data_req
data_req_o
data_sign_extension_o
data_type_o
data_we_o
deassert_we_i
debug_mode_i
debug_wfi_no_sleep_i
dret_dec_o
dret_insn_o
ebrk_insn_o
ecall_insn_o
fencei_insn_o
fp_op_group
fp_rnd_mode_o
fpu_dst_fmt_o
fpu_int_fmt_o
fpu_op
fpu_op_mod
fpu_src_fmt_o
fpu_vec_op
frm_i
hwlp_cnt_mux_sel_o
hwlp_start_mux_sel_o
hwlp_target_mux_sel_o
hwlp_we
hwlp_we_o
illegal_c_insn_i
illegal_insn_o
imm_a_mux_sel_o
imm_b_mux_sel_o
instr_rdata_i
is_clpx_o
is_subrot_o
mcounteren_i
mret_dec_o
mret_insn_o
mult_dot_en
mult_dot_en_o
mult_dot_signed_o
mult_imm_mux_o
mult_int_en
mult_int_en_o
mult_operator_o
mult_sel_subword_o
mult_signed_mode_o
prepost_useincr_o
reg_fp_a_o
reg_fp_b_o
reg_fp_c_o
reg_fp_d_o
rega_used_o
regb_used_o
regc_mux_o
regc_used_o
regfile_alu_waddr_sel_o
regfile_alu_we
regfile_alu_we_dec_o
regfile_alu_we_o
regfile_mem_we
regfile_mem_we_o
scalar_replication_c_o
scalar_replication_o
uret_dec_o
uret_insn_o
wfi_o
dret_dec
dret_insn_dec
ebrk_insn
ecall_insn_dec
ex_ready_i
ex_valid_i
exc_cause_o
exc_pc_mux_o
fencei_insn_dec
fetch_enable_i
fp_rnd_mode
fpu_dst_fmt
fpu_int_fmt
fpu_src_fmt
fregfile_ena
frm_i
halt_id
halt_if
halt_if_o
hwlp_cnt
hwlp_cnt_int
hwlp_cnt_mux_sel
hwlp_cnt_o
hwlp_dec_cnt
hwlp_end
hwlp_end_o
hwlp_jump_o
hwlp_mask
hwlp_regid
hwlp_regid_int
hwlp_start
hwlp_start_int
hwlp_start_mux_sel
hwlp_start_o
hwlp_target
hwlp_target_mux_sel
hwlp_target_o
hwlp_valid
hwlp_we
hwlp_we_int
hwlp_we_masked
id_ready_o
id_valid_o
illegal_c_insn_i
illegal_insn_dec
imm_a
imm_a_mux_sel
imm_b
imm_b_mux_sel
imm_bi_type
imm_clip_type
imm_i_type
imm_iz_type
imm_s2_type
imm_s3_type
imm_s_type
imm_sb_type
imm_shuffle_type
imm_shuffleb_type
imm_shuffleh_type
imm_u_type
imm_uj_type
imm_vec_ext_ex_o
imm_vec_ext_id
imm_vs_type
imm_vu_type
imm_z_type
instr
instr_rdata_i
instr_req_o
instr_valid_i
clk
current_priv_lvl_i
global_irq_enable
irq_i
irq_id_ctrl_o
irq_local_qual
irq_q
irq_req_ctrl_o
irq_sec_ctrl_o
irq_sec_i
irq_sec_q
irq_wu_ctrl_o
m_ie_i
mie_bypass_i
mip_o
rst_n
u_ie_i
irq_ack_o
irq_i
irq_id_ctrl
irq_id_o
irq_req_ctrl
irq_sec_ctrl
irq_sec_i
irq_wu_ctrl
is_clpx
is_compressed_i
is_decoding_o
is_fetch_failed_i
is_subrot
jr_stall
jump_target
jump_target_o
load_stall
m_irq_enable_i
mcounteren_i
mie_bypass_i
mip_o
misaligned_stall
mret_dec
mret_insn_dec
mult_clpx_img_ex_o
mult_clpx_shift_ex_o
mult_dot_en
mult_dot_op_a_ex_o
mult_dot_op_b_ex_o
mult_dot_op_c_ex_o
mult_dot_signed
mult_dot_signed_ex_o
mult_en
mult_en_ex_o
mult_imm_ex_o
mult_imm_id
mult_imm_mux
mult_int_en
mult_is_clpx_ex_o
mult_multicycle_i
mult_operand_a_ex_o
mult_operand_b_ex_o
mult_operand_c_ex_o
mult_operator
mult_operator_ex_o
mult_sel_subword
mult_sel_subword_ex_o
mult_signed_mode
mult_signed_mode_ex_o
operand_a_fw_id
operand_a_fw_mux_sel
operand_b
operand_b_fw_id
operand_b_fw_mux_sel
operand_b_vec
operand_c
operand_c_fw_id
operand_c_fw_mux_sel
operand_c_vec
pc_ex_o
pc_id_i
pc_mux_o
pc_set_o
perf_jr_stall_o
perf_jump_o
perf_ld_stall_o
perf_pipeline_stall_o
prepost_useincr
prepost_useincr_ex_o
reg_d_alu_is_reg_a_id
reg_d_alu_is_reg_b_id
reg_d_alu_is_reg_c_id
reg_d_ex_is_reg_a_id
reg_d_ex_is_reg_b_id
reg_d_ex_is_reg_c_id
reg_d_wb_is_reg_a_id
reg_d_wb_is_reg_b_id
reg_d_wb_is_reg_c_id
rega_used_dec
regb_used_dec
regc_mux
regc_used_dec
regfile_addr_ra_id
regfile_addr_rb_id
regfile_addr_rc_id
regfile_alu_waddr_ex_o
regfile_alu_waddr_fw_i
regfile_alu_waddr_id
regfile_alu_waddr_mux_sel
regfile_alu_wdata_fw_i
regfile_alu_we_dec_id
regfile_alu_we_ex_o
regfile_alu_we_fw_i
regfile_alu_we_id
regfile_data_ra_id
regfile_data_rb_id
regfile_data_rc_id
regfile_fp_a
regfile_fp_b
regfile_fp_c
regfile_fp_d
regfile_waddr_ex_o
regfile_waddr_id
regfile_waddr_wb_i
regfile_wdata_wb_i
regfile_we_ex_o
regfile_we_id
regfile_we_wb_i
clk
mem
mem_fp
raddr_a_i
raddr_b_i
raddr_c_i
rdata_a_o
rdata_b_o
rdata_c_o
rst_n
scan_cg_en_i
waddr_a
waddr_a_i
waddr_b
waddr_b_i
wdata_a_i
wdata_b_i
we_a_dec
we_a_i
we_b_dec
we_b_i
rst_n
scalar_replication
scalar_replication_c
scan_cg_en_i
trap_addr_mux_o
trigger_match_i
u_irq_enable_i
uret_dec
uret_insn_dec
wake_from_sleep_o
wb_ready_i
wfi_insn_dec
id_valid
if_busy
aligner_ready_o
aligner_ready_q
branch_addr_i
branch_addr_q
branch_i
clk
fetch_rdata_i
fetch_valid_i
hwlp_addr_i
hwlp_addr_q
hwlp_update_pc_i
hwlp_update_pc_q
if_valid_i
instr_aligned_o
instr_valid_o
instr_valid_q
next_state
pc_n
pc_o
pc_plus2
pc_plus4
pc_q
r_instr_h
r_instr_l
rst_n
state
update_state
aligner_ready
boot_addr_i
branch_addr_n
branch_req
clear_instr_valid_i
clk
illegal_instr_o
instr_i
instr_o
is_compressed_o
csr_mtvec_init_o
depc_i
dm_exception_addr_i
dm_halt_addr_i
exc_pc
exc_pc_mux_i
exc_vec_pc_mux
fetch_failed
fetch_rdata
fetch_ready
fetch_valid
halt_if_i
hwlp_jump_i
hwlp_target_i
id_ready_i
if_busy_o
if_ready
if_valid
illegal_c_insn
illegal_c_insn_id_o
instr_addr_o
instr_aligned
instr_compressed_int
instr_decompressed
instr_err_i
instr_err_pmp_i
instr_gnt_i
instr_rdata_i
instr_rdata_id_o
instr_req_o
instr_rvalid_i
instr_valid
instr_valid_id_o
is_compressed_id_o
is_fetch_failed_o
jump_target_ex_i
jump_target_id_i
m_exc_vec_pc_mux_i
m_trap_base_addr_i
mepc_i
pc_id_o
pc_if_o
pc_mux_i
pc_set_i
perf_imiss_o
branch_addr_i
branch_i
busy_o
clk
fetch_rdata_o
fetch_ready_i
fetch_valid_o
fifo_cnt
fifo_empty
fifo_flush
fifo_flush_but_first
fifo_full
clk_i
cnt_o
data_i
data_o
empty_o
flush_but_first_i
flush_i
full_o
gate_clock
mem_n
mem_q
pop_i
push_i
read_pointer_n
read_pointer_q
rst_ni
status_cnt_n
status_cnt_q
testmode_i
write_pointer_n
write_pointer_q
fifo_pop
fifo_push
fifo_rdata
hwlp_jump_i
hwlp_target_i
instr_addr_o
instr_err_i
instr_err_pmp_i
instr_gnt_i
instr_rdata_i
instr_req_o
instr_rvalid_i
clk
obi_addr_q
obi_atop_q
obi_be_q
obi_wdata_q
obi_we_q
next_state
obi_addr_o
obi_atop_o
obi_be_o
obi_err_i
obi_gnt_i
obi_rdata_i
obi_req_o
obi_rvalid_i
obi_wdata_o
obi_we_o
resp_err_o
resp_rdata_o
resp_valid_o
rst_n
state_q
trans_addr_i
trans_atop_i
trans_be_i
trans_ready_o
trans_valid_i
trans_wdata_i
trans_we_i
aligned_branch_addr
branch_addr_i
branch_i
busy_o
clk
cnt_q
count_down
count_up
fetch_ready_i
fetch_valid_o
fifo_cnt_i
fifo_cnt_masked
fifo_empty_i
fifo_flush_but_first_o
fifo_flush_o
fifo_pop_o
fifo_push_o
fifo_valid
flush_cnt_q
hwlp_flush_after_resp
hwlp_flush_cnt_delayed_q
hwlp_flush_resp
hwlp_flush_resp_delayed
hwlp_jump_i
hwlp_target_i
hwlp_wait_resp_flush
next_cnt
next_flush_cnt
next_state
req_i
resp_valid_i
rst_n
state_q
trans_addr_incr
trans_addr_o
trans_addr_q
trans_ready_i
trans_valid_o
req_i
resp_err
resp_rdata
resp_valid
rst_n
trans_addr
trans_ready
trans_valid
prefetch_busy
req_i
rst_n
trap_addr_mux_i
trap_base_addr
u_exc_vec_pc_mux_i
u_trap_base_addr_i
uepc_i
illegal_c_insn_id
imm_vec_ext_ex
instr_addr_o
instr_addr_pmp
instr_err_pmp
instr_gnt_i
instr_gnt_pmp
instr_rdata_i
instr_rdata_id
instr_req_int
instr_req_o
instr_req_pmp
instr_rvalid_i
instr_valid_id
irq_ack_o
irq_i
irq_id_o
irq_sec_i
is_compressed_id
is_decoding
is_fetch_failed_id
jump_target_ex
jump_target_id
addr_useincr_ex_i
busy_o
clk
cnt_q
count_down
count_up
ctrl_update
data_addr_int
data_addr_o
data_atop_ex_i
data_atop_o
data_be
data_be_o
data_err_i
data_err_pmp_i
data_gnt_i
data_load_event_ex_i
data_load_event_q
data_misaligned_ex_i
data_misaligned_o
clk
next_state
obi_addr_o
obi_atop_o
obi_be_o
obi_err_i
obi_gnt_i
obi_rdata_i
obi_req_o
obi_rvalid_i
obi_wdata_o
obi_we_o
resp_err_o
resp_rdata_o
resp_valid_o
rst_n
state_q
trans_addr_i
trans_atop_i
trans_be_i
trans_ready_o
trans_valid_i
trans_wdata_i
trans_we_i
data_rdata_ex_o
data_rdata_ext
data_rdata_i
data_reg_offset_ex_i
data_req_ex_i
data_req_o
data_rvalid_i
data_sign_ext_ex_i
data_sign_ext_q
data_type_ex_i
data_type_q
data_wdata
data_wdata_ex_i
data_wdata_o
data_we_ex_i
data_we_o
data_we_q
load_err_o
lsu_ready_ex_o
lsu_ready_wb_o
misaligned_st
next_cnt
operand_a_ex_i
operand_b_ex_i
p_elw_finish_o
p_elw_start_o
rdata_b_ext
rdata_h_ext
rdata_offset_q
rdata_q
rdata_w_ext
resp_err
resp_rdata
resp_valid
rst_n
store_err_o
trans_addr
trans_atop
trans_be
trans_ready
trans_valid
trans_wdata
trans_we
wdata_offset
lsu_busy
lsu_rdata
lsu_ready_ex
lsu_ready_wb
m_exc_vec_pc_mux_id
m_irq_enable
mcounteren
mepc
mie_bypass
mip
mtvec
mtvec_addr_i
mtvec_mode
mult_clpx_img_ex
mult_clpx_shift_ex
mult_dot_op_a_ex
mult_dot_op_b_ex
mult_dot_op_c_ex
mult_dot_signed_ex
mult_en_ex
mult_imm_ex
mult_is_clpx_ex
mult_multicycle
mult_operand_a_ex
mult_operand_b_ex
mult_operand_c_ex
mult_operator_ex
mult_sel_subword_ex
mult_signed_mode_ex
p_elw_finish
p_elw_start
pc_ex
pc_id
pc_if
pc_mux_id
pc_set
perf_apu_cont
perf_apu_dep
perf_apu_type
perf_apu_wb
perf_imiss
perf_jr_stall
perf_jump
perf_ld_stall
perf_pipeline_stall
pmp_addr
pmp_cfg
pulp_clock_en_i
regfile_alu_waddr_ex
regfile_alu_waddr_fw
regfile_alu_wdata_fw
regfile_alu_we_ex
regfile_alu_we_fw
regfile_waddr_ex
regfile_waddr_fw_wb_o
regfile_wdata
regfile_we_ex
regfile_we_wb
rst_ni
scan_cg_en_i
sec_lvl_o
apu_busy_i
clk_gated_o
clk_ungated_i
clock_en
core_busy_d
core_busy_q
clk_en
clk_i
clk_o
en_i
scan_cg_en_i
core_sleep_o
ctrl_busy_i
debug_p_elw_no_sleep_i
fetch_enable_d
fetch_enable_i
fetch_enable_o
fetch_enable_q
if_busy_i
lsu_busy_i
p_elw_busy_d
p_elw_busy_q
p_elw_finish_i
p_elw_start_i
pulp_clock_en_i
rst_n
scan_cg_en_i
wake_from_sleep_i
trap_addr_mux
trigger_match
u_exc_vec_pc_mux_id
u_irq_enable
uepc
useincr_addr_ex
utvec
utvec_mode
wake_from_sleep
wb_valid
