; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 --emit-ir=s_wait_dscnt_barrier_kernel 2>/dev/null | %FileCheck %s
;
; Focused regression for source wait-counter preservation around LDS barriers.
;
; The real TensorDescriptor `_upcast_from_mxfp` path writes packed BF16 tiles
; through LDS, executes `s_wait_dscnt 0`, then enters the gfx12 split barrier
; (`s_barrier_signal` / `s_barrier_wait`) before re-reading those LDS slots.
; Treating `s_wait_dscnt` as a no-op lets the target reach the barrier before
; the prior DS write is complete.  On gfx942 that surfaced as sparse,
; nondeterministic sign-bit flips after the LDS reshape.
;
; This fixture pins the structural lowering: the source wait must become a real
; target wait operation between the LDS store and the barrier, and the wait after
; the LDS load must survive too.  If either wait is dropped, FileCheck fails
; deterministically instead of relying on a runtime race to reproduce.

; CHECK-LABEL: define amdgpu_kernel void @s_wait_dscnt_barrier_kernel(
; CHECK: store <4 x i32> %{{[^,]+}}, ptr addrspace(3) %{{[^,]+}}
; CHECK: call void @llvm.amdgcn.s.waitcnt(i32 0)
; CHECK: call void @llvm.amdgcn.s.barrier()
; CHECK: %ds_ld{{[0-9]*}} = load <4 x i32>, ptr addrspace(3) %{{[^,]+}}
; CHECK: call void @llvm.amdgcn.s.waitcnt(i32 0)

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	s_wait_dscnt_barrier_kernel
	.p2align	8
	.type	s_wait_dscnt_barrier_kernel,@function
s_wait_dscnt_barrier_kernel:
	s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1
	s_load_b64 s[0:1], s[0:1], 0x0
	v_lshlrev_b32_e32 v1, 4, v0
	v_or_b32_e32 v2, 0x11000000, v0
	v_or_b32_e32 v3, 0x22000000, v0
	v_or_b32_e32 v4, 0x33000000, v0
	v_or_b32_e32 v5, 0x44000000, v0
	ds_store_b128 v1, v[2:5]
	s_wait_dscnt 0
	s_barrier_signal -1
	s_barrier_wait -1
	ds_load_b128 v[2:5], v1
	s_wait_dscnt 0
	s_wait_kmcnt 0x0
	global_store_b128 v0, v[2:5], s[0:1] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel s_wait_dscnt_barrier_kernel
		.amdhsa_group_segment_fixed_size 4096
		.amdhsa_kernarg_size 8
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_next_free_vgpr 6
		.amdhsa_next_free_sgpr 2
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - { .address_space:  global, .offset:         0, .size:           8, .value_kind:     global_buffer }
    .group_segment_fixed_size: 4096
    .kernarg_segment_align: 8
    .kernarg_segment_size: 8
    .max_flat_workgroup_size: 1024
    .name:           s_wait_dscnt_barrier_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     2
    .symbol:         s_wait_dscnt_barrier_kernel.kd
    .vgpr_count:     6
    .wavefront_size: 32
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
