// Seed: 3161558185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_12 = -1 ? id_6 : id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_6 = 32'd33
) (
    input  tri1  _id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  wor   id_5,
    output uwire _id_6
);
  logic [-1 'h0 : -1] id_8;
  assign id_8 = -1'b0;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [id_0 : id_6] id_9;
  ;
endmodule
