// Seed: 2394250927
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wand  id_5
    , id_7
);
  wire id_8;
  wire id_9;
  assign id_7 = 1'd0;
  id_10(
      1, 1
  );
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    output uwire id_3
    , id_19,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    output wire id_11,
    input wire id_12,
    output tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wire id_17
);
  or (id_15, id_10, id_14, id_9, id_7, id_5, id_4, id_16, id_12, id_19);
  wor id_20 = id_14;
  module_0(
      id_20, id_14, id_20, id_4, id_6, id_6
  );
endmodule
