

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_1'
================================================================
* Date:           Tue May 26 00:38:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.568 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      510|      540| 1.530 us | 1.620 us |  510|  540|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_fu_427  |karastuba_mul_templa  |      307|      337| 0.921 us | 1.011 us |  307|  337|   none  |
        |grp_mul_I_O_fu_436               |mul_I_O               |      284|      314| 0.852 us | 0.942 us |  284|  314|   none  |
        |grp_mul_I_O_fu_447               |mul_I_O               |      284|      314| 0.852 us | 0.942 us |  284|  314|   none  |
        |grp_CAT_I_I_I_O_fu_458           |CAT_I_I_I_O           |       95|       95| 0.285 us | 0.285 us |   95|   95|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 2  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 5  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 6  |       17|       17|         3|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     494|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|     12|     3394|    4867|    0|
|Memory           |        6|      -|      640|      48|    0|
|Multiplexer      |        -|      -|        -|     683|    -|
|Register         |        -|      -|      257|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        6|     12|     4291|    6092|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      1|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_CAT_I_I_I_O_fu_458           |CAT_I_I_I_O           |        0|      0|   671|   910|    0|
    |grp_karastuba_mul_templa_fu_427  |karastuba_mul_templa  |        0|      4|  1155|  1673|    0|
    |grp_mul_I_O_fu_436               |mul_I_O               |        0|      4|   784|  1142|    0|
    |grp_mul_I_O_fu_447               |mul_I_O               |        0|      4|   784|  1142|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |        0|     12|  3394|  4867|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |lhs0_digits_data_U      |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |lhs1_digits_data_U      |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |rhs0_digits_data_U      |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |rhs1_digits_data_U      |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |lhs0_tmp_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |lhs1_tmp_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |rhs0_tmp_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |rhs1_tmp_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |z0_digits_data_U        |karastuba_mul_temmb6  |        2|   0|   0|    0|    16|   32|     1|          512|
    |z2_digits_data_U        |karastuba_mul_temmb6  |        2|   0|   0|    0|    16|   32|     1|          512|
    |cross_mul_digits_dat_U  |karastuba_mul_temmb6  |        2|   0|   0|    0|    16|   32|     1|          512|
    |add2_digits_data_U      |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    |z1_digits_data_U        |karastuba_mul_tempcA  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        6| 640|  48|    0|   144|  416|    13|         4608|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add2_digits_data_d0               |     +    |      0|  0|  32|          32|          32|
    |add2_tmp_bits_fu_654_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln57_fu_590_p2                |     +    |      0|  0|  40|          33|          33|
    |add_ln58_1_fu_613_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln61_fu_644_p2                |     +    |      0|  0|  15|           5|           5|
    |add_ln92_fu_743_p2                |     +    |      0|  0|  15|           5|           5|
    |i_2_fu_491_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_520_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_4_fu_537_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_570_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_670_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_474_p2                       |     +    |      0|  0|  12|           4|           1|
    |tmp_4_fu_715_p2                   |     +    |      0|  0|  40|          33|          33|
    |tmp_fu_607_p2                     |     +    |      0|  0|  41|          34|          34|
    |z1_digits_data_d0                 |     +    |      0|  0|  39|          32|          32|
    |tmp_3_fu_690_p2                   |     -    |      0|  0|  40|          33|          33|
    |z1_tmp_bits_fu_752_p2             |     -    |      0|  0|  15|           7|           7|
    |exitcond_i_fu_664_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln246_fu_468_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln247_fu_485_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln248_fu_514_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln249_fu_531_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_564_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |empty_21_fu_735_p3                |  select  |      0|  0|   2|           1|           2|
    |select_ln79_1_fu_704_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln79_fu_696_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln247_fu_497_p2               |    xor   |      0|  0|   5|           4|           5|
    |xor_ln249_fu_543_p2               |    xor   |      0|  0|   5|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 494|         322|         313|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |add2_digits_data_address0      |  15|          3|    4|         12|
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |cross_mul_digits_dat_address0  |  15|          3|    4|         12|
    |cross_mul_digits_dat_ce0       |  15|          3|    1|          3|
    |cross_mul_digits_dat_ce1       |   9|          2|    1|          2|
    |cross_mul_digits_dat_we0       |   9|          2|    1|          2|
    |cross_mul_digits_dat_we1       |   9|          2|    1|          2|
    |i1_0_reg_346                   |   9|          2|    4|          8|
    |i2_0_reg_358                   |   9|          2|    4|          8|
    |i3_0_reg_369                   |   9|          2|    4|          8|
    |i_0_i2_reg_416                 |   9|          2|    5|         10|
    |i_0_i_reg_393                  |   9|          2|    5|         10|
    |i_0_reg_335                    |   9|          2|    4|          8|
    |lhs0_digits_data_address0      |  15|          3|    3|          9|
    |lhs0_digits_data_ce0           |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0  |  15|          3|    3|          9|
    |lhs0_tmp_digits_data_ce0       |  15|          3|    1|          3|
    |lhs1_digits_data_address0      |  15|          3|    3|          9|
    |lhs1_digits_data_ce0           |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0  |  15|          3|    3|          9|
    |lhs1_tmp_digits_data_ce0       |  15|          3|    1|          3|
    |lhs_digits_data_address0       |  15|          3|    4|         12|
    |needDown_0_i_reg_404           |   9|          2|    1|          2|
    |rhs0_digits_data_address0      |  15|          3|    3|          9|
    |rhs0_digits_data_ce0           |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0  |  15|          3|    3|          9|
    |rhs0_tmp_digits_data_ce0       |  15|          3|    1|          3|
    |rhs1_digits_data_address0      |  15|          3|    3|          9|
    |rhs1_digits_data_ce0           |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0  |  15|          3|    3|          9|
    |rhs1_tmp_digits_data_ce0       |  15|          3|    1|          3|
    |rhs_digits_data_address0       |  15|          3|    4|         12|
    |tmp_0_i_reg_381                |   9|          2|    2|          4|
    |z0_digits_data_address0        |  21|          4|    4|         16|
    |z0_digits_data_ce0             |  21|          4|    1|          4|
    |z0_digits_data_ce1             |   9|          2|    1|          2|
    |z0_digits_data_we0             |   9|          2|    1|          2|
    |z0_digits_data_we1             |   9|          2|    1|          2|
    |z1_digits_data_address0        |  15|          3|    4|         12|
    |z1_digits_data_ce0             |  15|          3|    1|          3|
    |z2_digits_data_address0        |  21|          4|    4|         16|
    |z2_digits_data_ce0             |  21|          4|    1|          4|
    |z2_digits_data_ce1             |   9|          2|    1|          2|
    |z2_digits_data_we0             |   9|          2|    1|          2|
    |z2_digits_data_we1             |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 683|        143|  107|        302|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln57_reg_871                              |  33|   0|   33|          0|
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |   1|   0|    1|          0|
    |exitcond_i_reg_886                            |   1|   0|    1|          0|
    |exitcond_i_reg_886_pp1_iter1_reg              |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_fu_458_ap_start_reg           |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_fu_427_ap_start_reg  |   1|   0|    1|          0|
    |grp_mul_I_O_fu_436_ap_start_reg               |   1|   0|    1|          0|
    |grp_mul_I_O_fu_447_ap_start_reg               |   1|   0|    1|          0|
    |i1_0_reg_346                                  |   4|   0|    4|          0|
    |i2_0_reg_358                                  |   4|   0|    4|          0|
    |i3_0_reg_369                                  |   4|   0|    4|          0|
    |i_0_i2_reg_416                                |   5|   0|    5|          0|
    |i_0_i_reg_393                                 |   5|   0|    5|          0|
    |i_0_reg_335                                   |   4|   0|    4|          0|
    |i_2_reg_780                                   |   4|   0|    4|          0|
    |i_3_reg_793                                   |   4|   0|    4|          0|
    |i_4_reg_812                                   |   4|   0|    4|          0|
    |i_reg_761                                     |   4|   0|    4|          0|
    |icmp_ln51_reg_837                             |   1|   0|    1|          0|
    |icmp_ln51_reg_837_pp0_iter1_reg               |   1|   0|    1|          0|
    |needDown_0_i_reg_404                          |   1|   0|    1|          0|
    |res_tmp_bits_write_a_1_reg_827                |   4|   0|    4|          0|
    |res_tmp_bits_write_a_reg_822                  |   4|   0|    4|          0|
    |tmp_0_i_reg_381                               |   2|   0|    2|          0|
    |tmp_3_reg_910                                 |  33|   0|   33|          0|
    |z0_digits_data_load_reg_861                   |  32|   0|   32|          0|
    |z1_tmp_bits_reg_921                           |   7|   0|    7|          0|
    |z2_digits_data_load_reg_866                   |  32|   0|   32|          0|
    |zext_ln246_reg_766                            |   4|   0|   64|         60|
    |zext_ln248_reg_798                            |   4|   0|   64|         60|
    |zext_ln257_reg_832                            |   4|   0|    5|          1|
    |zext_ln56_reg_846                             |   5|   0|   64|         59|
    |zext_ln56_reg_846_pp0_iter1_reg               |   5|   0|   64|         59|
    |zext_ln61_4_reg_881                           |   6|   0|    7|          1|
    |zext_ln77_reg_895                             |   5|   0|   64|         59|
    |zext_ln77_reg_895_pp1_iter1_reg               |   5|   0|   64|         59|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 257|   0|  615|        358|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | karastuba_mul_templa.1 | return value |
|lhs_digits_data_address0  | out |    4|  ap_memory |     lhs_digits_data    |     array    |
|lhs_digits_data_ce0       | out |    1|  ap_memory |     lhs_digits_data    |     array    |
|lhs_digits_data_q0        |  in |   32|  ap_memory |     lhs_digits_data    |     array    |
|rhs_digits_data_address0  | out |    4|  ap_memory |     rhs_digits_data    |     array    |
|rhs_digits_data_ce0       | out |    1|  ap_memory |     rhs_digits_data    |     array    |
|rhs_digits_data_q0        |  in |   32|  ap_memory |     rhs_digits_data    |     array    |
|res_digits_data_address0  | out |    5|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_ce0       | out |    1|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_we0       | out |    1|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_d0        | out |   32|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_q0        |  in |   32|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_address1  | out |    5|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_ce1       | out |    1|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_we1       | out |    1|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_d1        | out |   32|  ap_memory |     res_digits_data    |     array    |
|res_digits_data_q1        |  in |   32|  ap_memory |     res_digits_data    |     array    |
+--------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%lhs0_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 20 'alloca' 'lhs0_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%lhs1_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 21 'alloca' 'lhs1_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%rhs0_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 22 'alloca' 'rhs0_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%rhs1_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 23 'alloca' 'rhs1_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%lhs0_tmp_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 24 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%lhs1_tmp_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 25 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%rhs0_tmp_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 26 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%rhs1_tmp_digits_data = alloca [8 x i32], align 4" [multest.cc:244]   --->   Operation 27 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%z0_digits_data = alloca [16 x i32], align 4" [multest.cc:252]   --->   Operation 28 'alloca' 'z0_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%z2_digits_data = alloca [16 x i32], align 4" [multest.cc:254]   --->   Operation 29 'alloca' 'z2_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%cross_mul_digits_dat = alloca [16 x i32], align 4"   --->   Operation 30 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add2_digits_data = alloca [16 x i32], align 4" [multest.cc:261]   --->   Operation 31 'alloca' 'add2_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%z1_digits_data = alloca [16 x i32], align 4" [multest.cc:263]   --->   Operation 32 'alloca' 'z1_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln246 = icmp eq i4 %i_0, -8" [multest.cc:246]   --->   Operation 35 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.87ns)   --->   "%i = add i4 %i_0, 1" [multest.cc:246]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.preheader4.preheader, label %2" [multest.cc:246]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %i_0 to i64" [multest.cc:246]   --->   Operation 39 'zext' 'zext_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_digits_data_addr = getelementptr [16 x i32]* %lhs_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 40 'getelementptr' 'lhs_digits_data_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.70ns)   --->   "%lhs_digits_data_load = load i32* %lhs_digits_data_addr, align 4" [multest.cc:246]   --->   Operation 41 'load' 'lhs_digits_data_load' <Predicate = (!icmp_ln246)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "br label %.preheader4" [multest.cc:247]   --->   Operation 42 'br' <Predicate = (icmp_ln246)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 43 [1/2] (0.70ns)   --->   "%lhs_digits_data_load = load i32* %lhs_digits_data_addr, align 4" [multest.cc:246]   --->   Operation 43 'load' 'lhs_digits_data_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_1 = getelementptr [8 x i32]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 44 'getelementptr' 'lhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "store i32 %lhs_digits_data_load, i32* %lhs0_tmp_digits_data_1, align 4" [multest.cc:246]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lhs0_digits_data_add = getelementptr [8 x i32]* %lhs0_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 46 'getelementptr' 'lhs0_digits_data_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "store i32 %lhs_digits_data_load, i32* %lhs0_digits_data_add, align 4" [multest.cc:246]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.32>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader4.preheader ]"   --->   Operation 49 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.82ns)   --->   "%icmp_ln247 = icmp eq i4 %i1_0, -8" [multest.cc:247]   --->   Operation 50 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 51 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.87ns)   --->   "%i_2 = add i4 %i1_0, 1" [multest.cc:247]   --->   Operation 52 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %.preheader3.preheader, label %3" [multest.cc:247]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.51ns)   --->   "%xor_ln247 = xor i4 %i1_0, -8" [multest.cc:247]   --->   Operation 54 'xor' 'xor_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i4 %xor_ln247 to i64" [multest.cc:247]   --->   Operation 55 'zext' 'zext_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_digits_data_addr_1 = getelementptr [16 x i32]* %lhs_digits_data, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 56 'getelementptr' 'lhs_digits_data_addr_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.70ns)   --->   "%lhs_digits_data_load_1 = load i32* %lhs_digits_data_addr_1, align 4" [multest.cc:247]   --->   Operation 57 'load' 'lhs_digits_data_load_1' <Predicate = (!icmp_ln247)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/1] (0.95ns)   --->   "br label %.preheader3" [multest.cc:248]   --->   Operation 58 'br' <Predicate = (icmp_ln247)> <Delay = 0.95>

State 5 <SV = 3> <Delay = 1.41>
ST_5 : Operation 59 [1/2] (0.70ns)   --->   "%lhs_digits_data_load_1 = load i32* %lhs_digits_data_addr_1, align 4" [multest.cc:247]   --->   Operation 59 'load' 'lhs_digits_data_load_1' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %i1_0 to i64" [multest.cc:247]   --->   Operation 60 'zext' 'zext_ln247_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_1 = getelementptr [8 x i32]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln247_1" [multest.cc:247]   --->   Operation 61 'getelementptr' 'lhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "store i32 %lhs_digits_data_load_1, i32* %lhs1_tmp_digits_data_1, align 4" [multest.cc:247]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%lhs1_digits_data_add = getelementptr [8 x i32]* %lhs1_digits_data, i64 0, i64 %zext_ln247_1" [multest.cc:247]   --->   Operation 63 'getelementptr' 'lhs1_digits_data_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.70ns)   --->   "store i32 %lhs_digits_data_load_1, i32* %lhs1_digits_data_add, align 4" [multest.cc:247]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader4" [multest.cc:247]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.32>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_3, %4 ], [ 0, %.preheader3.preheader ]"   --->   Operation 66 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.82ns)   --->   "%icmp_ln248 = icmp eq i4 %i2_0, -8" [multest.cc:248]   --->   Operation 67 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 68 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.87ns)   --->   "%i_3 = add i4 %i2_0, 1" [multest.cc:248]   --->   Operation 69 'add' 'i_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %.preheader2.preheader, label %4" [multest.cc:248]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i4 %i2_0 to i64" [multest.cc:248]   --->   Operation 71 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%rhs_digits_data_addr = getelementptr [16 x i32]* %rhs_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 72 'getelementptr' 'rhs_digits_data_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (0.70ns)   --->   "%rhs_digits_data_load = load i32* %rhs_digits_data_addr, align 4" [multest.cc:248]   --->   Operation 73 'load' 'rhs_digits_data_load' <Predicate = (!icmp_ln248)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 74 [1/1] (0.95ns)   --->   "br label %.preheader2" [multest.cc:249]   --->   Operation 74 'br' <Predicate = (icmp_ln248)> <Delay = 0.95>

State 7 <SV = 4> <Delay = 1.41>
ST_7 : Operation 75 [1/2] (0.70ns)   --->   "%rhs_digits_data_load = load i32* %rhs_digits_data_addr, align 4" [multest.cc:248]   --->   Operation 75 'load' 'rhs_digits_data_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_1 = getelementptr [8 x i32]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 76 'getelementptr' 'rhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.70ns)   --->   "store i32 %rhs_digits_data_load, i32* %rhs0_tmp_digits_data_1, align 4" [multest.cc:248]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%rhs0_digits_data_add = getelementptr [8 x i32]* %rhs0_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 78 'getelementptr' 'rhs0_digits_data_add' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.70ns)   --->   "store i32 %rhs_digits_data_load, i32* %rhs0_digits_data_add, align 4" [multest.cc:248]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3" [multest.cc:248]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.32>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_4, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 81 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.82ns)   --->   "%icmp_ln249 = icmp eq i4 %i3_0, -8" [multest.cc:249]   --->   Operation 82 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 83 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.87ns)   --->   "%i_4 = add i4 %i3_0, 1" [multest.cc:249]   --->   Operation 84 'add' 'i_4' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %._crit_edge, label %5" [multest.cc:249]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.51ns)   --->   "%xor_ln249 = xor i4 %i3_0, -8" [multest.cc:249]   --->   Operation 86 'xor' 'xor_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i4 %xor_ln249 to i64" [multest.cc:249]   --->   Operation 87 'zext' 'zext_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_digits_data_addr_1 = getelementptr [16 x i32]* %rhs_digits_data, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 88 'getelementptr' 'rhs_digits_data_addr_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (0.70ns)   --->   "%rhs_digits_data_load_1 = load i32* %rhs_digits_data_addr_1, align 4" [multest.cc:249]   --->   Operation 89 'load' 'rhs_digits_data_load_1' <Predicate = (!icmp_ln249)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 90 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs0_digits_data, i2 0, [8 x i32]* %rhs0_digits_data, [16 x i32]* %z0_digits_data)" [multest.cc:214->multest.cc:253]   --->   Operation 90 'call' 'res_tmp_bits_write_a' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 91 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs1_digits_data, i2 0, [8 x i32]* %rhs1_digits_data, [16 x i32]* %z2_digits_data)" [multest.cc:214->multest.cc:255]   --->   Operation 91 'call' 'res_tmp_bits_write_a_1' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 92 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([8 x i32]* %lhs0_tmp_digits_data, [8 x i32]* %lhs1_tmp_digits_data, [8 x i32]* %rhs0_tmp_digits_data, [8 x i32]* %rhs1_tmp_digits_data, [16 x i32]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 92 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 1.41>
ST_9 : Operation 93 [1/2] (0.70ns)   --->   "%rhs_digits_data_load_1 = load i32* %rhs_digits_data_addr_1, align 4" [multest.cc:249]   --->   Operation 93 'load' 'rhs_digits_data_load_1' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i4 %i3_0 to i64" [multest.cc:249]   --->   Operation 94 'zext' 'zext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_1 = getelementptr [8 x i32]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln249_1" [multest.cc:249]   --->   Operation 95 'getelementptr' 'rhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.70ns)   --->   "store i32 %rhs_digits_data_load_1, i32* %rhs1_tmp_digits_data_1, align 4" [multest.cc:249]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%rhs1_digits_data_add = getelementptr [8 x i32]* %rhs1_digits_data, i64 0, i64 %zext_ln249_1" [multest.cc:249]   --->   Operation 97 'getelementptr' 'rhs1_digits_data_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.70ns)   --->   "store i32 %rhs_digits_data_load_1, i32* %rhs1_digits_data_add, align 4" [multest.cc:249]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader2" [multest.cc:249]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 100 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs0_digits_data, i2 0, [8 x i32]* %rhs0_digits_data, [16 x i32]* %z0_digits_data)" [multest.cc:214->multest.cc:253]   --->   Operation 100 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 101 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs1_digits_data, i2 0, [8 x i32]* %rhs1_digits_data, [16 x i32]* %z2_digits_data)" [multest.cc:214->multest.cc:255]   --->   Operation 101 'call' 'res_tmp_bits_write_a_1' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 102 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([8 x i32]* %lhs0_tmp_digits_data, [8 x i32]* %lhs1_tmp_digits_data, [8 x i32]* %rhs0_tmp_digits_data, [8 x i32]* %rhs1_tmp_digits_data, [16 x i32]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 102 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:257]   --->   Operation 103 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.95>

State 11 <SV = 6> <Delay = 1.32>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_0_i = phi i2 [ %trunc_ln, %hls_label_12 ], [ 0, %._crit_edge ]" [multest.cc:59->multest.cc:262]   --->   Operation 105 'phi' 'tmp_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i_5, %hls_label_12 ], [ 0, %._crit_edge ]"   --->   Operation 106 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i5 %i_0_i, -16" [multest.cc:51->multest.cc:262]   --->   Operation 107 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 108 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.94ns)   --->   "%i_5 = add i5 %i_0_i, 1" [multest.cc:51->multest.cc:262]   --->   Operation 109 'add' 'i_5' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit", label %hls_label_12" [multest.cc:51->multest.cc:262]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %i_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 111 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%z0_digits_data_addr = getelementptr [16 x i32]* %z0_digits_data, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:262]   --->   Operation 112 'getelementptr' 'z0_digits_data_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.70ns)   --->   "%z0_digits_data_load = load i32* %z0_digits_data_addr, align 4" [multest.cc:56->multest.cc:262]   --->   Operation 113 'load' 'z0_digits_data_load' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%z2_digits_data_addr = getelementptr [16 x i32]* %z2_digits_data, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:262]   --->   Operation 114 'getelementptr' 'z2_digits_data_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (0.70ns)   --->   "%z2_digits_data_load = load i32* %z2_digits_data_addr, align 4" [multest.cc:57->multest.cc:262]   --->   Operation 115 'load' 'z2_digits_data_load' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 7> <Delay = 2.17>
ST_12 : Operation 116 [1/2] (0.70ns)   --->   "%z0_digits_data_load = load i32* %z0_digits_data_addr, align 4" [multest.cc:56->multest.cc:262]   --->   Operation 116 'load' 'z0_digits_data_load' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %z0_digits_data_load to i33" [multest.cc:57->multest.cc:262]   --->   Operation 117 'zext' 'zext_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 118 [1/2] (0.70ns)   --->   "%z2_digits_data_load = load i32* %z2_digits_data_addr, align 4" [multest.cc:57->multest.cc:262]   --->   Operation 118 'load' 'z2_digits_data_load' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %z2_digits_data_load to i33" [multest.cc:56->multest.cc:262]   --->   Operation 119 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.46ns)   --->   "%add_ln57 = add i33 %zext_ln57, %zext_ln56_1" [multest.cc:57->multest.cc:262]   --->   Operation 120 'add' 'add_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 1.78>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %tmp_0_i to i34" [multest.cc:51->multest.cc:262]   --->   Operation 121 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [multest.cc:52->multest.cc:262]   --->   Operation 122 'specregionbegin' 'tmp_25_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:262]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i2 %tmp_0_i to i32" [multest.cc:56->multest.cc:262]   --->   Operation 124 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i33 %add_ln57 to i34" [multest.cc:57->multest.cc:262]   --->   Operation 125 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.46ns)   --->   "%tmp = add i34 %zext_ln57_1, %zext_ln51" [multest.cc:57->multest.cc:262]   --->   Operation 126 'add' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1 = add i32 %z2_digits_data_load, %zext_ln56_2" [multest.cc:58->multest.cc:262]   --->   Operation 127 'add' 'add_ln58_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 128 [1/1] (1.08ns) (root node of TernaryAdder)   --->   "%add_ln58 = add i32 %add_ln58_1, %z0_digits_data_load" [multest.cc:58->multest.cc:262]   --->   Operation 128 'add' 'add_ln58' <Predicate = (!icmp_ln51)> <Delay = 1.08> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%add2_digits_data_add = getelementptr [16 x i32]* %add2_digits_data, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:262]   --->   Operation 129 'getelementptr' 'add2_digits_data_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.70ns)   --->   "store i32 %add_ln58, i32* %add2_digits_data_add, align 4" [multest.cc:58->multest.cc:262]   --->   Operation 130 'store' <Predicate = (!icmp_ln51)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %tmp, i32 32, i32 33)" [multest.cc:59->multest.cc:262]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_25_i)" [multest.cc:60->multest.cc:262]   --->   Operation 132 'specregionend' 'empty_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 133 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.81>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %tmp_0_i to i6" [multest.cc:61->multest.cc:262]   --->   Operation 134 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %res_tmp_bits_write_a to i5" [multest.cc:61->multest.cc:262]   --->   Operation 135 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i4 %res_tmp_bits_write_a_1 to i5" [multest.cc:61->multest.cc:262]   --->   Operation 136 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.87ns)   --->   "%add_ln61 = add i5 %zext_ln61_2, %zext_ln61_1" [multest.cc:61->multest.cc:262]   --->   Operation 137 'add' 'add_ln61' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %add_ln61 to i6" [multest.cc:61->multest.cc:262]   --->   Operation 138 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln61, %zext_ln61_3" [multest.cc:61->multest.cc:262]   --->   Operation 139 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i6 %add2_tmp_bits to i7" [multest.cc:61->multest.cc:262]   --->   Operation 140 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.95ns)   --->   "br label %.preheader.i3"   --->   Operation 141 'br' <Predicate = true> <Delay = 0.95>

State 15 <SV = 8> <Delay = 1.32>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%needDown_0_i = phi i1 [ %tmp_5, %hls_label_13 ], [ false, %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit" ]" [multest.cc:81->multest.cc:264]   --->   Operation 142 'phi' 'needDown_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i5 [ %i_6, %hls_label_13 ], [ 0, %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit" ]"   --->   Operation 143 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i5 %i_0_i2, -16" [multest.cc:74->multest.cc:264]   --->   Operation 144 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 145 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.94ns)   --->   "%i_6 = add i5 %i_0_i2, 1" [multest.cc:74->multest.cc:264]   --->   Operation 146 'add' 'i_6' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit", label %hls_label_13" [multest.cc:74->multest.cc:264]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %i_0_i2 to i64" [multest.cc:77->multest.cc:264]   --->   Operation 148 'zext' 'zext_ln77' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_1 = getelementptr [16 x i32]* %cross_mul_digits_dat, i64 0, i64 %zext_ln77" [multest.cc:77->multest.cc:264]   --->   Operation 149 'getelementptr' 'cross_mul_digits_dat_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 150 [2/2] (0.70ns)   --->   "%cross_mul_digits_dat_2 = load i32* %cross_mul_digits_dat_1, align 4" [multest.cc:77->multest.cc:264]   --->   Operation 150 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%add2_digits_data_add_1 = getelementptr [16 x i32]* %add2_digits_data, i64 0, i64 %zext_ln77" [multest.cc:78->multest.cc:264]   --->   Operation 151 'getelementptr' 'add2_digits_data_add_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 152 [2/2] (0.70ns)   --->   "%add2_digits_data_loa = load i32* %add2_digits_data_add_1, align 4" [multest.cc:78->multest.cc:264]   --->   Operation 152 'load' 'add2_digits_data_loa' <Predicate = (!exitcond_i)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 9> <Delay = 2.17>
ST_16 : Operation 153 [1/2] (0.70ns)   --->   "%cross_mul_digits_dat_2 = load i32* %cross_mul_digits_dat_1, align 4" [multest.cc:77->multest.cc:264]   --->   Operation 153 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i32 %cross_mul_digits_dat_2 to i33" [multest.cc:77->multest.cc:264]   --->   Operation 154 'zext' 'zext_ln77_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 155 [1/2] (0.70ns)   --->   "%add2_digits_data_loa = load i32* %add2_digits_data_add_1, align 4" [multest.cc:78->multest.cc:264]   --->   Operation 155 'load' 'add2_digits_data_loa' <Predicate = (!exitcond_i)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i32 %add2_digits_data_loa to i33" [multest.cc:78->multest.cc:264]   --->   Operation 156 'zext' 'zext_ln78' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (1.46ns)   --->   "%tmp_3 = sub i33 %zext_ln77_1, %zext_ln78" [multest.cc:78->multest.cc:264]   --->   Operation 157 'sub' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 2.17>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [multest.cc:75->multest.cc:264]   --->   Operation 158 'specregionbegin' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:76->multest.cc:264]   --->   Operation 159 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%select_ln79 = select i1 %needDown_0_i, i33 -1, i33 0" [multest.cc:79->multest.cc:264]   --->   Operation 160 'select' 'select_ln79' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%select_ln79_1 = select i1 %needDown_0_i, i32 -1, i32 0" [multest.cc:79->multest.cc:264]   --->   Operation 161 'select' 'select_ln79_1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%trunc_ln79 = trunc i33 %tmp_3 to i32" [multest.cc:79->multest.cc:264]   --->   Operation 162 'trunc' 'trunc_ln79' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.46ns) (out node of the LUT)   --->   "%tmp_4 = add i33 %select_ln79, %tmp_3" [multest.cc:79->multest.cc:264]   --->   Operation 163 'add' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_4, i32 32)" [multest.cc:81->multest.cc:264]   --->   Operation 164 'bitselect' 'tmp_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (1.46ns) (out node of the LUT)   --->   "%add_ln84 = add i32 %trunc_ln79, %select_ln79_1" [multest.cc:84->multest.cc:264]   --->   Operation 165 'add' 'add_ln84' <Predicate = (!exitcond_i)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%z1_digits_data_addr = getelementptr [16 x i32]* %z1_digits_data, i64 0, i64 %zext_ln77" [multest.cc:85->multest.cc:264]   --->   Operation 166 'getelementptr' 'z1_digits_data_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.70ns)   --->   "store i32 %add_ln84, i32* %z1_digits_data_addr, align 4" [multest.cc:85->multest.cc:264]   --->   Operation 167 'store' <Predicate = (!exitcond_i)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_3_i)" [multest.cc:91->multest.cc:264]   --->   Operation 168 'specregionend' 'empty_20' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader.i3" [multest.cc:74->multest.cc:264]   --->   Operation 169 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 1.97>
ST_18 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%empty_21 = select i1 %needDown_0_i, i5 -1, i5 0" [multest.cc:81->multest.cc:264]   --->   Operation 170 'select' 'empty_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln92 = add i5 %empty_21, %zext_ln257" [multest.cc:92->multest.cc:264]   --->   Operation 171 'add' 'add_ln92' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i5 %add_ln92 to i7" [multest.cc:92->multest.cc:264]   --->   Operation 172 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln92, %zext_ln61_4" [multest.cc:92->multest.cc:264]   --->   Operation 173 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([16 x i32]* %z0_digits_data, i7 %z1_tmp_bits, [16 x i32]* %z1_digits_data, [16 x i32]* %z2_digits_data, [32 x i32]* %res_digits_data)" [multest.cc:266]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 0.00>
ST_19 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([16 x i32]* %z0_digits_data, i7 %z1_tmp_bits, [16 x i32]* %z1_digits_data, [16 x i32]* %z2_digits_data, [32 x i32]* %res_digits_data)" [multest.cc:266]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 176 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_digits_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs0_digits_data       (alloca           ) [ 00111111111000000000]
lhs1_digits_data       (alloca           ) [ 00111111111000000000]
rhs0_digits_data       (alloca           ) [ 00111111111000000000]
rhs1_digits_data       (alloca           ) [ 00111111111000000000]
lhs0_tmp_digits_data   (alloca           ) [ 00111111111000000000]
lhs1_tmp_digits_data   (alloca           ) [ 00111111111000000000]
rhs0_tmp_digits_data   (alloca           ) [ 00111111111000000000]
rhs1_tmp_digits_data   (alloca           ) [ 00111111111000000000]
z0_digits_data         (alloca           ) [ 00111111111111111111]
z2_digits_data         (alloca           ) [ 00111111111111111111]
cross_mul_digits_dat   (alloca           ) [ 00111111111111111100]
add2_digits_data       (alloca           ) [ 00111111111111111100]
z1_digits_data         (alloca           ) [ 00111111111111111111]
br_ln246               (br               ) [ 01110000000000000000]
i_0                    (phi              ) [ 00100000000000000000]
icmp_ln246             (icmp             ) [ 00110000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000]
i                      (add              ) [ 01110000000000000000]
br_ln246               (br               ) [ 00000000000000000000]
zext_ln246             (zext             ) [ 00010000000000000000]
lhs_digits_data_addr   (getelementptr    ) [ 00010000000000000000]
br_ln247               (br               ) [ 00111100000000000000]
lhs_digits_data_load   (load             ) [ 00000000000000000000]
lhs0_tmp_digits_data_1 (getelementptr    ) [ 00000000000000000000]
store_ln246            (store            ) [ 00000000000000000000]
lhs0_digits_data_add   (getelementptr    ) [ 00000000000000000000]
store_ln246            (store            ) [ 00000000000000000000]
br_ln246               (br               ) [ 01110000000000000000]
i1_0                   (phi              ) [ 00001100000000000000]
icmp_ln247             (icmp             ) [ 00001100000000000000]
empty_14               (speclooptripcount) [ 00000000000000000000]
i_2                    (add              ) [ 00101100000000000000]
br_ln247               (br               ) [ 00000000000000000000]
xor_ln247              (xor              ) [ 00000000000000000000]
zext_ln247             (zext             ) [ 00000000000000000000]
lhs_digits_data_addr_1 (getelementptr    ) [ 00000100000000000000]
br_ln248               (br               ) [ 00001111000000000000]
lhs_digits_data_load_1 (load             ) [ 00000000000000000000]
zext_ln247_1           (zext             ) [ 00000000000000000000]
lhs1_tmp_digits_data_1 (getelementptr    ) [ 00000000000000000000]
store_ln247            (store            ) [ 00000000000000000000]
lhs1_digits_data_add   (getelementptr    ) [ 00000000000000000000]
store_ln247            (store            ) [ 00000000000000000000]
br_ln247               (br               ) [ 00101100000000000000]
i2_0                   (phi              ) [ 00000010000000000000]
icmp_ln248             (icmp             ) [ 00000011000000000000]
empty_15               (speclooptripcount) [ 00000000000000000000]
i_3                    (add              ) [ 00001011000000000000]
br_ln248               (br               ) [ 00000000000000000000]
zext_ln248             (zext             ) [ 00000001000000000000]
rhs_digits_data_addr   (getelementptr    ) [ 00000001000000000000]
br_ln249               (br               ) [ 00000011110000000000]
rhs_digits_data_load   (load             ) [ 00000000000000000000]
rhs0_tmp_digits_data_1 (getelementptr    ) [ 00000000000000000000]
store_ln248            (store            ) [ 00000000000000000000]
rhs0_digits_data_add   (getelementptr    ) [ 00000000000000000000]
store_ln248            (store            ) [ 00000000000000000000]
br_ln248               (br               ) [ 00001011000000000000]
i3_0                   (phi              ) [ 00000000110000000000]
icmp_ln249             (icmp             ) [ 00000000110000000000]
empty_16               (speclooptripcount) [ 00000000000000000000]
i_4                    (add              ) [ 00000010110000000000]
br_ln249               (br               ) [ 00000000000000000000]
xor_ln249              (xor              ) [ 00000000000000000000]
zext_ln249             (zext             ) [ 00000000000000000000]
rhs_digits_data_addr_1 (getelementptr    ) [ 00000000010000000000]
rhs_digits_data_load_1 (load             ) [ 00000000000000000000]
zext_ln249_1           (zext             ) [ 00000000000000000000]
rhs1_tmp_digits_data_1 (getelementptr    ) [ 00000000000000000000]
store_ln249            (store            ) [ 00000000000000000000]
rhs1_digits_data_add   (getelementptr    ) [ 00000000000000000000]
store_ln249            (store            ) [ 00000000000000000000]
br_ln249               (br               ) [ 00000010110000000000]
res_tmp_bits_write_a   (call             ) [ 00000000000111100000]
res_tmp_bits_write_a_1 (call             ) [ 00000000000111100000]
cross_mul_tmp_bits     (call             ) [ 00000000000000000000]
zext_ln257             (zext             ) [ 00000000000111111110]
br_ln51                (br               ) [ 00000000001111000000]
tmp_0_i                (phi              ) [ 00000000000111100000]
i_0_i                  (phi              ) [ 00000000000100000000]
icmp_ln51              (icmp             ) [ 00000000000111000000]
empty_17               (speclooptripcount) [ 00000000000000000000]
i_5                    (add              ) [ 00000000001111000000]
br_ln51                (br               ) [ 00000000000000000000]
zext_ln56              (zext             ) [ 00000000000111000000]
z0_digits_data_addr    (getelementptr    ) [ 00000000000110000000]
z2_digits_data_addr    (getelementptr    ) [ 00000000000110000000]
z0_digits_data_load    (load             ) [ 00000000000101000000]
zext_ln57              (zext             ) [ 00000000000000000000]
z2_digits_data_load    (load             ) [ 00000000000101000000]
zext_ln56_1            (zext             ) [ 00000000000000000000]
add_ln57               (add              ) [ 00000000000101000000]
zext_ln51              (zext             ) [ 00000000000000000000]
tmp_25_i               (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 00000000000000000000]
zext_ln56_2            (zext             ) [ 00000000000000000000]
zext_ln57_1            (zext             ) [ 00000000000000000000]
tmp                    (add              ) [ 00000000000000000000]
add_ln58_1             (add              ) [ 00000000000000000000]
add_ln58               (add              ) [ 00000000000000000000]
add2_digits_data_add   (getelementptr    ) [ 00000000000000000000]
store_ln58             (store            ) [ 00000000000000000000]
trunc_ln               (partselect       ) [ 00000000001111000000]
empty_18               (specregionend    ) [ 00000000000000000000]
br_ln51                (br               ) [ 00000000001111000000]
zext_ln61              (zext             ) [ 00000000000000000000]
zext_ln61_1            (zext             ) [ 00000000000000000000]
zext_ln61_2            (zext             ) [ 00000000000000000000]
add_ln61               (add              ) [ 00000000000000000000]
zext_ln61_3            (zext             ) [ 00000000000000000000]
add2_tmp_bits          (add              ) [ 00000000000000000000]
zext_ln61_4            (zext             ) [ 00000000000000011110]
br_ln0                 (br               ) [ 00000000000000111100]
needDown_0_i           (phi              ) [ 00000000000000011110]
i_0_i2                 (phi              ) [ 00000000000000010000]
exitcond_i             (icmp             ) [ 00000000000000011100]
empty_19               (speclooptripcount) [ 00000000000000000000]
i_6                    (add              ) [ 00000000000000111100]
br_ln74                (br               ) [ 00000000000000000000]
zext_ln77              (zext             ) [ 00000000000000011100]
cross_mul_digits_dat_1 (getelementptr    ) [ 00000000000000011000]
add2_digits_data_add_1 (getelementptr    ) [ 00000000000000011000]
cross_mul_digits_dat_2 (load             ) [ 00000000000000000000]
zext_ln77_1            (zext             ) [ 00000000000000000000]
add2_digits_data_loa   (load             ) [ 00000000000000000000]
zext_ln78              (zext             ) [ 00000000000000000000]
tmp_3                  (sub              ) [ 00000000000000010100]
tmp_3_i                (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln76      (specpipeline     ) [ 00000000000000000000]
select_ln79            (select           ) [ 00000000000000000000]
select_ln79_1          (select           ) [ 00000000000000000000]
trunc_ln79             (trunc            ) [ 00000000000000000000]
tmp_4                  (add              ) [ 00000000000000000000]
tmp_5                  (bitselect        ) [ 00000000000000111100]
add_ln84               (add              ) [ 00000000000000000000]
z1_digits_data_addr    (getelementptr    ) [ 00000000000000000000]
store_ln85             (store            ) [ 00000000000000000000]
empty_20               (specregionend    ) [ 00000000000000000000]
br_ln74                (br               ) [ 00000000000000111100]
empty_21               (select           ) [ 00000000000000000000]
add_ln92               (add              ) [ 00000000000000000000]
sext_ln92              (sext             ) [ 00000000000000000000]
z1_tmp_bits            (sub              ) [ 00000000000000000001]
call_ln266             (call             ) [ 00000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_digits_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rhs_digits_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_digits_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_I_O"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CAT_I_I_I_O"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="lhs0_digits_data_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lhs1_digits_data_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rhs0_digits_data_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rhs1_digits_data_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lhs0_tmp_digits_data_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs1_tmp_digits_data_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rhs0_tmp_digits_data_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rhs1_tmp_digits_data_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="z0_digits_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z0_digits_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="z2_digits_data_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_digits_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cross_mul_digits_dat_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_mul_digits_dat/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add2_digits_data_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2_digits_data/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="z1_digits_data_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_digits_data/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lhs_digits_data_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_load/2 lhs_digits_data_load_1/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="lhs0_tmp_digits_data_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="1"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln246_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="lhs0_digits_data_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="1"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_add/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln246_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lhs_digits_data_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_addr_1/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="lhs1_tmp_digits_data_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_1/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln247_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lhs1_digits_data_add_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_add/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln247_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_digits_data_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_addr/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_load/6 rhs_digits_data_load_1/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="rhs0_tmp_digits_data_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="1"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_1/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln248_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="rhs0_digits_data_add_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="1"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_add/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln248_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="rhs_digits_data_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_addr_1/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rhs1_tmp_digits_data_1_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_1/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln249_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="rhs1_digits_data_add_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_add/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln249_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="z0_digits_data_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_addr/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z0_digits_data_load/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="z2_digits_data_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_addr/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z2_digits_data_load/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add2_digits_data_add_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="2"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_add/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/13 add2_digits_data_loa/15 "/>
</bind>
</comp>

<comp id="304" class="1004" name="cross_mul_digits_dat_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat_1/15 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cross_mul_digits_dat_2/15 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add2_digits_data_add_1_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_add_1/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="z1_digits_data_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="2"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z1_digits_data_addr/17 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln85_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/17 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_0_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_0_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i1_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="i1_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i2_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i2_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i3_0_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="i3_0_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/8 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_0_i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_i (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_0_i_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_i/11 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_0_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_0_i_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="404" class="1005" name="needDown_0_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="needDown_0_i (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="needDown_0_i_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="needDown_0_i/15 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_0_i2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_0_i2_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/15 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_karastuba_mul_templa_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="434" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cross_mul_tmp_bits/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_mul_I_O_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="3" bw="1" slack="0"/>
<pin id="441" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="443" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_mul_I_O_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="3" bw="1" slack="0"/>
<pin id="452" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="454" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a_1/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_CAT_I_I_I_O_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="5" bw="32" slack="0"/>
<pin id="465" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/18 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln246_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln246_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln247_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln247_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln247/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln247_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln247_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln248_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln248_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln249_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln249_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln249/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln249_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln249_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln257_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln51_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln56_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln57_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln56_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln57_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln51_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="2"/>
<pin id="598" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln56_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="2"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln57_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="33" slack="1"/>
<pin id="606" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/13 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="33" slack="0"/>
<pin id="609" dir="0" index="1" bw="2" slack="0"/>
<pin id="610" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln58_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln58_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="34" slack="0"/>
<pin id="627" dir="0" index="2" bw="7" slack="0"/>
<pin id="628" dir="0" index="3" bw="7" slack="0"/>
<pin id="629" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln61_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="1"/>
<pin id="636" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln61_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="2"/>
<pin id="640" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln61_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="2"/>
<pin id="643" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln61_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/14 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln61_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/14 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add2_tmp_bits_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="0"/>
<pin id="657" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_tmp_bits/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln61_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/14 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exitcond_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/15 "/>
</bind>
</comp>

<comp id="670" class="1004" name="i_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/15 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln77_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/15 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln77_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln78_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln79_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="2"/>
<pin id="698" dir="0" index="1" bw="33" slack="0"/>
<pin id="699" dir="0" index="2" bw="33" slack="0"/>
<pin id="700" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln79_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="32" slack="0"/>
<pin id="708" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln79_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="33" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="33" slack="0"/>
<pin id="717" dir="0" index="1" bw="33" slack="1"/>
<pin id="718" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="33" slack="0"/>
<pin id="723" dir="0" index="2" bw="7" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln84_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/17 "/>
</bind>
</comp>

<comp id="735" class="1004" name="empty_21_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="0" index="2" bw="5" slack="0"/>
<pin id="739" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_21/18 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln92_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="0" index="1" bw="4" slack="4"/>
<pin id="746" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sext_ln92_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/18 "/>
</bind>
</comp>

<comp id="752" class="1004" name="z1_tmp_bits_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="0" index="1" bw="6" slack="2"/>
<pin id="755" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z1_tmp_bits/18 "/>
</bind>
</comp>

<comp id="761" class="1005" name="i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="766" class="1005" name="zext_ln246_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln246 "/>
</bind>
</comp>

<comp id="772" class="1005" name="lhs_digits_data_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="1"/>
<pin id="774" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="i_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="lhs_digits_data_addr_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="1"/>
<pin id="787" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_addr_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="i_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln248_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln248 "/>
</bind>
</comp>

<comp id="804" class="1005" name="rhs_digits_data_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="1"/>
<pin id="806" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="i_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="817" class="1005" name="rhs_digits_data_addr_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="1"/>
<pin id="819" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_addr_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="res_tmp_bits_write_a_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="2"/>
<pin id="824" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_write_a "/>
</bind>
</comp>

<comp id="827" class="1005" name="res_tmp_bits_write_a_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="2"/>
<pin id="829" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_write_a_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln257_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="4"/>
<pin id="834" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln51_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="841" class="1005" name="i_5_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="0"/>
<pin id="843" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="846" class="1005" name="zext_ln56_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="2"/>
<pin id="848" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="851" class="1005" name="z0_digits_data_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="1"/>
<pin id="853" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="z2_digits_data_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="1"/>
<pin id="858" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="z0_digits_data_load_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_load "/>
</bind>
</comp>

<comp id="866" class="1005" name="z2_digits_data_load_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_load "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln57_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="33" slack="1"/>
<pin id="873" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="876" class="1005" name="trunc_ln_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="1"/>
<pin id="878" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="881" class="1005" name="zext_ln61_4_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="2"/>
<pin id="883" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln61_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="exitcond_i_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="890" class="1005" name="i_6_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="895" class="1005" name="zext_ln77_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="2"/>
<pin id="897" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="900" class="1005" name="cross_mul_digits_dat_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="add2_digits_data_add_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="1"/>
<pin id="907" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_add_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="33" slack="1"/>
<pin id="912" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_5_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="921" class="1005" name="z1_tmp_bits_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="z1_tmp_bits "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="129" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="129" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="129" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="129" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="202" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="202" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="202" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="435"><net_src comp="24" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="444"><net_src comp="20" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="22" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="22" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="4" pin="0"/><net_sink comp="458" pin=5"/></net>

<net id="472"><net_src comp="339" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="10" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="339" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="339" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="489"><net_src comp="350" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="10" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="350" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="16" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="350" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="10" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="511"><net_src comp="346" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="518"><net_src comp="362" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="362" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="16" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="362" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="535"><net_src comp="373" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="10" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="373" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="16" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="373" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="10" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="557"><net_src comp="369" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="563"><net_src comp="427" pin="6"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="397" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="28" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="397" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="32" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="397" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="585"><net_src comp="274" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="286" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="582" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="381" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="381" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="596" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="600" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="618" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="630"><net_src comp="48" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="607" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="50" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="381" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="638" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="634" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="420" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="420" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="32" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="420" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="685"><net_src comp="310" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="298" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="682" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="404" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="60" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="62" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="709"><net_src comp="404" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="40" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="44" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="719"><net_src comp="696" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="64" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="50" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="712" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="704" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="728" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="740"><net_src comp="404" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="66" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="26" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="752" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="764"><net_src comp="474" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="769"><net_src comp="480" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="775"><net_src comp="122" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="783"><net_src comp="491" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="788"><net_src comp="161" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="796"><net_src comp="520" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="801"><net_src comp="526" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="807"><net_src comp="195" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="815"><net_src comp="537" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="820"><net_src comp="234" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="825"><net_src comp="436" pin="6"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="830"><net_src comp="447" pin="6"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="835"><net_src comp="560" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="840"><net_src comp="564" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="570" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="849"><net_src comp="576" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="854"><net_src comp="268" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="859"><net_src comp="280" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="864"><net_src comp="274" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="869"><net_src comp="286" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="874"><net_src comp="590" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="879"><net_src comp="624" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="884"><net_src comp="660" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="889"><net_src comp="664" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="670" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="898"><net_src comp="676" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="903"><net_src comp="304" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="908"><net_src comp="316" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="913"><net_src comp="690" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="919"><net_src comp="720" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="924"><net_src comp="752" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="458" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_digits_data | {18 19 }
 - Input state : 
	Port: karastuba_mul_templa.1 : lhs_digits_data | {2 3 4 5 }
	Port: karastuba_mul_templa.1 : rhs_digits_data | {6 7 8 9 }
	Port: karastuba_mul_templa.1 : res_digits_data | {18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln246 : 1
		i : 1
		br_ln246 : 2
		zext_ln246 : 1
		lhs_digits_data_addr : 2
		lhs_digits_data_load : 3
	State 3
		store_ln246 : 1
		store_ln246 : 1
	State 4
		icmp_ln247 : 1
		i_2 : 1
		br_ln247 : 2
		xor_ln247 : 1
		zext_ln247 : 1
		lhs_digits_data_addr_1 : 2
		lhs_digits_data_load_1 : 3
	State 5
		lhs1_tmp_digits_data_1 : 1
		store_ln247 : 2
		lhs1_digits_data_add : 1
		store_ln247 : 2
	State 6
		icmp_ln248 : 1
		i_3 : 1
		br_ln248 : 2
		zext_ln248 : 1
		rhs_digits_data_addr : 2
		rhs_digits_data_load : 3
	State 7
		store_ln248 : 1
		store_ln248 : 1
	State 8
		icmp_ln249 : 1
		i_4 : 1
		br_ln249 : 2
		xor_ln249 : 1
		zext_ln249 : 1
		rhs_digits_data_addr_1 : 2
		rhs_digits_data_load_1 : 3
	State 9
		rhs1_tmp_digits_data_1 : 1
		store_ln249 : 2
		rhs1_digits_data_add : 1
		store_ln249 : 2
	State 10
		zext_ln257 : 1
	State 11
		icmp_ln51 : 1
		i_5 : 1
		br_ln51 : 2
		zext_ln56 : 1
		z0_digits_data_addr : 2
		z0_digits_data_load : 3
		z2_digits_data_addr : 2
		z2_digits_data_load : 3
	State 12
		zext_ln57 : 1
		zext_ln56_1 : 1
		add_ln57 : 2
	State 13
		tmp : 1
		add_ln58_1 : 1
		add_ln58 : 2
		store_ln58 : 3
		trunc_ln : 2
		empty_18 : 1
	State 14
		add_ln61 : 1
		zext_ln61_3 : 2
		add2_tmp_bits : 3
		zext_ln61_4 : 4
	State 15
		exitcond_i : 1
		i_6 : 1
		br_ln74 : 2
		zext_ln77 : 1
		cross_mul_digits_dat_1 : 2
		cross_mul_digits_dat_2 : 3
		add2_digits_data_add_1 : 2
		add2_digits_data_loa : 3
	State 16
		zext_ln77_1 : 1
		zext_ln78 : 1
		tmp_3 : 2
	State 17
		tmp_4 : 1
		tmp_5 : 2
		add_ln84 : 1
		store_ln85 : 2
		empty_20 : 1
	State 18
		add_ln92 : 1
		sext_ln92 : 2
		z1_tmp_bits : 3
		call_ln266 : 4
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_karastuba_mul_templa_fu_427 |    0    |    4    | 18.5599 |   1373  |   1302  |    0    |
|   call   |        grp_mul_I_O_fu_436       |    0    |    4    | 12.8479 |   885   |   912   |    0    |
|          |        grp_mul_I_O_fu_447       |    0    |    4    | 12.8479 |   885   |   912   |    0    |
|          |      grp_CAT_I_I_I_O_fu_458     |    0    |    0    | 11.7197 |   431   |   624   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             i_fu_474            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            i_2_fu_491           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            i_3_fu_520           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            i_4_fu_537           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            i_5_fu_570           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln57_fu_590         |    0    |    0    |    0    |    0    |    39   |    0    |
|          |            tmp_fu_607           |    0    |    0    |    0    |    0    |    40   |    0    |
|    add   |        add_ln58_1_fu_613        |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln58_fu_618         |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln61_fu_644         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add2_tmp_bits_fu_654      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_6_fu_670           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           tmp_4_fu_715          |    0    |    0    |    0    |    0    |    40   |    0    |
|          |         add_ln84_fu_728         |    0    |    0    |    0    |    0    |    39   |    0    |
|          |         add_ln92_fu_743         |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        select_ln79_fu_696       |    0    |    0    |    0    |    0    |    33   |    0    |
|  select  |       select_ln79_1_fu_704      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         empty_21_fu_735         |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln246_fu_468        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln247_fu_485        |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |        icmp_ln248_fu_514        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln249_fu_531        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln51_fu_564        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        exitcond_i_fu_664        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |           tmp_3_fu_690          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        z1_tmp_bits_fu_752       |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |         xor_ln247_fu_497        |    0    |    0    |    0    |    0    |    4    |    0    |
|          |         xor_ln249_fu_543        |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln246_fu_480        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln247_fu_503        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln247_1_fu_508       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln248_fu_526        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln249_fu_549        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln249_1_fu_554       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln257_fu_560        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln56_fu_576        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln57_fu_582        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln56_1_fu_586       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln51_fu_596        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln56_2_fu_600       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln57_1_fu_604       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_fu_634        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln61_1_fu_638       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln61_2_fu_641       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln61_3_fu_650       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln61_4_fu_660       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln77_fu_676        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln77_1_fu_682       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln78_fu_686        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_624         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln79_fu_712        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|           tmp_5_fu_720          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |         sext_ln92_fu_748        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    12   | 55.9755 |   3574  |   4282  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|  add2_digits_data  |    0   |   64   |    8   |    0   |
|cross_mul_digits_dat|    2   |    0   |    0   |    0   |
|  lhs0_digits_data  |    0   |   64   |    4   |    0   |
|lhs0_tmp_digits_data|    0   |   64   |    4   |    0   |
|  lhs1_digits_data  |    0   |   64   |    4   |    0   |
|lhs1_tmp_digits_data|    0   |   64   |    4   |    0   |
|  rhs0_digits_data  |    0   |   64   |    4   |    0   |
|rhs0_tmp_digits_data|    0   |   64   |    4   |    0   |
|  rhs1_digits_data  |    0   |   64   |    4   |    0   |
|rhs1_tmp_digits_data|    0   |   64   |    4   |    0   |
|   z0_digits_data   |    2   |    0   |    0   |    0   |
|   z1_digits_data   |    0   |   64   |    8   |    0   |
|   z2_digits_data   |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |    6   |   640  |   48   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|add2_digits_data_add_1_reg_905|    4   |
|       add_ln57_reg_871       |   33   |
|cross_mul_digits_dat_1_reg_900|    4   |
|      exitcond_i_reg_886      |    1   |
|         i1_0_reg_346         |    4   |
|         i2_0_reg_358         |    4   |
|         i3_0_reg_369         |    4   |
|        i_0_i2_reg_416        |    5   |
|         i_0_i_reg_393        |    5   |
|          i_0_reg_335         |    4   |
|          i_2_reg_780         |    4   |
|          i_3_reg_793         |    4   |
|          i_4_reg_812         |    4   |
|          i_5_reg_841         |    5   |
|          i_6_reg_890         |    5   |
|           i_reg_761          |    4   |
|       icmp_ln51_reg_837      |    1   |
|lhs_digits_data_addr_1_reg_785|    4   |
| lhs_digits_data_addr_reg_772 |    4   |
|     needDown_0_i_reg_404     |    1   |
|res_tmp_bits_write_a_1_reg_827|    4   |
| res_tmp_bits_write_a_reg_822 |    4   |
|rhs_digits_data_addr_1_reg_817|    4   |
| rhs_digits_data_addr_reg_804 |    4   |
|        tmp_0_i_reg_381       |    2   |
|         tmp_3_reg_910        |   33   |
|         tmp_5_reg_916        |    1   |
|       trunc_ln_reg_876       |    2   |
|  z0_digits_data_addr_reg_851 |    4   |
|  z0_digits_data_load_reg_861 |   32   |
|      z1_tmp_bits_reg_921     |    7   |
|  z2_digits_data_addr_reg_856 |    4   |
|  z2_digits_data_load_reg_866 |   32   |
|      zext_ln246_reg_766      |   64   |
|      zext_ln248_reg_798      |   64   |
|      zext_ln257_reg_832      |    5   |
|       zext_ln56_reg_846      |   64   |
|      zext_ln61_4_reg_881     |    7   |
|       zext_ln77_reg_895      |   64   |
+------------------------------+--------+
|             Total            |   505  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_129   |  p0  |   4  |   4  |   16   ||    21   |
|    grp_access_fu_202   |  p0  |   4  |   4  |   16   ||    21   |
|    grp_access_fu_274   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_286   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_298   |  p0  |   3  |   4  |   12   ||    15   |
|    grp_access_fu_310   |  p0  |   2  |   4  |    8   ||    9    |
|      i1_0_reg_346      |  p0  |   2  |   4  |    8   ||    9    |
|      i3_0_reg_369      |  p0  |   2  |   4  |    8   ||    9    |
|     tmp_0_i_reg_381    |  p0  |   2  |   2  |    4   ||    9    |
|  needDown_0_i_reg_404  |  p0  |   2  |   1  |    2   ||    9    |
| grp_CAT_I_I_I_O_fu_458 |  p2  |   2  |   7  |   14   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   104  || 10.6832 ||   129   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   12   |   55   |  3574  |  4282  |    0   |
|   Memory  |    6   |    -   |    -   |   640  |   48   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |   505  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   12   |   66   |  4719  |  4459  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
