// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "05/04/2017 02:46:05"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory_mapped (
	clock,
	reset,
	MEMORY_mapped_IO_INPUT,
	ADDRESS,
	WDATA,
	INPUT1,
	INPUT2,
	READMEM,
	OUTSig1,
	OUTSig2);
input 	clock;
input 	reset;
input 	MEMORY_mapped_IO_INPUT;
input 	[31:0] ADDRESS;
input 	[31:0] WDATA;
input 	[31:0] INPUT1;
input 	[31:0] INPUT2;
output 	[31:0] READMEM;
output 	[31:0] OUTSig1;
output 	[31:0] OUTSig2;

// Design Ports Information
// MEMORY_mapped_IO_INPUT	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[10]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[12]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[13]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[14]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[15]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[16]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[17]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[18]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[19]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[20]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[21]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[22]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[23]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[24]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[25]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[26]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[27]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[28]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[29]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[30]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READMEM[31]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[8]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[10]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[12]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[13]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[14]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[15]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[16]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[17]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[18]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[19]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[20]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[21]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[22]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[23]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[24]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[25]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[26]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[27]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[28]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[29]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[30]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig1[31]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[2]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[3]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[5]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[6]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[7]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[10]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[12]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[14]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[15]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[16]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[17]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[18]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[19]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[20]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[21]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[22]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[23]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[24]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[25]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[26]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[27]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[28]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[29]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[30]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTSig2[31]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[26]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[27]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[29]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[30]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[31]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[20]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[21]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[23]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[24]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[25]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[14]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[15]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[17]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[18]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[19]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[2]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[8]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[9]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[10]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[11]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[4]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[7]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[9]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[10]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[10]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[11]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[11]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[12]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[12]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[13]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[13]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[14]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[15]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[16]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[17]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[17]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[18]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[18]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[19]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[19]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[20]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[21]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[21]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[22]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[23]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[23]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[24]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[24]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[25]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[25]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[26]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[27]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[27]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[28]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[28]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[29]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[29]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[30]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[30]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT1[31]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT2[31]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[8]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[9]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[14]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[16]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[17]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[19]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[20]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[21]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[22]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[23]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[24]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[25]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[26]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[27]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[28]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[30]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[31]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MEMORY_mapped_IO_INPUT~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ADDRESS[1]~input_o ;
wire \INPUT1[0]~input_o ;
wire \ADDRESS[0]~input_o ;
wire \ADDRESS[31]~input_o ;
wire \ADDRESS[26]~input_o ;
wire \ADDRESS[27]~input_o ;
wire \ADDRESS[30]~input_o ;
wire \ADDRESS[28]~input_o ;
wire \ADDRESS[29]~input_o ;
wire \Equal0~0_combout ;
wire \ADDRESS[22]~input_o ;
wire \ADDRESS[20]~input_o ;
wire \ADDRESS[25]~input_o ;
wire \ADDRESS[24]~input_o ;
wire \ADDRESS[21]~input_o ;
wire \ADDRESS[23]~input_o ;
wire \Equal0~1_combout ;
wire \ADDRESS[13]~input_o ;
wire \ADDRESS[14]~input_o ;
wire \ADDRESS[16]~input_o ;
wire \ADDRESS[19]~input_o ;
wire \ADDRESS[15]~input_o ;
wire \ADDRESS[18]~input_o ;
wire \ADDRESS[17]~input_o ;
wire \Equal0~2_combout ;
wire \ADDRESS[4]~input_o ;
wire \ADDRESS[3]~input_o ;
wire \ADDRESS[7]~input_o ;
wire \ADDRESS[2]~input_o ;
wire \ADDRESS[6]~input_o ;
wire \ADDRESS[5]~input_o ;
wire \Equal0~3_combout ;
wire \ADDRESS[9]~input_o ;
wire \ADDRESS[10]~input_o ;
wire \ADDRESS[11]~input_o ;
wire \ADDRESS[8]~input_o ;
wire \ADDRESS[12]~input_o ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \INPUT2[0]~input_o ;
wire \READMEM~0_combout ;
wire \INPUT1[1]~input_o ;
wire \INPUT2[1]~input_o ;
wire \READMEM~1_combout ;
wire \INPUT1[2]~input_o ;
wire \INPUT2[2]~input_o ;
wire \READMEM~2_combout ;
wire \INPUT1[3]~input_o ;
wire \INPUT2[3]~input_o ;
wire \READMEM~3_combout ;
wire \INPUT1[4]~input_o ;
wire \INPUT2[4]~input_o ;
wire \READMEM~4_combout ;
wire \INPUT2[5]~input_o ;
wire \INPUT1[5]~input_o ;
wire \READMEM~5_combout ;
wire \INPUT2[6]~input_o ;
wire \INPUT1[6]~input_o ;
wire \READMEM~6_combout ;
wire \INPUT1[7]~input_o ;
wire \INPUT2[7]~input_o ;
wire \READMEM~7_combout ;
wire \INPUT1[8]~input_o ;
wire \INPUT2[8]~input_o ;
wire \READMEM~8_combout ;
wire \INPUT1[9]~input_o ;
wire \INPUT2[9]~input_o ;
wire \READMEM~9_combout ;
wire \INPUT1[10]~input_o ;
wire \INPUT2[10]~input_o ;
wire \READMEM~10_combout ;
wire \INPUT2[11]~input_o ;
wire \INPUT1[11]~input_o ;
wire \READMEM~11_combout ;
wire \INPUT1[12]~input_o ;
wire \INPUT2[12]~input_o ;
wire \READMEM~12_combout ;
wire \INPUT1[13]~input_o ;
wire \INPUT2[13]~input_o ;
wire \READMEM~13_combout ;
wire \INPUT1[14]~input_o ;
wire \INPUT2[14]~input_o ;
wire \READMEM~14_combout ;
wire \INPUT2[15]~input_o ;
wire \INPUT1[15]~input_o ;
wire \READMEM~15_combout ;
wire \INPUT2[16]~input_o ;
wire \INPUT1[16]~input_o ;
wire \READMEM~16_combout ;
wire \INPUT1[17]~input_o ;
wire \INPUT2[17]~input_o ;
wire \READMEM~17_combout ;
wire \INPUT1[18]~input_o ;
wire \INPUT2[18]~input_o ;
wire \READMEM~18_combout ;
wire \INPUT1[19]~input_o ;
wire \INPUT2[19]~input_o ;
wire \READMEM~19_combout ;
wire \INPUT2[20]~input_o ;
wire \INPUT1[20]~input_o ;
wire \READMEM~20_combout ;
wire \INPUT2[21]~input_o ;
wire \INPUT1[21]~input_o ;
wire \READMEM~21_combout ;
wire \INPUT2[22]~input_o ;
wire \INPUT1[22]~input_o ;
wire \READMEM~22_combout ;
wire \INPUT1[23]~input_o ;
wire \INPUT2[23]~input_o ;
wire \READMEM~23_combout ;
wire \INPUT2[24]~input_o ;
wire \INPUT1[24]~input_o ;
wire \READMEM~24_combout ;
wire \INPUT2[25]~input_o ;
wire \INPUT1[25]~input_o ;
wire \READMEM~25_combout ;
wire \INPUT2[26]~input_o ;
wire \INPUT1[26]~input_o ;
wire \READMEM~26_combout ;
wire \INPUT2[27]~input_o ;
wire \INPUT1[27]~input_o ;
wire \READMEM~27_combout ;
wire \INPUT1[28]~input_o ;
wire \INPUT2[28]~input_o ;
wire \READMEM~28_combout ;
wire \INPUT1[29]~input_o ;
wire \INPUT2[29]~input_o ;
wire \READMEM~29_combout ;
wire \INPUT2[30]~input_o ;
wire \INPUT1[30]~input_o ;
wire \READMEM~30_combout ;
wire \INPUT1[31]~input_o ;
wire \INPUT2[31]~input_o ;
wire \READMEM~31_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \WDATA[0]~input_o ;
wire \OUTSig1[0]~reg0feeder_combout ;
wire \reset~input_o ;
wire \OUTSig1[0]~0_combout ;
wire \OUTSig1[0]~reg0_q ;
wire \WDATA[1]~input_o ;
wire \OUTSig1[1]~reg0feeder_combout ;
wire \OUTSig1[1]~reg0_q ;
wire \WDATA[2]~input_o ;
wire \OUTSig1[2]~reg0feeder_combout ;
wire \OUTSig1[2]~reg0_q ;
wire \WDATA[3]~input_o ;
wire \OUTSig1[3]~reg0feeder_combout ;
wire \OUTSig1[3]~reg0_q ;
wire \WDATA[4]~input_o ;
wire \OUTSig1[4]~reg0feeder_combout ;
wire \OUTSig1[4]~reg0_q ;
wire \WDATA[5]~input_o ;
wire \OUTSig1[5]~reg0feeder_combout ;
wire \OUTSig1[5]~reg0_q ;
wire \WDATA[6]~input_o ;
wire \OUTSig1[6]~reg0_q ;
wire \WDATA[7]~input_o ;
wire \OUTSig1[7]~reg0feeder_combout ;
wire \OUTSig1[7]~reg0_q ;
wire \WDATA[8]~input_o ;
wire \OUTSig1[8]~reg0feeder_combout ;
wire \OUTSig1[8]~reg0_q ;
wire \WDATA[9]~input_o ;
wire \OUTSig1[9]~reg0feeder_combout ;
wire \OUTSig1[9]~reg0_q ;
wire \WDATA[10]~input_o ;
wire \OUTSig1[10]~reg0feeder_combout ;
wire \OUTSig1[10]~reg0_q ;
wire \WDATA[11]~input_o ;
wire \OUTSig1[11]~reg0feeder_combout ;
wire \OUTSig1[11]~reg0_q ;
wire \WDATA[12]~input_o ;
wire \OUTSig1[12]~reg0feeder_combout ;
wire \OUTSig1[12]~reg0_q ;
wire \WDATA[13]~input_o ;
wire \OUTSig1[13]~reg0feeder_combout ;
wire \OUTSig1[13]~reg0_q ;
wire \WDATA[14]~input_o ;
wire \OUTSig1[14]~reg0feeder_combout ;
wire \OUTSig1[14]~reg0_q ;
wire \WDATA[15]~input_o ;
wire \OUTSig1[15]~reg0feeder_combout ;
wire \OUTSig1[15]~reg0_q ;
wire \WDATA[16]~input_o ;
wire \OUTSig1[16]~reg0feeder_combout ;
wire \OUTSig1[16]~reg0_q ;
wire \WDATA[17]~input_o ;
wire \OUTSig1[17]~reg0_q ;
wire \WDATA[18]~input_o ;
wire \OUTSig1[18]~reg0_q ;
wire \WDATA[19]~input_o ;
wire \OUTSig1[19]~reg0_q ;
wire \WDATA[20]~input_o ;
wire \OUTSig1[20]~reg0_q ;
wire \WDATA[21]~input_o ;
wire \OUTSig1[21]~reg0feeder_combout ;
wire \OUTSig1[21]~reg0_q ;
wire \WDATA[22]~input_o ;
wire \OUTSig1[22]~reg0feeder_combout ;
wire \OUTSig1[22]~reg0_q ;
wire \WDATA[23]~input_o ;
wire \OUTSig1[23]~reg0feeder_combout ;
wire \OUTSig1[23]~reg0_q ;
wire \WDATA[24]~input_o ;
wire \OUTSig1[24]~reg0feeder_combout ;
wire \OUTSig1[24]~reg0_q ;
wire \WDATA[25]~input_o ;
wire \OUTSig1[25]~reg0_q ;
wire \WDATA[26]~input_o ;
wire \OUTSig1[26]~reg0feeder_combout ;
wire \OUTSig1[26]~reg0_q ;
wire \WDATA[27]~input_o ;
wire \OUTSig1[27]~reg0_q ;
wire \WDATA[28]~input_o ;
wire \OUTSig1[28]~reg0_q ;
wire \WDATA[29]~input_o ;
wire \OUTSig1[29]~reg0_q ;
wire \WDATA[30]~input_o ;
wire \OUTSig1[30]~reg0feeder_combout ;
wire \OUTSig1[30]~reg0_q ;
wire \WDATA[31]~input_o ;
wire \OUTSig1[31]~reg0feeder_combout ;
wire \OUTSig1[31]~reg0_q ;
wire \OUTSig2[0]~reg0feeder_combout ;
wire \OUTSig2[0]~0_combout ;
wire \OUTSig2[0]~reg0_q ;
wire \OUTSig2[1]~reg0feeder_combout ;
wire \OUTSig2[1]~reg0_q ;
wire \OUTSig2[2]~reg0feeder_combout ;
wire \OUTSig2[2]~reg0_q ;
wire \OUTSig2[3]~reg0feeder_combout ;
wire \OUTSig2[3]~reg0_q ;
wire \OUTSig2[4]~reg0feeder_combout ;
wire \OUTSig2[4]~reg0_q ;
wire \OUTSig2[5]~reg0feeder_combout ;
wire \OUTSig2[5]~reg0_q ;
wire \OUTSig2[6]~reg0_q ;
wire \OUTSig2[7]~reg0feeder_combout ;
wire \OUTSig2[7]~reg0_q ;
wire \OUTSig2[8]~reg0feeder_combout ;
wire \OUTSig2[8]~reg0_q ;
wire \OUTSig2[9]~reg0feeder_combout ;
wire \OUTSig2[9]~reg0_q ;
wire \OUTSig2[10]~reg0feeder_combout ;
wire \OUTSig2[10]~reg0_q ;
wire \OUTSig2[11]~reg0_q ;
wire \OUTSig2[12]~reg0feeder_combout ;
wire \OUTSig2[12]~reg0_q ;
wire \OUTSig2[13]~reg0feeder_combout ;
wire \OUTSig2[13]~reg0_q ;
wire \OUTSig2[14]~reg0feeder_combout ;
wire \OUTSig2[14]~reg0_q ;
wire \OUTSig2[15]~reg0feeder_combout ;
wire \OUTSig2[15]~reg0_q ;
wire \OUTSig2[16]~reg0feeder_combout ;
wire \OUTSig2[16]~reg0_q ;
wire \OUTSig2[17]~reg0_q ;
wire \OUTSig2[18]~reg0_q ;
wire \OUTSig2[19]~reg0_q ;
wire \OUTSig2[20]~reg0_q ;
wire \OUTSig2[21]~reg0feeder_combout ;
wire \OUTSig2[21]~reg0_q ;
wire \OUTSig2[22]~reg0feeder_combout ;
wire \OUTSig2[22]~reg0_q ;
wire \OUTSig2[23]~reg0feeder_combout ;
wire \OUTSig2[23]~reg0_q ;
wire \OUTSig2[24]~reg0feeder_combout ;
wire \OUTSig2[24]~reg0_q ;
wire \OUTSig2[25]~reg0_q ;
wire \OUTSig2[26]~reg0feeder_combout ;
wire \OUTSig2[26]~reg0_q ;
wire \OUTSig2[27]~reg0_q ;
wire \OUTSig2[28]~reg0_q ;
wire \OUTSig2[29]~reg0_q ;
wire \OUTSig2[30]~reg0feeder_combout ;
wire \OUTSig2[30]~reg0_q ;
wire \OUTSig2[31]~reg0feeder_combout ;
wire \OUTSig2[31]~reg0_q ;


// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \READMEM[0]~output (
	.i(\READMEM~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[0]),
	.obar());
// synopsys translate_off
defparam \READMEM[0]~output .bus_hold = "false";
defparam \READMEM[0]~output .open_drain_output = "false";
defparam \READMEM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \READMEM[1]~output (
	.i(\READMEM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[1]),
	.obar());
// synopsys translate_off
defparam \READMEM[1]~output .bus_hold = "false";
defparam \READMEM[1]~output .open_drain_output = "false";
defparam \READMEM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \READMEM[2]~output (
	.i(\READMEM~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[2]),
	.obar());
// synopsys translate_off
defparam \READMEM[2]~output .bus_hold = "false";
defparam \READMEM[2]~output .open_drain_output = "false";
defparam \READMEM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \READMEM[3]~output (
	.i(\READMEM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[3]),
	.obar());
// synopsys translate_off
defparam \READMEM[3]~output .bus_hold = "false";
defparam \READMEM[3]~output .open_drain_output = "false";
defparam \READMEM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \READMEM[4]~output (
	.i(\READMEM~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[4]),
	.obar());
// synopsys translate_off
defparam \READMEM[4]~output .bus_hold = "false";
defparam \READMEM[4]~output .open_drain_output = "false";
defparam \READMEM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \READMEM[5]~output (
	.i(\READMEM~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[5]),
	.obar());
// synopsys translate_off
defparam \READMEM[5]~output .bus_hold = "false";
defparam \READMEM[5]~output .open_drain_output = "false";
defparam \READMEM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \READMEM[6]~output (
	.i(\READMEM~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[6]),
	.obar());
// synopsys translate_off
defparam \READMEM[6]~output .bus_hold = "false";
defparam \READMEM[6]~output .open_drain_output = "false";
defparam \READMEM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \READMEM[7]~output (
	.i(\READMEM~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[7]),
	.obar());
// synopsys translate_off
defparam \READMEM[7]~output .bus_hold = "false";
defparam \READMEM[7]~output .open_drain_output = "false";
defparam \READMEM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \READMEM[8]~output (
	.i(\READMEM~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[8]),
	.obar());
// synopsys translate_off
defparam \READMEM[8]~output .bus_hold = "false";
defparam \READMEM[8]~output .open_drain_output = "false";
defparam \READMEM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \READMEM[9]~output (
	.i(\READMEM~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[9]),
	.obar());
// synopsys translate_off
defparam \READMEM[9]~output .bus_hold = "false";
defparam \READMEM[9]~output .open_drain_output = "false";
defparam \READMEM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \READMEM[10]~output (
	.i(\READMEM~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[10]),
	.obar());
// synopsys translate_off
defparam \READMEM[10]~output .bus_hold = "false";
defparam \READMEM[10]~output .open_drain_output = "false";
defparam \READMEM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \READMEM[11]~output (
	.i(\READMEM~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[11]),
	.obar());
// synopsys translate_off
defparam \READMEM[11]~output .bus_hold = "false";
defparam \READMEM[11]~output .open_drain_output = "false";
defparam \READMEM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \READMEM[12]~output (
	.i(\READMEM~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[12]),
	.obar());
// synopsys translate_off
defparam \READMEM[12]~output .bus_hold = "false";
defparam \READMEM[12]~output .open_drain_output = "false";
defparam \READMEM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \READMEM[13]~output (
	.i(\READMEM~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[13]),
	.obar());
// synopsys translate_off
defparam \READMEM[13]~output .bus_hold = "false";
defparam \READMEM[13]~output .open_drain_output = "false";
defparam \READMEM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \READMEM[14]~output (
	.i(\READMEM~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[14]),
	.obar());
// synopsys translate_off
defparam \READMEM[14]~output .bus_hold = "false";
defparam \READMEM[14]~output .open_drain_output = "false";
defparam \READMEM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \READMEM[15]~output (
	.i(\READMEM~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[15]),
	.obar());
// synopsys translate_off
defparam \READMEM[15]~output .bus_hold = "false";
defparam \READMEM[15]~output .open_drain_output = "false";
defparam \READMEM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \READMEM[16]~output (
	.i(\READMEM~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[16]),
	.obar());
// synopsys translate_off
defparam \READMEM[16]~output .bus_hold = "false";
defparam \READMEM[16]~output .open_drain_output = "false";
defparam \READMEM[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \READMEM[17]~output (
	.i(\READMEM~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[17]),
	.obar());
// synopsys translate_off
defparam \READMEM[17]~output .bus_hold = "false";
defparam \READMEM[17]~output .open_drain_output = "false";
defparam \READMEM[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \READMEM[18]~output (
	.i(\READMEM~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[18]),
	.obar());
// synopsys translate_off
defparam \READMEM[18]~output .bus_hold = "false";
defparam \READMEM[18]~output .open_drain_output = "false";
defparam \READMEM[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \READMEM[19]~output (
	.i(\READMEM~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[19]),
	.obar());
// synopsys translate_off
defparam \READMEM[19]~output .bus_hold = "false";
defparam \READMEM[19]~output .open_drain_output = "false";
defparam \READMEM[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \READMEM[20]~output (
	.i(\READMEM~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[20]),
	.obar());
// synopsys translate_off
defparam \READMEM[20]~output .bus_hold = "false";
defparam \READMEM[20]~output .open_drain_output = "false";
defparam \READMEM[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \READMEM[21]~output (
	.i(\READMEM~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[21]),
	.obar());
// synopsys translate_off
defparam \READMEM[21]~output .bus_hold = "false";
defparam \READMEM[21]~output .open_drain_output = "false";
defparam \READMEM[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \READMEM[22]~output (
	.i(\READMEM~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[22]),
	.obar());
// synopsys translate_off
defparam \READMEM[22]~output .bus_hold = "false";
defparam \READMEM[22]~output .open_drain_output = "false";
defparam \READMEM[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \READMEM[23]~output (
	.i(\READMEM~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[23]),
	.obar());
// synopsys translate_off
defparam \READMEM[23]~output .bus_hold = "false";
defparam \READMEM[23]~output .open_drain_output = "false";
defparam \READMEM[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \READMEM[24]~output (
	.i(\READMEM~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[24]),
	.obar());
// synopsys translate_off
defparam \READMEM[24]~output .bus_hold = "false";
defparam \READMEM[24]~output .open_drain_output = "false";
defparam \READMEM[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \READMEM[25]~output (
	.i(\READMEM~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[25]),
	.obar());
// synopsys translate_off
defparam \READMEM[25]~output .bus_hold = "false";
defparam \READMEM[25]~output .open_drain_output = "false";
defparam \READMEM[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \READMEM[26]~output (
	.i(\READMEM~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[26]),
	.obar());
// synopsys translate_off
defparam \READMEM[26]~output .bus_hold = "false";
defparam \READMEM[26]~output .open_drain_output = "false";
defparam \READMEM[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \READMEM[27]~output (
	.i(\READMEM~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[27]),
	.obar());
// synopsys translate_off
defparam \READMEM[27]~output .bus_hold = "false";
defparam \READMEM[27]~output .open_drain_output = "false";
defparam \READMEM[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \READMEM[28]~output (
	.i(\READMEM~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[28]),
	.obar());
// synopsys translate_off
defparam \READMEM[28]~output .bus_hold = "false";
defparam \READMEM[28]~output .open_drain_output = "false";
defparam \READMEM[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \READMEM[29]~output (
	.i(\READMEM~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[29]),
	.obar());
// synopsys translate_off
defparam \READMEM[29]~output .bus_hold = "false";
defparam \READMEM[29]~output .open_drain_output = "false";
defparam \READMEM[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \READMEM[30]~output (
	.i(\READMEM~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[30]),
	.obar());
// synopsys translate_off
defparam \READMEM[30]~output .bus_hold = "false";
defparam \READMEM[30]~output .open_drain_output = "false";
defparam \READMEM[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \READMEM[31]~output (
	.i(\READMEM~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READMEM[31]),
	.obar());
// synopsys translate_off
defparam \READMEM[31]~output .bus_hold = "false";
defparam \READMEM[31]~output .open_drain_output = "false";
defparam \READMEM[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \OUTSig1[0]~output (
	.i(\OUTSig1[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[0]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[0]~output .bus_hold = "false";
defparam \OUTSig1[0]~output .open_drain_output = "false";
defparam \OUTSig1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \OUTSig1[1]~output (
	.i(\OUTSig1[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[1]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[1]~output .bus_hold = "false";
defparam \OUTSig1[1]~output .open_drain_output = "false";
defparam \OUTSig1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \OUTSig1[2]~output (
	.i(\OUTSig1[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[2]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[2]~output .bus_hold = "false";
defparam \OUTSig1[2]~output .open_drain_output = "false";
defparam \OUTSig1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \OUTSig1[3]~output (
	.i(\OUTSig1[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[3]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[3]~output .bus_hold = "false";
defparam \OUTSig1[3]~output .open_drain_output = "false";
defparam \OUTSig1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \OUTSig1[4]~output (
	.i(\OUTSig1[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[4]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[4]~output .bus_hold = "false";
defparam \OUTSig1[4]~output .open_drain_output = "false";
defparam \OUTSig1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \OUTSig1[5]~output (
	.i(\OUTSig1[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[5]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[5]~output .bus_hold = "false";
defparam \OUTSig1[5]~output .open_drain_output = "false";
defparam \OUTSig1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \OUTSig1[6]~output (
	.i(\OUTSig1[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[6]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[6]~output .bus_hold = "false";
defparam \OUTSig1[6]~output .open_drain_output = "false";
defparam \OUTSig1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \OUTSig1[7]~output (
	.i(\OUTSig1[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[7]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[7]~output .bus_hold = "false";
defparam \OUTSig1[7]~output .open_drain_output = "false";
defparam \OUTSig1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \OUTSig1[8]~output (
	.i(\OUTSig1[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[8]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[8]~output .bus_hold = "false";
defparam \OUTSig1[8]~output .open_drain_output = "false";
defparam \OUTSig1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \OUTSig1[9]~output (
	.i(\OUTSig1[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[9]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[9]~output .bus_hold = "false";
defparam \OUTSig1[9]~output .open_drain_output = "false";
defparam \OUTSig1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \OUTSig1[10]~output (
	.i(\OUTSig1[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[10]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[10]~output .bus_hold = "false";
defparam \OUTSig1[10]~output .open_drain_output = "false";
defparam \OUTSig1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \OUTSig1[11]~output (
	.i(\OUTSig1[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[11]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[11]~output .bus_hold = "false";
defparam \OUTSig1[11]~output .open_drain_output = "false";
defparam \OUTSig1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \OUTSig1[12]~output (
	.i(\OUTSig1[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[12]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[12]~output .bus_hold = "false";
defparam \OUTSig1[12]~output .open_drain_output = "false";
defparam \OUTSig1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \OUTSig1[13]~output (
	.i(\OUTSig1[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[13]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[13]~output .bus_hold = "false";
defparam \OUTSig1[13]~output .open_drain_output = "false";
defparam \OUTSig1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \OUTSig1[14]~output (
	.i(\OUTSig1[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[14]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[14]~output .bus_hold = "false";
defparam \OUTSig1[14]~output .open_drain_output = "false";
defparam \OUTSig1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \OUTSig1[15]~output (
	.i(\OUTSig1[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[15]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[15]~output .bus_hold = "false";
defparam \OUTSig1[15]~output .open_drain_output = "false";
defparam \OUTSig1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \OUTSig1[16]~output (
	.i(\OUTSig1[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[16]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[16]~output .bus_hold = "false";
defparam \OUTSig1[16]~output .open_drain_output = "false";
defparam \OUTSig1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \OUTSig1[17]~output (
	.i(\OUTSig1[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[17]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[17]~output .bus_hold = "false";
defparam \OUTSig1[17]~output .open_drain_output = "false";
defparam \OUTSig1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \OUTSig1[18]~output (
	.i(\OUTSig1[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[18]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[18]~output .bus_hold = "false";
defparam \OUTSig1[18]~output .open_drain_output = "false";
defparam \OUTSig1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \OUTSig1[19]~output (
	.i(\OUTSig1[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[19]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[19]~output .bus_hold = "false";
defparam \OUTSig1[19]~output .open_drain_output = "false";
defparam \OUTSig1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \OUTSig1[20]~output (
	.i(\OUTSig1[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[20]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[20]~output .bus_hold = "false";
defparam \OUTSig1[20]~output .open_drain_output = "false";
defparam \OUTSig1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \OUTSig1[21]~output (
	.i(\OUTSig1[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[21]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[21]~output .bus_hold = "false";
defparam \OUTSig1[21]~output .open_drain_output = "false";
defparam \OUTSig1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \OUTSig1[22]~output (
	.i(\OUTSig1[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[22]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[22]~output .bus_hold = "false";
defparam \OUTSig1[22]~output .open_drain_output = "false";
defparam \OUTSig1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \OUTSig1[23]~output (
	.i(\OUTSig1[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[23]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[23]~output .bus_hold = "false";
defparam \OUTSig1[23]~output .open_drain_output = "false";
defparam \OUTSig1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \OUTSig1[24]~output (
	.i(\OUTSig1[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[24]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[24]~output .bus_hold = "false";
defparam \OUTSig1[24]~output .open_drain_output = "false";
defparam \OUTSig1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \OUTSig1[25]~output (
	.i(\OUTSig1[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[25]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[25]~output .bus_hold = "false";
defparam \OUTSig1[25]~output .open_drain_output = "false";
defparam \OUTSig1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \OUTSig1[26]~output (
	.i(\OUTSig1[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[26]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[26]~output .bus_hold = "false";
defparam \OUTSig1[26]~output .open_drain_output = "false";
defparam \OUTSig1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \OUTSig1[27]~output (
	.i(\OUTSig1[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[27]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[27]~output .bus_hold = "false";
defparam \OUTSig1[27]~output .open_drain_output = "false";
defparam \OUTSig1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \OUTSig1[28]~output (
	.i(\OUTSig1[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[28]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[28]~output .bus_hold = "false";
defparam \OUTSig1[28]~output .open_drain_output = "false";
defparam \OUTSig1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \OUTSig1[29]~output (
	.i(\OUTSig1[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[29]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[29]~output .bus_hold = "false";
defparam \OUTSig1[29]~output .open_drain_output = "false";
defparam \OUTSig1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \OUTSig1[30]~output (
	.i(\OUTSig1[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[30]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[30]~output .bus_hold = "false";
defparam \OUTSig1[30]~output .open_drain_output = "false";
defparam \OUTSig1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \OUTSig1[31]~output (
	.i(\OUTSig1[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig1[31]),
	.obar());
// synopsys translate_off
defparam \OUTSig1[31]~output .bus_hold = "false";
defparam \OUTSig1[31]~output .open_drain_output = "false";
defparam \OUTSig1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \OUTSig2[0]~output (
	.i(\OUTSig2[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[0]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[0]~output .bus_hold = "false";
defparam \OUTSig2[0]~output .open_drain_output = "false";
defparam \OUTSig2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \OUTSig2[1]~output (
	.i(\OUTSig2[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[1]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[1]~output .bus_hold = "false";
defparam \OUTSig2[1]~output .open_drain_output = "false";
defparam \OUTSig2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \OUTSig2[2]~output (
	.i(\OUTSig2[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[2]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[2]~output .bus_hold = "false";
defparam \OUTSig2[2]~output .open_drain_output = "false";
defparam \OUTSig2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \OUTSig2[3]~output (
	.i(\OUTSig2[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[3]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[3]~output .bus_hold = "false";
defparam \OUTSig2[3]~output .open_drain_output = "false";
defparam \OUTSig2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \OUTSig2[4]~output (
	.i(\OUTSig2[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[4]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[4]~output .bus_hold = "false";
defparam \OUTSig2[4]~output .open_drain_output = "false";
defparam \OUTSig2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \OUTSig2[5]~output (
	.i(\OUTSig2[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[5]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[5]~output .bus_hold = "false";
defparam \OUTSig2[5]~output .open_drain_output = "false";
defparam \OUTSig2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \OUTSig2[6]~output (
	.i(\OUTSig2[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[6]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[6]~output .bus_hold = "false";
defparam \OUTSig2[6]~output .open_drain_output = "false";
defparam \OUTSig2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \OUTSig2[7]~output (
	.i(\OUTSig2[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[7]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[7]~output .bus_hold = "false";
defparam \OUTSig2[7]~output .open_drain_output = "false";
defparam \OUTSig2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \OUTSig2[8]~output (
	.i(\OUTSig2[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[8]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[8]~output .bus_hold = "false";
defparam \OUTSig2[8]~output .open_drain_output = "false";
defparam \OUTSig2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \OUTSig2[9]~output (
	.i(\OUTSig2[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[9]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[9]~output .bus_hold = "false";
defparam \OUTSig2[9]~output .open_drain_output = "false";
defparam \OUTSig2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \OUTSig2[10]~output (
	.i(\OUTSig2[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[10]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[10]~output .bus_hold = "false";
defparam \OUTSig2[10]~output .open_drain_output = "false";
defparam \OUTSig2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \OUTSig2[11]~output (
	.i(\OUTSig2[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[11]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[11]~output .bus_hold = "false";
defparam \OUTSig2[11]~output .open_drain_output = "false";
defparam \OUTSig2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \OUTSig2[12]~output (
	.i(\OUTSig2[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[12]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[12]~output .bus_hold = "false";
defparam \OUTSig2[12]~output .open_drain_output = "false";
defparam \OUTSig2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \OUTSig2[13]~output (
	.i(\OUTSig2[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[13]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[13]~output .bus_hold = "false";
defparam \OUTSig2[13]~output .open_drain_output = "false";
defparam \OUTSig2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \OUTSig2[14]~output (
	.i(\OUTSig2[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[14]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[14]~output .bus_hold = "false";
defparam \OUTSig2[14]~output .open_drain_output = "false";
defparam \OUTSig2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \OUTSig2[15]~output (
	.i(\OUTSig2[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[15]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[15]~output .bus_hold = "false";
defparam \OUTSig2[15]~output .open_drain_output = "false";
defparam \OUTSig2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \OUTSig2[16]~output (
	.i(\OUTSig2[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[16]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[16]~output .bus_hold = "false";
defparam \OUTSig2[16]~output .open_drain_output = "false";
defparam \OUTSig2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \OUTSig2[17]~output (
	.i(\OUTSig2[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[17]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[17]~output .bus_hold = "false";
defparam \OUTSig2[17]~output .open_drain_output = "false";
defparam \OUTSig2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \OUTSig2[18]~output (
	.i(\OUTSig2[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[18]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[18]~output .bus_hold = "false";
defparam \OUTSig2[18]~output .open_drain_output = "false";
defparam \OUTSig2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \OUTSig2[19]~output (
	.i(\OUTSig2[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[19]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[19]~output .bus_hold = "false";
defparam \OUTSig2[19]~output .open_drain_output = "false";
defparam \OUTSig2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \OUTSig2[20]~output (
	.i(\OUTSig2[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[20]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[20]~output .bus_hold = "false";
defparam \OUTSig2[20]~output .open_drain_output = "false";
defparam \OUTSig2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \OUTSig2[21]~output (
	.i(\OUTSig2[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[21]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[21]~output .bus_hold = "false";
defparam \OUTSig2[21]~output .open_drain_output = "false";
defparam \OUTSig2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \OUTSig2[22]~output (
	.i(\OUTSig2[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[22]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[22]~output .bus_hold = "false";
defparam \OUTSig2[22]~output .open_drain_output = "false";
defparam \OUTSig2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \OUTSig2[23]~output (
	.i(\OUTSig2[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[23]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[23]~output .bus_hold = "false";
defparam \OUTSig2[23]~output .open_drain_output = "false";
defparam \OUTSig2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \OUTSig2[24]~output (
	.i(\OUTSig2[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[24]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[24]~output .bus_hold = "false";
defparam \OUTSig2[24]~output .open_drain_output = "false";
defparam \OUTSig2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \OUTSig2[25]~output (
	.i(\OUTSig2[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[25]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[25]~output .bus_hold = "false";
defparam \OUTSig2[25]~output .open_drain_output = "false";
defparam \OUTSig2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \OUTSig2[26]~output (
	.i(\OUTSig2[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[26]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[26]~output .bus_hold = "false";
defparam \OUTSig2[26]~output .open_drain_output = "false";
defparam \OUTSig2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \OUTSig2[27]~output (
	.i(\OUTSig2[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[27]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[27]~output .bus_hold = "false";
defparam \OUTSig2[27]~output .open_drain_output = "false";
defparam \OUTSig2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \OUTSig2[28]~output (
	.i(\OUTSig2[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[28]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[28]~output .bus_hold = "false";
defparam \OUTSig2[28]~output .open_drain_output = "false";
defparam \OUTSig2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \OUTSig2[29]~output (
	.i(\OUTSig2[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[29]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[29]~output .bus_hold = "false";
defparam \OUTSig2[29]~output .open_drain_output = "false";
defparam \OUTSig2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \OUTSig2[30]~output (
	.i(\OUTSig2[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[30]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[30]~output .bus_hold = "false";
defparam \OUTSig2[30]~output .open_drain_output = "false";
defparam \OUTSig2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \OUTSig2[31]~output (
	.i(\OUTSig2[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUTSig2[31]),
	.obar());
// synopsys translate_off
defparam \OUTSig2[31]~output .bus_hold = "false";
defparam \OUTSig2[31]~output .open_drain_output = "false";
defparam \OUTSig2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N35
cyclonev_io_ibuf \ADDRESS[1]~input (
	.i(ADDRESS[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[1]~input_o ));
// synopsys translate_off
defparam \ADDRESS[1]~input .bus_hold = "false";
defparam \ADDRESS[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N1
cyclonev_io_ibuf \INPUT1[0]~input (
	.i(INPUT1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[0]~input_o ));
// synopsys translate_off
defparam \INPUT1[0]~input .bus_hold = "false";
defparam \INPUT1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \ADDRESS[0]~input (
	.i(ADDRESS[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[0]~input_o ));
// synopsys translate_off
defparam \ADDRESS[0]~input .bus_hold = "false";
defparam \ADDRESS[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N52
cyclonev_io_ibuf \ADDRESS[31]~input (
	.i(ADDRESS[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[31]~input_o ));
// synopsys translate_off
defparam \ADDRESS[31]~input .bus_hold = "false";
defparam \ADDRESS[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N1
cyclonev_io_ibuf \ADDRESS[26]~input (
	.i(ADDRESS[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[26]~input_o ));
// synopsys translate_off
defparam \ADDRESS[26]~input .bus_hold = "false";
defparam \ADDRESS[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N18
cyclonev_io_ibuf \ADDRESS[27]~input (
	.i(ADDRESS[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[27]~input_o ));
// synopsys translate_off
defparam \ADDRESS[27]~input .bus_hold = "false";
defparam \ADDRESS[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N75
cyclonev_io_ibuf \ADDRESS[30]~input (
	.i(ADDRESS[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[30]~input_o ));
// synopsys translate_off
defparam \ADDRESS[30]~input .bus_hold = "false";
defparam \ADDRESS[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N18
cyclonev_io_ibuf \ADDRESS[28]~input (
	.i(ADDRESS[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[28]~input_o ));
// synopsys translate_off
defparam \ADDRESS[28]~input .bus_hold = "false";
defparam \ADDRESS[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N92
cyclonev_io_ibuf \ADDRESS[29]~input (
	.i(ADDRESS[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[29]~input_o ));
// synopsys translate_off
defparam \ADDRESS[29]~input .bus_hold = "false";
defparam \ADDRESS[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y79_N0
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\ADDRESS[28]~input_o  & ( !\ADDRESS[29]~input_o  & ( (\ADDRESS[31]~input_o  & (!\ADDRESS[26]~input_o  & (!\ADDRESS[27]~input_o  & !\ADDRESS[30]~input_o ))) ) ) )

	.dataa(!\ADDRESS[31]~input_o ),
	.datab(!\ADDRESS[26]~input_o ),
	.datac(!\ADDRESS[27]~input_o ),
	.datad(!\ADDRESS[30]~input_o ),
	.datae(!\ADDRESS[28]~input_o ),
	.dataf(!\ADDRESS[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h4000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N52
cyclonev_io_ibuf \ADDRESS[22]~input (
	.i(ADDRESS[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[22]~input_o ));
// synopsys translate_off
defparam \ADDRESS[22]~input .bus_hold = "false";
defparam \ADDRESS[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \ADDRESS[20]~input (
	.i(ADDRESS[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[20]~input_o ));
// synopsys translate_off
defparam \ADDRESS[20]~input .bus_hold = "false";
defparam \ADDRESS[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N52
cyclonev_io_ibuf \ADDRESS[25]~input (
	.i(ADDRESS[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[25]~input_o ));
// synopsys translate_off
defparam \ADDRESS[25]~input .bus_hold = "false";
defparam \ADDRESS[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \ADDRESS[24]~input (
	.i(ADDRESS[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[24]~input_o ));
// synopsys translate_off
defparam \ADDRESS[24]~input .bus_hold = "false";
defparam \ADDRESS[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \ADDRESS[21]~input (
	.i(ADDRESS[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[21]~input_o ));
// synopsys translate_off
defparam \ADDRESS[21]~input .bus_hold = "false";
defparam \ADDRESS[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N1
cyclonev_io_ibuf \ADDRESS[23]~input (
	.i(ADDRESS[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[23]~input_o ));
// synopsys translate_off
defparam \ADDRESS[23]~input .bus_hold = "false";
defparam \ADDRESS[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y79_N30
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\ADDRESS[21]~input_o  & ( !\ADDRESS[23]~input_o  & ( (!\ADDRESS[22]~input_o  & (!\ADDRESS[20]~input_o  & (!\ADDRESS[25]~input_o  & !\ADDRESS[24]~input_o ))) ) ) )

	.dataa(!\ADDRESS[22]~input_o ),
	.datab(!\ADDRESS[20]~input_o ),
	.datac(!\ADDRESS[25]~input_o ),
	.datad(!\ADDRESS[24]~input_o ),
	.datae(!\ADDRESS[21]~input_o ),
	.dataf(!\ADDRESS[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N41
cyclonev_io_ibuf \ADDRESS[13]~input (
	.i(ADDRESS[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[13]~input_o ));
// synopsys translate_off
defparam \ADDRESS[13]~input .bus_hold = "false";
defparam \ADDRESS[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N18
cyclonev_io_ibuf \ADDRESS[14]~input (
	.i(ADDRESS[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[14]~input_o ));
// synopsys translate_off
defparam \ADDRESS[14]~input .bus_hold = "false";
defparam \ADDRESS[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N58
cyclonev_io_ibuf \ADDRESS[16]~input (
	.i(ADDRESS[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[16]~input_o ));
// synopsys translate_off
defparam \ADDRESS[16]~input .bus_hold = "false";
defparam \ADDRESS[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \ADDRESS[19]~input (
	.i(ADDRESS[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[19]~input_o ));
// synopsys translate_off
defparam \ADDRESS[19]~input .bus_hold = "false";
defparam \ADDRESS[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N35
cyclonev_io_ibuf \ADDRESS[15]~input (
	.i(ADDRESS[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[15]~input_o ));
// synopsys translate_off
defparam \ADDRESS[15]~input .bus_hold = "false";
defparam \ADDRESS[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N75
cyclonev_io_ibuf \ADDRESS[18]~input (
	.i(ADDRESS[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[18]~input_o ));
// synopsys translate_off
defparam \ADDRESS[18]~input .bus_hold = "false";
defparam \ADDRESS[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N52
cyclonev_io_ibuf \ADDRESS[17]~input (
	.i(ADDRESS[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[17]~input_o ));
// synopsys translate_off
defparam \ADDRESS[17]~input .bus_hold = "false";
defparam \ADDRESS[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y79_N6
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\ADDRESS[18]~input_o  & ( !\ADDRESS[17]~input_o  & ( (!\ADDRESS[14]~input_o  & (!\ADDRESS[16]~input_o  & (!\ADDRESS[19]~input_o  & !\ADDRESS[15]~input_o ))) ) ) )

	.dataa(!\ADDRESS[14]~input_o ),
	.datab(!\ADDRESS[16]~input_o ),
	.datac(!\ADDRESS[19]~input_o ),
	.datad(!\ADDRESS[15]~input_o ),
	.datae(!\ADDRESS[18]~input_o ),
	.dataf(!\ADDRESS[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \ADDRESS[4]~input (
	.i(ADDRESS[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[4]~input_o ));
// synopsys translate_off
defparam \ADDRESS[4]~input .bus_hold = "false";
defparam \ADDRESS[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \ADDRESS[3]~input (
	.i(ADDRESS[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[3]~input_o ));
// synopsys translate_off
defparam \ADDRESS[3]~input .bus_hold = "false";
defparam \ADDRESS[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \ADDRESS[7]~input (
	.i(ADDRESS[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[7]~input_o ));
// synopsys translate_off
defparam \ADDRESS[7]~input .bus_hold = "false";
defparam \ADDRESS[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \ADDRESS[2]~input (
	.i(ADDRESS[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[2]~input_o ));
// synopsys translate_off
defparam \ADDRESS[2]~input .bus_hold = "false";
defparam \ADDRESS[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \ADDRESS[6]~input (
	.i(ADDRESS[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[6]~input_o ));
// synopsys translate_off
defparam \ADDRESS[6]~input .bus_hold = "false";
defparam \ADDRESS[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \ADDRESS[5]~input (
	.i(ADDRESS[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[5]~input_o ));
// synopsys translate_off
defparam \ADDRESS[5]~input .bus_hold = "false";
defparam \ADDRESS[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y80_N33
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\ADDRESS[6]~input_o  & ( !\ADDRESS[5]~input_o  & ( (!\ADDRESS[4]~input_o  & (!\ADDRESS[3]~input_o  & (!\ADDRESS[7]~input_o  & !\ADDRESS[2]~input_o ))) ) ) )

	.dataa(!\ADDRESS[4]~input_o ),
	.datab(!\ADDRESS[3]~input_o ),
	.datac(!\ADDRESS[7]~input_o ),
	.datad(!\ADDRESS[2]~input_o ),
	.datae(!\ADDRESS[6]~input_o ),
	.dataf(!\ADDRESS[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \ADDRESS[9]~input (
	.i(ADDRESS[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[9]~input_o ));
// synopsys translate_off
defparam \ADDRESS[9]~input .bus_hold = "false";
defparam \ADDRESS[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \ADDRESS[10]~input (
	.i(ADDRESS[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[10]~input_o ));
// synopsys translate_off
defparam \ADDRESS[10]~input .bus_hold = "false";
defparam \ADDRESS[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \ADDRESS[11]~input (
	.i(ADDRESS[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[11]~input_o ));
// synopsys translate_off
defparam \ADDRESS[11]~input .bus_hold = "false";
defparam \ADDRESS[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \ADDRESS[8]~input (
	.i(ADDRESS[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[8]~input_o ));
// synopsys translate_off
defparam \ADDRESS[8]~input .bus_hold = "false";
defparam \ADDRESS[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \ADDRESS[12]~input (
	.i(ADDRESS[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADDRESS[12]~input_o ));
// synopsys translate_off
defparam \ADDRESS[12]~input .bus_hold = "false";
defparam \ADDRESS[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N0
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !\ADDRESS[8]~input_o  & ( !\ADDRESS[12]~input_o  & ( (!\ADDRESS[9]~input_o  & (!\ADDRESS[10]~input_o  & !\ADDRESS[11]~input_o )) ) ) )

	.dataa(!\ADDRESS[9]~input_o ),
	.datab(!\ADDRESS[10]~input_o ),
	.datac(!\ADDRESS[11]~input_o ),
	.datad(gnd),
	.datae(!\ADDRESS[8]~input_o ),
	.dataf(!\ADDRESS[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8080000000000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y79_N42
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \Equal0~3_combout  & ( \Equal0~4_combout  & ( (\Equal0~0_combout  & (\Equal0~1_combout  & (!\ADDRESS[13]~input_o  & \Equal0~2_combout ))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\ADDRESS[13]~input_o ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~3_combout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0000000000000010;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N52
cyclonev_io_ibuf \INPUT2[0]~input (
	.i(INPUT2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[0]~input_o ));
// synopsys translate_off
defparam \INPUT2[0]~input .bus_hold = "false";
defparam \INPUT2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N0
cyclonev_lcell_comb \READMEM~0 (
// Equation(s):
// \READMEM~0_combout  = ( \Equal0~5_combout  & ( \INPUT2[0]~input_o  & ( (!\ADDRESS[1]~input_o  & ((\ADDRESS[0]~input_o ) # (\INPUT1[0]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT2[0]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT1[0]~input_o  & 
// !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT1[0]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~0 .extended_lut = "off";
defparam \READMEM~0 .lut_mask = 64'h0000202000002A2A;
defparam \READMEM~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N35
cyclonev_io_ibuf \INPUT1[1]~input (
	.i(INPUT1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[1]~input_o ));
// synopsys translate_off
defparam \INPUT1[1]~input .bus_hold = "false";
defparam \INPUT1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N58
cyclonev_io_ibuf \INPUT2[1]~input (
	.i(INPUT2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[1]~input_o ));
// synopsys translate_off
defparam \INPUT2[1]~input .bus_hold = "false";
defparam \INPUT2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N0
cyclonev_lcell_comb \READMEM~1 (
// Equation(s):
// \READMEM~1_combout  = ( !\ADDRESS[1]~input_o  & ( \INPUT2[1]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[1]~input_o ))) ) ) ) # ( !\ADDRESS[1]~input_o  & ( !\INPUT2[1]~input_o  & ( (\INPUT1[1]~input_o  & (!\ADDRESS[0]~input_o  & 
// \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT1[1]~input_o ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\Equal0~5_combout ),
	.datad(gnd),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(!\INPUT2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~1 .extended_lut = "off";
defparam \READMEM~1 .lut_mask = 64'h0404000007070000;
defparam \READMEM~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \INPUT1[2]~input (
	.i(INPUT1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[2]~input_o ));
// synopsys translate_off
defparam \INPUT1[2]~input .bus_hold = "false";
defparam \INPUT1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \INPUT2[2]~input (
	.i(INPUT2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[2]~input_o ));
// synopsys translate_off
defparam \INPUT2[2]~input .bus_hold = "false";
defparam \INPUT2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N30
cyclonev_lcell_comb \READMEM~2 (
// Equation(s):
// \READMEM~2_combout  = ( \INPUT2[2]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\INPUT1[2]~input_o ) # (\ADDRESS[0]~input_o ))) ) ) ) # ( !\INPUT2[2]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & (!\ADDRESS[0]~input_o  & 
// \INPUT1[2]~input_o )) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\INPUT1[2]~input_o ),
	.datad(gnd),
	.datae(!\INPUT2[2]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~2 .extended_lut = "off";
defparam \READMEM~2 .lut_mask = 64'h0404151500000000;
defparam \READMEM~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \INPUT1[3]~input (
	.i(INPUT1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[3]~input_o ));
// synopsys translate_off
defparam \INPUT1[3]~input .bus_hold = "false";
defparam \INPUT1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N92
cyclonev_io_ibuf \INPUT2[3]~input (
	.i(INPUT2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[3]~input_o ));
// synopsys translate_off
defparam \INPUT2[3]~input .bus_hold = "false";
defparam \INPUT2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y79_N48
cyclonev_lcell_comb \READMEM~3 (
// Equation(s):
// \READMEM~3_combout  = ( \ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\INPUT2[3]~input_o  & \Equal0~5_combout ) ) ) ) # ( !\ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\INPUT1[3]~input_o  & \Equal0~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\INPUT1[3]~input_o ),
	.datac(!\INPUT2[3]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\ADDRESS[0]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~3 .extended_lut = "off";
defparam \READMEM~3 .lut_mask = 64'h0033000F00000000;
defparam \READMEM~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \INPUT1[4]~input (
	.i(INPUT1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[4]~input_o ));
// synopsys translate_off
defparam \INPUT1[4]~input .bus_hold = "false";
defparam \INPUT1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \INPUT2[4]~input (
	.i(INPUT2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[4]~input_o ));
// synopsys translate_off
defparam \INPUT2[4]~input .bus_hold = "false";
defparam \INPUT2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N9
cyclonev_lcell_comb \READMEM~4 (
// Equation(s):
// \READMEM~4_combout  = ( \INPUT2[4]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[4]~input_o ))) ) ) ) # ( !\INPUT2[4]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\INPUT1[4]~input_o  & (!\ADDRESS[0]~input_o  & 
// \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT1[4]~input_o ),
	.datab(gnd),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\INPUT2[4]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~4 .extended_lut = "off";
defparam \READMEM~4 .lut_mask = 64'h0050005F00000000;
defparam \READMEM~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N58
cyclonev_io_ibuf \INPUT2[5]~input (
	.i(INPUT2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[5]~input_o ));
// synopsys translate_off
defparam \INPUT2[5]~input .bus_hold = "false";
defparam \INPUT2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N52
cyclonev_io_ibuf \INPUT1[5]~input (
	.i(INPUT1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[5]~input_o ));
// synopsys translate_off
defparam \INPUT1[5]~input .bus_hold = "false";
defparam \INPUT1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N6
cyclonev_lcell_comb \READMEM~5 (
// Equation(s):
// \READMEM~5_combout  = ( \INPUT1[5]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[5]~input_o )))) ) ) # ( !\INPUT1[5]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & (\INPUT2[5]~input_o  & 
// \ADDRESS[0]~input_o ))) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT2[5]~input_o ),
	.datad(!\ADDRESS[0]~input_o ),
	.datae(gnd),
	.dataf(!\INPUT1[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~5 .extended_lut = "off";
defparam \READMEM~5 .lut_mask = 64'h0002000222022202;
defparam \READMEM~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N52
cyclonev_io_ibuf \INPUT2[6]~input (
	.i(INPUT2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[6]~input_o ));
// synopsys translate_off
defparam \INPUT2[6]~input .bus_hold = "false";
defparam \INPUT2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N18
cyclonev_io_ibuf \INPUT1[6]~input (
	.i(INPUT1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[6]~input_o ));
// synopsys translate_off
defparam \INPUT1[6]~input .bus_hold = "false";
defparam \INPUT1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N36
cyclonev_lcell_comb \READMEM~6 (
// Equation(s):
// \READMEM~6_combout  = ( \INPUT1[6]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[6]~input_o )))) ) ) # ( !\INPUT1[6]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & (\INPUT2[6]~input_o  & 
// \ADDRESS[0]~input_o ))) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT2[6]~input_o ),
	.datad(!\ADDRESS[0]~input_o ),
	.datae(gnd),
	.dataf(!\INPUT1[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~6 .extended_lut = "off";
defparam \READMEM~6 .lut_mask = 64'h0002000222022202;
defparam \READMEM~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N41
cyclonev_io_ibuf \INPUT1[7]~input (
	.i(INPUT1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[7]~input_o ));
// synopsys translate_off
defparam \INPUT1[7]~input .bus_hold = "false";
defparam \INPUT1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N41
cyclonev_io_ibuf \INPUT2[7]~input (
	.i(INPUT2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[7]~input_o ));
// synopsys translate_off
defparam \INPUT2[7]~input .bus_hold = "false";
defparam \INPUT2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N42
cyclonev_lcell_comb \READMEM~7 (
// Equation(s):
// \READMEM~7_combout  = ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o  & (\INPUT1[7]~input_o )) # (\ADDRESS[0]~input_o  & ((\INPUT2[7]~input_o ))))) ) )

	.dataa(!\INPUT1[7]~input_o ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\Equal0~5_combout ),
	.datad(!\INPUT2[7]~input_o ),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~7 .extended_lut = "off";
defparam \READMEM~7 .lut_mask = 64'h0407000004070000;
defparam \READMEM~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N18
cyclonev_io_ibuf \INPUT1[8]~input (
	.i(INPUT1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[8]~input_o ));
// synopsys translate_off
defparam \INPUT1[8]~input .bus_hold = "false";
defparam \INPUT1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N1
cyclonev_io_ibuf \INPUT2[8]~input (
	.i(INPUT2[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[8]~input_o ));
// synopsys translate_off
defparam \INPUT2[8]~input .bus_hold = "false";
defparam \INPUT2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y80_N30
cyclonev_lcell_comb \READMEM~8 (
// Equation(s):
// \READMEM~8_combout  = ( \INPUT2[8]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[8]~input_o ))) ) ) ) # ( !\INPUT2[8]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & (\INPUT1[8]~input_o  & 
// !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\INPUT1[8]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\INPUT2[8]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~8 .extended_lut = "off";
defparam \READMEM~8 .lut_mask = 64'h1010151500000000;
defparam \READMEM~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N35
cyclonev_io_ibuf \INPUT1[9]~input (
	.i(INPUT1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[9]~input_o ));
// synopsys translate_off
defparam \INPUT1[9]~input .bus_hold = "false";
defparam \INPUT1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N1
cyclonev_io_ibuf \INPUT2[9]~input (
	.i(INPUT2[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[9]~input_o ));
// synopsys translate_off
defparam \INPUT2[9]~input .bus_hold = "false";
defparam \INPUT2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N42
cyclonev_lcell_comb \READMEM~9 (
// Equation(s):
// \READMEM~9_combout  = ( \Equal0~5_combout  & ( \INPUT2[9]~input_o  & ( (!\ADDRESS[1]~input_o  & ((\ADDRESS[0]~input_o ) # (\INPUT1[9]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT2[9]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT1[9]~input_o  & 
// !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT1[9]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT2[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~9 .extended_lut = "off";
defparam \READMEM~9 .lut_mask = 64'h0000202000002A2A;
defparam \READMEM~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \INPUT1[10]~input (
	.i(INPUT1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[10]~input_o ));
// synopsys translate_off
defparam \INPUT1[10]~input .bus_hold = "false";
defparam \INPUT1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \INPUT2[10]~input (
	.i(INPUT2[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[10]~input_o ));
// synopsys translate_off
defparam \INPUT2[10]~input .bus_hold = "false";
defparam \INPUT2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y46_N3
cyclonev_lcell_comb \READMEM~10 (
// Equation(s):
// \READMEM~10_combout  = ( \INPUT2[10]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\INPUT1[10]~input_o ) # (\ADDRESS[0]~input_o ))) ) ) ) # ( !\INPUT2[10]~input_o  & ( !\ADDRESS[1]~input_o  & ( (!\ADDRESS[0]~input_o  & (\Equal0~5_combout  
// & \INPUT1[10]~input_o )) ) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT1[10]~input_o ),
	.datad(gnd),
	.datae(!\INPUT2[10]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~10 .extended_lut = "off";
defparam \READMEM~10 .lut_mask = 64'h0202131300000000;
defparam \READMEM~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N41
cyclonev_io_ibuf \INPUT2[11]~input (
	.i(INPUT2[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[11]~input_o ));
// synopsys translate_off
defparam \INPUT2[11]~input .bus_hold = "false";
defparam \INPUT2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N18
cyclonev_io_ibuf \INPUT1[11]~input (
	.i(INPUT1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[11]~input_o ));
// synopsys translate_off
defparam \INPUT1[11]~input .bus_hold = "false";
defparam \INPUT1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N18
cyclonev_lcell_comb \READMEM~11 (
// Equation(s):
// \READMEM~11_combout  = ( !\ADDRESS[1]~input_o  & ( \INPUT1[11]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[11]~input_o ))) ) ) ) # ( !\ADDRESS[1]~input_o  & ( !\INPUT1[11]~input_o  & ( (\INPUT2[11]~input_o  & 
// (\ADDRESS[0]~input_o  & \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT2[11]~input_o ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\Equal0~5_combout ),
	.datad(gnd),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(!\INPUT1[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~11 .extended_lut = "off";
defparam \READMEM~11 .lut_mask = 64'h010100000D0D0000;
defparam \READMEM~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N41
cyclonev_io_ibuf \INPUT1[12]~input (
	.i(INPUT1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[12]~input_o ));
// synopsys translate_off
defparam \INPUT1[12]~input .bus_hold = "false";
defparam \INPUT1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N75
cyclonev_io_ibuf \INPUT2[12]~input (
	.i(INPUT2[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[12]~input_o ));
// synopsys translate_off
defparam \INPUT2[12]~input .bus_hold = "false";
defparam \INPUT2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N9
cyclonev_lcell_comb \READMEM~12 (
// Equation(s):
// \READMEM~12_combout  = ( \INPUT2[12]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[12]~input_o )))) ) ) # ( !\INPUT2[12]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & (\INPUT1[12]~input_o  & 
// !\ADDRESS[0]~input_o ))) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT1[12]~input_o ),
	.datad(!\ADDRESS[0]~input_o ),
	.datae(gnd),
	.dataf(!\INPUT2[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~12 .extended_lut = "off";
defparam \READMEM~12 .lut_mask = 64'h0200020002220222;
defparam \READMEM~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N35
cyclonev_io_ibuf \INPUT1[13]~input (
	.i(INPUT1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[13]~input_o ));
// synopsys translate_off
defparam \INPUT1[13]~input .bus_hold = "false";
defparam \INPUT1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N52
cyclonev_io_ibuf \INPUT2[13]~input (
	.i(INPUT2[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[13]~input_o ));
// synopsys translate_off
defparam \INPUT2[13]~input .bus_hold = "false";
defparam \INPUT2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N48
cyclonev_lcell_comb \READMEM~13 (
// Equation(s):
// \READMEM~13_combout  = ( \Equal0~5_combout  & ( \INPUT2[13]~input_o  & ( (!\ADDRESS[1]~input_o  & ((\ADDRESS[0]~input_o ) # (\INPUT1[13]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT2[13]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT1[13]~input_o  
// & !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT1[13]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT2[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~13 .extended_lut = "off";
defparam \READMEM~13 .lut_mask = 64'h0000202000002A2A;
defparam \READMEM~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \INPUT1[14]~input (
	.i(INPUT1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[14]~input_o ));
// synopsys translate_off
defparam \INPUT1[14]~input .bus_hold = "false";
defparam \INPUT1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N1
cyclonev_io_ibuf \INPUT2[14]~input (
	.i(INPUT2[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[14]~input_o ));
// synopsys translate_off
defparam \INPUT2[14]~input .bus_hold = "false";
defparam \INPUT2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y79_N24
cyclonev_lcell_comb \READMEM~14 (
// Equation(s):
// \READMEM~14_combout  = ( \ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & \INPUT2[14]~input_o ) ) ) ) # ( !\ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & \INPUT1[14]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT1[14]~input_o ),
	.datad(!\INPUT2[14]~input_o ),
	.datae(!\ADDRESS[0]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~14 .extended_lut = "off";
defparam \READMEM~14 .lut_mask = 64'h0303003300000000;
defparam \READMEM~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \INPUT2[15]~input (
	.i(INPUT2[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[15]~input_o ));
// synopsys translate_off
defparam \INPUT2[15]~input .bus_hold = "false";
defparam \INPUT2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \INPUT1[15]~input (
	.i(INPUT1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[15]~input_o ));
// synopsys translate_off
defparam \INPUT1[15]~input .bus_hold = "false";
defparam \INPUT1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N15
cyclonev_lcell_comb \READMEM~15 (
// Equation(s):
// \READMEM~15_combout  = ( \INPUT1[15]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[15]~input_o ))) ) ) ) # ( !\INPUT1[15]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & (\ADDRESS[0]~input_o  
// & \INPUT2[15]~input_o )) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\INPUT2[15]~input_o ),
	.datad(gnd),
	.datae(!\INPUT1[15]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~15 .extended_lut = "off";
defparam \READMEM~15 .lut_mask = 64'h0101454500000000;
defparam \READMEM~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N35
cyclonev_io_ibuf \INPUT2[16]~input (
	.i(INPUT2[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[16]~input_o ));
// synopsys translate_off
defparam \INPUT2[16]~input .bus_hold = "false";
defparam \INPUT2[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N35
cyclonev_io_ibuf \INPUT1[16]~input (
	.i(INPUT1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[16]~input_o ));
// synopsys translate_off
defparam \INPUT1[16]~input .bus_hold = "false";
defparam \INPUT1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N54
cyclonev_lcell_comb \READMEM~16 (
// Equation(s):
// \READMEM~16_combout  = ( \Equal0~5_combout  & ( (!\ADDRESS[1]~input_o  & ((!\ADDRESS[0]~input_o  & ((\INPUT1[16]~input_o ))) # (\ADDRESS[0]~input_o  & (\INPUT2[16]~input_o )))) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT2[16]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\INPUT1[16]~input_o ),
	.datae(!\Equal0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~16 .extended_lut = "off";
defparam \READMEM~16 .lut_mask = 64'h000002A2000002A2;
defparam \READMEM~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N35
cyclonev_io_ibuf \INPUT1[17]~input (
	.i(INPUT1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[17]~input_o ));
// synopsys translate_off
defparam \INPUT1[17]~input .bus_hold = "false";
defparam \INPUT1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N58
cyclonev_io_ibuf \INPUT2[17]~input (
	.i(INPUT2[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[17]~input_o ));
// synopsys translate_off
defparam \INPUT2[17]~input .bus_hold = "false";
defparam \INPUT2[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y80_N30
cyclonev_lcell_comb \READMEM~17 (
// Equation(s):
// \READMEM~17_combout  = ( \INPUT2[17]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[17]~input_o ))) ) ) ) # ( !\INPUT2[17]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & (\INPUT1[17]~input_o  
// & !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\INPUT1[17]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\INPUT2[17]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~17 .extended_lut = "off";
defparam \READMEM~17 .lut_mask = 64'h1010151500000000;
defparam \READMEM~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \INPUT1[18]~input (
	.i(INPUT1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[18]~input_o ));
// synopsys translate_off
defparam \INPUT1[18]~input .bus_hold = "false";
defparam \INPUT1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \INPUT2[18]~input (
	.i(INPUT2[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[18]~input_o ));
// synopsys translate_off
defparam \INPUT2[18]~input .bus_hold = "false";
defparam \INPUT2[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N21
cyclonev_lcell_comb \READMEM~18 (
// Equation(s):
// \READMEM~18_combout  = ( \INPUT2[18]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[18]~input_o ))) ) ) ) # ( !\INPUT2[18]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\INPUT1[18]~input_o  & 
// (!\ADDRESS[0]~input_o  & \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT1[18]~input_o ),
	.datab(gnd),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\INPUT2[18]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~18 .extended_lut = "off";
defparam \READMEM~18 .lut_mask = 64'h0050005F00000000;
defparam \READMEM~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N92
cyclonev_io_ibuf \INPUT1[19]~input (
	.i(INPUT1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[19]~input_o ));
// synopsys translate_off
defparam \INPUT1[19]~input .bus_hold = "false";
defparam \INPUT1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N18
cyclonev_io_ibuf \INPUT2[19]~input (
	.i(INPUT2[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[19]~input_o ));
// synopsys translate_off
defparam \INPUT2[19]~input .bus_hold = "false";
defparam \INPUT2[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N39
cyclonev_lcell_comb \READMEM~19 (
// Equation(s):
// \READMEM~19_combout  = ( \ADDRESS[0]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & \INPUT2[19]~input_o )) ) ) # ( !\ADDRESS[0]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & \INPUT1[19]~input_o )) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\Equal0~5_combout ),
	.datac(!\INPUT1[19]~input_o ),
	.datad(!\INPUT2[19]~input_o ),
	.datae(gnd),
	.dataf(!\ADDRESS[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~19 .extended_lut = "off";
defparam \READMEM~19 .lut_mask = 64'h0202020200220022;
defparam \READMEM~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N52
cyclonev_io_ibuf \INPUT2[20]~input (
	.i(INPUT2[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[20]~input_o ));
// synopsys translate_off
defparam \INPUT2[20]~input .bus_hold = "false";
defparam \INPUT2[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N52
cyclonev_io_ibuf \INPUT1[20]~input (
	.i(INPUT1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[20]~input_o ));
// synopsys translate_off
defparam \INPUT1[20]~input .bus_hold = "false";
defparam \INPUT1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y80_N9
cyclonev_lcell_comb \READMEM~20 (
// Equation(s):
// \READMEM~20_combout  = ( \INPUT1[20]~input_o  & ( (!\ADDRESS[1]~input_o  & (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[20]~input_o )))) ) ) # ( !\INPUT1[20]~input_o  & ( (\ADDRESS[0]~input_o  & (!\ADDRESS[1]~input_o  & (\INPUT2[20]~input_o  
// & \Equal0~5_combout ))) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(!\ADDRESS[1]~input_o ),
	.datac(!\INPUT2[20]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\INPUT1[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~20 .extended_lut = "off";
defparam \READMEM~20 .lut_mask = 64'h00040004008C008C;
defparam \READMEM~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N35
cyclonev_io_ibuf \INPUT2[21]~input (
	.i(INPUT2[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[21]~input_o ));
// synopsys translate_off
defparam \INPUT2[21]~input .bus_hold = "false";
defparam \INPUT2[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \INPUT1[21]~input (
	.i(INPUT1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[21]~input_o ));
// synopsys translate_off
defparam \INPUT1[21]~input .bus_hold = "false";
defparam \INPUT1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y44_N0
cyclonev_lcell_comb \READMEM~21 (
// Equation(s):
// \READMEM~21_combout  = ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o  & ((\INPUT1[21]~input_o ))) # (\ADDRESS[0]~input_o  & (\INPUT2[21]~input_o )))) ) )

	.dataa(!\INPUT2[21]~input_o ),
	.datab(!\INPUT1[21]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~21 .extended_lut = "off";
defparam \READMEM~21 .lut_mask = 64'h0035000000350000;
defparam \READMEM~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \INPUT2[22]~input (
	.i(INPUT2[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[22]~input_o ));
// synopsys translate_off
defparam \INPUT2[22]~input .bus_hold = "false";
defparam \INPUT2[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \INPUT1[22]~input (
	.i(INPUT1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[22]~input_o ));
// synopsys translate_off
defparam \INPUT1[22]~input .bus_hold = "false";
defparam \INPUT1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N57
cyclonev_lcell_comb \READMEM~22 (
// Equation(s):
// \READMEM~22_combout  = ( \INPUT1[22]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[22]~input_o ))) ) ) ) # ( !\INPUT1[22]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\INPUT2[22]~input_o  & 
// (\ADDRESS[0]~input_o  & \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT2[22]~input_o ),
	.datab(gnd),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\INPUT1[22]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~22 .extended_lut = "off";
defparam \READMEM~22 .lut_mask = 64'h000500F500000000;
defparam \READMEM~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N18
cyclonev_io_ibuf \INPUT1[23]~input (
	.i(INPUT1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[23]~input_o ));
// synopsys translate_off
defparam \INPUT1[23]~input .bus_hold = "false";
defparam \INPUT1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N52
cyclonev_io_ibuf \INPUT2[23]~input (
	.i(INPUT2[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[23]~input_o ));
// synopsys translate_off
defparam \INPUT2[23]~input .bus_hold = "false";
defparam \INPUT2[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N30
cyclonev_lcell_comb \READMEM~23 (
// Equation(s):
// \READMEM~23_combout  = ( \Equal0~5_combout  & ( \INPUT2[23]~input_o  & ( (!\ADDRESS[1]~input_o  & ((\ADDRESS[0]~input_o ) # (\INPUT1[23]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT2[23]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT1[23]~input_o  
// & !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT1[23]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT2[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~23 .extended_lut = "off";
defparam \READMEM~23 .lut_mask = 64'h0000202000002A2A;
defparam \READMEM~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \INPUT2[24]~input (
	.i(INPUT2[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[24]~input_o ));
// synopsys translate_off
defparam \INPUT2[24]~input .bus_hold = "false";
defparam \INPUT2[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N38
cyclonev_io_ibuf \INPUT1[24]~input (
	.i(INPUT1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[24]~input_o ));
// synopsys translate_off
defparam \INPUT1[24]~input .bus_hold = "false";
defparam \INPUT1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y44_N6
cyclonev_lcell_comb \READMEM~24 (
// Equation(s):
// \READMEM~24_combout  = ( \Equal0~5_combout  & ( \INPUT1[24]~input_o  & ( (!\ADDRESS[1]~input_o  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[24]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT1[24]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT2[24]~input_o  
// & \ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT2[24]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT1[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~24 .extended_lut = "off";
defparam \READMEM~24 .lut_mask = 64'h000002020000A2A2;
defparam \READMEM~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N18
cyclonev_io_ibuf \INPUT2[25]~input (
	.i(INPUT2[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[25]~input_o ));
// synopsys translate_off
defparam \INPUT2[25]~input .bus_hold = "false";
defparam \INPUT2[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N18
cyclonev_io_ibuf \INPUT1[25]~input (
	.i(INPUT1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[25]~input_o ));
// synopsys translate_off
defparam \INPUT1[25]~input .bus_hold = "false";
defparam \INPUT1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N9
cyclonev_lcell_comb \READMEM~25 (
// Equation(s):
// \READMEM~25_combout  = ( \Equal0~5_combout  & ( \INPUT1[25]~input_o  & ( (!\ADDRESS[1]~input_o  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[25]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT1[25]~input_o  & ( (\ADDRESS[0]~input_o  & (\INPUT2[25]~input_o  
// & !\ADDRESS[1]~input_o )) ) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(gnd),
	.datac(!\INPUT2[25]~input_o ),
	.datad(!\ADDRESS[1]~input_o ),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT1[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~25 .extended_lut = "off";
defparam \READMEM~25 .lut_mask = 64'h000005000000AF00;
defparam \READMEM~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \INPUT2[26]~input (
	.i(INPUT2[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[26]~input_o ));
// synopsys translate_off
defparam \INPUT2[26]~input .bus_hold = "false";
defparam \INPUT2[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \INPUT1[26]~input (
	.i(INPUT1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[26]~input_o ));
// synopsys translate_off
defparam \INPUT1[26]~input .bus_hold = "false";
defparam \INPUT1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y80_N0
cyclonev_lcell_comb \READMEM~26 (
// Equation(s):
// \READMEM~26_combout  = ( \ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & \INPUT2[26]~input_o ) ) ) ) # ( !\ADDRESS[0]~input_o  & ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & \INPUT1[26]~input_o ) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\INPUT2[26]~input_o ),
	.datac(!\INPUT1[26]~input_o ),
	.datad(gnd),
	.datae(!\ADDRESS[0]~input_o ),
	.dataf(!\ADDRESS[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~26 .extended_lut = "off";
defparam \READMEM~26 .lut_mask = 64'h0505111100000000;
defparam \READMEM~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N1
cyclonev_io_ibuf \INPUT2[27]~input (
	.i(INPUT2[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[27]~input_o ));
// synopsys translate_off
defparam \INPUT2[27]~input .bus_hold = "false";
defparam \INPUT2[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N1
cyclonev_io_ibuf \INPUT1[27]~input (
	.i(INPUT1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[27]~input_o ));
// synopsys translate_off
defparam \INPUT1[27]~input .bus_hold = "false";
defparam \INPUT1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N54
cyclonev_lcell_comb \READMEM~27 (
// Equation(s):
// \READMEM~27_combout  = ( !\ADDRESS[1]~input_o  & ( \INPUT1[27]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[27]~input_o ))) ) ) ) # ( !\ADDRESS[1]~input_o  & ( !\INPUT1[27]~input_o  & ( (\INPUT2[27]~input_o  & 
// (\ADDRESS[0]~input_o  & \Equal0~5_combout )) ) ) )

	.dataa(!\INPUT2[27]~input_o ),
	.datab(!\ADDRESS[0]~input_o ),
	.datac(!\Equal0~5_combout ),
	.datad(gnd),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(!\INPUT1[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~27 .extended_lut = "off";
defparam \READMEM~27 .lut_mask = 64'h010100000D0D0000;
defparam \READMEM~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N1
cyclonev_io_ibuf \INPUT1[28]~input (
	.i(INPUT1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[28]~input_o ));
// synopsys translate_off
defparam \INPUT1[28]~input .bus_hold = "false";
defparam \INPUT1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N1
cyclonev_io_ibuf \INPUT2[28]~input (
	.i(INPUT2[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[28]~input_o ));
// synopsys translate_off
defparam \INPUT2[28]~input .bus_hold = "false";
defparam \INPUT2[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N12
cyclonev_lcell_comb \READMEM~28 (
// Equation(s):
// \READMEM~28_combout  = ( \Equal0~5_combout  & ( \INPUT2[28]~input_o  & ( (!\ADDRESS[1]~input_o  & ((\ADDRESS[0]~input_o ) # (\INPUT1[28]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT2[28]~input_o  & ( (!\ADDRESS[1]~input_o  & (\INPUT1[28]~input_o  
// & !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\ADDRESS[1]~input_o ),
	.datab(!\INPUT1[28]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT2[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~28 .extended_lut = "off";
defparam \READMEM~28 .lut_mask = 64'h0000202000002A2A;
defparam \READMEM~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N18
cyclonev_io_ibuf \INPUT1[29]~input (
	.i(INPUT1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[29]~input_o ));
// synopsys translate_off
defparam \INPUT1[29]~input .bus_hold = "false";
defparam \INPUT1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \INPUT2[29]~input (
	.i(INPUT2[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[29]~input_o ));
// synopsys translate_off
defparam \INPUT2[29]~input .bus_hold = "false";
defparam \INPUT2[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y44_N42
cyclonev_lcell_comb \READMEM~29 (
// Equation(s):
// \READMEM~29_combout  = ( !\ADDRESS[1]~input_o  & ( (\Equal0~5_combout  & ((!\ADDRESS[0]~input_o  & (\INPUT1[29]~input_o )) # (\ADDRESS[0]~input_o  & ((\INPUT2[29]~input_o ))))) ) )

	.dataa(!\INPUT1[29]~input_o ),
	.datab(!\INPUT2[29]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(!\Equal0~5_combout ),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~29 .extended_lut = "off";
defparam \READMEM~29 .lut_mask = 64'h0053000000530000;
defparam \READMEM~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N75
cyclonev_io_ibuf \INPUT2[30]~input (
	.i(INPUT2[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[30]~input_o ));
// synopsys translate_off
defparam \INPUT2[30]~input .bus_hold = "false";
defparam \INPUT2[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N1
cyclonev_io_ibuf \INPUT1[30]~input (
	.i(INPUT1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[30]~input_o ));
// synopsys translate_off
defparam \INPUT1[30]~input .bus_hold = "false";
defparam \INPUT1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y80_N21
cyclonev_lcell_comb \READMEM~30 (
// Equation(s):
// \READMEM~30_combout  = ( \Equal0~5_combout  & ( \INPUT1[30]~input_o  & ( (!\ADDRESS[1]~input_o  & ((!\ADDRESS[0]~input_o ) # (\INPUT2[30]~input_o ))) ) ) ) # ( \Equal0~5_combout  & ( !\INPUT1[30]~input_o  & ( (\ADDRESS[0]~input_o  & (\INPUT2[30]~input_o  
// & !\ADDRESS[1]~input_o )) ) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(gnd),
	.datac(!\INPUT2[30]~input_o ),
	.datad(!\ADDRESS[1]~input_o ),
	.datae(!\Equal0~5_combout ),
	.dataf(!\INPUT1[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~30 .extended_lut = "off";
defparam \READMEM~30 .lut_mask = 64'h000005000000AF00;
defparam \READMEM~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N52
cyclonev_io_ibuf \INPUT1[31]~input (
	.i(INPUT1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT1[31]~input_o ));
// synopsys translate_off
defparam \INPUT1[31]~input .bus_hold = "false";
defparam \INPUT1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \INPUT2[31]~input (
	.i(INPUT2[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT2[31]~input_o ));
// synopsys translate_off
defparam \INPUT2[31]~input .bus_hold = "false";
defparam \INPUT2[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y80_N33
cyclonev_lcell_comb \READMEM~31 (
// Equation(s):
// \READMEM~31_combout  = ( !\ADDRESS[1]~input_o  & ( \INPUT2[31]~input_o  & ( (\Equal0~5_combout  & ((\ADDRESS[0]~input_o ) # (\INPUT1[31]~input_o ))) ) ) ) # ( !\ADDRESS[1]~input_o  & ( !\INPUT2[31]~input_o  & ( (\Equal0~5_combout  & (\INPUT1[31]~input_o  
// & !\ADDRESS[0]~input_o )) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\INPUT1[31]~input_o ),
	.datac(!\ADDRESS[0]~input_o ),
	.datad(gnd),
	.datae(!\ADDRESS[1]~input_o ),
	.dataf(!\INPUT2[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\READMEM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \READMEM~31 .extended_lut = "off";
defparam \READMEM~31 .lut_mask = 64'h1010000015150000;
defparam \READMEM~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \WDATA[0]~input (
	.i(WDATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[0]~input_o ));
// synopsys translate_off
defparam \WDATA[0]~input .bus_hold = "false";
defparam \WDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N3
cyclonev_lcell_comb \OUTSig1[0]~reg0feeder (
// Equation(s):
// \OUTSig1[0]~reg0feeder_combout  = ( \WDATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[0]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y44_N51
cyclonev_lcell_comb \OUTSig1[0]~0 (
// Equation(s):
// \OUTSig1[0]~0_combout  = ( \Equal0~5_combout  & ( (!\ADDRESS[0]~input_o  & (\reset~input_o  & \ADDRESS[1]~input_o )) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\ADDRESS[1]~input_o ),
	.datae(!\Equal0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[0]~0 .extended_lut = "off";
defparam \OUTSig1[0]~0 .lut_mask = 64'h0000000A0000000A;
defparam \OUTSig1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N4
dffeas \OUTSig1[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[0]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \WDATA[1]~input (
	.i(WDATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[1]~input_o ));
// synopsys translate_off
defparam \WDATA[1]~input .bus_hold = "false";
defparam \WDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N0
cyclonev_lcell_comb \OUTSig1[1]~reg0feeder (
// Equation(s):
// \OUTSig1[1]~reg0feeder_combout  = ( \WDATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[1]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N1
dffeas \OUTSig1[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[1]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \WDATA[2]~input (
	.i(WDATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[2]~input_o ));
// synopsys translate_off
defparam \WDATA[2]~input .bus_hold = "false";
defparam \WDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \OUTSig1[2]~reg0feeder (
// Equation(s):
// \OUTSig1[2]~reg0feeder_combout  = ( \WDATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[2]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N34
dffeas \OUTSig1[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[2]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \WDATA[3]~input (
	.i(WDATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[3]~input_o ));
// synopsys translate_off
defparam \WDATA[3]~input .bus_hold = "false";
defparam \WDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N33
cyclonev_lcell_comb \OUTSig1[3]~reg0feeder (
// Equation(s):
// \OUTSig1[3]~reg0feeder_combout  = ( \WDATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[3]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N34
dffeas \OUTSig1[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[3]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \WDATA[4]~input (
	.i(WDATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[4]~input_o ));
// synopsys translate_off
defparam \WDATA[4]~input .bus_hold = "false";
defparam \WDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N30
cyclonev_lcell_comb \OUTSig1[4]~reg0feeder (
// Equation(s):
// \OUTSig1[4]~reg0feeder_combout  = ( \WDATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[4]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N31
dffeas \OUTSig1[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[4]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \WDATA[5]~input (
	.i(WDATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[5]~input_o ));
// synopsys translate_off
defparam \WDATA[5]~input .bus_hold = "false";
defparam \WDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N36
cyclonev_lcell_comb \OUTSig1[5]~reg0feeder (
// Equation(s):
// \OUTSig1[5]~reg0feeder_combout  = ( \WDATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[5]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N38
dffeas \OUTSig1[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[5]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \WDATA[6]~input (
	.i(WDATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[6]~input_o ));
// synopsys translate_off
defparam \WDATA[6]~input .bus_hold = "false";
defparam \WDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N40
dffeas \OUTSig1[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[6]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \WDATA[7]~input (
	.i(WDATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[7]~input_o ));
// synopsys translate_off
defparam \WDATA[7]~input .bus_hold = "false";
defparam \WDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N3
cyclonev_lcell_comb \OUTSig1[7]~reg0feeder (
// Equation(s):
// \OUTSig1[7]~reg0feeder_combout  = ( \WDATA[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[7]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N4
dffeas \OUTSig1[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[7]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \WDATA[8]~input (
	.i(WDATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[8]~input_o ));
// synopsys translate_off
defparam \WDATA[8]~input .bus_hold = "false";
defparam \WDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N42
cyclonev_lcell_comb \OUTSig1[8]~reg0feeder (
// Equation(s):
// \OUTSig1[8]~reg0feeder_combout  = ( \WDATA[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[8]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N43
dffeas \OUTSig1[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[8]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \WDATA[9]~input (
	.i(WDATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[9]~input_o ));
// synopsys translate_off
defparam \WDATA[9]~input .bus_hold = "false";
defparam \WDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N9
cyclonev_lcell_comb \OUTSig1[9]~reg0feeder (
// Equation(s):
// \OUTSig1[9]~reg0feeder_combout  = ( \WDATA[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[9]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N10
dffeas \OUTSig1[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[9]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \WDATA[10]~input (
	.i(WDATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[10]~input_o ));
// synopsys translate_off
defparam \WDATA[10]~input .bus_hold = "false";
defparam \WDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N48
cyclonev_lcell_comb \OUTSig1[10]~reg0feeder (
// Equation(s):
// \OUTSig1[10]~reg0feeder_combout  = ( \WDATA[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[10]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N49
dffeas \OUTSig1[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[10]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \WDATA[11]~input (
	.i(WDATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[11]~input_o ));
// synopsys translate_off
defparam \WDATA[11]~input .bus_hold = "false";
defparam \WDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y35_N33
cyclonev_lcell_comb \OUTSig1[11]~reg0feeder (
// Equation(s):
// \OUTSig1[11]~reg0feeder_combout  = ( \WDATA[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[11]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y35_N34
dffeas \OUTSig1[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[11]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \WDATA[12]~input (
	.i(WDATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[12]~input_o ));
// synopsys translate_off
defparam \WDATA[12]~input .bus_hold = "false";
defparam \WDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N15
cyclonev_lcell_comb \OUTSig1[12]~reg0feeder (
// Equation(s):
// \OUTSig1[12]~reg0feeder_combout  = ( \WDATA[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[12]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N16
dffeas \OUTSig1[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[12]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \WDATA[13]~input (
	.i(WDATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[13]~input_o ));
// synopsys translate_off
defparam \WDATA[13]~input .bus_hold = "false";
defparam \WDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \OUTSig1[13]~reg0feeder (
// Equation(s):
// \OUTSig1[13]~reg0feeder_combout  = ( \WDATA[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[13]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N7
dffeas \OUTSig1[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[13]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \WDATA[14]~input (
	.i(WDATA[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[14]~input_o ));
// synopsys translate_off
defparam \WDATA[14]~input .bus_hold = "false";
defparam \WDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N15
cyclonev_lcell_comb \OUTSig1[14]~reg0feeder (
// Equation(s):
// \OUTSig1[14]~reg0feeder_combout  = ( \WDATA[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[14]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N16
dffeas \OUTSig1[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[14]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \WDATA[15]~input (
	.i(WDATA[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[15]~input_o ));
// synopsys translate_off
defparam \WDATA[15]~input .bus_hold = "false";
defparam \WDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N45
cyclonev_lcell_comb \OUTSig1[15]~reg0feeder (
// Equation(s):
// \OUTSig1[15]~reg0feeder_combout  = ( \WDATA[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[15]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N46
dffeas \OUTSig1[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[15]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \WDATA[16]~input (
	.i(WDATA[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[16]~input_o ));
// synopsys translate_off
defparam \WDATA[16]~input .bus_hold = "false";
defparam \WDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N21
cyclonev_lcell_comb \OUTSig1[16]~reg0feeder (
// Equation(s):
// \OUTSig1[16]~reg0feeder_combout  = ( \WDATA[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[16]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[16]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N23
dffeas \OUTSig1[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[16]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \WDATA[17]~input (
	.i(WDATA[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[17]~input_o ));
// synopsys translate_off
defparam \WDATA[17]~input .bus_hold = "false";
defparam \WDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y6_N13
dffeas \OUTSig1[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[17]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \WDATA[18]~input (
	.i(WDATA[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[18]~input_o ));
// synopsys translate_off
defparam \WDATA[18]~input .bus_hold = "false";
defparam \WDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y1_N40
dffeas \OUTSig1[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[18]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \WDATA[19]~input (
	.i(WDATA[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[19]~input_o ));
// synopsys translate_off
defparam \WDATA[19]~input .bus_hold = "false";
defparam \WDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y1_N43
dffeas \OUTSig1[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[19]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N75
cyclonev_io_ibuf \WDATA[20]~input (
	.i(WDATA[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[20]~input_o ));
// synopsys translate_off
defparam \WDATA[20]~input .bus_hold = "false";
defparam \WDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N50
dffeas \OUTSig1[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[20]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \WDATA[21]~input (
	.i(WDATA[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[21]~input_o ));
// synopsys translate_off
defparam \WDATA[21]~input .bus_hold = "false";
defparam \WDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N21
cyclonev_lcell_comb \OUTSig1[21]~reg0feeder (
// Equation(s):
// \OUTSig1[21]~reg0feeder_combout  = ( \WDATA[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[21]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[21]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[21]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[21]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N23
dffeas \OUTSig1[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[21]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \WDATA[22]~input (
	.i(WDATA[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[22]~input_o ));
// synopsys translate_off
defparam \WDATA[22]~input .bus_hold = "false";
defparam \WDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \OUTSig1[22]~reg0feeder (
// Equation(s):
// \OUTSig1[22]~reg0feeder_combout  = ( \WDATA[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[22]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[22]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N22
dffeas \OUTSig1[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[22]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \WDATA[23]~input (
	.i(WDATA[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[23]~input_o ));
// synopsys translate_off
defparam \WDATA[23]~input .bus_hold = "false";
defparam \WDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N54
cyclonev_lcell_comb \OUTSig1[23]~reg0feeder (
// Equation(s):
// \OUTSig1[23]~reg0feeder_combout  = ( \WDATA[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[23]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[23]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[23]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[23]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N55
dffeas \OUTSig1[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[23]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \WDATA[24]~input (
	.i(WDATA[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[24]~input_o ));
// synopsys translate_off
defparam \WDATA[24]~input .bus_hold = "false";
defparam \WDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N27
cyclonev_lcell_comb \OUTSig1[24]~reg0feeder (
// Equation(s):
// \OUTSig1[24]~reg0feeder_combout  = ( \WDATA[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[24]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N29
dffeas \OUTSig1[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[24]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \WDATA[25]~input (
	.i(WDATA[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[25]~input_o ));
// synopsys translate_off
defparam \WDATA[25]~input .bus_hold = "false";
defparam \WDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N56
dffeas \OUTSig1[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[25]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N36
cyclonev_io_ibuf \WDATA[26]~input (
	.i(WDATA[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[26]~input_o ));
// synopsys translate_off
defparam \WDATA[26]~input .bus_hold = "false";
defparam \WDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N57
cyclonev_lcell_comb \OUTSig1[26]~reg0feeder (
// Equation(s):
// \OUTSig1[26]~reg0feeder_combout  = ( \WDATA[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[26]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[26]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[26]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[26]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N58
dffeas \OUTSig1[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[26]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \WDATA[27]~input (
	.i(WDATA[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[27]~input_o ));
// synopsys translate_off
defparam \WDATA[27]~input .bus_hold = "false";
defparam \WDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N38
dffeas \OUTSig1[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[27]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \WDATA[28]~input (
	.i(WDATA[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[28]~input_o ));
// synopsys translate_off
defparam \WDATA[28]~input .bus_hold = "false";
defparam \WDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N25
dffeas \OUTSig1[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[28]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \WDATA[29]~input (
	.i(WDATA[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[29]~input_o ));
// synopsys translate_off
defparam \WDATA[29]~input .bus_hold = "false";
defparam \WDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y1_N2
dffeas \OUTSig1[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[29]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \WDATA[30]~input (
	.i(WDATA[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[30]~input_o ));
// synopsys translate_off
defparam \WDATA[30]~input .bus_hold = "false";
defparam \WDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \OUTSig1[30]~reg0feeder (
// Equation(s):
// \OUTSig1[30]~reg0feeder_combout  = ( \WDATA[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[30]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[30]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[30]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[30]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N25
dffeas \OUTSig1[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[30]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \WDATA[31]~input (
	.i(WDATA[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[31]~input_o ));
// synopsys translate_off
defparam \WDATA[31]~input .bus_hold = "false";
defparam \WDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N30
cyclonev_lcell_comb \OUTSig1[31]~reg0feeder (
// Equation(s):
// \OUTSig1[31]~reg0feeder_combout  = ( \WDATA[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig1[31]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig1[31]~reg0feeder .extended_lut = "off";
defparam \OUTSig1[31]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig1[31]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N31
dffeas \OUTSig1[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig1[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig1[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig1[31]~reg0 .is_wysiwyg = "true";
defparam \OUTSig1[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N33
cyclonev_lcell_comb \OUTSig2[0]~reg0feeder (
// Equation(s):
// \OUTSig2[0]~reg0feeder_combout  = ( \WDATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[0]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y44_N27
cyclonev_lcell_comb \OUTSig2[0]~0 (
// Equation(s):
// \OUTSig2[0]~0_combout  = ( \Equal0~5_combout  & ( (\ADDRESS[0]~input_o  & (\reset~input_o  & \ADDRESS[1]~input_o )) ) )

	.dataa(!\ADDRESS[0]~input_o ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\ADDRESS[1]~input_o ),
	.datae(!\Equal0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[0]~0 .extended_lut = "off";
defparam \OUTSig2[0]~0 .lut_mask = 64'h0000000500000005;
defparam \OUTSig2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N34
dffeas \OUTSig2[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[0]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N30
cyclonev_lcell_comb \OUTSig2[1]~reg0feeder (
// Equation(s):
// \OUTSig2[1]~reg0feeder_combout  = ( \WDATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[1]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N31
dffeas \OUTSig2[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[1]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \OUTSig2[2]~reg0feeder (
// Equation(s):
// \OUTSig2[2]~reg0feeder_combout  = ( \WDATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[2]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N1
dffeas \OUTSig2[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[2]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N9
cyclonev_lcell_comb \OUTSig2[3]~reg0feeder (
// Equation(s):
// \OUTSig2[3]~reg0feeder_combout  = ( \WDATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[3]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N10
dffeas \OUTSig2[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[3]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \OUTSig2[4]~reg0feeder (
// Equation(s):
// \OUTSig2[4]~reg0feeder_combout  = ( \WDATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[4]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N1
dffeas \OUTSig2[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[4]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N6
cyclonev_lcell_comb \OUTSig2[5]~reg0feeder (
// Equation(s):
// \OUTSig2[5]~reg0feeder_combout  = ( \WDATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[5]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N7
dffeas \OUTSig2[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[5]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N10
dffeas \OUTSig2[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[6]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N39
cyclonev_lcell_comb \OUTSig2[7]~reg0feeder (
// Equation(s):
// \OUTSig2[7]~reg0feeder_combout  = ( \WDATA[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[7]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N40
dffeas \OUTSig2[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[7]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N12
cyclonev_lcell_comb \OUTSig2[8]~reg0feeder (
// Equation(s):
// \OUTSig2[8]~reg0feeder_combout  = ( \WDATA[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[8]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N13
dffeas \OUTSig2[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[8]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N45
cyclonev_lcell_comb \OUTSig2[9]~reg0feeder (
// Equation(s):
// \OUTSig2[9]~reg0feeder_combout  = ( \WDATA[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[9]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N46
dffeas \OUTSig2[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[9]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N18
cyclonev_lcell_comb \OUTSig2[10]~reg0feeder (
// Equation(s):
// \OUTSig2[10]~reg0feeder_combout  = ( \WDATA[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[10]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N19
dffeas \OUTSig2[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[10]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N37
dffeas \OUTSig2[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[11]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N21
cyclonev_lcell_comb \OUTSig2[12]~reg0feeder (
// Equation(s):
// \OUTSig2[12]~reg0feeder_combout  = ( \WDATA[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[12]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N22
dffeas \OUTSig2[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[12]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \OUTSig2[13]~reg0feeder (
// Equation(s):
// \OUTSig2[13]~reg0feeder_combout  = ( \WDATA[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[13]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N43
dffeas \OUTSig2[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[13]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N45
cyclonev_lcell_comb \OUTSig2[14]~reg0feeder (
// Equation(s):
// \OUTSig2[14]~reg0feeder_combout  = ( \WDATA[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[14]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N47
dffeas \OUTSig2[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[14]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N15
cyclonev_lcell_comb \OUTSig2[15]~reg0feeder (
// Equation(s):
// \OUTSig2[15]~reg0feeder_combout  = ( \WDATA[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[15]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N16
dffeas \OUTSig2[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[15]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N51
cyclonev_lcell_comb \OUTSig2[16]~reg0feeder (
// Equation(s):
// \OUTSig2[16]~reg0feeder_combout  = ( \WDATA[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[16]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[16]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N52
dffeas \OUTSig2[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[16]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N52
dffeas \OUTSig2[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[17]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N17
dffeas \OUTSig2[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[18]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N49
dffeas \OUTSig2[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[19]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N56
dffeas \OUTSig2[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[20]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N51
cyclonev_lcell_comb \OUTSig2[21]~reg0feeder (
// Equation(s):
// \OUTSig2[21]~reg0feeder_combout  = ( \WDATA[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[21]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[21]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[21]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[21]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N53
dffeas \OUTSig2[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[21]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \OUTSig2[22]~reg0feeder (
// Equation(s):
// \OUTSig2[22]~reg0feeder_combout  = ( \WDATA[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[22]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[22]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N46
dffeas \OUTSig2[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[22]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N12
cyclonev_lcell_comb \OUTSig2[23]~reg0feeder (
// Equation(s):
// \OUTSig2[23]~reg0feeder_combout  = ( \WDATA[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[23]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[23]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[23]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[23]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N13
dffeas \OUTSig2[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[23]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N57
cyclonev_lcell_comb \OUTSig2[24]~reg0feeder (
// Equation(s):
// \OUTSig2[24]~reg0feeder_combout  = ( \WDATA[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[24]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N58
dffeas \OUTSig2[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[24]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N25
dffeas \OUTSig2[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[25]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \OUTSig2[26]~reg0feeder (
// Equation(s):
// \OUTSig2[26]~reg0feeder_combout  = ( \WDATA[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[26]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[26]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[26]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[26]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N49
dffeas \OUTSig2[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[26]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N7
dffeas \OUTSig2[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[27]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N55
dffeas \OUTSig2[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[28]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N25
dffeas \OUTSig2[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[29]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N18
cyclonev_lcell_comb \OUTSig2[30]~reg0feeder (
// Equation(s):
// \OUTSig2[30]~reg0feeder_combout  = ( \WDATA[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[30]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[30]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[30]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[30]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N19
dffeas \OUTSig2[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[30]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N42
cyclonev_lcell_comb \OUTSig2[31]~reg0feeder (
// Equation(s):
// \OUTSig2[31]~reg0feeder_combout  = ( \WDATA[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\OUTSig2[31]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \OUTSig2[31]~reg0feeder .extended_lut = "off";
defparam \OUTSig2[31]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \OUTSig2[31]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N44
dffeas \OUTSig2[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\OUTSig2[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTSig2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTSig2[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTSig2[31]~reg0 .is_wysiwyg = "true";
defparam \OUTSig2[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N52
cyclonev_io_ibuf \MEMORY_mapped_IO_INPUT~input (
	.i(MEMORY_mapped_IO_INPUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEMORY_mapped_IO_INPUT~input_o ));
// synopsys translate_off
defparam \MEMORY_mapped_IO_INPUT~input .bus_hold = "false";
defparam \MEMORY_mapped_IO_INPUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
