
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 cfe940a98, gcc 11.2.0-19ubuntu1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv
Parsing SystemVerilog input from `/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv' to AST representation.
Generating RTLIL representation for module `\fft_dit'.
Warning: wire '\y_r_1' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:162.9-162.19.
Warning: wire '\y_i_1' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:162.21-162.31.
Warning: wire '\y_r_3' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:163.9-163.19.
Warning: wire '\y_i_3' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:163.21-163.31.
Warning: wire '\y_r_5' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:164.9-164.19.
Warning: wire '\y_i_5' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:164.21-164.31.
Warning: wire '\y_r_7' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:165.9-165.19.
Warning: wire '\y_i_7' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:165.21-165.31.
Warning: wire '\y_r_1' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173.9-173.47.
Warning: wire '\y_i_1' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174.9-174.47.
Warning: wire '\y_r_5' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176.9-176.47.
Warning: wire '\y_i_5' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177.9-177.47.
Warning: wire '\y_r_3' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184.9-184.52.
Warning: wire '\y_i_3' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185.9-185.52.
Warning: wire '\y_r_7' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187.9-187.52.
Warning: wire '\y_i_7' is assigned in a block at /home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188.9-188.52.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/hierarchy.dot'.
Dumping module fft_dit to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \fft_dit

3.2. Analyzing design hierarchy..
Top module:  \fft_dit
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \fft_dit

5.1.2. Analyzing design hierarchy..
Top module:  \fft_dit
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45 in module fft_dit.
Marked 1 switch rules as full_case in process $proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20 in module fft_dit.
Marked 1 switch rules as full_case in process $proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3 in module fft_dit.
Marked 1 switch rules as full_case in process $proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2 in module fft_dit.
Marked 1 switch rules as full_case in process $proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:32$1 in module fft_dit.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 41 redundant assignments.
Promoted 8 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
Found async reset \rst in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
Found async reset \rst in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
Found async reset \rst in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
Found async reset \rst in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:32$1'.

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
     1/16: $0\y_i_7[16:0]
     2/16: $0\y_r_7[16:0]
     3/16: $0\y_i_3[16:0]
     4/16: $0\y_r_3[16:0]
     5/16: $1\bc_2[31:0]
     6/16: $1\ad_2[31:0]
     7/16: $1\bd_2[31:0]
     8/16: $1\ac_2[31:0]
     9/16: $0\y_i_5[16:0]
    10/16: $0\y_r_5[16:0]
    11/16: $0\y_i_1[16:0]
    12/16: $0\y_r_1[16:0]
    13/16: $1\bc[31:0]
    14/16: $1\ad[31:0]
    15/16: $1\bd[31:0]
    16/16: $1\ac[31:0]
Creating decoders for process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
     1/16: $0\stg3_i_7[16:0]
     2/16: $0\stg3_r_7[16:0]
     3/16: $0\stg3_i_5[16:0]
     4/16: $0\stg3_r_5[16:0]
     5/16: $0\stg3_i_6[16:0]
     6/16: $0\stg3_r_6[16:0]
     7/16: $0\stg3_i_4[16:0]
     8/16: $0\stg3_r_4[16:0]
     9/16: $0\stg3_i_3[16:0]
    10/16: $0\stg3_r_3[16:0]
    11/16: $0\stg3_i_1[16:0]
    12/16: $0\stg3_r_1[16:0]
    13/16: $0\stg3_i_2[16:0]
    14/16: $0\stg3_r_2[16:0]
    15/16: $0\stg3_i_0[16:0]
    16/16: $0\stg3_r_0[16:0]
Creating decoders for process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
     1/16: $0\stg2_i_7[16:0]
     2/16: $0\stg2_r_7[16:0]
     3/16: $0\stg2_i_6[16:0]
     4/16: $0\stg2_r_6[16:0]
     5/16: $0\stg2_i_5[16:0]
     6/16: $0\stg2_r_5[16:0]
     7/16: $0\stg2_i_4[16:0]
     8/16: $0\stg2_r_4[16:0]
     9/16: $0\stg2_i_3[16:0]
    10/16: $0\stg2_r_3[16:0]
    11/16: $0\stg2_i_2[16:0]
    12/16: $0\stg2_r_2[16:0]
    13/16: $0\stg2_i_1[16:0]
    14/16: $0\stg2_r_1[16:0]
    15/16: $0\stg2_i_0[16:0]
    16/16: $0\stg2_r_0[16:0]
Creating decoders for process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
     1/16: $0\stg1_i_7[16:0]
     2/16: $0\stg1_i_6[16:0]
     3/16: $0\stg1_i_5[16:0]
     4/16: $0\stg1_i_4[16:0]
     5/16: $0\stg1_i_3[16:0]
     6/16: $0\stg1_i_2[16:0]
     7/16: $0\stg1_i_1[16:0]
     8/16: $0\stg1_i_0[16:0]
     9/16: $0\stg1_r_7[16:0]
    10/16: $0\stg1_r_6[16:0]
    11/16: $0\stg1_r_5[16:0]
    12/16: $0\stg1_r_4[16:0]
    13/16: $0\stg1_r_3[16:0]
    14/16: $0\stg1_r_2[16:0]
    15/16: $0\stg1_r_1[16:0]
    16/16: $0\stg1_r_0[16:0]
Creating decoders for process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:32$1'.
     1/1: $0\finish_pipe[3:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fft_dit.\y_r_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$114' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_r_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$115' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_r_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$116' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_r_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$117' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_i_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$118' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_i_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$119' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_i_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$120' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\y_i_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $adff cell `$procdff$121' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\ac' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$124' with positive edge clock.
Creating register for signal `\fft_dit.\bd' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$127' with positive edge clock.
Creating register for signal `\fft_dit.\ad' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$130' with positive edge clock.
Creating register for signal `\fft_dit.\bc' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$133' with positive edge clock.
Creating register for signal `\fft_dit.\ac_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$136' with positive edge clock.
Creating register for signal `\fft_dit.\bd_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `\fft_dit.\ad_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$142' with positive edge clock.
Creating register for signal `\fft_dit.\bc_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `\fft_dit.\stg3_r_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$146' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$147' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$148' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$149' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$150' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$151' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$152' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_r_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$153' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$154' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$155' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$156' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$157' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$158' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$159' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$160' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg3_i_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
  created $adff cell `$procdff$161' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$163' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$164' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$165' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$166' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$167' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$168' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_r_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$169' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$170' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$171' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$172' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$173' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$174' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$175' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$176' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg2_i_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
  created $adff cell `$procdff$177' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$178' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$179' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$180' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$181' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$182' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$183' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$184' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_r_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$185' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_0' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$186' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_1' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$187' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_2' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$188' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_3' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$189' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_4' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$190' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_5' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$191' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_6' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$192' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\stg1_i_7' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
  created $adff cell `$procdff$193' with positive edge clock and positive level reset.
Creating register for signal `\fft_dit.\finish_pipe' using process `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:32$1'.
  created $adff cell `$procdff$194' with positive edge clock and positive level reset.

5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:160$45'.
Removing empty process `fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:106$20'.
Removing empty process `fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:70$3'.
Found and cleaned up 1 empty switch in `\fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
Removing empty process `fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:45$2'.
Removing empty process `fft_dit.$proc$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:32$1'.
Cleaned up 1 empty switch.

5.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.
<suppressed ~8 debug messages>

5.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 16 unused cells and 110 unused wires.
<suppressed ~26 debug messages>

5.5. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Found and reported 0 problems.

5.6. Executing OPT pass (performing simple optimizations).

5.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.6.6. Executing OPT_DFF pass (perform DFF optimizations).

5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

5.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.6.9. Rerunning OPT passes. (Maybe there is more to do..)

5.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

5.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.6.13. Executing OPT_DFF pass (perform DFF optimizations).

5.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.6.16. Finished OPT passes. (There is nothing left to do.)

5.7. Executing FSM pass (extract and optimize FSM).

5.7.1. Executing FSM_DETECT pass (finding FSMs in design).

5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.8. Executing OPT pass (performing simple optimizations).

5.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$193 ($adff) from module fft_dit (D = { \x_i_7 [15] \x_i_7 }, Q = \stg1_i_7).
Adding EN signal on $procdff$192 ($adff) from module fft_dit (D = { \x_i_3 [15] \x_i_3 }, Q = \stg1_i_6).
Adding EN signal on $procdff$191 ($adff) from module fft_dit (D = { \x_i_5 [15] \x_i_5 }, Q = \stg1_i_5).
Adding EN signal on $procdff$190 ($adff) from module fft_dit (D = { \x_i_1 [15] \x_i_1 }, Q = \stg1_i_4).
Adding EN signal on $procdff$189 ($adff) from module fft_dit (D = { \x_i_6 [15] \x_i_6 }, Q = \stg1_i_3).
Adding EN signal on $procdff$188 ($adff) from module fft_dit (D = { \x_i_2 [15] \x_i_2 }, Q = \stg1_i_2).
Adding EN signal on $procdff$187 ($adff) from module fft_dit (D = { \x_i_4 [15] \x_i_4 }, Q = \stg1_i_1).
Adding EN signal on $procdff$186 ($adff) from module fft_dit (D = { \x_i_0 [15] \x_i_0 }, Q = \stg1_i_0).
Adding EN signal on $procdff$185 ($adff) from module fft_dit (D = { \x_r_7 [15] \x_r_7 }, Q = \stg1_r_7).
Adding EN signal on $procdff$184 ($adff) from module fft_dit (D = { \x_r_3 [15] \x_r_3 }, Q = \stg1_r_6).
Adding EN signal on $procdff$183 ($adff) from module fft_dit (D = { \x_r_5 [15] \x_r_5 }, Q = \stg1_r_5).
Adding EN signal on $procdff$182 ($adff) from module fft_dit (D = { \x_r_1 [15] \x_r_1 }, Q = \stg1_r_4).
Adding EN signal on $procdff$181 ($adff) from module fft_dit (D = { \x_r_6 [15] \x_r_6 }, Q = \stg1_r_3).
Adding EN signal on $procdff$180 ($adff) from module fft_dit (D = { \x_r_2 [15] \x_r_2 }, Q = \stg1_r_2).
Adding EN signal on $procdff$179 ($adff) from module fft_dit (D = { \x_r_4 [15] \x_r_4 }, Q = \stg1_r_1).
Adding EN signal on $procdff$178 ($adff) from module fft_dit (D = { \x_r_0 [15] \x_r_0 }, Q = \stg1_r_0).

5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

5.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.8.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.8.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.8.16. Finished OPT passes. (There is nothing left to do.)

5.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$195 ($adffe).
Removed top 1 bits (of 15) from port B of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:168$46 ($mul).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:168$46 ($mul).
Removed top 1 bits (of 15) from port B of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:169$47 ($mul).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:169$47 ($mul).
Removed top 1 bits (of 32) from port A of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50 ($add).
Removed top 1 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50 ($add).
Removed top 14 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52 ($add).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52 ($add).
Removed top 1 bits (of 18) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52 ($add).
Removed top 1 bits (of 32) from port A of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53 ($sub).
Removed top 1 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53 ($sub).
Removed top 14 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55 ($add).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55 ($add).
Removed top 1 bits (of 18) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55 ($add).
Removed top 14 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58 ($sub).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58 ($sub).
Removed top 1 bits (of 18) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58 ($sub).
Removed top 14 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61 ($sub).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61 ($sub).
Removed top 1 bits (of 18) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61 ($sub).
Removed top 1 bits (of 15) from port B of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:179$62 ($mul).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:179$62 ($mul).
Removed top 1 bits (of 15) from port B of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:180$63 ($mul).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:180$63 ($mul).
Removed top 1 bits (of 32) from port A of cell fft_dit.$neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$66 ($neg).
Removed top 1 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67 ($add).
Removed top 14 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69 ($add).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69 ($add).
Removed top 1 bits (of 18) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69 ($add).
Removed top 1 bits (of 32) from port A of cell fft_dit.$neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$70 ($neg).
Removed top 1 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71 ($sub).
Removed top 14 bits (of 32) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73 ($add).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73 ($add).
Removed top 1 bits (of 18) from port B of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73 ($add).
Removed top 14 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77 ($sub).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77 ($sub).
Removed top 1 bits (of 18) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77 ($sub).
Removed top 14 bits (of 32) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81 ($sub).
Removed top 15 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81 ($sub).
Removed top 1 bits (of 18) from port B of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81 ($sub).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$210 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$209 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$208 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$207 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$206 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$205 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$204 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$203 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$202 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$201 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$200 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$199 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$198 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$197 ($adffe).
Removed top 1 bits (of 17) from FF cell fft_dit.$auto$ff.cc:262:slice$196 ($adffe).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50 ($add).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53 ($sub).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67 ($add).
Removed top 1 bits (of 32) from port A of cell fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67 ($add).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71 ($sub).
Removed top 1 bits (of 32) from port A of cell fft_dit.$sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71 ($sub).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$66 ($neg).
Removed top 1 bits (of 32) from port Y of cell fft_dit.$neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$70 ($neg).
Removed top 1 bits (of 32) from wire fft_dit.$0\ac[31:0].
Removed top 1 bits (of 32) from wire fft_dit.$0\ac_2[31:0].
Removed top 2 bits (of 32) from wire fft_dit.$0\bc[31:0].
Removed top 1 bits (of 32) from wire fft_dit.$0\bc_2[31:0].
Removed top 14 bits (of 17) from wire fft_dit.$0\y_i_5[16:0].
Removed top 1 bits (of 32) from wire fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50_Y.
Removed top 1 bits (of 32) from wire fft_dit.$add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67_Y.
Removed top 1 bits (of 32) from wire fft_dit.$neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$70_Y.
Removed top 15 bits (of 32) from wire fft_dit.$sshr$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$72_Y.

5.10. Executing PEEPOPT pass (run peephole optimizers).

5.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

5.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fft_dit:
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:118$21 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:119$22 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:124$25 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:127$28 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:130$29 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:131$30 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:136$33 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:139$36 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:148$37 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:149$38 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:151$39 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:158$44 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:81$4 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:82$5 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:86$8 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:87$9 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:91$12 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:92$13 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:96$16 ($add).
  creating $macc model for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:97$17 ($add).
  creating $macc model for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:168$46 ($mul).
  creating $macc model for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:169$47 ($mul).
  creating $macc model for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:179$62 ($mul).
  creating $macc model for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:180$63 ($mul).
  creating $macc model for $neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$66 ($neg).
  creating $macc model for $neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$70 ($neg).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:120$23 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:121$24 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:125$26 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:126$27 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:132$31 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:133$32 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:137$34 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:138$35 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:152$40 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:154$41 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:155$42 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:157$43 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:83$6 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:84$7 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:88$10 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:89$11 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:93$14 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:94$15 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:98$18 ($sub).
  creating $macc model for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:99$19 ($sub).
  merging $macc model for $neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$70 into $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71.
  merging $macc model for $neg$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$66 into $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:94$15.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:93$14.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:89$11.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:88$10.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:84$7.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:83$6.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:157$43.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:155$42.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:154$41.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:152$40.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:138$35.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:137$34.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:133$32.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:132$31.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:126$27.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:125$26.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:121$24.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:120$23.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:98$18.
  creating $alu model for $macc $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:99$19.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:97$17.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:96$16.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:92$13.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:91$12.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:87$9.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:86$8.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:82$5.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:81$4.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:158$44.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:151$39.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:149$38.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:148$37.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:139$36.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:136$33.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:131$30.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:130$29.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:127$28.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:124$25.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:119$22.
  creating $alu model for $macc $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:118$21.
  creating $macc cell for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:180$63: $auto$alumacc.cc:365:replace_macc$220
  creating $macc cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$71: $auto$alumacc.cc:365:replace_macc$221
  creating $macc cell for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:179$62: $auto$alumacc.cc:365:replace_macc$222
  creating $macc cell for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:169$47: $auto$alumacc.cc:365:replace_macc$223
  creating $macc cell for $mul$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:168$46: $auto$alumacc.cc:365:replace_macc$224
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:124$25: $auto$alumacc.cc:485:replace_alu$225
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:136$33: $auto$alumacc.cc:485:replace_alu$228
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:148$37: $auto$alumacc.cc:485:replace_alu$231
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:149$38: $auto$alumacc.cc:485:replace_alu$234
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:158$44: $auto$alumacc.cc:485:replace_alu$237
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$50: $auto$alumacc.cc:485:replace_alu$240
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:173$52: $auto$alumacc.cc:485:replace_alu$243
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$55: $auto$alumacc.cc:485:replace_alu$246
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$67: $auto$alumacc.cc:485:replace_alu$249
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:184$69: $auto$alumacc.cc:485:replace_alu$252
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:86$8: $auto$alumacc.cc:485:replace_alu$255
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:87$9: $auto$alumacc.cc:485:replace_alu$258
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:97$17: $auto$alumacc.cc:485:replace_alu$261
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:99$19: $auto$alumacc.cc:485:replace_alu$264
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:96$16: $auto$alumacc.cc:485:replace_alu$267
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:98$18: $auto$alumacc.cc:485:replace_alu$270
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:118$21: $auto$alumacc.cc:485:replace_alu$273
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:120$23: $auto$alumacc.cc:485:replace_alu$276
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:119$22: $auto$alumacc.cc:485:replace_alu$279
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:121$24: $auto$alumacc.cc:485:replace_alu$282
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:127$28: $auto$alumacc.cc:485:replace_alu$285
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:125$26: $auto$alumacc.cc:485:replace_alu$288
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:126$27: $auto$alumacc.cc:485:replace_alu$291
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:130$29: $auto$alumacc.cc:485:replace_alu$294
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:132$31: $auto$alumacc.cc:485:replace_alu$297
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:131$30: $auto$alumacc.cc:485:replace_alu$300
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:133$32: $auto$alumacc.cc:485:replace_alu$303
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:139$36: $auto$alumacc.cc:485:replace_alu$306
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:137$34: $auto$alumacc.cc:485:replace_alu$309
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:138$35: $auto$alumacc.cc:485:replace_alu$312
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:152$40: $auto$alumacc.cc:485:replace_alu$315
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:154$41: $auto$alumacc.cc:485:replace_alu$318
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:155$42: $auto$alumacc.cc:485:replace_alu$321
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:151$39: $auto$alumacc.cc:485:replace_alu$324
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:157$43: $auto$alumacc.cc:485:replace_alu$327
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:174$53: $auto$alumacc.cc:485:replace_alu$330
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:176$58: $auto$alumacc.cc:485:replace_alu$333
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:177$61: $auto$alumacc.cc:485:replace_alu$336
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:187$77: $auto$alumacc.cc:485:replace_alu$339
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:185$73: $auto$alumacc.cc:485:replace_alu$342
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:188$81: $auto$alumacc.cc:485:replace_alu$345
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:81$4: $auto$alumacc.cc:485:replace_alu$348
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:83$6: $auto$alumacc.cc:485:replace_alu$351
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:82$5: $auto$alumacc.cc:485:replace_alu$354
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:84$7: $auto$alumacc.cc:485:replace_alu$357
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:88$10: $auto$alumacc.cc:485:replace_alu$360
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:89$11: $auto$alumacc.cc:485:replace_alu$363
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:91$12: $auto$alumacc.cc:485:replace_alu$366
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:93$14: $auto$alumacc.cc:485:replace_alu$369
  creating $alu cell for $add$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:92$13: $auto$alumacc.cc:485:replace_alu$372
  creating $alu cell for $sub$/home/icpedia/Desktop/OpenLane/designs/fft_dit/src/fft_dit.sv:94$15: $auto$alumacc.cc:485:replace_alu$375
  created 51 $alu and 5 $macc cells.

5.13. Executing SHARE pass (SAT-based resource sharing).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.14.16. Finished OPT passes. (There is nothing left to do.)

5.15. Executing MEMORY pass.

5.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.17. Executing OPT pass (performing simple optimizations).

5.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.17.3. Executing OPT_DFF pass (perform DFF optimizations).

5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.17.5. Finished fast OPT passes.

5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.19. Executing OPT pass (performing simple optimizations).

5.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

5.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

5.19.6. Executing OPT_SHARE pass.

5.19.7. Executing OPT_DFF pass (perform DFF optimizations).

5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

5.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.19.10. Finished OPT passes. (There is nothing left to do.)

5.20. Executing TECHMAP pass (map to technology primitives).

5.20.1. Executing Verilog-2005 frontend: /home/icpedia/Desktop/OpenLane/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/icpedia/Desktop/OpenLane/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.20.2. Continuing TECHMAP pass.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper maccmap for cells of type $macc.
  add \stg3_r_5 * 14'10110101000001 (17x14 bits, unsigned)
  add \stg3_i_5 * 14'10110101000001 (17x14 bits, unsigned)
  sub $0\bc_2[31:0] (31 bits, unsigned)
  sub $0\ac_2[31:0] (31 bits, unsigned)
  add \stg3_r_7 * 14'10110101000001 (17x14 bits, unsigned)
  add \stg3_i_7 * 14'10110101000001 (17x14 bits, unsigned)
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~5524 debug messages>

5.21. Executing OPT pass (performing simple optimizations).

5.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.
<suppressed ~9033 debug messages>

5.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
<suppressed ~963 debug messages>
Removed a total of 321 cells.

5.21.3. Executing OPT_DFF pass (perform DFF optimizations).

5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 602 unused cells and 2304 unused wires.
<suppressed ~603 debug messages>

5.21.5. Finished fast OPT passes.

5.22. Executing ABC pass (technology mapping using ABC).

5.22.1. Extracting gate netlist of module `\fft_dit' to `<abc-temp-dir>/input.blif'..
Extracted 9080 gates and 9880 wires to a netlist network with 800 inputs and 816 outputs.

5.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      339
ABC RESULTS:            ANDNOT cells:     2644
ABC RESULTS:              NAND cells:      211
ABC RESULTS:               NOR cells:     1015
ABC RESULTS:               NOT cells:      183
ABC RESULTS:                OR cells:     1211
ABC RESULTS:             ORNOT cells:      359
ABC RESULTS:              XNOR cells:      733
ABC RESULTS:               XOR cells:     2010
ABC RESULTS:        internal signals:     8264
ABC RESULTS:           input signals:      800
ABC RESULTS:          output signals:      816
Removing temp directory.

5.23. Executing OPT pass (performing simple optimizations).

5.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

5.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
<suppressed ~231 debug messages>
Removed a total of 77 cells.

5.23.3. Executing OPT_DFF pass (perform DFF optimizations).

5.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 0 unused cells and 4850 unused wires.
<suppressed ~1 debug messages>

5.23.5. Finished fast OPT passes.

5.24. Executing HIERARCHY pass (managing design hierarchy).

5.24.1. Analyzing design hierarchy..
Top module:  \fft_dit

5.24.2. Analyzing design hierarchy..
Top module:  \fft_dit
Removed 0 unused modules.

5.25. Printing statistics.

=== fft_dit ===

   Number of wires:               8001
   Number of wire bits:          10228
   Number of public wires:          85
   Number of public wire bits:    1352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9568
     $_ANDNOT_                    2644
     $_AND_                        339
     $_DFFE_PP0P_                  256
     $_DFF_PP0_                    664
     $_NAND_                       207
     $_NOR_                       1015
     $_NOT_                        179
     $_ORNOT_                      355
     $_OR_                        1211
     $_XNOR_                       727
     $_XOR_                       1971

5.26. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/post_techmap.dot'.
Dumping module fft_dit to page 1.

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

10. Printing statistics.

=== fft_dit ===

   Number of wires:               8001
   Number of wire bits:          10228
   Number of public wires:          85
   Number of public wire bits:    1352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9568
     $_ANDNOT_                    2644
     $_AND_                        339
     $_DFFE_PP0P_                  256
     $_DFF_PP0_                    664
     $_NAND_                       207
     $_NOR_                       1015
     $_NOT_                        179
     $_ORNOT_                      355
     $_OR_                        1211
     $_XNOR_                       727
     $_XOR_                       1971

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/opentools/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/opentools/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/opentools/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/opentools/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\fft_dit':
  mapped 920 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

16. Printing statistics.

=== fft_dit ===

   Number of wires:               9177
   Number of wire bits:          11404
   Number of public wires:          85
   Number of public wire bits:    1352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10744
     $_ANDNOT_                    2644
     $_AND_                        339
     $_MUX_                        256
     $_NAND_                       207
     $_NOR_                       1015
     $_NOT_                       1099
     $_ORNOT_                      355
     $_OR_                        1211
     $_XNOR_                       727
     $_XOR_                       1971
     sky130_fd_sc_hd__dfrtp_2      920

[INFO]: USING STRATEGY AREA 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\fft_dit' to `/tmp/yosys-abc-3bxRA1/input.blif'..
Extracted 9824 gates and 10866 wires to a netlist network with 1042 inputs and 1968 outputs.

17.1.1. Executing ABC.
Running ABC command: /home/icpedia/Desktop/OpenLane/install/bin/yosys-abc -s -f /tmp/yosys-abc-3bxRA1/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-3bxRA1/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-3bxRA1/input.blif 
ABC: + read_lib -w /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    7.77 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 25000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 52 -S 750.0 
ABC: + upsize -D 25000.0 
ABC: Current delay (8090.95 ps) does not exceed the target delay (25000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 25000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   7511 ( 22.0 %)   Cap = 14.9 ff (  3.8 %)   Area =    64244.11 ( 77.6 %)   Delay =  9055.69 ps  (  2.3 %)               
ABC: Path  0 --     565 : 0    1 pi                       A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3987 : 1   20 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 741.9 -343.4 ps  S =1005.0 ps  Cin =  2.1 ff  Cout =  86.9 ff  Cmax = 130.0 ff  G = 3959  
ABC: Path  2 --    4025 : 2    4 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =1292.5 -566.2 ps  S = 320.4 ps  Cin =  8.6 ff  Cout =  16.0 ff  Cmax = 130.0 ff  G =  177  
ABC: Path  3 --    4029 : 3    2 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =1356.0 -477.6 ps  S = 143.0 ps  Cin =  4.6 ff  Cout =   6.3 ff  Cmax = 128.2 ff  G =  130  
ABC: Path  4 --    4031 : 3    3 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =1888.3 -113.8 ps  S = 122.8 ps  Cin =  1.5 ff  Cout =  17.8 ff  Cmax = 269.2 ff  G = 1129  
ABC: Path  5 --    4032 : 2    2 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =2076.2  -93.1 ps  S = 195.5 ps  Cin =  8.6 ff  Cout =  11.9 ff  Cmax = 130.0 ff  G =  132  
ABC: Path  6 --    4034 : 4    2 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =2354.3 -154.1 ps  S =  94.2 ps  Cin =  2.4 ff  Cout =  11.5 ff  Cmax = 271.9 ff  G =  468  
ABC: Path  7 --    4037 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =2561.2 -189.1 ps  S = 193.4 ps  Cin =  8.5 ff  Cout =  10.9 ff  Cmax = 121.8 ff  G =  124  
ABC: Path  8 --    4073 : 2    3 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =2777.4 -181.7 ps  S = 242.8 ps  Cin =  8.5 ff  Cout =  15.2 ff  Cmax = 121.8 ff  G =  171  
ABC: Path  9 --    4074 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =3227.2 -447.4 ps  S =  97.7 ps  Cin =  1.5 ff  Cout =   9.0 ff  Cmax = 310.4 ff  G =  571  
ABC: Path 10 --    4076 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =3475.9 -320.6 ps  S = 229.3 ps  Cin =  8.5 ff  Cout =  14.0 ff  Cmax = 121.8 ff  G =  158  
ABC: Path 11 --    4099 : 3    2 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =3581.4 -177.6 ps  S = 156.3 ps  Cin =  4.6 ff  Cout =   9.9 ff  Cmax = 128.2 ff  G =  211  
ABC: Path 12 --    4301 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =3869.8 -327.3 ps  S =  60.6 ps  Cin =  1.5 ff  Cout =   4.5 ff  Cmax = 299.4 ff  G =  301  
ABC: Path 13 --    4302 : 3    3 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =3964.6  -64.8 ps  S = 193.3 ps  Cin =  4.5 ff  Cout =  13.4 ff  Cmax = 139.2 ff  G =  284  
ABC: Path 14 --    8364 : 4    5 sky130_fd_sc_hd__a211o_2 A =  10.01  Df =4280.6 -112.3 ps  S =  87.6 ps  Cin =  2.4 ff  Cout =  15.7 ff  Cmax = 325.0 ff  G =  641  
ABC: Path 15 --    8511 : 4    2 sky130_fd_sc_hd__or4bb_2 A =  12.51  Df =4801.1 -311.8 ps  S = 111.6 ps  Cin =  1.5 ff  Cout =   7.0 ff  Cmax = 312.2 ff  G =  459  
ABC: Path 16 --    8540 : 3    8 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =5066.3 -387.1 ps  S = 136.1 ps  Cin =  2.4 ff  Cout =  25.5 ff  Cmax = 309.5 ff  G = 1048  
ABC: Path 17 --    8617 : 3    3 sky130_fd_sc_hd__and3b_2 A =  10.01  Df =5283.1 -395.5 ps  S =  61.8 ps  Cin =  1.5 ff  Cout =   6.6 ff  Cmax = 309.5 ff  G =  424  
ABC: Path 18 --    9320 : 3    2 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =5756.3 -364.6 ps  S = 102.5 ps  Cin =  1.5 ff  Cout =   9.9 ff  Cmax = 269.2 ff  G =  641  
ABC: Path 19 --    9332 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =6062.8 -551.8 ps  S =  67.0 ps  Cin =  1.5 ff  Cout =   6.9 ff  Cmax = 299.4 ff  G =  461  
ABC: Path 20 --    9342 : 3    3 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =6296.1 -645.5 ps  S =  61.3 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 309.5 ff  G =  390  
ABC: Path 21 --    9366 : 4    4 sky130_fd_sc_hd__a211o_2 A =  10.01  Df =6614.7 -287.5 ps  S =  69.5 ps  Cin =  2.4 ff  Cout =  11.1 ff  Cmax = 325.0 ff  G =  452  
ABC: Path 22 --    9377 : 3    2 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =6819.0 -361.9 ps  S =  49.9 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path 23 --    9381 : 3    4 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =7046.2 -445.9 ps  S =  66.4 ps  Cin =  2.4 ff  Cout =  10.7 ff  Cmax = 309.5 ff  G =  434  
ABC: Path 24 --    9383 : 3    5 sky130_fd_sc_hd__and3b_2 A =  10.01  Df =7277.7 -155.2 ps  S =  84.6 ps  Cin =  1.5 ff  Cout =  11.7 ff  Cmax = 309.5 ff  G =  740  
ABC: Path 25 --    9384 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7543.0 -194.3 ps  S =  51.7 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =  144  
ABC: Path 26 --    9385 : 1    4 sky130_fd_sc_hd__buf_1   A =   3.75  Df =7723.3 -118.5 ps  S = 308.1 ps  Cin =  2.1 ff  Cout =  25.8 ff  Cmax = 130.0 ff  G = 1172  
ABC: Path 27 --    9391 : 4    3 sky130_fd_sc_hd__o31a_2  A =  10.01  Df =8073.4 -251.6 ps  S =  90.6 ps  Cin =  2.3 ff  Cout =  13.6 ff  Cmax = 285.7 ff  G =  554  
ABC: Path 28 --    9412 : 4    2 sky130_fd_sc_hd__o31a_2  A =  10.01  Df =8461.7 -448.5 ps  S =  94.4 ps  Cin =  2.3 ff  Cout =  14.4 ff  Cmax = 285.7 ff  G =  588  
ABC: Path 29 --    9428 : 3    2 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =8655.8 -556.0 ps  S = 167.5 ps  Cin =  4.5 ff  Cout =  10.9 ff  Cmax = 139.2 ff  G =  232  
ABC: Path 30 --    9432 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =8826.3 -498.6 ps  S =  59.5 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 309.5 ff  G =  369  
ABC: Path 31 --    9439 : 2    1 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =9055.7 -336.7 ps  S = 453.8 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi564 (\stg3_i_7 [3]).  End-point = po1015 ($auto$alumacc.cc:485:replace_alu$345.Y [16]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1042/ 1968  lat =    0  nd =  7511  edge =  15849  area =64254.00  delay =33.00  lev = 33
ABC: + write_blif /tmp/yosys-abc-3bxRA1/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      402
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      314
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      243
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      361
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      286
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      502
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1150
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      295
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      753
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      508
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      276
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      262
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      772
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      518
ABC RESULTS:        internal signals:     7856
ABC RESULTS:           input signals:     1042
ABC RESULTS:          output signals:     1968
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..
Removed 0 unused cells and 11259 unused wires.
<suppressed ~34 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).
Added fft_dit.$auto$insbuf.cc:79:execute$39566: \y_i_0 [0] -> \y_i_4 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39567: \y_i_1 [0] -> \y_i_5 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39568: \y_i_2 [0] -> \y_i_6 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39569: \y_i_3 [0] -> \y_i_7 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39570: \y_r_0 [0] -> \y_r_4 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39571: \y_r_1 [0] -> \y_r_5 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39572: \y_r_2 [0] -> \y_r_6 [0]
Added fft_dit.$auto$insbuf.cc:79:execute$39573: \y_r_3 [0] -> \y_r_7 [0]

23. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Warning: Wire fft_dit.\y_r_7 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_7 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_6 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_5 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_4 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_3 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_2 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_1 [0] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [16] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [15] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [14] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [13] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [12] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [11] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [10] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [9] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [8] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [7] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [6] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [5] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [4] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [3] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [2] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [1] is used but has no driver.
Warning: Wire fft_dit.\y_r_0 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_7 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_6 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_5 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_4 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_3 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_2 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_1 [0] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [16] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [15] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [14] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [13] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [12] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [11] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [10] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [9] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [8] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [7] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [6] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [5] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [4] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [3] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [2] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [1] is used but has no driver.
Warning: Wire fft_dit.\y_i_0 [0] is used but has no driver.
Warning: Wire fft_dit.\finish is used but has no driver.
Found and reported 273 problems.

24. Printing statistics.

=== fft_dit ===

   Number of wires:               8202
   Number of wire bits:           8698
   Number of public wires:         823
   Number of public wire bits:    1319
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8439
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       13
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       32
     sky130_fd_sc_hd__a21boi_2      48
     sky130_fd_sc_hd__a21o_2       402
     sky130_fd_sc_hd__a21oi_2      314
     sky130_fd_sc_hd__a221o_2       16
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2        15
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        47
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         8
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2       243
     sky130_fd_sc_hd__and2b_2      361
     sky130_fd_sc_hd__and3_2       286
     sky130_fd_sc_hd__and3b_2       17
     sky130_fd_sc_hd__buf_1        502
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__dfrtp_2      920
     sky130_fd_sc_hd__inv_2       1150
     sky130_fd_sc_hd__mux2_2       295
     sky130_fd_sc_hd__nand2_2      753
     sky130_fd_sc_hd__nand2b_2      29
     sky130_fd_sc_hd__nand3_2       49
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        9
     sky130_fd_sc_hd__nor2_2       508
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2        39
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2       128
     sky130_fd_sc_hd__o21ai_2      160
     sky130_fd_sc_hd__o21ba_2       15
     sky130_fd_sc_hd__o21bai_2      10
     sky130_fd_sc_hd__o221a_2       14
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        11
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      12
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        22
     sky130_fd_sc_hd__o31ai_2        9
     sky130_fd_sc_hd__o32a_2         4
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        276
     sky130_fd_sc_hd__or2b_2       262
     sky130_fd_sc_hd__or3_2         58
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      772
     sky130_fd_sc_hd__xor2_2       518

   Chip area for module '\fft_dit': 88457.337600

25. Executing Verilog backend.
Dumping module `\fft_dit'.

26. Executing Liberty frontend.
Imported 428 cell types from liberty file.

27. Executing Verilog-2005 frontend: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/results/synthesis/fft_dit.v
Parsing SystemVerilog input from `/home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/results/synthesis/fft_dit.v' to AST representation.
Generating RTLIL representation for module `\fft_dit'.
Successfully finished Verilog frontend.

28. Executing SYNTH pass.

28.1. Executing HIERARCHY pass (managing design hierarchy).

28.1.1. Analyzing design hierarchy..
Top module:  \fft_dit

28.1.2. Analyzing design hierarchy..
Top module:  \fft_dit
Removed 0 unused modules.

28.2. Executing PROC pass (convert processes to netlists).

28.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.2.4. Executing PROC_INIT pass (extract init attributes).

28.2.5. Executing PROC_ARST pass (detect async resets in processes).

28.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

28.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

28.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.3. Executing FLATTEN pass (flatten design).

28.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.6. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Found and reported 0 problems.

28.7. Executing OPT pass (performing simple optimizations).

28.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

28.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.7.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.7.9. Finished OPT passes. (There is nothing left to do.)

28.8. Executing FSM pass (extract and optimize FSM).

28.8.1. Executing FSM_DETECT pass (finding FSMs in design).

28.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9. Executing OPT pass (performing simple optimizations).

28.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

28.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.9.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.9.9. Finished OPT passes. (There is nothing left to do.)

28.10. Executing WREDUCE pass (reducing word size of cells).

28.11. Executing PEEPOPT pass (run peephole optimizers).

28.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fft_dit:
  created 0 $alu and 0 $macc cells.

28.14. Executing SHARE pass (SAT-based resource sharing).

28.15. Executing OPT pass (performing simple optimizations).

28.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

28.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.15.9. Finished OPT passes. (There is nothing left to do.)

28.16. Executing MEMORY pass.

28.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

28.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

28.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

28.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.18. Executing OPT pass (performing simple optimizations).

28.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.18.3. Executing OPT_DFF pass (perform DFF optimizations).

28.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.18.5. Finished fast OPT passes.

28.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.20. Executing OPT pass (performing simple optimizations).

28.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fft_dit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fft_dit.
Performed a total of 0 changes.

28.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.20.6. Executing OPT_SHARE pass.

28.20.7. Executing OPT_DFF pass (perform DFF optimizations).

28.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.20.10. Finished OPT passes. (There is nothing left to do.)

28.21. Executing TECHMAP pass (map to technology primitives).

28.21.1. Executing Verilog-2005 frontend: /home/icpedia/Desktop/OpenLane/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/icpedia/Desktop/OpenLane/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~69 debug messages>

28.22. Executing OPT pass (performing simple optimizations).

28.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.22.3. Executing OPT_DFF pass (perform DFF optimizations).

28.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.22.5. Finished fast OPT passes.

28.23. Executing ABC pass (technology mapping using ABC).

28.23.1. Extracting gate netlist of module `\fft_dit' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

28.24. Executing OPT pass (performing simple optimizations).

28.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fft_dit.

28.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fft_dit'.
Removed a total of 0 cells.

28.24.3. Executing OPT_DFF pass (perform DFF optimizations).

28.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

28.24.5. Finished fast OPT passes.

28.25. Executing HIERARCHY pass (managing design hierarchy).

28.25.1. Analyzing design hierarchy..
Top module:  \fft_dit

28.25.2. Analyzing design hierarchy..
Top module:  \fft_dit
Removed 0 unused modules.

28.26. Printing statistics.

=== fft_dit ===

   Number of wires:               8202
   Number of wire bits:           8698
   Number of public wires:        8202
   Number of public wire bits:    8698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8439
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       13
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       32
     sky130_fd_sc_hd__a21boi_2      48
     sky130_fd_sc_hd__a21o_2       402
     sky130_fd_sc_hd__a21oi_2      314
     sky130_fd_sc_hd__a221o_2       16
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2        15
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        47
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         8
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2       243
     sky130_fd_sc_hd__and2b_2      361
     sky130_fd_sc_hd__and3_2       286
     sky130_fd_sc_hd__and3b_2       17
     sky130_fd_sc_hd__buf_1        502
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__dfrtp_2      920
     sky130_fd_sc_hd__inv_2       1150
     sky130_fd_sc_hd__mux2_2       295
     sky130_fd_sc_hd__nand2_2      753
     sky130_fd_sc_hd__nand2b_2      29
     sky130_fd_sc_hd__nand3_2       49
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        9
     sky130_fd_sc_hd__nor2_2       508
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2        39
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2       128
     sky130_fd_sc_hd__o21ai_2      160
     sky130_fd_sc_hd__o21ba_2       15
     sky130_fd_sc_hd__o21bai_2      10
     sky130_fd_sc_hd__o221a_2       14
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        11
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      12
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        22
     sky130_fd_sc_hd__o31ai_2        9
     sky130_fd_sc_hd__o32a_2         4
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        276
     sky130_fd_sc_hd__or2b_2       262
     sky130_fd_sc_hd__or3_2         58
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      772
     sky130_fd_sc_hd__xor2_2       518

28.27. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Found and reported 0 problems.
[INFO]: USING STRATEGY AREA 0

29. Executing ABC pass (technology mapping using ABC).

29.1. Extracting gate netlist of module `\fft_dit' to `/tmp/yosys-abc-rus1sR/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

30. Executing SETUNDEF pass (replace undef values with defined constants).

31. Executing HILOMAP pass (mapping to constant drivers).

32. Executing SPLITNETS pass (splitting up multi-bit signals).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fft_dit..

34. Executing INSBUF pass (insert buffer cells for connected wires).

35. Executing CHECK pass (checking for obvious problems).
Checking module fft_dit...
Found and reported 0 problems.

36. Printing statistics.

=== fft_dit ===

   Number of wires:               8202
   Number of wire bits:           8698
   Number of public wires:        8202
   Number of public wire bits:    8698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8439
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       13
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       32
     sky130_fd_sc_hd__a21boi_2      48
     sky130_fd_sc_hd__a21o_2       402
     sky130_fd_sc_hd__a21oi_2      314
     sky130_fd_sc_hd__a221o_2       16
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2        15
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        47
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         8
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2       243
     sky130_fd_sc_hd__and2b_2      361
     sky130_fd_sc_hd__and3_2       286
     sky130_fd_sc_hd__and3b_2       17
     sky130_fd_sc_hd__buf_1        502
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__dfrtp_2      920
     sky130_fd_sc_hd__inv_2       1150
     sky130_fd_sc_hd__mux2_2       295
     sky130_fd_sc_hd__nand2_2      753
     sky130_fd_sc_hd__nand2b_2      29
     sky130_fd_sc_hd__nand3_2       49
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        9
     sky130_fd_sc_hd__nor2_2       508
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2        39
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2       128
     sky130_fd_sc_hd__o21ai_2      160
     sky130_fd_sc_hd__o21ba_2       15
     sky130_fd_sc_hd__o21bai_2      10
     sky130_fd_sc_hd__o221a_2       14
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        11
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      12
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        22
     sky130_fd_sc_hd__o31ai_2        9
     sky130_fd_sc_hd__o32a_2         4
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        276
     sky130_fd_sc_hd__or2b_2       262
     sky130_fd_sc_hd__or3_2         58
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2      772
     sky130_fd_sc_hd__xor2_2       518

   Chip area for module '\fft_dit': 88457.337600

37. Executing Verilog backend.
Dumping module `\fft_dit'.

Warnings: 289 unique messages, 289 total
End of script. Logfile hash: 7fc8496522, CPU: user 10.35s system 0.69s, MEM: 200.60 MB peak
Yosys 0.12+45 (git sha1 cfe940a98, gcc 11.2.0-19ubuntu1 -fPIC -Os)
Time spent: 55% 4x abc (13 sec), 9% 4x write_verilog (2 sec), ...
