<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>LC00/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>LC00/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdData00.vhdl&quot;:37:2:37:3|Pruning register bit 7 of outWordd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdData00.vhdl</Navigation>
            <Navigation>37</Navigation>
            <Navigation>2</Navigation>
            <Navigation>37</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 7 of outWordd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl&quot;:25:2:25:3|Removing register 'RSc' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RSc' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl&quot;:25:2:25:3|Removing register 'RWc' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWc' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl&quot;:25:2:25:3|Pruning register bits 7 to 6 of outCommandc(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\LCDConfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 7 to 6 of outCommandc(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdContData00.vhdl&quot;:27:2:27:3|Removing register 'RWcd' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdContData00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWcd' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdContData00.vhdl&quot;:27:2:27:3|Pruning register bit 4 of outContcd(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Mario\Desktop\Semestre 9\Arquitectura de Computadoras\Practicas\mult8bit\lcdContData00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 4 of outContcd(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\projectlcd00\source\div00.vhdl&quot;:20:4:20:5|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including LC00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\projectlcd00\source\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including LC00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl&quot;:43:18:43:25|ROM outWordd_1_1[6:5] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl</Navigation>
            <Navigation>43</Navigation>
            <Navigation>18</Navigation>
            <Navigation>43</Navigation>
            <Navigation>25</Navigation>
            <Navigation>ROM outWordd_1_1[6:5] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl&quot;:43:18:43:25|ROM outWordd_1_1[3:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl</Navigation>
            <Navigation>43</Navigation>
            <Navigation>18</Navigation>
            <Navigation>43</Navigation>
            <Navigation>25</Navigation>
            <Navigation>ROM outWordd_1_1[3:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl&quot;:43:18:43:25|ROM outWordd_1_1[6:5] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl</Navigation>
            <Navigation>43</Navigation>
            <Navigation>18</Navigation>
            <Navigation>43</Navigation>
            <Navigation>25</Navigation>
            <Navigation>ROM outWordd_1_1[6:5] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl&quot;:43:18:43:25|ROM outWordd_1_1[3:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\mario\desktop\semestre 9\arquitectura de computadoras\practicas\mult8bit\lcddata00.vhdl</Navigation>
            <Navigation>43</Navigation>
            <Navigation>18</Navigation>
            <Navigation>43</Navigation>
            <Navigation>25</Navigation>
            <Navigation>ROM outWordd_1_1[3:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:LC00.OS00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:LC00.OS00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>