Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 12:24:46 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_109/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.033        0.000                      0                 3153        0.010        0.000                      0                 3153        2.069        0.000                       0                  3154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.345}        4.689           213.265         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.033        0.000                      0                 3153        0.010        0.000                      0                 3153        2.069        0.000                       0                  3154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 genblk1[40].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.689ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.689ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.689ns  (vclock rise@4.689ns - vclock rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.488ns (52.790%)  route 2.225ns (47.210%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=7)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.097 - 4.689 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.691ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.630ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, routed)        1.736     2.697    genblk1[40].reg_in/CLK
    SLICE_X122Y548       FDRE                                         r  genblk1[40].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y548       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.778 r  genblk1[40].reg_in/reg_out_reg[1]/Q
                         net (fo=2, routed)           0.292     3.070    conv/mul26/reg_out[23]_i_813[1]
    SLICE_X122Y548       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.308 r  conv/mul26/reg_out_reg[7]_i_3508/O[5]
                         net (fo=2, routed)           0.189     3.497    conv/add000191/out0_3[5]
    SLICE_X123Y549       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.620 r  conv/add000191/reg_out[7]_i_3511/O
                         net (fo=1, routed)           0.022     3.642    conv/add000191/reg_out[7]_i_3511_n_0
    SLICE_X123Y549       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.801 r  conv/add000191/reg_out_reg[7]_i_2826/CO[7]
                         net (fo=1, routed)           0.026     3.827    conv/add000191/reg_out_reg[7]_i_2826_n_0
    SLICE_X123Y550       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.883 r  conv/add000191/reg_out_reg[23]_i_700/O[0]
                         net (fo=1, routed)           0.283     4.166    conv/add000191/reg_out_reg[23]_i_700_n_15
    SLICE_X124Y548       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.217 r  conv/add000191/reg_out[23]_i_569/O
                         net (fo=1, routed)           0.009     4.226    conv/add000191/reg_out[23]_i_569_n_0
    SLICE_X124Y548       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.459 r  conv/add000191/reg_out_reg[23]_i_417/O[5]
                         net (fo=2, routed)           0.204     4.663    conv/add000191/reg_out_reg[23]_i_417_n_10
    SLICE_X125Y549       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.813 r  conv/add000191/reg_out[23]_i_488/O
                         net (fo=1, routed)           0.016     4.829    conv/add000191/reg_out[23]_i_488_n_0
    SLICE_X125Y549       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.946 r  conv/add000191/reg_out_reg[23]_i_351/CO[7]
                         net (fo=1, routed)           0.026     4.972    conv/add000191/reg_out_reg[23]_i_351_n_0
    SLICE_X125Y550       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.028 r  conv/add000191/reg_out_reg[23]_i_303/O[0]
                         net (fo=1, routed)           0.190     5.218    conv/add000191/reg_out_reg[23]_i_303_n_15
    SLICE_X125Y547       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.368 r  conv/add000191/reg_out[23]_i_216/O
                         net (fo=1, routed)           0.013     5.381    conv/add000191/reg_out[23]_i_216_n_0
    SLICE_X125Y547       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.446 r  conv/add000191/reg_out_reg[23]_i_123/O[0]
                         net (fo=1, routed)           0.188     5.634    conv/add000191/reg_out_reg[23]_i_123_n_15
    SLICE_X126Y547       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.758 r  conv/add000191/reg_out[23]_i_66/O
                         net (fo=1, routed)           0.009     5.767    conv/add000191/reg_out[23]_i_66_n_0
    SLICE_X126Y547       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.861 r  conv/add000191/reg_out_reg[23]_i_29/O[1]
                         net (fo=2, routed)           0.366     6.227    conv/add000191/reg_out_reg[23]_i_29_n_14
    SLICE_X127Y539       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.279 r  conv/add000191/reg_out[23]_i_33/O
                         net (fo=1, routed)           0.016     6.295    conv/add000191/reg_out[23]_i_33_n_0
    SLICE_X127Y539       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.499 r  conv/add000191/reg_out_reg[23]_i_12/O[4]
                         net (fo=2, routed)           0.182     6.681    conv/add000191/reg_out_reg[23]_i_12_n_11
    SLICE_X127Y535       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.803 r  conv/add000191/reg_out[23]_i_14/O
                         net (fo=1, routed)           0.025     6.828    conv/add000191/reg_out[23]_i_14_n_0
    SLICE_X127Y535       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     7.012 f  conv/add000191/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.143     7.155    conv/add000193/reg_out_reg[23][0]
    SLICE_X127Y532       LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     7.292 r  conv/add000193/reg_out[23]_i_2/O
                         net (fo=1, routed)           0.000     7.292    conv/add000193/reg_out[23]_i_2_n_0
    SLICE_X127Y532       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.092     7.384 r  conv/add000193/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.410    reg_out/D[23]
    SLICE_X127Y532       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.689     4.689 r  
    AR14                                              0.000     4.689 r  clk (IN)
                         net (fo=0)                   0.000     4.689    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.048 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.048    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.048 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.335    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.359 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, routed)        1.738     7.097    reg_out/CLK
    SLICE_X127Y532       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.356     7.453    
                         clock uncertainty           -0.035     7.418    
    SLICE_X127Y532       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.443    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[50].z_reg[50][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.689ns})
  Destination:            genblk1[50].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.345ns period=4.689ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.059ns (31.720%)  route 0.127ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.518ns (routing 0.630ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.691ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, routed)        1.518     2.188    demux/CLK
    SLICE_X130Y553       FDRE                                         r  demux/genblk1[50].z_reg[50][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y553       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.247 r  demux/genblk1[50].z_reg[50][4]/Q
                         net (fo=1, routed)           0.127     2.374    genblk1[50].reg_in/D[4]
    SLICE_X126Y551       FDRE                                         r  genblk1[50].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3153, routed)        1.742     2.703    genblk1[50].reg_in/CLK
    SLICE_X126Y551       FDRE                                         r  genblk1[50].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.401     2.302    
    SLICE_X126Y551       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.364    genblk1[50].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.345 }
Period(ns):         4.689
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.689       3.399      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.344       2.069      SLICE_X126Y554  demux/genblk1[29].z_reg[29][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.344       2.069      SLICE_X122Y510  demux/genblk1[299].z_reg[299][3]/C



