{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553608234924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553608234924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 13:50:34 2019 " "Processing started: Tue Mar 26 13:50:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553608234924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553608234924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553608234924 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553608235986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_neg_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_neg_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Behavioral " "Found design unit 1: Clock_Divider-Behavioral" {  } { { "Clock_Divider_neg_reset.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Clock_Divider_neg_reset.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider_neg_reset.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Clock_Divider_neg_reset.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic_Light-behavioural " "Found design unit 1: Traffic_Light-behavioural" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light " "Found entity 1: Traffic_Light" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553608237048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic_Light_TB-TB " "Found design unit 1: Traffic_Light_TB-TB" {  } { { "Traffic_Light_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light_TB " "Found entity 1: Traffic_Light_TB" {  } { { "Traffic_Light_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553608237064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553608237064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Light " "Elaborating entity \"Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553608237189 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mod_value Traffic_Light.vhd(36) " "VHDL Process Statement warning at Traffic_Light.vhd(36): inferring latch(es) for signal or variable \"mod_value\", which holds its previous value in one or more paths through the process" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[0\] Traffic_Light.vhd(36) " "Inferred latch for \"mod_value\[0\]\" at Traffic_Light.vhd(36)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[1\] Traffic_Light.vhd(36) " "Inferred latch for \"mod_value\[1\]\" at Traffic_Light.vhd(36)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[2\] Traffic_Light.vhd(36) " "Inferred latch for \"mod_value\[2\]\" at Traffic_Light.vhd(36)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[3\] Traffic_Light.vhd(36) " "Inferred latch for \"mod_value\[3\]\" at Traffic_Light.vhd(36)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[4\] Traffic_Light.vhd(36) " "Inferred latch for \"mod_value\[4\]\" at Traffic_Light.vhd(36)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553608237220 "|Traffic_Light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:cd\"" {  } { { "Traffic_Light.vhd" "cd" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553608237220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1553608241269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553608243394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553608243394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "road_2_sensor " "No output dependent on input pin \"road_2_sensor\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Traffic_Light_Board/Traffic_Light.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553608244987 "|Traffic_Light|road_2_sensor"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1553608244987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553608244987 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553608244987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553608244987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553608244987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553608245034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 13:50:45 2019 " "Processing ended: Tue Mar 26 13:50:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553608245034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553608245034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553608245034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553608245034 ""}
