// Seed: 1273187210
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_20, id_21,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    output tri0 id_12,
    input supply1 id_13,
    output wor id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply1 id_17,
    output supply0 id_18
);
  id_22(
      .id_0(1 - id_10), .id_1(1), .id_2(1), .id_3("")
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wand id_4,
    inout wor id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply1 id_10,
    output tri0 id_11,
    output supply0 id_12
);
  always while (1) @(negedge 1);
  assign id_12 = id_6;
  module_0(
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_11,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_12,
      id_8,
      id_5,
      id_12,
      id_7,
      id_8,
      id_11
  );
endmodule
