#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 19 13:03:50 2023
# Process ID: 15200
# Current directory: C:/Users/pc/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18288 C:\Users\pc\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/pc/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/pc/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/FPGA-main/TP2/TP2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'TP2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
TP2_clk_wiz_1_0
TP2_rst_clk_wiz_1_100M_0
TP2_axi_gpio_0_0
TP2_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.848 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pc/Desktop/FPGA-main/TP2/TP2.srcs/sources_1/bd/TP2/TP2.bd}
Reading block design file <C:/Users/pc/Desktop/FPGA-main/TP2/TP2.srcs/sources_1/bd/TP2/TP2.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_switch
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - boutons
Successfully read diagram <TP2> from block design file <C:/Users/pc/Desktop/FPGA-main/TP2/TP2.srcs/sources_1/bd/TP2/TP2.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1190.184 ; gain = 28.801
save_bd_design_as TP3
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/clk_wiz_1
/rst_clk_wiz_1_100M
/led_switch
/boutons

ERROR: [Common 17-39] 'save_bd_design_as' failed due to earlier errors.
save_bd_design_as TP3
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/clk_wiz_1
/rst_clk_wiz_1_100M
/led_switch
/boutons

ERROR: [Common 17-39] 'save_bd_design_as' failed due to earlier errors.
open_bd_design {C:/Users/pc/Desktop/FPGA-main/TP2/TP2.srcs/sources_1/bd/TP2/TP2.bd}
save_bd_design_as TP3
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/clk_wiz_1
/rst_clk_wiz_1_100M
/led_switch
/boutons

ERROR: [Common 17-39] 'save_bd_design_as' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 18:41:26 2023...
