$date
	Fri Jan  9 02:16:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " id_en $end
$var wire 1 # ir_en $end
$var wire 1 $ load_use_stall $end
$var wire 1 % pc_en $end
$var wire 1 & rst $end
$var wire 32 ' wb_data [31:0] $end
$var wire 32 ( rs2_fwd_w [31:0] $end
$var wire 5 ) rs2 [4:0] $end
$var wire 5 * rs1 [4:0] $end
$var wire 5 + rd [4:0] $end
$var wire 32 , pc_next [31:0] $end
$var wire 32 - pc_cur [31:0] $end
$var wire 7 . opcode [6:0] $end
$var wire 1 / memwb_reg_write $end
$var wire 5 0 memwb_rd [4:0] $end
$var wire 1 1 memwb_mem_to_reg $end
$var wire 32 2 memwb_mem_data [31:0] $end
$var wire 32 3 memwb_alu_out [31:0] $end
$var wire 32 4 instr [31:0] $end
$var wire 32 5 idex_rs2_val [31:0] $end
$var wire 5 6 idex_rs2 [4:0] $end
$var wire 32 7 idex_rs1_val [31:0] $end
$var wire 5 8 idex_rs1 [4:0] $end
$var wire 1 9 idex_reg_write $end
$var wire 5 : idex_rd [4:0] $end
$var wire 1 ; idex_mem_we $end
$var wire 1 < idex_mem_to_reg $end
$var wire 1 = idex_mem_re $end
$var wire 32 > idex_imm [31:0] $end
$var wire 1 ? idex_alu_src_imm $end
$var wire 4 @ idex_alu_op [3:0] $end
$var wire 7 A funct7 [6:0] $end
$var wire 3 B funct3 [2:0] $end
$var wire 32 C exmem_rs2_val [31:0] $end
$var wire 1 D exmem_reg_write $end
$var wire 5 E exmem_rd [4:0] $end
$var wire 32 F exmem_r_data [31:0] $end
$var wire 1 G exmem_mem_we $end
$var wire 1 H exmem_mem_to_reg $end
$var wire 1 I exmem_mem_re $end
$var wire 32 J exmem_alu_out [31:0] $end
$var wire 32 K cur_isu [31:0] $end
$var wire 1 L alu_zero $end
$var wire 32 M alu_out [31:0] $end
$var wire 32 N alu_b_w [31:0] $end
$var wire 32 O alu_a_w [31:0] $end
$scope module alu_u $end
$var wire 32 P a [31:0] $end
$var wire 32 Q b [31:0] $end
$var wire 4 R alu_op [3:0] $end
$var reg 32 S y [31:0] $end
$var reg 1 L zero $end
$upscope $end
$scope module data_mem_u $end
$var wire 1 ! clk $end
$var wire 1 & rst $end
$var wire 1 G we $end
$var wire 32 T w_data [31:0] $end
$var wire 32 U w_addr [31:0] $end
$var wire 1 I re $end
$var wire 32 V r_data [31:0] $end
$var wire 32 W r_addr [31:0] $end
$var wire 8 X mem_w_index [7:0] $end
$var wire 8 Y mem_r_index [7:0] $end
$upscope $end
$scope module ex_mem_u $end
$var wire 32 Z alu_out_ex [31:0] $end
$var wire 1 ! clk $end
$var wire 32 [ rs2_val_ex [31:0] $end
$var wire 1 & rst $end
$var wire 1 9 reg_write_ex $end
$var wire 5 \ rd_ex [4:0] $end
$var wire 1 ; mem_we_ex $end
$var wire 1 < mem_to_reg_ex $end
$var wire 1 = mem_re_ex $end
$var reg 32 ] alu_out_mem [31:0] $end
$var reg 1 I mem_re_mem $end
$var reg 1 H mem_to_reg_mem $end
$var reg 1 G mem_we_mem $end
$var reg 5 ^ rd_mem [4:0] $end
$var reg 1 D reg_write_mem $end
$var reg 32 _ rs2_val_mem [31:0] $end
$upscope $end
$scope module id_stage_u $end
$var wire 1 $ bubble $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 1 & rst $end
$var wire 32 ` wb_data [31:0] $end
$var wire 1 a wb_we $end
$var wire 5 b wb_rd [4:0] $end
$var wire 32 c rs2_val_in [31:0] $end
$var wire 5 d rs2 [4:0] $end
$var wire 32 e rs1_val_in [31:0] $end
$var wire 5 f rs1 [4:0] $end
$var wire 5 g rd [4:0] $end
$var wire 7 h opcode [6:0] $end
$var wire 32 i instr [31:0] $end
$var wire 32 j imm_i_ext [31:0] $end
$var wire 7 k funct7 [6:0] $end
$var wire 3 l funct3 [2:0] $end
$var reg 4 m alu_op_d [3:0] $end
$var reg 4 n alu_op_ex [3:0] $end
$var reg 1 o alu_src_imm_d $end
$var reg 1 ? alu_src_imm_ex $end
$var reg 32 p imm_d [31:0] $end
$var reg 32 q imm_ex [31:0] $end
$var reg 1 r mem_re_d $end
$var reg 1 = mem_re_ex $end
$var reg 1 s mem_to_reg_d $end
$var reg 1 < mem_to_reg_ex $end
$var reg 1 t mem_we_d $end
$var reg 1 ; mem_we_ex $end
$var reg 5 u rd_ex [4:0] $end
$var reg 1 v reg_write_d $end
$var reg 1 9 reg_write_ex $end
$var reg 5 w rs1_ex [4:0] $end
$var reg 32 x rs1_val_ex [31:0] $end
$var reg 5 y rs2_ex [4:0] $end
$var reg 32 z rs2_val_ex [31:0] $end
$scope module rf_u $end
$var wire 1 ! clk $end
$var wire 1 & rst $end
$var wire 32 { w_data [31:0] $end
$var wire 1 a we $end
$var wire 5 | w_addr [4:0] $end
$var wire 5 } rs2 [4:0] $end
$var wire 5 ~ rs1 [4:0] $end
$var reg 32 !" rs1_d [31:0] $end
$var reg 32 "" rs2_d [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 #" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module ir_u $end
$var wire 1 ! clk $end
$var wire 1 # en $end
$var wire 1 & rst $end
$var wire 32 $" isu [31:0] $end
$var reg 3 %" funct3 [2:0] $end
$var reg 7 &" funct7 [6:0] $end
$var reg 32 '" instr [31:0] $end
$var reg 7 (" op_code [6:0] $end
$var reg 5 )" rd [4:0] $end
$var reg 5 *" rs1 [4:0] $end
$var reg 5 +" rs2 [4:0] $end
$upscope $end
$scope module isu_mem_u $end
$var wire 1 ! clk $end
$var wire 1 & rst $end
$var wire 8 ," mem_index [7:0] $end
$var wire 32 -" addr [31:0] $end
$var reg 32 ." dout [31:0] $end
$upscope $end
$scope module mem_wb_u $end
$var wire 32 /" alu_out_mem [31:0] $end
$var wire 1 ! clk $end
$var wire 1 H mem_to_reg_mem $end
$var wire 32 0" r_data_mem [31:0] $end
$var wire 5 1" rd_mem [4:0] $end
$var wire 1 D reg_write_mem $end
$var wire 1 & rst $end
$var reg 32 2" alu_out_wb [31:0] $end
$var reg 32 3" mem_data_wb [31:0] $end
$var reg 1 1 mem_to_reg_wb $end
$var reg 5 4" rd_wb [4:0] $end
$var reg 1 / reg_write_wb $end
$upscope $end
$scope module pc_u $end
$var wire 1 ! clk $end
$var wire 1 % en $end
$var wire 32 5" next_pc [31:0] $end
$var wire 1 & rst $end
$var reg 32 6" pc [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6"
bx 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
bx -"
bx ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b100000 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
0v
b0 u
0t
0s
0r
b0 q
b0 p
0o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
0a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
1L
b0 K
b0 J
0I
0H
0G
b0 F
b0 E
0D
b0 C
b0 B
b0 A
b0 @
0?
b0 >
0=
0<
0;
b0 :
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
01
b0 0
0/
b0 .
bx -
bx ,
b0 +
b0 *
b0 )
b0 (
b0 '
1&
1%
0$
1#
1"
0!
$end
#3
b0 ,"
b100 ,
b100 5"
b0 -
b0 -"
b0 6"
b100000 #"
1!
#6
0!
#9
b100000 #"
1!
#10
0&
#12
0!
#15
b1 ,"
b10100000000000100010011 K
b10100000000000100010011 $"
b10100000000000100010011 ."
b1000 ,
b1000 5"
b100 -
b100 -"
b100 6"
1!
#18
0!
#21
b101 p
b101 j
1o
1v
b10 ,"
b1000000010001000100011 K
b1000000010001000100011 $"
b1000000010001000100011 ."
b10011 .
b10011 h
b10011 ("
b10 +
b10 g
b10 )"
b101 )
b101 d
b101 }
b101 +"
b10100000000000100010011 4
b10100000000000100010011 i
b10100000000000100010011 '"
b1100 ,
b1100 5"
b1000 -
b1000 -"
b1000 6"
1!
#24
0!
#27
0L
b101 M
b101 S
b101 Z
b101 N
b101 Q
b10 j
1t
b100 p
1o
0v
b11 ,"
b101 6
b101 y
1?
19
b10 :
b10 \
b10 u
b101 >
b101 q
b100011 .
b100011 h
b100011 ("
b100 +
b100 g
b100 )"
b10 B
b10 l
b10 %"
b10 )
b10 d
b10 }
b10 +"
b1000000010001000100011 4
b1000000010001000100011 i
b1000000010001000100011 '"
b10000000010000110000011 K
b10000000010000110000011 $"
b10000000010000110000011 ."
b10000 ,
b10000 5"
b1100 -
b1100 -"
b1100 6"
1!
#30
0!
#33
b101 (
b101 [
b100 M
b100 S
b100 Z
b100 j
1r
1s
1v
b100 p
0t
1o
b100 N
b100 Q
b1 Y
b1 X
b100 ,"
b10100011000000110010011 K
b10100011000000110010011 $"
b10100011000000110010011 ."
b11 .
b11 h
b11 ("
b11 +
b11 g
b11 )"
b100 )
b100 d
b100 }
b100 +"
b10000000010000110000011 4
b10000000010000110000011 i
b10000000010000110000011 '"
b10 6
b10 y
1;
09
b100 :
b100 \
b100 u
b100 >
b100 q
1D
b10 E
b10 ^
b10 1"
b101 J
b101 U
b101 W
b101 ]
b101 /"
b10100 ,
b10100 5"
b10000 -
b10000 -"
b10000 6"
1!
#36
0!
#39
0%
0#
1$
1a
b101 '
b101 `
b101 {
b0 (
b0 [
b101 j
0s
b101 p
0r
1o
1v
b101 ,"
1/
b10 0
b10 b
b10 |
b10 4"
b101 3
b101 2"
1G
0D
b100 E
b100 ^
b100 1"
b101 C
b101 T
b101 _
b100 J
b100 U
b100 W
b100 ]
b100 /"
b100 6
b100 y
1<
1=
0;
19
b11 :
b11 \
b11 u
b10011 .
b10011 h
b10011 ("
b0 B
b0 l
b0 %"
b11 *
b11 f
b11 ~
b11 *"
b101 )
b101 d
b101 }
b101 +"
b10100011000000110010011 4
b10100011000000110010011 i
b10100011000000110010011 '"
b110000111000000100010011 K
b110000111000000100010011 $"
b110000111000000100010011 ."
b11000 ,
b11000 5"
b10100 -
b10100 -"
b10100 6"
1!
#42
0!
#45
1%
1#
b101 F
b101 V
b101 0"
0$
1L
b0 M
b0 S
b0 Z
b0 N
b0 Q
0a
b100 '
b100 `
b100 {
b11101010000000110010011 K
b11101010000000110010011 $"
b11101010000000110010011 ."
b0 6
b0 y
0<
0=
0?
09
b0 :
b0 \
b0 u
b0 >
b0 q
1H
1I
0G
1D
b11 E
b11 ^
b11 1"
b0 C
b0 T
b0 _
0/
b100 0
b100 b
b100 |
b100 4"
b100 3
b100 2"
1!
#48
0!
#51
b101 O
b101 P
0L
b1010 M
b1010 S
b1010 Z
b101 '
b101 `
b101 {
1a
b0 F
b0 V
b0 0"
b0 Y
b0 X
b101 N
b101 Q
b111 j
b111 p
1o
1v
b110 ,"
11
1/
b11 0
b11 b
b11 |
b11 4"
b101 2
b101 3"
0H
0I
0D
b0 E
b0 ^
b0 1"
b0 J
b0 U
b0 W
b0 ]
b0 /"
b101 6
b101 y
b11 8
b11 w
1?
19
b11 :
b11 \
b11 u
b101 >
b101 q
b1010 *
b1010 f
b1010 ~
b1010 *"
b111 )
b111 d
b111 }
b111 +"
b11101010000000110010011 4
b11101010000000110010011 i
b11101010000000110010011 '"
b11100 ,
b11100 5"
b11000 -
b11000 -"
b11000 6"
1!
#54
0!
#57
b0 O
b0 P
b111 M
b111 S
b111 Z
b111 N
b111 Q
b10 Y
b10 X
0a
b0 '
b0 `
b0 {
b111 ,"
b1100010000001000110011 K
b1100010000001000110011 $"
b1100010000001000110011 ."
b111 6
b111 y
b1010 8
b1010 w
b111 >
b111 q
1D
b11 E
b11 ^
b11 1"
b1010 J
b1010 U
b1010 W
b1010 ]
b1010 /"
01
0/
b0 0
b0 b
b0 |
b0 4"
b0 2
b0 3"
b0 3
b0 2"
b100000 ,
b100000 5"
b11100 -
b11100 -"
b11100 6"
1!
#60
0!
#63
1a
b1010 '
b1010 `
b1010 {
b1 Y
b1 X
b1010 c
b1010 ""
b101 e
b101 !"
b11 j
b0 p
0o
1v
b1000 ,"
1/
b11 0
b11 b
b11 |
b11 4"
b1010 3
b1010 2"
b111 J
b111 U
b111 W
b111 ]
b111 /"
b110011 .
b110011 h
b110011 ("
b100 +
b100 g
b100 )"
b10 *
b10 f
b10 ~
b10 *"
b11 )
b11 d
b11 }
b11 +"
b1100010000001000110011 4
b1100010000001000110011 i
b1100010000001000110011 '"
b0 K
b0 $"
b0 ."
b100100 ,
b100100 5"
b100000 -
b100000 -"
b100000 6"
1!
#66
0!
#69
b1100 M
b1100 S
b1100 Z
b111 (
b111 [
b101 O
b101 P
b0 c
b0 ""
b0 e
b0 !"
b0 j
0v
b111 N
b111 Q
b111 '
b111 `
b111 {
b1001 ,"
b0 .
b0 h
b0 ("
b0 +
b0 g
b0 )"
b0 *
b0 f
b0 ~
b0 *"
b0 )
b0 d
b0 }
b0 +"
b0 4
b0 i
b0 '"
b11 6
b11 y
b10 8
b10 w
0?
b100 :
b100 \
b100 u
b0 >
b0 q
b1010 5
b1010 z
b101 7
b101 x
b111 3
b111 2"
b101000 ,
b101000 5"
b100100 -
b100100 -"
b100100 6"
1!
#72
0!
#75
1L
b0 N
b0 Q
b0 (
b0 [
b0 M
b0 S
b0 Z
b0 O
b0 P
b11 Y
b11 X
b1010 ,"
b100 E
b100 ^
b100 1"
b111 C
b111 T
b111 _
b1100 J
b1100 U
b1100 W
b1100 ]
b1100 /"
b0 6
b0 y
b0 8
b0 w
09
b0 :
b0 \
b0 u
b0 5
b0 z
b0 7
b0 x
b101100 ,
b101100 5"
b101000 -
b101000 -"
b101000 6"
1!
#78
0!
#81
b0 Y
b0 X
b1100 '
b1100 `
b1100 {
b1011 ,"
0D
b0 E
b0 ^
b0 1"
b0 C
b0 T
b0 _
b0 J
b0 U
b0 W
b0 ]
b0 /"
b100 0
b100 b
b100 |
b100 4"
b1100 3
b1100 2"
b110000 ,
b110000 5"
b101100 -
b101100 -"
b101100 6"
1!
#84
0!
#87
0a
b0 '
b0 `
b0 {
b1100 ,"
0/
b0 0
b0 b
b0 |
b0 4"
b0 3
b0 2"
b110100 ,
b110100 5"
b110000 -
b110000 -"
b110000 6"
1!
#90
0!
#93
b1101 ,"
b111000 ,
b111000 5"
b110100 -
b110100 -"
b110100 6"
1!
#96
0!
#99
b1110 ,"
b111100 ,
b111100 5"
b111000 -
b111000 -"
b111000 6"
1!
#102
0!
#105
b1111 ,"
b1000000 ,
b1000000 5"
b111100 -
b111100 -"
b111100 6"
1!
#108
0!
#111
b10000 ,"
b1000100 ,
b1000100 5"
b1000000 -
b1000000 -"
b1000000 6"
1!
#114
0!
#117
b10001 ,"
b1001000 ,
b1001000 5"
b1000100 -
b1000100 -"
b1000100 6"
1!
#120
0!
#123
b10010 ,"
b1001100 ,
b1001100 5"
b1001000 -
b1001000 -"
b1001000 6"
1!
#126
0!
#129
b10011 ,"
b1010000 ,
b1010000 5"
b1001100 -
b1001100 -"
b1001100 6"
1!
#132
0!
#135
b10100 ,"
b1010100 ,
b1010100 5"
b1010000 -
b1010000 -"
b1010000 6"
1!
#138
0!
#141
b10101 ,"
b1011000 ,
b1011000 5"
b1010100 -
b1010100 -"
b1010100 6"
1!
#144
0!
#147
b10110 ,"
b1011100 ,
b1011100 5"
b1011000 -
b1011000 -"
b1011000 6"
1!
#150
0!
#153
b10111 ,"
b1100000 ,
b1100000 5"
b1011100 -
b1011100 -"
b1011100 6"
1!
#156
0!
#159
b11000 ,"
b1100100 ,
b1100100 5"
b1100000 -
b1100000 -"
b1100000 6"
1!
#162
0!
#165
b11001 ,"
b1101000 ,
b1101000 5"
b1100100 -
b1100100 -"
b1100100 6"
1!
#168
0!
#171
b11010 ,"
b1101100 ,
b1101100 5"
b1101000 -
b1101000 -"
b1101000 6"
1!
#174
0!
#177
b11011 ,"
b1110000 ,
b1110000 5"
b1101100 -
b1101100 -"
b1101100 6"
1!
#180
0!
#183
b11100 ,"
b1110100 ,
b1110100 5"
b1110000 -
b1110000 -"
b1110000 6"
1!
#186
0!
#189
b11101 ,"
b1111000 ,
b1111000 5"
b1110100 -
b1110100 -"
b1110100 6"
1!
#192
0!
#195
b11110 ,"
b1111100 ,
b1111100 5"
b1111000 -
b1111000 -"
b1111000 6"
1!
#198
0!
#200
