dut_class: bag3_digital.layout.stdcells.util.STDCellWrapper
impl_lib: AAA_FLOP
impl_cell: AA_flop
root_dir: gen_outputs/flop

params:
  cls_name: bag3_digital.layout.stdcells.memory.FlopCore
  draw_taps: True

  params:
    seg: 2

    pinfo:
      lch: 30
      top_layer: 4
      row_specs:
        - mos_type: nch
          width: 84
          threshold: standard
          bot_wires:
            data: ['sup', 'sig<0:1>']
            shared: ['sup']
          top_wires: ['sig<0:1>']
          flip: True
        - mos_type: pch
          width: 110
          threshold: standard
          bot_wires: ['sig<0:1>']
          top_wires:
            data: ['sig<0:1>', 'sup']
            shared: ['sup']
      tr_widths:
        sup: {2: 2, 3: 2, 4: 2, 5: 4, 6: 4}
        sig: {2: 1, 3: 2, 4: 2, 5: 3, 6: 3}
        clk: {2: 2, 3: 2, 4: 4, 5: 4, 6: 3}
      tr_spaces:
        !!python/tuple ['sup', '']: {2: 1, 3: 1, 4: 1, 5: 1, 6: 0}
        !!python/tuple ['sig', '']: {2: 0, 3: 0, 4: 0, 5: 0, 6: 0}
        !!python/tuple ['clk', '']: {2: 1, 3: 1, 4: 1, 5: 1, 6: 0}
