Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 15:47:43 2024
| Host         : zjk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_100ms/clk_100ms_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_10ms/clk_10ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.525        0.000                      0                  105        0.131        0.000                      0                  105        4.650        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.525        0.000                      0                  105        0.131        0.000                      0                  105        4.650        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.623%)  route 1.804ns (85.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.839     6.798    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[20]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X7Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.623%)  route 1.804ns (85.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.839     6.798    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[21]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X7Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.623%)  route 1.804ns (85.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.839     6.798    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.535    14.310    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  clk_div_100ms/cnt_reg[22]/C
                         clock pessimism              0.352    14.662    
                         clock uncertainty           -0.035    14.627    
    SLICE_X7Y20          FDRE (Setup_fdre_C_R)       -0.304    14.323    clk_div_100ms/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.309ns (16.003%)  route 1.622ns (83.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.657     6.616    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[16]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X7Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.309ns (16.003%)  route 1.622ns (83.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.657     6.616    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[17]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X7Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.309ns (16.003%)  route 1.622ns (83.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.657     6.616    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X7Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.309ns (16.003%)  route 1.622ns (83.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.657     6.616    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.536    14.311    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[19]/C
                         clock pessimism              0.374    14.685    
                         clock uncertainty           -0.035    14.650    
    SLICE_X7Y19          FDRE (Setup_fdre_C_R)       -0.304    14.346    clk_div_100ms/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.309ns (16.965%)  route 1.512ns (83.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.547     6.507    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.539    14.314    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[0]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_100ms/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.309ns (16.965%)  route 1.512ns (83.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.547     6.507    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.539    14.314    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[1]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_100ms/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.309ns (16.965%)  route 1.512ns (83.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.670     4.685    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  clk_div_100ms/cnt_reg[18]/Q
                         net (fo=4, routed)           0.510     5.418    clk_div_100ms/cnt_reg[18]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.043     5.461 r  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.456     5.916    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.043     5.959 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.547     6.507    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.539    14.314    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[2]/C
                         clock pessimism              0.352    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y15          FDRE (Setup_fdre_C_R)       -0.304    14.327    clk_div_100ms/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  7.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_div_10ms/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_10ms/clk_10ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.706     1.952    clk_div_10ms/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  clk_div_10ms/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  clk_div_10ms/cnt_reg[14]/Q
                         net (fo=3, routed)           0.074     2.126    clk_div_10ms/cnt_reg[14]
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.028     2.154 r  clk_div_10ms/clk_10ms_i_1/O
                         net (fo=1, routed)           0.000     2.154    clk_div_10ms/clk_10ms_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  clk_div_10ms/clk_10ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.944     2.429    clk_div_10ms/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clk_div_10ms/clk_10ms_reg/C
                         clock pessimism             -0.466     1.963    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.060     2.023    clk_div_10ms/clk_10ms_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/clk_100ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.156ns (55.804%)  route 0.124ns (44.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.708     1.954    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  clk_div_100ms/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.100     2.054 r  clk_div_100ms/cnt_reg[17]/Q
                         net (fo=2, routed)           0.062     2.116    clk_div_100ms/cnt_reg[17]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.028     2.144 r  clk_div_100ms/cnt[0]_i_5__0/O
                         net (fo=2, routed)           0.061     2.205    clk_div_100ms/cnt[0]_i_5__0_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.028     2.233 r  clk_div_100ms/clk_100ms_i_1/O
                         net (fo=1, routed)           0.000     2.233    clk_div_100ms/clk_100ms_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  clk_div_100ms/clk_100ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.946     2.431    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clk_div_100ms/clk_100ms_reg/C
                         clock pessimism             -0.466     1.965    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.087     2.052    clk_div_100ms/clk_100ms_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  clk_div_100ms/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.151    clk_div_100ms/cnt_reg_n_0_[3]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.228 r  clk_div_100ms/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     2.228    clk_div_100ms/cnt_reg[0]_i_2__0_n_4
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clk_div_100ms/cnt_reg[3]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.071     2.029    clk_div_100ms/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  display_inst/c1/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.151    display_inst/c1/div_res_reg_n_0_[15]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.228 r  display_inst/c1/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.228    display_inst/c1/div_res_reg[12]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[15]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    display_inst/c1/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  display_inst/c1/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/c1/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/c1/div_res_reg_n_0_[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/c1/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/c1/div_res_reg[8]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  display_inst/c1/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.951     2.436    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  display_inst/c1/div_res_reg[11]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/c1/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  display_inst/c1/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/c1/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/c1/div_res_reg_n_0_[3]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/c1/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/c1/div_res_reg[0]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  display_inst/c1/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.952     2.437    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  display_inst/c1/div_res_reg[3]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/c1/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.713     1.959    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  display_inst/c1/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  display_inst/c1/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.152    display_inst/c1/div_res_reg_n_0_[7]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  display_inst/c1/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    display_inst/c1/div_res_reg[4]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  display_inst/c1/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.952     2.437    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  display_inst/c1/div_res_reg[7]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    display_inst/c1/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.712     1.958    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  display_inst/c1/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.151    display_inst/c1/div_res_reg_n_0_[12]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.234 r  display_inst/c1/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.234    display_inst/c1/div_res_reg[12]_i_1_n_7
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.950     2.435    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display_inst/c1/div_res_reg[12]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    display_inst/c1/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_div_100ms/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  clk_div_100ms/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.150    clk_div_100ms/cnt_reg_n_0_[4]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.233 r  clk_div_100ms/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.233    clk_div_100ms/cnt_reg[4]_i_1__0_n_7
    SLICE_X7Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.949     2.434    clk_div_100ms/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clk_div_100ms/cnt_reg[4]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.071     2.028    clk_div_100ms/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display_inst/c1/div_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/c1/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[16]/Q
                         net (fo=1, routed)           0.094     2.150    display_inst/c1/div_res_reg_n_0_[16]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.233 r  display_inst/c1/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.233    display_inst/c1/div_res_reg[16]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.949     2.434    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[16]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.071     2.028    display_inst/c1/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X6Y19    clk_div_100ms/clk_100ms_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y15    clk_div_100ms/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y17    clk_div_100ms/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y17    clk_div_100ms/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y18    clk_div_100ms/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y18    clk_div_100ms/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y18    clk_div_100ms/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y18    clk_div_100ms/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X7Y19    clk_div_100ms/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y19    clk_div_100ms/clk_100ms_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y19    clk_div_100ms/clk_100ms_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_100ms/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_100ms/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y18    clk_div_100ms/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y18    clk_div_100ms/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y19    clk_div_100ms/clk_100ms_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y19    clk_div_100ms/clk_100ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_100ms/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y15    clk_div_100ms/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y17    clk_div_100ms/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y18    clk_div_100ms/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y18    clk_div_100ms/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.112ns  (logic 3.679ns (60.186%)  route 2.434ns (39.814%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  h1/Q_reg_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  h1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.656     0.879    display_inst/c1/hour_tens[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.043     0.922 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.558     1.480    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.054     1.534 r  display_inst/c1/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.220     2.754    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359     6.112 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.112    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.665ns (60.836%)  route 2.359ns (39.164%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  h1/Q_reg_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  h1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.656     0.879    display_inst/c1/hour_tens[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.043     0.922 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.557     1.479    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.051     1.530 r  display_inst/c1/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.147     2.676    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348     6.024 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.024    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 3.592ns (60.377%)  route 2.357ns (39.623%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  h1/Q_reg_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  h1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.656     0.879    display_inst/c1/hour_tens[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.043     0.922 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.558     1.480    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.043     1.523 r  display_inst/c1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.144     2.666    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283     5.949 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.949    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.597ns (60.609%)  route 2.338ns (39.391%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  h1/Q_reg_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  h1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.656     0.879    display_inst/c1/hour_tens[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.043     0.922 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.557     1.479    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.043     1.522 r  display_inst/c1/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.125     2.647    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288     5.935 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.935    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.725ns (63.885%)  route 2.106ns (36.115%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE                         0.000     0.000 r  h0/Q_reg_reg[0]/C
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.259     0.259 r  h0/Q_reg_reg[0]/Q
                         net (fo=10, routed)          0.562     0.821    display_inst/c1/hour_ones[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.043     0.864 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.363     1.227    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.052     1.279 r  display_inst/c1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.181     2.460    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371     5.832 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.832    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 3.602ns (62.826%)  route 2.131ns (37.174%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE                         0.000     0.000 r  h0/Q_reg_reg[0]/C
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.259     0.259 r  h0/Q_reg_reg[0]/Q
                         net (fo=10, routed)          0.562     0.821    display_inst/c1/hour_ones[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.043     0.864 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.363     1.227    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.043     1.270 r  display_inst/c1/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.206     2.476    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257     5.733 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.733    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.624ns (63.251%)  route 2.106ns (36.749%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE                         0.000     0.000 r  h0/Q_reg_reg[0]/C
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.259     0.259 r  h0/Q_reg_reg[0]/Q
                         net (fo=10, routed)          0.562     0.821    display_inst/c1/hour_ones[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.043     0.864 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.362     1.226    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.043     1.269 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.181     2.451    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279     5.730 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.730    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            m1/Q_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 0.768ns (14.802%)  route 4.421ns (85.198%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[1]_inst/O
                         net (fo=16, routed)          4.421     5.189    m1/SW_IBUF[0]
    SLICE_X1Y18          FDCE                                         f  m1/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            h1/Q_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.096ns  (logic 0.768ns (15.072%)  route 4.328ns (84.928%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[1]_inst/O
                         net (fo=16, routed)          4.328     5.096    h1/SW_IBUF[0]
    SLICE_X1Y20          FDCE                                         f  h1/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            h1/Q_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.096ns  (logic 0.768ns (15.072%)  route 4.328ns (84.928%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[1]_inst/O
                         net (fo=16, routed)          4.328     5.096    h1/SW_IBUF[0]
    SLICE_X1Y20          FDCE                                         f  h1/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m0/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.720%)  route 0.115ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  m0/Q_reg_reg[0]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  m0/Q_reg_reg[0]/Q
                         net (fo=7, routed)           0.115     0.215    m0/min_ones[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.028     0.243 r  m0/Q_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.243    m0/Q_reg[2]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  m0/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m0/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.130ns (53.106%)  route 0.115ns (46.894%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  m0/Q_reg_reg[0]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  m0/Q_reg_reg[0]/Q
                         net (fo=7, routed)           0.115     0.215    m0/min_ones[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.030     0.245 r  m0/Q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.245    m0/Q_reg[3]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  m0/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            h1/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.146ns (59.091%)  route 0.101ns (40.909%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE                         0.000     0.000 r  h0/Q_reg_reg[0]/C
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.118     0.118 f  h0/Q_reg_reg[0]/Q
                         net (fo=10, routed)          0.101     0.219    h0/hour_ones[0]
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.028     0.247 r  h0/Q_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.247    h1/Q_reg_reg[0]_1
    SLICE_X3Y20          FDCE                                         r  h1/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h1/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.697%)  route 0.120ns (48.303%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  h1/Q_reg_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  h1/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.120     0.220    h1/hour_tens[2]
    SLICE_X1Y20          LUT5 (Prop_lut5_I3_O)        0.028     0.248 r  h1/Q_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.248    h1/Q_reg[2]_i_1__2_n_0
    SLICE_X1Y20          FDCE                                         r  h1/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m0/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.132ns (53.056%)  route 0.117ns (46.944%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  m0/Q_reg_reg[0]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  m0/Q_reg_reg[0]/Q
                         net (fo=7, routed)           0.117     0.217    m0/min_ones[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.032     0.249 r  m0/Q_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.249    m0/Q_reg[1]_i_1__1_n_0
    SLICE_X2Y19          FDCE                                         r  m0/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            h1/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.148ns (59.419%)  route 0.101ns (40.581%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE                         0.000     0.000 r  h0/Q_reg_reg[0]/C
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.118     0.118 f  h0/Q_reg_reg[0]/Q
                         net (fo=10, routed)          0.101     0.219    h0/hour_ones[0]
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.030     0.249 r  h0/Q_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.249    h1/Q_reg_reg[1]_0
    SLICE_X3Y20          FDPE                                         r  h1/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h0/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  h0/Q_reg_reg[2]/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  h0/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.136     0.236    h0/hour_ones[2]
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.028     0.264 r  h0/Q_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.264    h0/Q_reg[2]_i_1__1_n_0
    SLICE_X1Y19          FDCE                                         r  h0/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h0/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  h0/Q_reg_reg[2]/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  h0/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.136     0.236    h0/hour_ones[2]
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.029     0.265 r  h0/Q_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.265    h0/Q_reg[3]_i_2__0_n_0
    SLICE_X1Y19          FDCE                                         r  h0/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h1/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            h1/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.157ns (58.132%)  route 0.113ns (41.868%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDPE                         0.000     0.000 r  h1/Q_reg_reg[1]/C
    SLICE_X3Y20          FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  h1/Q_reg_reg[1]/Q
                         net (fo=8, routed)           0.113     0.204    h1/hour_tens[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.066     0.270 r  h1/Q_reg[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.270    h1/Q_reg[3]_i_2__2_n_0
    SLICE_X1Y20          FDCE                                         r  h1/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m0/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (44.018%)  route 0.163ns (55.982%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  m0/Q_reg_reg[0]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.100     0.100 f  m0/Q_reg_reg[0]/Q
                         net (fo=7, routed)           0.163     0.263    m0/min_ones[0]
    SLICE_X3Y19          LUT1 (Prop_lut1_I0_O)        0.028     0.291 r  m0/Q_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.291    m0/Q_reg[0]_i_1__1_n_0
    SLICE_X3Y19          FDCE                                         r  m0/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 3.679ns (61.313%)  route 2.321ns (38.687%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.643     5.554    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.597 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.458     6.056    display_inst/c1/D[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.054     6.110 r  display_inst/c1/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.220     7.329    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    10.688 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.688    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.911ns  (logic 3.663ns (61.969%)  route 2.248ns (38.031%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.643     5.554    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.597 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.458     6.056    display_inst/c1/D[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.049     6.105 r  display_inst/c1/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.147     7.251    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    10.599 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.599    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.689ns (62.687%)  route 2.196ns (37.313%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.652     5.563    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.606 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.363     5.970    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.052     6.022 r  display_inst/c1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.181     7.202    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371    10.574 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.574    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.592ns (61.539%)  route 2.245ns (38.461%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.643     5.554    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.597 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.458     6.056    display_inst/c1/D[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.043     6.099 r  display_inst/c1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.144     7.242    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    10.525 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.525    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.597ns (61.768%)  route 2.227ns (38.232%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.643     5.554    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.597 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.458     6.056    display_inst/c1/D[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.043     6.099 r  display_inst/c1/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.125     7.224    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    10.512 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.512    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.566ns (61.618%)  route 2.221ns (38.382%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.652     5.563    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.606 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.363     5.970    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.043     6.013 r  display_inst/c1/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.206     7.218    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    10.475 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.475    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.784ns  (logic 3.588ns (62.038%)  route 2.196ns (37.962%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.652     5.563    display_inst/c1/div_res[17]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.043     5.606 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.362     5.969    display_inst/c1/D[0]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.043     6.012 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.181     7.193    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    10.472 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.472    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.386ns  (logic 3.624ns (67.289%)  route 1.762ns (32.711%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 f  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.496     5.407    display_inst/c1/div_res[17]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.049     5.456 r  display_inst/c1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.266     6.722    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.352    10.075 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.075    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 3.542ns (66.719%)  route 1.767ns (33.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.491     5.402    display_inst/c1/div_res[17]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.043     5.445 r  display_inst/c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.276     6.721    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.276     9.997 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.997    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.188ns  (logic 3.627ns (69.913%)  route 1.561ns (30.087%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.673     4.688    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.223     4.911 r  display_inst/c1/div_res_reg[18]/Q
                         net (fo=10, routed)          0.379     5.290    display_inst/c1/div_res[18]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.051     5.341 r  display_inst/c1/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.182     6.523    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.353     9.877 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.877    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.512ns (73.690%)  route 0.540ns (26.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[18]/Q
                         net (fo=10, routed)          0.134     2.191    display_inst/c1/div_res[18]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.028     2.219 r  display_inst/c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.625    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.384     4.008 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.008    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.504ns (72.531%)  route 0.570ns (27.469%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  display_inst/c1/div_res_reg[18]/Q
                         net (fo=10, routed)          0.252     2.308    display_inst/c1/div_res[18]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.028     2.336 r  display_inst/c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.655    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.376     4.031 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.031    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.540ns (74.109%)  route 0.538ns (25.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.177     2.234    display_inst/c1/div_res[17]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.030     2.264 r  display_inst/c1/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.361     2.625    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         1.410     4.034 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.034    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.498ns (72.021%)  route 0.582ns (27.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.177     2.234    display_inst/c1/div_res[17]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.028     2.262 r  display_inst/c1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.667    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.036 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.036    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.521ns (70.216%)  route 0.645ns (29.784%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.160     2.217    display_inst/c1/div_res[17]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.028     2.245 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.126     2.370    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.028     2.398 r  display_inst/c1/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.758    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     4.123 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.123    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.543ns (70.500%)  route 0.646ns (29.500%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.160     2.217    display_inst/c1/div_res[17]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.028     2.245 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.126     2.370    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.028     2.398 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.758    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.146 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.146    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.539ns (70.162%)  route 0.654ns (29.838%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[18]/Q
                         net (fo=10, routed)          0.252     2.308    display_inst/c1/div_res[18]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.030     2.338 r  display_inst/c1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.741    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.409     4.150 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.150    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.588ns (71.148%)  route 0.644ns (28.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.160     2.217    display_inst/c1/div_res[17]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.028     2.245 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.126     2.370    display_inst/c1/D[2]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.030     2.400 r  display_inst/c1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.359     2.759    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.430     4.189 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.189    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.552ns (68.496%)  route 0.714ns (31.504%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.158     2.215    display_inst/c1/div_res[17]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.028     2.243 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.238     2.480    display_inst/c1/D[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.028     2.508 r  display_inst/c1/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.827    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     4.223 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.223    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/c1/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.547ns (67.872%)  route 0.732ns (32.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.711     1.957    display_inst/c1/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  display_inst/c1/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  display_inst/c1/div_res_reg[17]/Q
                         net (fo=10, routed)          0.158     2.215    display_inst/c1/div_res[17]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.028     2.243 r  display_inst/c1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.240     2.482    display_inst/c1/D[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.028     2.510 r  display_inst/c1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.845    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.236 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.236    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------





