/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_CH0_MAC_PCS_MASKS_H_
#define ASIC_REG_NIC0_MAC_CH0_MAC_PCS_MASKS_H_

/*****************************************
 *   NIC0_MAC_CH0_MAC_PCS
 *   (Prototype: NIC_XPCS91)
 *****************************************
 */

/* NIC0_MAC_CH0_MAC_PCS_CONTROL1 */
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_SELECTION_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_SELECTION_MASK 0x3C
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_ALWAYS1_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_ALWAYS1_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_LOW_POWER_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_LOW_POWER_MASK 0x800
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_SELECT_ALWAYS1_SHIFT 13
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_SPEED_SELECT_ALWAYS1_MASK 0x2000
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_LOOPBACK_SHIFT 14
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_LOOPBACK_MASK 0x4000
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_FLD_RESET_SHIFT 15
#define NIC0_MAC_CH0_MAC_PCS_CONTROL1_FLD_RESET_MASK 0x8000

/* NIC0_MAC_CH0_MAC_PCS_STATUS1 */
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_LOW_POWER_ABILITY_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_LOW_POWER_ABILITY_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_PCS_RECEIVE_LINK_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_PCS_RECEIVE_LINK_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_FAULT_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_FAULT_MASK 0x80
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_RX_LPI_ACTIVE_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_RX_LPI_ACTIVE_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_TX_LPI_ACTIVE_SHIFT 9
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_TX_LPI_ACTIVE_MASK 0x200
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_RX_LPI_SHIFT 10
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_RX_LPI_MASK 0x400
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_TX_LPI_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_STATUS1_TX_LPI_MASK 0x800

/* NIC0_MAC_CH0_MAC_PCS_DEVICE_ID0 */
#define NIC0_MAC_CH0_MAC_PCS_DEVICE_ID0_IDENTIFIER0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_DEVICE_ID0_IDENTIFIER0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_DEVICE_ID1 */
#define NIC0_MAC_CH0_MAC_PCS_DEVICE_ID1_IDENTIFIER1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_DEVICE_ID1_IDENTIFIER1_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY */
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C10GETH_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C10GETH_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C10PASS_TS_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C10PASS_TS_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C40G_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C40G_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C100G_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C100G_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C25G_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C25G_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C50G_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_SPEED_ABILITY_C50G_MASK 0x20

/* NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1 */
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_CLAUSE22_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_CLAUSE22_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PMD_PMA_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PMD_PMA_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_WIS_PRES_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_WIS_PRES_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PCS_PRES_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PCS_PRES_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PHY_XS_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_PHY_XS_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_DTE_XS_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_DTE_XS_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_TC_PRES_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG1_TC_PRES_MASK 0x40

/* NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2 */
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_CLAUSE22_SHIFT 13
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_CLAUSE22_MASK 0x2000
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_DEVICE1_SHIFT 14
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_DEVICE1_MASK 0x4000
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_DEVICE2_SHIFT 15
#define NIC0_MAC_CH0_MAC_PCS_DEVICES_IN_PKG2_DEVICE2_MASK 0x8000

/* NIC0_MAC_CH0_MAC_PCS_CONTROL2 */
#define NIC0_MAC_CH0_MAC_PCS_CONTROL2_PCS_TYPE_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_CONTROL2_PCS_TYPE_MASK 0xF

/* NIC0_MAC_CH0_MAC_PCS_STATUS2 */
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_R_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_R_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_X_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_X_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_W_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_W_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_T_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C10GBASE_T_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C40GBASE_R_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C40GBASE_R_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C100GBASE_R_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C100GBASE_R_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C25GBASE_R_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C25GBASE_R_MASK 0x80
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C50GBASE_R_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_C50GBASE_R_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_RECEIVE_FAULT_SHIFT 10
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_RECEIVE_FAULT_MASK 0x400
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_TRANSMIT_FAULT_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_TRANSMIT_FAULT_MASK 0x800
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_DEVICE_PRESENT_SHIFT 14
#define NIC0_MAC_CH0_MAC_PCS_STATUS2_DEVICE_PRESENT_MASK 0xC000

/* NIC0_MAC_CH0_MAC_PCS_PKG_ID0 */
#define NIC0_MAC_CH0_MAC_PCS_PKG_ID0_IDENTIFIER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_PKG_ID0_IDENTIFIER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_PKG_ID1 */
#define NIC0_MAC_CH0_MAC_PCS_PKG_ID1_IDENTIFIER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_PKG_ID1_IDENTIFIER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY */
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_LPI_FW_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_LPI_FW_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_10GBASE_KR_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_10GBASE_KR_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_40GBASE_RAWAKE_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_40GBASE_RAWAKE_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_40GBASE_RSLEEP_SHIFT 9
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_40GBASE_RSLEEP_MASK 0x200
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_25GBASE_RAWAKE_SHIFT 10
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_25GBASE_RAWAKE_MASK 0x400
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_25GBASE_RSLEEP_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_25GBASE_RSLEEP_MASK 0x800
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_100GBASE_RAWAKE_SHIFT 12
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_100GBASE_RAWAKE_MASK 0x1000
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_50GBASE_RAWAKE_SHIFT 14
#define NIC0_MAC_CH0_MAC_PCS_EEE_CTRL_CAPABILITY_EEE_50GBASE_RAWAKE_MASK 0x4000

/* NIC0_MAC_CH0_MAC_PCS_WAKE_ERR_COUNTER */
#define NIC0_MAC_CH0_MAC_PCS_WAKE_ERR_COUNTER_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_WAKE_ERR_COUNTER_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1 */
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_BLOCK_LOCK_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_BLOCK_LOCK_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_HIGH_BER_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_HIGH_BER_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_RECEIVE_LINK_SHIFT 12
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS1_RECEIVE_LINK_MASK 0x1000

/* NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2 */
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_ERRORED_CNT_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_ERRORED_CNT_MASK 0xFF
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_BER_COUNTER_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_BER_COUNTER_MASK 0x3F00
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_HIGH_BER_SHIFT 14
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_HIGH_BER_MASK 0x4000
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_BLOCK_LOCK_SHIFT 15
#define NIC0_MAC_CH0_MAC_PCS_BASER_STATUS2_BLOCK_LOCK_MASK 0x8000

/* NIC0_MAC_CH0_MAC_PCS_SEED_A0 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_A0_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_A0_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_A1 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_A1_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_A1_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_A2 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_A2_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_A2_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_A3 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_A3_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_A3_SEED_MASK 0x3FF

/* NIC0_MAC_CH0_MAC_PCS_SEED_B0 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_B0_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_B0_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_B1 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_B1_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_B1_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_B2 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_B2_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_B2_SEED_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_SEED_B3 */
#define NIC0_MAC_CH0_MAC_PCS_SEED_B3_SEED_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_SEED_B3_SEED_MASK 0x3FF

/* NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL */
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_DATA_PATTERN_SEL_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_DATA_PATTERN_SEL_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_SELECT_SQUARE_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_SELECT_SQUARE_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_RX_TESTPATTERN_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_RX_TESTPATTERN_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_TX_TESTPATTERN_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_TX_TESTPATTERN_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_SELECT_RANDOM_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_CONTROL_SELECT_RANDOM_MASK 0x80

/* NIC0_MAC_CH0_MAC_PCS_BASER_TEST_ERR_CNT */
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_ERR_CNT_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BASER_TEST_ERR_CNT_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BER_HIGH_ORDER_CNT */
#define NIC0_MAC_CH0_MAC_PCS_BER_HIGH_ORDER_CNT_BER_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BER_HIGH_ORDER_CNT_BER_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT */
#define NIC0_MAC_CH0_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER_MASK 0x3FFF
#define NIC0_MAC_CH0_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT_SHIFT 15
#define NIC0_MAC_CH0_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT_MASK 0x8000

/* NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1 */
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE0_BLOCK_LOCK_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE0_BLOCK_LOCK_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE1_BLOCK_LOCK_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE1_BLOCK_LOCK_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE2_BLOCK_LOCK_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE2_BLOCK_LOCK_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE3_BLOCK_LOCK_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE3_BLOCK_LOCK_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE4_BLOCK_LOCK_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE4_BLOCK_LOCK_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE5_BLOCK_LOCK_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE5_BLOCK_LOCK_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE6_BLOCK_LOCK_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE6_BLOCK_LOCK_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE7_BLOCK_LOCK_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE7_BLOCK_LOCK_MASK 0x80
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS_SHIFT 12
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS_MASK 0x1000

/* NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2 */
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE8_BLOCK_LOCK_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE8_BLOCK_LOCK_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE9_BLOCK_LOCK_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE9_BLOCK_LOCK_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE10_BLOCK_LOCK_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE10_BLOCK_LOCK_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE11_BLOCK_LOCK_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE11_BLOCK_LOCK_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE12_BLOCK_LOCK_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE12_BLOCK_LOCK_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE13_BLOCK_LOCK_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE13_BLOCK_LOCK_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE14_BLOCK_LOCK_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE14_BLOCK_LOCK_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE15_BLOCK_LOCK_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE15_BLOCK_LOCK_MASK 0x80
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE16_BLOCK_LOCK_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE16_BLOCK_LOCK_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE17_BLOCK_LOCK_SHIFT 9
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE17_BLOCK_LOCK_MASK 0x200
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE18_BLOCK_LOCK_SHIFT 10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE18_BLOCK_LOCK_MASK 0x400
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE19_BLOCK_LOCK_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT2_LANE19_BLOCK_LOCK_MASK 0x800

/* NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3 */
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE0_ALIGN_MLOCK_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE0_ALIGN_MLOCK_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE1_ALIGN_MLOCK_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE1_ALIGN_MLOCK_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE2_ALIGN_MLOCK_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE2_ALIGN_MLOCK_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE3_ALIGN_MLOCK_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE3_ALIGN_MLOCK_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE4_ALIGN_MLOCK_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE4_ALIGN_MLOCK_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE5_ALIGN_MLOCK_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE5_ALIGN_MLOCK_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE6_ALIGN_MLOCK_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE6_ALIGN_MLOCK_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE7_ALIGN_MLOCK_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT3_LANE7_ALIGN_MLOCK_MASK 0x80

/* NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4 */
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE8_ALIGN_MLOCK_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE8_ALIGN_MLOCK_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE9_ALIGN_MLOCK_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE9_ALIGN_MLOCK_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE10_ALIGN_MLOCK_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE10_ALIGN_MLOCK_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE11_ALIGN_MLOCK_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE11_ALIGN_MLOCK_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE12_ALIGN_MLOCK_SHIFT 4
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE12_ALIGN_MLOCK_MASK 0x10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE13_ALIGN_MLOCK_SHIFT 5
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE13_ALIGN_MLOCK_MASK 0x20
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE14_ALIGN_MLOCK_SHIFT 6
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE14_ALIGN_MLOCK_MASK 0x40
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE15_ALIGN_MLOCK_SHIFT 7
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE15_ALIGN_MLOCK_MASK 0x80
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE16_ALIGN_MLOCK_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE16_ALIGN_MLOCK_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE17_ALIGN_MLOCK_SHIFT 9
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE17_ALIGN_MLOCK_MASK 0x200
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE18_ALIGN_MLOCK_SHIFT 10
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE18_ALIGN_MLOCK_MASK 0x400
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE19_ALIGN_MLOCK_SHIFT 11
#define NIC0_MAC_CH0_MAC_PCS_MULTILANE_ALIGN_STAT4_LANE19_ALIGN_MLOCK_MASK 0x800

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE0 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE0_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE0_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE1 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE1_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE1_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE2 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE2_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE2_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE3 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE3_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE3_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE4 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE4_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE4_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE5 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE5_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE5_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE6 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE6_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE6_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE7 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE7_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE7_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE8 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE8_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE8_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE9 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE9_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE9_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE10 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE10_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE10_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE11 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE11_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE11_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE12 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE12_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE12_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE13 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE13_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE13_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE14 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE14_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE14_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE15 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE15_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE15_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE16 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE16_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE16_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE17 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE17_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE17_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE18 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE18_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE18_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE19 */
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE19_ERROR_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_BIP_ERR_CNT_LANE19_ERROR_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE0_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE0_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE0_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE1_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE1_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE1_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE2_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE2_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE2_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE3_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE3_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE3_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE4_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE4_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE4_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE5_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE5_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE5_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE6_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE6_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE6_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE7_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE7_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE7_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE8_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE8_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE8_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE9_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE9_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE9_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE10_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE10_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE10_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE11_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE11_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE11_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE12_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE12_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE12_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE13_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE13_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE13_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE14_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE14_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE14_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE15_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE15_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE15_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE16_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE16_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE16_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE17_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE17_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE17_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE18_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE18_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE18_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_LANE19_MAPPING */
#define NIC0_MAC_CH0_MAC_PCS_LANE19_MAPPING_MAPPING_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_LANE19_MAPPING_MAPPING_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_SCRATCH */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_SCRATCH_SCRATCH_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_SCRATCH_SCRATCH_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_CORE_REV */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_CORE_REV_REVISION_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_CORE_REV_REVISION_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL_INTVL */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL_INTVL_MARKER_COUNTER_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL_INTVL_MARKER_COUNTER_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_TXLANE_THRESH */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_TXLANE_THRESH_THRESHOLD4_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_TXLANE_THRESH_THRESHOLD4_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_0 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_0_M0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_0_M0_MASK 0xFF
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_0_M1_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_0_M1_MASK 0xFF00

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_1 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_1_M2_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL0_1_M2_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_0 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_0_M0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_0_M0_MASK 0xFF
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_0_M1_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_0_M1_MASK 0xFF00

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_1 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_1_M2_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL1_1_M2_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_0 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_0_M0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_0_M0_MASK 0xFF
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_0_M1_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_0_M1_MASK 0xFF00

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_1 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_1_M2_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL2_1_M2_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_0 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_0_M0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_0_M0_MASK 0xFF
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_0_M1_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_0_M1_MASK 0xFF00

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_1 */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_1_M2_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_VL3_1_M2_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE */
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ENA_CLAUSE49_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ENA_CLAUSE49_MASK 0x1
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_DISABLE_MLD_SHIFT 1
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_DISABLE_MLD_MASK 0x2
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_HI_BER25_SHIFT 2
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_HI_BER25_MASK 0x4
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_HI_BER5_SHIFT 3
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_HI_BER5_MASK 0x8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ST_ENA_CLAUSE49_SHIFT 8
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ST_ENA_CLAUSE49_MASK 0x100
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ST_DISABLE_MLD_SHIFT 9
#define NIC0_MAC_CH0_MAC_PCS_VENDOR_PCS_MODE_ST_DISABLE_MLD_MASK 0x200

/* NIC0_MAC_CH0_MAC_PCS_VL0_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL0_0_VL0_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL0_0_VL0_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL0_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL0_1_VL0_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL0_1_VL0_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL1_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL1_0_VL1_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL1_0_VL1_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL1_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL1_1_VL1_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL1_1_VL1_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL2_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL2_0_VL2_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL2_0_VL2_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL2_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL2_1_VL2_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL2_1_VL2_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL3_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL3_0_VL3_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL3_0_VL3_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL3_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL3_1_VL3_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL3_1_VL3_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL4_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL4_0_VL4_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL4_0_VL4_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL4_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL4_1_VL4_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL4_1_VL4_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL5_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL5_0_VL5_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL5_0_VL5_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL5_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL5_1_VL5_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL5_1_VL5_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL6_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL6_0_VL6_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL6_0_VL6_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL6_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL6_1_VL6_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL6_1_VL6_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL7_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL7_0_VL7_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL7_0_VL7_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL7_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL7_1_VL7_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL7_1_VL7_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL8_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL8_0_VL8_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL8_0_VL8_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL8_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL8_1_VL8_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL8_1_VL8_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL9_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL9_0_VL9_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL9_0_VL9_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL9_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL9_1_VL9_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL9_1_VL9_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL10_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL10_0_VL10_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL10_0_VL10_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL10_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL10_1_VL10_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL10_1_VL10_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL11_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL11_0_VL11_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL11_0_VL11_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL11_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL11_1_VL11_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL11_1_VL11_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL12_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL12_0_VL12_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL12_0_VL12_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL12_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL12_1_VL12_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL12_1_VL12_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL13_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL13_0_VL13_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL13_0_VL13_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL13_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL13_1_VL13_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL13_1_VL13_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL14_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL14_0_VL14_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL14_0_VL14_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL14_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL14_1_VL14_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL14_1_VL14_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL15_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL15_0_VL15_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL15_0_VL15_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL15_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL15_1_VL15_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL15_1_VL15_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL16_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL16_0_VL16_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL16_0_VL16_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL16_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL16_1_VL16_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL16_1_VL16_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL17_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL17_0_VL17_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL17_0_VL17_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL17_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL17_1_VL17_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL17_1_VL17_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL18_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL18_0_VL18_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL18_0_VL18_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL18_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL18_1_VL18_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL18_1_VL18_1_MASK 0xFF

/* NIC0_MAC_CH0_MAC_PCS_VL19_0 */
#define NIC0_MAC_CH0_MAC_PCS_VL19_0_VL19_0_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL19_0_VL19_0_MASK 0xFFFF

/* NIC0_MAC_CH0_MAC_PCS_VL19_1 */
#define NIC0_MAC_CH0_MAC_PCS_VL19_1_VL19_1_SHIFT 0
#define NIC0_MAC_CH0_MAC_PCS_VL19_1_VL19_1_MASK 0xFF

#endif /* ASIC_REG_NIC0_MAC_CH0_MAC_PCS_MASKS_H_ */
