[View]
Entity=ram_testbench
Architecture=
TopLevelType=3
[file:.\src\Dff.v]
Enabled=1
[file:.\src\shift_reg.v]
Enabled=1
[file:.\src\breadboard.v]
Enabled=1
[file:.\src\Dff_tb.v]
Enabled=1
[file:.\src\Register.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\CRC.v]
Enabled=1
[file:.\src\Register_3bit.v]
Enabled=1
[file:.\src\MUX2:1.v]
Enabled=1
[file:.\src\Mux.v]
Enabled=1
[file:.\src\XOR_.v]
Enabled=1
[file:.\src\CRC_bread.v]
Enabled=1
[file:.\src\XOR.v]
Enabled=1
[file:.\src\d_flip_flop.v]
Enabled=1
[file:.\src\clock_generator.v]
Enabled=1
[file:.\src\address_decoder.v]
Enabled=1
[file:.\src\ram_testbench.v]
Enabled=1
[file:.\src\ram_8x4.v]
Enabled=1
[file:.\src\Comparator.v]
Enabled=1
[file:.\src\Comparator_4bit_tb.v]
Enabled=1
[file:.\src\control_logic.v]
Enabled=1
