<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
defines: 
time_elapsed: 0.051s
ram usage: 9812 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
module addbit (
	a,
	b,
	ci,
	sum,
	co
);
	input a;
	input b;
	input ci;
	output sum;
	output co;
endmodule

</pre>
</body>