
dioda5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000451c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080046ac  080046ac  000146ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004738  08004738  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08004738  08004738  00014738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004740  08004740  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004740  08004740  00014740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004744  08004744  00014744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08004748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  2000006c  080047b4  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  080047b4  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c4d9  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001de8  00000000  00000000  0002c5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab0  00000000  00000000  0002e3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000820  00000000  00000000  0002ee50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027534  00000000  00000000  0002f670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d41b  00000000  00000000  00056ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000efb98  00000000  00000000  00063fbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003204  00000000  00000000  00153b58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  00156d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004694 	.word	0x08004694

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08004694 	.word	0x08004694

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <__io_putchar>:
int received_number = 0;
bool lD2_state = true;


int __io_putchar(int ch)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 if (ch == '\n') {
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2b0a      	cmp	r3, #10
 8000578:	d109      	bne.n	800058e <__io_putchar+0x22>
 uint8_t ch2 = '\r';
 800057a:	230d      	movs	r3, #13
 800057c:	73fb      	strb	r3, [r7, #15]
 HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 800057e:	f107 010f 	add.w	r1, r7, #15
 8000582:	f04f 33ff 	mov.w	r3, #4294967295
 8000586:	2201      	movs	r2, #1
 8000588:	4807      	ldr	r0, [pc, #28]	; (80005a8 <__io_putchar+0x3c>)
 800058a:	f002 fbf7 	bl	8002d7c <HAL_UART_Transmit>
 }
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800058e:	1d39      	adds	r1, r7, #4
 8000590:	f04f 33ff 	mov.w	r3, #4294967295
 8000594:	2201      	movs	r2, #1
 8000596:	4804      	ldr	r0, [pc, #16]	; (80005a8 <__io_putchar+0x3c>)
 8000598:	f002 fbf0 	bl	8002d7c <HAL_UART_Transmit>
 return 1;
 800059c:	2301      	movs	r3, #1
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	200000bc 	.word	0x200000bc

080005ac <HAL_GPIO_EXTI_Callback>:


volatile uint32_t push_counter;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == USER_BUTTON_Pin) {
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005bc:	d113      	bne.n	80005e6 <HAL_GPIO_EXTI_Callback+0x3a>
    push_counter++;
 80005be:	4b0d      	ldr	r3, [pc, #52]	; (80005f4 <HAL_GPIO_EXTI_Callback+0x48>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	3301      	adds	r3, #1
 80005c4:	4a0b      	ldr	r2, [pc, #44]	; (80005f4 <HAL_GPIO_EXTI_Callback+0x48>)
 80005c6:	6013      	str	r3, [r2, #0]
    lD2_state = !lD2_state;
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	bf14      	ite	ne
 80005d0:	2301      	movne	r3, #1
 80005d2:	2300      	moveq	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	f083 0301 	eor.w	r3, r3, #1
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	f003 0301 	and.w	r3, r3, #1
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80005e4:	701a      	strb	r2, [r3, #0]
  }
}
 80005e6:	bf00      	nop
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000144 	.word	0x20000144
 80005f8:	20000000 	.word	0x20000000

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000602:	f000 fb30 	bl	8000c66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000606:	f000 f851 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060a:	f000 f90d 	bl	8000828 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800060e:	f000 f8db 	bl	80007c8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000612:	f000 f8b1 	bl	8000778 <MX_RTC_Init>
  MX_IWDG_Init();
 8000616:	f000 f891 	bl	800073c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  int i;
  for (i = 0; i < 10; i++){
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	e00a      	b.n	8000636 <main+0x3a>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000620:	2120      	movs	r1, #32
 8000622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000626:	f000 fe8b 	bl	8001340 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 800062a:	2064      	movs	r0, #100	; 0x64
 800062c:	f000 fb90 	bl	8000d50 <HAL_Delay>
  for (i = 0; i < 10; i++){
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	3301      	adds	r3, #1
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	2b09      	cmp	r3, #9
 800063a:	ddf1      	ble.n	8000620 <main+0x24>
  }
  uint32_t last_ms = HAL_GetTick();
 800063c:	f000 fb7c 	bl	8000d38 <HAL_GetTick>
 8000640:	60b8      	str	r0, [r7, #8]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t old_push_counter = push_counter; //9
 8000642:	4b16      	ldr	r3, [pc, #88]	; (800069c <main+0xa0>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  // przerwanie
	  if (old_push_counter != push_counter) {
 8000648:	4b14      	ldr	r3, [pc, #80]	; (800069c <main+0xa0>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	429a      	cmp	r2, r3
 8000650:	d006      	beq.n	8000660 <main+0x64>
	        old_push_counter = push_counter;
 8000652:	4b12      	ldr	r3, [pc, #72]	; (800069c <main+0xa0>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	607b      	str	r3, [r7, #4]
	        printf("counter = %lu\n", old_push_counter);
 8000658:	6879      	ldr	r1, [r7, #4]
 800065a:	4811      	ldr	r0, [pc, #68]	; (80006a0 <main+0xa4>)
 800065c:	f003 f9a4 	bl	80039a8 <iprintf>

	      }
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, lD2_state);
 8000660:	4b10      	ldr	r3, [pc, #64]	; (80006a4 <main+0xa8>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	461a      	mov	r2, r3
 8000666:	2120      	movs	r1, #32
 8000668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066c:	f000 fe50 	bl	8001310 <HAL_GPIO_WritePin>


	  //Watchdog
	  HAL_IWDG_Refresh(&hiwdg);
 8000670:	480d      	ldr	r0, [pc, #52]	; (80006a8 <main+0xac>)
 8000672:	f000 fee6 	bl	8001442 <HAL_IWDG_Refresh>
	  uint32_t now = HAL_GetTick();
 8000676:	f000 fb5f 	bl	8000d38 <HAL_GetTick>
 800067a:	6038      	str	r0, [r7, #0]
	  if(now - last_ms >= 500){
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000686:	d3df      	bcc.n	8000648 <main+0x4c>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000688:	2120      	movs	r1, #32
 800068a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800068e:	f000 fe57 	bl	8001340 <HAL_GPIO_TogglePin>
		  last_ms = HAL_GetTick();
 8000692:	f000 fb51 	bl	8000d38 <HAL_GetTick>
 8000696:	60b8      	str	r0, [r7, #8]
  {
 8000698:	e7d6      	b.n	8000648 <main+0x4c>
 800069a:	bf00      	nop
 800069c:	20000144 	.word	0x20000144
 80006a0:	080046ac 	.word	0x080046ac
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000088 	.word	0x20000088

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b096      	sub	sp, #88	; 0x58
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	2244      	movs	r2, #68	; 0x44
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f003 f9c9 	bl	8003a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	463b      	mov	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
 80006ca:	60da      	str	r2, [r3, #12]
 80006cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006d2:	f000 fed5 	bl	8001480 <HAL_PWREx_ControlVoltageScaling>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006dc:	f000 f8fa 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80006e0:	2318      	movs	r3, #24
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006e4:	2301      	movs	r3, #1
 80006e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006f0:	2360      	movs	r3, #96	; 0x60
 80006f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f4:	2300      	movs	r3, #0
 80006f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	f107 0314 	add.w	r3, r7, #20
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 ff15 	bl	800152c <HAL_RCC_OscConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000708:	f000 f8e4 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070c:	230f      	movs	r3, #15
 800070e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000720:	463b      	mov	r3, r7
 8000722:	2100      	movs	r1, #0
 8000724:	4618      	mov	r0, r3
 8000726:	f001 fadd 	bl	8001ce4 <HAL_RCC_ClockConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000730:	f000 f8d0 	bl	80008d4 <Error_Handler>
  }
}
 8000734:	bf00      	nop
 8000736:	3758      	adds	r7, #88	; 0x58
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000740:	4b0b      	ldr	r3, [pc, #44]	; (8000770 <MX_IWDG_Init+0x34>)
 8000742:	4a0c      	ldr	r2, [pc, #48]	; (8000774 <MX_IWDG_Init+0x38>)
 8000744:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <MX_IWDG_Init+0x34>)
 8000748:	2203      	movs	r2, #3
 800074a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <MX_IWDG_Init+0x34>)
 800074e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000752:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <MX_IWDG_Init+0x34>)
 8000756:	f640 72ff 	movw	r2, #4095	; 0xfff
 800075a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800075c:	4804      	ldr	r0, [pc, #16]	; (8000770 <MX_IWDG_Init+0x34>)
 800075e:	f000 fe21 	bl	80013a4 <HAL_IWDG_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000768:	f000 f8b4 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000088 	.word	0x20000088
 8000774:	40003000 	.word	0x40003000

08000778 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800077c:	4b10      	ldr	r3, [pc, #64]	; (80007c0 <MX_RTC_Init+0x48>)
 800077e:	4a11      	ldr	r2, [pc, #68]	; (80007c4 <MX_RTC_Init+0x4c>)
 8000780:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <MX_RTC_Init+0x48>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000788:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <MX_RTC_Init+0x48>)
 800078a:	227f      	movs	r2, #127	; 0x7f
 800078c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <MX_RTC_Init+0x48>)
 8000790:	22ff      	movs	r2, #255	; 0xff
 8000792:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000794:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <MX_RTC_Init+0x48>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <MX_RTC_Init+0x48>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007a0:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <MX_RTC_Init+0x48>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <MX_RTC_Init+0x48>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007ac:	4804      	ldr	r0, [pc, #16]	; (80007c0 <MX_RTC_Init+0x48>)
 80007ae:	f002 f979 	bl	8002aa4 <HAL_RTC_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80007b8:	f000 f88c 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000098 	.word	0x20000098
 80007c4:	40002800 	.word	0x40002800

080007c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007ce:	4a15      	ldr	r2, [pc, #84]	; (8000824 <MX_USART2_UART_Init+0x5c>)
 80007d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007d2:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <MX_USART2_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_USART2_UART_Init+0x58>)
 8000806:	2200      	movs	r2, #0
 8000808:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <MX_USART2_UART_Init+0x58>)
 800080c:	f002 fa68 	bl	8002ce0 <HAL_UART_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000816:	f000 f85d 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000bc 	.word	0x200000bc
 8000824:	40004400 	.word	0x40004400

08000828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082e:	f107 030c 	add.w	r3, r7, #12
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083e:	4b23      	ldr	r3, [pc, #140]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	4a22      	ldr	r2, [pc, #136]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084a:	4b20      	ldr	r3, [pc, #128]	; (80008cc <MX_GPIO_Init+0xa4>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085a:	4a1c      	ldr	r2, [pc, #112]	; (80008cc <MX_GPIO_Init+0xa4>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2120      	movs	r1, #32
 8000872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000876:	f000 fd4b 	bl	8001310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800087a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000880:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	4619      	mov	r1, r3
 8000890:	480f      	ldr	r0, [pc, #60]	; (80008d0 <MX_GPIO_Init+0xa8>)
 8000892:	f000 fb93 	bl	8000fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000896:	2320      	movs	r3, #32
 8000898:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 030c 	add.w	r3, r7, #12
 80008aa:	4619      	mov	r1, r3
 80008ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b0:	f000 fb84 	bl	8000fbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	210a      	movs	r1, #10
 80008b8:	2028      	movs	r0, #40	; 0x28
 80008ba:	f000 fb48 	bl	8000f4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008be:	2028      	movs	r0, #40	; 0x28
 80008c0:	f000 fb61 	bl	8000f86 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c4:	bf00      	nop
 80008c6:	3720      	adds	r7, #32
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40021000 	.word	0x40021000
 80008d0:	48000800 	.word	0x48000800

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	e7fe      	b.n	80008dc <Error_Handler+0x8>
	...

080008e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ea:	4a0e      	ldr	r2, [pc, #56]	; (8000924 <HAL_MspInit+0x44>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6613      	str	r3, [r2, #96]	; 0x60
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_MspInit+0x44>)
 80008f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000902:	4a08      	ldr	r2, [pc, #32]	; (8000924 <HAL_MspInit+0x44>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000908:	6593      	str	r3, [r2, #88]	; 0x58
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <HAL_MspInit+0x44>)
 800090c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800090e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40021000 	.word	0x40021000

08000928 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b0a4      	sub	sp, #144	; 0x90
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000930:	f107 0308 	add.w	r3, r7, #8
 8000934:	2288      	movs	r2, #136	; 0x88
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f003 f88a 	bl	8003a52 <memset>
  if(hrtc->Instance==RTC)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a10      	ldr	r2, [pc, #64]	; (8000984 <HAL_RTC_MspInit+0x5c>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d118      	bne.n	800097a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000948:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800094c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800094e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000952:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	4618      	mov	r0, r3
 800095c:	f001 fbe6 	bl	800212c <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000966:	f7ff ffb5 	bl	80008d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800096a:	4b07      	ldr	r3, [pc, #28]	; (8000988 <HAL_RTC_MspInit+0x60>)
 800096c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000970:	4a05      	ldr	r2, [pc, #20]	; (8000988 <HAL_RTC_MspInit+0x60>)
 8000972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000976:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800097a:	bf00      	nop
 800097c:	3790      	adds	r7, #144	; 0x90
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40002800 	.word	0x40002800
 8000988:	40021000 	.word	0x40021000

0800098c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b0ac      	sub	sp, #176	; 0xb0
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	2288      	movs	r2, #136	; 0x88
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f003 f850 	bl	8003a52 <memset>
  if(huart->Instance==USART2)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a21      	ldr	r2, [pc, #132]	; (8000a3c <HAL_UART_MspInit+0xb0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d13b      	bne.n	8000a34 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009bc:	2302      	movs	r3, #2
 80009be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 fbaf 	bl	800212c <HAL_RCCEx_PeriphCLKConfig>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009d4:	f7ff ff7e 	bl	80008d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009d8:	4b19      	ldr	r3, [pc, #100]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009dc:	4a18      	ldr	r2, [pc, #96]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009e2:	6593      	str	r3, [r2, #88]	; 0x58
 80009e4:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f0:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f4:	4a12      	ldr	r2, [pc, #72]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <HAL_UART_MspInit+0xb4>)
 80009fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a08:	230c      	movs	r3, #12
 8000a0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a20:	2307      	movs	r3, #7
 8000a22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a26:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a30:	f000 fac4 	bl	8000fbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a34:	bf00      	nop
 8000a36:	37b0      	adds	r7, #176	; 0xb0
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40004400 	.word	0x40004400
 8000a40:	40021000 	.word	0x40021000

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a48:	e7fe      	b.n	8000a48 <NMI_Handler+0x4>

08000a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <MemManage_Handler+0x4>

08000a56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5a:	e7fe      	b.n	8000a5a <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f93e 	bl	8000d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8000a9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000aa0:	f000 fc68 	bl	8001374 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	e00a      	b.n	8000ad0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aba:	f3af 8000 	nop.w
 8000abe:	4601      	mov	r1, r0
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	1c5a      	adds	r2, r3, #1
 8000ac4:	60ba      	str	r2, [r7, #8]
 8000ac6:	b2ca      	uxtb	r2, r1
 8000ac8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	3301      	adds	r3, #1
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	dbf0      	blt.n	8000aba <_read+0x12>
  }

  return len;
 8000ad8:	687b      	ldr	r3, [r7, #4]
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b086      	sub	sp, #24
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	60f8      	str	r0, [r7, #12]
 8000aea:	60b9      	str	r1, [r7, #8]
 8000aec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	e009      	b.n	8000b08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	1c5a      	adds	r2, r3, #1
 8000af8:	60ba      	str	r2, [r7, #8]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fd35 	bl	800056c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	3301      	adds	r3, #1
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	697a      	ldr	r2, [r7, #20]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	dbf1      	blt.n	8000af4 <_write+0x12>
  }
  return len;
 8000b10:	687b      	ldr	r3, [r7, #4]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <_close>:

int _close(int file)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	b083      	sub	sp, #12
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b32:	b480      	push	{r7}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
 8000b3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b42:	605a      	str	r2, [r3, #4]
  return 0;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <_isatty>:

int _isatty(int file)
{
 8000b52:	b480      	push	{r7}
 8000b54:	b083      	sub	sp, #12
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
	...

08000b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b8c:	4a14      	ldr	r2, [pc, #80]	; (8000be0 <_sbrk+0x5c>)
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <_sbrk+0x60>)
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b98:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <_sbrk+0x64>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <_sbrk+0x64>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <_sbrk+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <_sbrk+0x64>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d207      	bcs.n	8000bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb4:	f002 ff9c 	bl	8003af0 <__errno>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	220c      	movs	r2, #12
 8000bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc2:	e009      	b.n	8000bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4a05      	ldr	r2, [pc, #20]	; (8000be8 <_sbrk+0x64>)
 8000bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20018000 	.word	0x20018000
 8000be4:	00000400 	.word	0x00000400
 8000be8:	20000148 	.word	0x20000148
 8000bec:	200002a0 	.word	0x200002a0

08000bf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	; (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c4c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c18:	f7ff ffea 	bl	8000bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LoopForever+0xe>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	; (8000c60 <LoopForever+0x16>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c42:	f002 ff5b 	bl	8003afc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c46:	f7ff fcd9 	bl	80005fc <main>

08000c4a <LoopForever>:

LoopForever:
    b LoopForever
 8000c4a:	e7fe      	b.n	8000c4a <LoopForever>
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 8000c4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c58:	08004748 	.word	0x08004748
  ldr r2, =_sbss
 8000c5c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c60:	2000029c 	.word	0x2000029c

08000c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC1_2_IRQHandler>

08000c66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c70:	2003      	movs	r0, #3
 8000c72:	f000 f961 	bl	8000f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c76:	200f      	movs	r0, #15
 8000c78:	f000 f80e 	bl	8000c98 <HAL_InitTick>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d002      	beq.n	8000c88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	71fb      	strb	r3, [r7, #7]
 8000c86:	e001      	b.n	8000c8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c88:	f7ff fe2a 	bl	80008e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ca4:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <HAL_InitTick+0x6c>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d023      	beq.n	8000cf4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <HAL_InitTick+0x70>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b14      	ldr	r3, [pc, #80]	; (8000d04 <HAL_InitTick+0x6c>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f96d 	bl	8000fa2 <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d10f      	bne.n	8000cee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d809      	bhi.n	8000ce8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f000 f937 	bl	8000f4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ce0:	4a0a      	ldr	r2, [pc, #40]	; (8000d0c <HAL_InitTick+0x74>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	e007      	b.n	8000cf8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	73fb      	strb	r3, [r7, #15]
 8000cec:	e004      	b.n	8000cf8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	e001      	b.n	8000cf8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	2000000c 	.word	0x2000000c
 8000d08:	20000004 	.word	0x20000004
 8000d0c:	20000008 	.word	0x20000008

08000d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d14:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <HAL_IncTick+0x20>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <HAL_IncTick+0x24>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4413      	add	r3, r2
 8000d20:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <HAL_IncTick+0x24>)
 8000d22:	6013      	str	r3, [r2, #0]
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	2000000c 	.word	0x2000000c
 8000d34:	2000014c 	.word	0x2000014c

08000d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d3c:	4b03      	ldr	r3, [pc, #12]	; (8000d4c <HAL_GetTick+0x14>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	2000014c 	.word	0x2000014c

08000d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d58:	f7ff ffee 	bl	8000d38 <HAL_GetTick>
 8000d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d68:	d005      	beq.n	8000d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <HAL_Delay+0x44>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4413      	add	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d76:	bf00      	nop
 8000d78:	f7ff ffde 	bl	8000d38 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d8f7      	bhi.n	8000d78 <HAL_Delay+0x28>
  {
  }
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	2000000c 	.word	0x2000000c

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	db0b      	blt.n	8000e26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	f003 021f 	and.w	r2, r3, #31
 8000e14:	4907      	ldr	r1, [pc, #28]	; (8000e34 <__NVIC_EnableIRQ+0x38>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	095b      	lsrs	r3, r3, #5
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000e100 	.word	0xe000e100

08000e38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6039      	str	r1, [r7, #0]
 8000e42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	db0a      	blt.n	8000e62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	490c      	ldr	r1, [pc, #48]	; (8000e84 <__NVIC_SetPriority+0x4c>)
 8000e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e56:	0112      	lsls	r2, r2, #4
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e60:	e00a      	b.n	8000e78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	4908      	ldr	r1, [pc, #32]	; (8000e88 <__NVIC_SetPriority+0x50>)
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	3b04      	subs	r3, #4
 8000e70:	0112      	lsls	r2, r2, #4
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	440b      	add	r3, r1
 8000e76:	761a      	strb	r2, [r3, #24]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000e100 	.word	0xe000e100
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b089      	sub	sp, #36	; 0x24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	f1c3 0307 	rsb	r3, r3, #7
 8000ea6:	2b04      	cmp	r3, #4
 8000ea8:	bf28      	it	cs
 8000eaa:	2304      	movcs	r3, #4
 8000eac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	2b06      	cmp	r3, #6
 8000eb4:	d902      	bls.n	8000ebc <NVIC_EncodePriority+0x30>
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3b03      	subs	r3, #3
 8000eba:	e000      	b.n	8000ebe <NVIC_EncodePriority+0x32>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43da      	mvns	r2, r3
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	401a      	ands	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa01 f303 	lsl.w	r3, r1, r3
 8000ede:	43d9      	mvns	r1, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee4:	4313      	orrs	r3, r2
         );
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3724      	adds	r7, #36	; 0x24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
	...

08000ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f04:	d301      	bcc.n	8000f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f06:	2301      	movs	r3, #1
 8000f08:	e00f      	b.n	8000f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <SysTick_Config+0x40>)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f12:	210f      	movs	r1, #15
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	f7ff ff8e 	bl	8000e38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <SysTick_Config+0x40>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <SysTick_Config+0x40>)
 8000f24:	2207      	movs	r2, #7
 8000f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	e000e010 	.word	0xe000e010

08000f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ff29 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b086      	sub	sp, #24
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	4603      	mov	r3, r0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f60:	f7ff ff3e 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	68b9      	ldr	r1, [r7, #8]
 8000f6a:	6978      	ldr	r0, [r7, #20]
 8000f6c:	f7ff ff8e 	bl	8000e8c <NVIC_EncodePriority>
 8000f70:	4602      	mov	r2, r0
 8000f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff5d 	bl	8000e38 <__NVIC_SetPriority>
}
 8000f7e:	bf00      	nop
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff31 	bl	8000dfc <__NVIC_EnableIRQ>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ffa2 	bl	8000ef4 <SysTick_Config>
 8000fb0:	4603      	mov	r3, r0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b087      	sub	sp, #28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fca:	e17f      	b.n	80012cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 8171 	beq.w	80012c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d005      	beq.n	8000ffc <HAL_GPIO_Init+0x40>
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0303 	and.w	r3, r3, #3
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d130      	bne.n	800105e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2203      	movs	r2, #3
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001032:	2201      	movs	r2, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	091b      	lsrs	r3, r3, #4
 8001048:	f003 0201 	and.w	r2, r3, #1
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	2b03      	cmp	r3, #3
 8001068:	d118      	bne.n	800109c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001070:	2201      	movs	r2, #1
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	08db      	lsrs	r3, r3, #3
 8001086:	f003 0201 	and.w	r2, r3, #1
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d017      	beq.n	80010d8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4013      	ands	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0303 	and.w	r3, r3, #3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d123      	bne.n	800112c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	08da      	lsrs	r2, r3, #3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3208      	adds	r2, #8
 80010ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	220f      	movs	r2, #15
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	691a      	ldr	r2, [r3, #16]
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4313      	orrs	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	08da      	lsrs	r2, r3, #3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3208      	adds	r2, #8
 8001126:	6939      	ldr	r1, [r7, #16]
 8001128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	2203      	movs	r2, #3
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	43db      	mvns	r3, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0203 	and.w	r2, r3, #3
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 80ac 	beq.w	80012c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116e:	4b5f      	ldr	r3, [pc, #380]	; (80012ec <HAL_GPIO_Init+0x330>)
 8001170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001172:	4a5e      	ldr	r2, [pc, #376]	; (80012ec <HAL_GPIO_Init+0x330>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6613      	str	r3, [r2, #96]	; 0x60
 800117a:	4b5c      	ldr	r3, [pc, #368]	; (80012ec <HAL_GPIO_Init+0x330>)
 800117c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001186:	4a5a      	ldr	r2, [pc, #360]	; (80012f0 <HAL_GPIO_Init+0x334>)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	3302      	adds	r3, #2
 800118e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001192:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4013      	ands	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80011b0:	d025      	beq.n	80011fe <HAL_GPIO_Init+0x242>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a4f      	ldr	r2, [pc, #316]	; (80012f4 <HAL_GPIO_Init+0x338>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d01f      	beq.n	80011fa <HAL_GPIO_Init+0x23e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a4e      	ldr	r2, [pc, #312]	; (80012f8 <HAL_GPIO_Init+0x33c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d019      	beq.n	80011f6 <HAL_GPIO_Init+0x23a>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a4d      	ldr	r2, [pc, #308]	; (80012fc <HAL_GPIO_Init+0x340>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d013      	beq.n	80011f2 <HAL_GPIO_Init+0x236>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a4c      	ldr	r2, [pc, #304]	; (8001300 <HAL_GPIO_Init+0x344>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00d      	beq.n	80011ee <HAL_GPIO_Init+0x232>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a4b      	ldr	r2, [pc, #300]	; (8001304 <HAL_GPIO_Init+0x348>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0x22e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a4a      	ldr	r2, [pc, #296]	; (8001308 <HAL_GPIO_Init+0x34c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d101      	bne.n	80011e6 <HAL_GPIO_Init+0x22a>
 80011e2:	2306      	movs	r3, #6
 80011e4:	e00c      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011e6:	2307      	movs	r3, #7
 80011e8:	e00a      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011ea:	2305      	movs	r3, #5
 80011ec:	e008      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011ee:	2304      	movs	r3, #4
 80011f0:	e006      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011f2:	2303      	movs	r3, #3
 80011f4:	e004      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011f6:	2302      	movs	r3, #2
 80011f8:	e002      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <HAL_GPIO_Init+0x244>
 80011fe:	2300      	movs	r3, #0
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	f002 0203 	and.w	r2, r2, #3
 8001206:	0092      	lsls	r2, r2, #2
 8001208:	4093      	lsls	r3, r2
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4313      	orrs	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001210:	4937      	ldr	r1, [pc, #220]	; (80012f0 <HAL_GPIO_Init+0x334>)
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	089b      	lsrs	r3, r3, #2
 8001216:	3302      	adds	r3, #2
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800121e:	4b3b      	ldr	r3, [pc, #236]	; (800130c <HAL_GPIO_Init+0x350>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	43db      	mvns	r3, r3
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4313      	orrs	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001242:	4a32      	ldr	r2, [pc, #200]	; (800130c <HAL_GPIO_Init+0x350>)
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001248:	4b30      	ldr	r3, [pc, #192]	; (800130c <HAL_GPIO_Init+0x350>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	43db      	mvns	r3, r3
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4013      	ands	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d003      	beq.n	800126c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	4313      	orrs	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800126c:	4a27      	ldr	r2, [pc, #156]	; (800130c <HAL_GPIO_Init+0x350>)
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001272:	4b26      	ldr	r3, [pc, #152]	; (800130c <HAL_GPIO_Init+0x350>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	43db      	mvns	r3, r3
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4013      	ands	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4313      	orrs	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001296:	4a1d      	ldr	r2, [pc, #116]	; (800130c <HAL_GPIO_Init+0x350>)
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800129c:	4b1b      	ldr	r3, [pc, #108]	; (800130c <HAL_GPIO_Init+0x350>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	43db      	mvns	r3, r3
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4313      	orrs	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012c0:	4a12      	ldr	r2, [pc, #72]	; (800130c <HAL_GPIO_Init+0x350>)
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3301      	adds	r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	fa22 f303 	lsr.w	r3, r2, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f47f ae78 	bne.w	8000fcc <HAL_GPIO_Init+0x10>
  }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010000 	.word	0x40010000
 80012f4:	48000400 	.word	0x48000400
 80012f8:	48000800 	.word	0x48000800
 80012fc:	48000c00 	.word	0x48000c00
 8001300:	48001000 	.word	0x48001000
 8001304:	48001400 	.word	0x48001400
 8001308:	48001800 	.word	0x48001800
 800130c:	40010400 	.word	0x40010400

08001310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	807b      	strh	r3, [r7, #2]
 800131c:	4613      	mov	r3, r2
 800131e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001320:	787b      	ldrb	r3, [r7, #1]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001326:	887a      	ldrh	r2, [r7, #2]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800132c:	e002      	b.n	8001334 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800132e:	887a      	ldrh	r2, [r7, #2]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001352:	887a      	ldrh	r2, [r7, #2]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4013      	ands	r3, r2
 8001358:	041a      	lsls	r2, r3, #16
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	43d9      	mvns	r1, r3
 800135e:	887b      	ldrh	r3, [r7, #2]
 8001360:	400b      	ands	r3, r1
 8001362:	431a      	orrs	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	619a      	str	r2, [r3, #24]
}
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	4013      	ands	r3, r2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d006      	beq.n	8001398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800138c:	88fb      	ldrh	r3, [r7, #6]
 800138e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f90a 	bl	80005ac <HAL_GPIO_EXTI_Callback>
  }
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40010400 	.word	0x40010400

080013a4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e041      	b.n	800143a <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80013be:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f245 5255 	movw	r2, #21845	; 0x5555
 80013c8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	6852      	ldr	r2, [r2, #4]
 80013d2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6892      	ldr	r2, [r2, #8]
 80013dc:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80013de:	f7ff fcab 	bl	8000d38 <HAL_GetTick>
 80013e2:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80013e4:	e00f      	b.n	8001406 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80013e6:	f7ff fca7 	bl	8000d38 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b31      	cmp	r3, #49	; 0x31
 80013f2:	d908      	bls.n	8001406 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e019      	b.n	800143a <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1e8      	bne.n	80013e6 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	691a      	ldr	r2, [r3, #16]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	429a      	cmp	r2, r3
 8001420:	d005      	beq.n	800142e <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	68d2      	ldr	r2, [r2, #12]
 800142a:	611a      	str	r2, [r3, #16]
 800142c:	e004      	b.n	8001438 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001436:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001452:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <HAL_PWREx_GetVoltageRange+0x18>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40007000 	.word	0x40007000

08001480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800148e:	d130      	bne.n	80014f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001490:	4b23      	ldr	r3, [pc, #140]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800149c:	d038      	beq.n	8001510 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800149e:	4b20      	ldr	r3, [pc, #128]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014a6:	4a1e      	ldr	r2, [pc, #120]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014ae:	4b1d      	ldr	r3, [pc, #116]	; (8001524 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2232      	movs	r2, #50	; 0x32
 80014b4:	fb02 f303 	mul.w	r3, r2, r3
 80014b8:	4a1b      	ldr	r2, [pc, #108]	; (8001528 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014ba:	fba2 2303 	umull	r2, r3, r2, r3
 80014be:	0c9b      	lsrs	r3, r3, #18
 80014c0:	3301      	adds	r3, #1
 80014c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014c4:	e002      	b.n	80014cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	3b01      	subs	r3, #1
 80014ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014d8:	d102      	bne.n	80014e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1f2      	bne.n	80014c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014e0:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ec:	d110      	bne.n	8001510 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e00f      	b.n	8001512 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014fe:	d007      	beq.n	8001510 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001508:	4a05      	ldr	r2, [pc, #20]	; (8001520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800150a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800150e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40007000 	.word	0x40007000
 8001524:	20000004 	.word	0x20000004
 8001528:	431bde83 	.word	0x431bde83

0800152c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e3ca      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800153e:	4b97      	ldr	r3, [pc, #604]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001548:	4b94      	ldr	r3, [pc, #592]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0310 	and.w	r3, r3, #16
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 80e4 	beq.w	8001728 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <HAL_RCC_OscConfig+0x4a>
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	2b0c      	cmp	r3, #12
 800156a:	f040 808b 	bne.w	8001684 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	2b01      	cmp	r3, #1
 8001572:	f040 8087 	bne.w	8001684 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001576:	4b89      	ldr	r3, [pc, #548]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d005      	beq.n	800158e <HAL_RCC_OscConfig+0x62>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e3a2      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a1a      	ldr	r2, [r3, #32]
 8001592:	4b82      	ldr	r3, [pc, #520]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0308 	and.w	r3, r3, #8
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <HAL_RCC_OscConfig+0x7c>
 800159e:	4b7f      	ldr	r3, [pc, #508]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015a6:	e005      	b.n	80015b4 <HAL_RCC_OscConfig+0x88>
 80015a8:	4b7c      	ldr	r3, [pc, #496]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ae:	091b      	lsrs	r3, r3, #4
 80015b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d223      	bcs.n	8001600 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a1b      	ldr	r3, [r3, #32]
 80015bc:	4618      	mov	r0, r3
 80015be:	f000 fd55 	bl	800206c <RCC_SetFlashLatencyFromMSIRange>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e383      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015cc:	4b73      	ldr	r3, [pc, #460]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a72      	ldr	r2, [pc, #456]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015d2:	f043 0308 	orr.w	r3, r3, #8
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	4b70      	ldr	r3, [pc, #448]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	496d      	ldr	r1, [pc, #436]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ea:	4b6c      	ldr	r3, [pc, #432]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	4968      	ldr	r1, [pc, #416]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	604b      	str	r3, [r1, #4]
 80015fe:	e025      	b.n	800164c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001600:	4b66      	ldr	r3, [pc, #408]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a65      	ldr	r2, [pc, #404]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	6013      	str	r3, [r2, #0]
 800160c:	4b63      	ldr	r3, [pc, #396]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	4960      	ldr	r1, [pc, #384]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800161a:	4313      	orrs	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800161e:	4b5f      	ldr	r3, [pc, #380]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	495b      	ldr	r1, [pc, #364]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800162e:	4313      	orrs	r3, r2
 8001630:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d109      	bne.n	800164c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 fd15 	bl	800206c <RCC_SetFlashLatencyFromMSIRange>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e343      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800164c:	f000 fc4a 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8001650:	4602      	mov	r2, r0
 8001652:	4b52      	ldr	r3, [pc, #328]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	091b      	lsrs	r3, r3, #4
 8001658:	f003 030f 	and.w	r3, r3, #15
 800165c:	4950      	ldr	r1, [pc, #320]	; (80017a0 <HAL_RCC_OscConfig+0x274>)
 800165e:	5ccb      	ldrb	r3, [r1, r3]
 8001660:	f003 031f 	and.w	r3, r3, #31
 8001664:	fa22 f303 	lsr.w	r3, r2, r3
 8001668:	4a4e      	ldr	r2, [pc, #312]	; (80017a4 <HAL_RCC_OscConfig+0x278>)
 800166a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800166c:	4b4e      	ldr	r3, [pc, #312]	; (80017a8 <HAL_RCC_OscConfig+0x27c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fb11 	bl	8000c98 <HAL_InitTick>
 8001676:	4603      	mov	r3, r0
 8001678:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d052      	beq.n	8001726 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001680:	7bfb      	ldrb	r3, [r7, #15]
 8001682:	e327      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d032      	beq.n	80016f2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800168c:	4b43      	ldr	r3, [pc, #268]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a42      	ldr	r2, [pc, #264]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001698:	f7ff fb4e 	bl	8000d38 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016a0:	f7ff fb4a 	bl	8000d38 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e310      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016b2:	4b3a      	ldr	r3, [pc, #232]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016be:	4b37      	ldr	r3, [pc, #220]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a36      	ldr	r2, [pc, #216]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016c4:	f043 0308 	orr.w	r3, r3, #8
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	4b34      	ldr	r3, [pc, #208]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	4931      	ldr	r1, [pc, #196]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016dc:	4b2f      	ldr	r3, [pc, #188]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69db      	ldr	r3, [r3, #28]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	492c      	ldr	r1, [pc, #176]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016ec:	4313      	orrs	r3, r2
 80016ee:	604b      	str	r3, [r1, #4]
 80016f0:	e01a      	b.n	8001728 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016f2:	4b2a      	ldr	r3, [pc, #168]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a29      	ldr	r2, [pc, #164]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016f8:	f023 0301 	bic.w	r3, r3, #1
 80016fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016fe:	f7ff fb1b 	bl	8000d38 <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001706:	f7ff fb17 	bl	8000d38 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e2dd      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001718:	4b20      	ldr	r3, [pc, #128]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0302 	and.w	r3, r3, #2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1f0      	bne.n	8001706 <HAL_RCC_OscConfig+0x1da>
 8001724:	e000      	b.n	8001728 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001726:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	d074      	beq.n	800181e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2b08      	cmp	r3, #8
 8001738:	d005      	beq.n	8001746 <HAL_RCC_OscConfig+0x21a>
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	d10e      	bne.n	800175e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2b03      	cmp	r3, #3
 8001744:	d10b      	bne.n	800175e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d064      	beq.n	800181c <HAL_RCC_OscConfig+0x2f0>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d160      	bne.n	800181c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e2ba      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001766:	d106      	bne.n	8001776 <HAL_RCC_OscConfig+0x24a>
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0b      	ldr	r2, [pc, #44]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800176e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	e026      	b.n	80017c4 <HAL_RCC_OscConfig+0x298>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800177e:	d115      	bne.n	80017ac <HAL_RCC_OscConfig+0x280>
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a05      	ldr	r2, [pc, #20]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001786:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b03      	ldr	r3, [pc, #12]	; (800179c <HAL_RCC_OscConfig+0x270>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a02      	ldr	r2, [pc, #8]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001792:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001796:	6013      	str	r3, [r2, #0]
 8001798:	e014      	b.n	80017c4 <HAL_RCC_OscConfig+0x298>
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000
 80017a0:	080046bc 	.word	0x080046bc
 80017a4:	20000004 	.word	0x20000004
 80017a8:	20000008 	.word	0x20000008
 80017ac:	4ba0      	ldr	r3, [pc, #640]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a9f      	ldr	r2, [pc, #636]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80017b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	4b9d      	ldr	r3, [pc, #628]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a9c      	ldr	r2, [pc, #624]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80017be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d013      	beq.n	80017f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017cc:	f7ff fab4 	bl	8000d38 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d4:	f7ff fab0 	bl	8000d38 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b64      	cmp	r3, #100	; 0x64
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e276      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017e6:	4b92      	ldr	r3, [pc, #584]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0f0      	beq.n	80017d4 <HAL_RCC_OscConfig+0x2a8>
 80017f2:	e014      	b.n	800181e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f4:	f7ff faa0 	bl	8000d38 <HAL_GetTick>
 80017f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017fa:	e008      	b.n	800180e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017fc:	f7ff fa9c 	bl	8000d38 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b64      	cmp	r3, #100	; 0x64
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e262      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800180e:	4b88      	ldr	r3, [pc, #544]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d1f0      	bne.n	80017fc <HAL_RCC_OscConfig+0x2d0>
 800181a:	e000      	b.n	800181e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800181c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d060      	beq.n	80018ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	2b04      	cmp	r3, #4
 800182e:	d005      	beq.n	800183c <HAL_RCC_OscConfig+0x310>
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	2b0c      	cmp	r3, #12
 8001834:	d119      	bne.n	800186a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2b02      	cmp	r3, #2
 800183a:	d116      	bne.n	800186a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800183c:	4b7c      	ldr	r3, [pc, #496]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <HAL_RCC_OscConfig+0x328>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e23f      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001854:	4b76      	ldr	r3, [pc, #472]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	061b      	lsls	r3, r3, #24
 8001862:	4973      	ldr	r1, [pc, #460]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001864:	4313      	orrs	r3, r2
 8001866:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001868:	e040      	b.n	80018ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d023      	beq.n	80018ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001872:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a6e      	ldr	r2, [pc, #440]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187e:	f7ff fa5b 	bl	8000d38 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001886:	f7ff fa57 	bl	8000d38 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e21d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001898:	4b65      	ldr	r3, [pc, #404]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a4:	4b62      	ldr	r3, [pc, #392]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	495f      	ldr	r1, [pc, #380]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
 80018b8:	e018      	b.n	80018ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ba:	4b5d      	ldr	r3, [pc, #372]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a5c      	ldr	r2, [pc, #368]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80018c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c6:	f7ff fa37 	bl	8000d38 <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ce:	f7ff fa33 	bl	8000d38 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e1f9      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018e0:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1f0      	bne.n	80018ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0308 	and.w	r3, r3, #8
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d03c      	beq.n	8001972 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d01c      	beq.n	800193a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001900:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001906:	4a4a      	ldr	r2, [pc, #296]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001910:	f7ff fa12 	bl	8000d38 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001918:	f7ff fa0e 	bl	8000d38 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e1d4      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800192a:	4b41      	ldr	r3, [pc, #260]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 800192c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ef      	beq.n	8001918 <HAL_RCC_OscConfig+0x3ec>
 8001938:	e01b      	b.n	8001972 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 800193c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001940:	4a3b      	ldr	r2, [pc, #236]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001942:	f023 0301 	bic.w	r3, r3, #1
 8001946:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194a:	f7ff f9f5 	bl	8000d38 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001952:	f7ff f9f1 	bl	8000d38 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e1b7      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001964:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1ef      	bne.n	8001952 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 80a6 	beq.w	8001acc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001980:	2300      	movs	r3, #0
 8001982:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001984:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d10d      	bne.n	80019ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001990:	4b27      	ldr	r3, [pc, #156]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001994:	4a26      	ldr	r2, [pc, #152]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800199a:	6593      	str	r3, [r2, #88]	; 0x58
 800199c:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 800199e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019a8:	2301      	movs	r3, #1
 80019aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <HAL_RCC_OscConfig+0x508>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d118      	bne.n	80019ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019b8:	4b1e      	ldr	r3, [pc, #120]	; (8001a34 <HAL_RCC_OscConfig+0x508>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a1d      	ldr	r2, [pc, #116]	; (8001a34 <HAL_RCC_OscConfig+0x508>)
 80019be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c4:	f7ff f9b8 	bl	8000d38 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019cc:	f7ff f9b4 	bl	8000d38 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e17a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_RCC_OscConfig+0x508>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d108      	bne.n	8001a04 <HAL_RCC_OscConfig+0x4d8>
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80019f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a02:	e029      	b.n	8001a58 <HAL_RCC_OscConfig+0x52c>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2b05      	cmp	r3, #5
 8001a0a:	d115      	bne.n	8001a38 <HAL_RCC_OscConfig+0x50c>
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a12:	4a07      	ldr	r2, [pc, #28]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a22:	4a03      	ldr	r2, [pc, #12]	; (8001a30 <HAL_RCC_OscConfig+0x504>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a2c:	e014      	b.n	8001a58 <HAL_RCC_OscConfig+0x52c>
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40007000 	.word	0x40007000
 8001a38:	4b9c      	ldr	r3, [pc, #624]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a3e:	4a9b      	ldr	r2, [pc, #620]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a48:	4b98      	ldr	r3, [pc, #608]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4e:	4a97      	ldr	r2, [pc, #604]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001a50:	f023 0304 	bic.w	r3, r3, #4
 8001a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d016      	beq.n	8001a8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a60:	f7ff f96a 	bl	8000d38 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a66:	e00a      	b.n	8001a7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a68:	f7ff f966 	bl	8000d38 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e12a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a7e:	4b8b      	ldr	r3, [pc, #556]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ed      	beq.n	8001a68 <HAL_RCC_OscConfig+0x53c>
 8001a8c:	e015      	b.n	8001aba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a8e:	f7ff f953 	bl	8000d38 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a96:	f7ff f94f 	bl	8000d38 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e113      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aac:	4b7f      	ldr	r3, [pc, #508]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1ed      	bne.n	8001a96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001aba:	7ffb      	ldrb	r3, [r7, #31]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d105      	bne.n	8001acc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac0:	4b7a      	ldr	r3, [pc, #488]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac4:	4a79      	ldr	r2, [pc, #484]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001ac6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 80fe 	beq.w	8001cd2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	f040 80d0 	bne.w	8001c80 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ae0:	4b72      	ldr	r3, [pc, #456]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f003 0203 	and.w	r2, r3, #3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d130      	bne.n	8001b56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	3b01      	subs	r3, #1
 8001b00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d127      	bne.n	8001b56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b10:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d11f      	bne.n	8001b56 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b20:	2a07      	cmp	r2, #7
 8001b22:	bf14      	ite	ne
 8001b24:	2201      	movne	r2, #1
 8001b26:	2200      	moveq	r2, #0
 8001b28:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d113      	bne.n	8001b56 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b38:	085b      	lsrs	r3, r3, #1
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d109      	bne.n	8001b56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	085b      	lsrs	r3, r3, #1
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d06e      	beq.n	8001c34 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	2b0c      	cmp	r3, #12
 8001b5a:	d069      	beq.n	8001c30 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b5c:	4b53      	ldr	r3, [pc, #332]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d105      	bne.n	8001b74 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b68:	4b50      	ldr	r3, [pc, #320]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e0ad      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b78:	4b4c      	ldr	r3, [pc, #304]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a4b      	ldr	r2, [pc, #300]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001b7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b82:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b84:	f7ff f8d8 	bl	8000d38 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8c:	f7ff f8d4 	bl	8000d38 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e09a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b9e:	4b43      	ldr	r3, [pc, #268]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f0      	bne.n	8001b8c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001baa:	4b40      	ldr	r3, [pc, #256]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001bac:	68da      	ldr	r2, [r3, #12]
 8001bae:	4b40      	ldr	r3, [pc, #256]	; (8001cb0 <HAL_RCC_OscConfig+0x784>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bba:	3a01      	subs	r2, #1
 8001bbc:	0112      	lsls	r2, r2, #4
 8001bbe:	4311      	orrs	r1, r2
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bc4:	0212      	lsls	r2, r2, #8
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001bcc:	0852      	lsrs	r2, r2, #1
 8001bce:	3a01      	subs	r2, #1
 8001bd0:	0552      	lsls	r2, r2, #21
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bd8:	0852      	lsrs	r2, r2, #1
 8001bda:	3a01      	subs	r2, #1
 8001bdc:	0652      	lsls	r2, r2, #25
 8001bde:	4311      	orrs	r1, r2
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001be4:	0912      	lsrs	r2, r2, #4
 8001be6:	0452      	lsls	r2, r2, #17
 8001be8:	430a      	orrs	r2, r1
 8001bea:	4930      	ldr	r1, [pc, #192]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bf0:	4b2e      	ldr	r3, [pc, #184]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a2d      	ldr	r2, [pc, #180]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001bf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bfa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bfc:	4b2b      	ldr	r3, [pc, #172]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	4a2a      	ldr	r2, [pc, #168]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c06:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c08:	f7ff f896 	bl	8000d38 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c10:	f7ff f892 	bl	8000d38 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e058      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c22:	4b22      	ldr	r3, [pc, #136]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c2e:	e050      	b.n	8001cd2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e04f      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c34:	4b1d      	ldr	r3, [pc, #116]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d148      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c40:	4b1a      	ldr	r3, [pc, #104]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a19      	ldr	r2, [pc, #100]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c4c:	4b17      	ldr	r3, [pc, #92]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4a16      	ldr	r2, [pc, #88]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c58:	f7ff f86e 	bl	8000d38 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c60:	f7ff f86a 	bl	8000d38 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e030      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c72:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0x734>
 8001c7e:	e028      	b.n	8001cd2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2b0c      	cmp	r3, #12
 8001c84:	d023      	beq.n	8001cce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c86:	4b09      	ldr	r3, [pc, #36]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a08      	ldr	r2, [pc, #32]	; (8001cac <HAL_RCC_OscConfig+0x780>)
 8001c8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c92:	f7ff f851 	bl	8000d38 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c98:	e00c      	b.n	8001cb4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9a:	f7ff f84d 	bl	8000d38 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d905      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e013      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <HAL_RCC_OscConfig+0x7b0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1ec      	bne.n	8001c9a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_RCC_OscConfig+0x7b0>)
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	4905      	ldr	r1, [pc, #20]	; (8001cdc <HAL_RCC_OscConfig+0x7b0>)
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_RCC_OscConfig+0x7b4>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60cb      	str	r3, [r1, #12]
 8001ccc:	e001      	b.n	8001cd2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3720      	adds	r7, #32
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	feeefffc 	.word	0xfeeefffc

08001ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e0e7      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b75      	ldr	r3, [pc, #468]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d910      	bls.n	8001d28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b72      	ldr	r3, [pc, #456]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 0207 	bic.w	r2, r3, #7
 8001d0e:	4970      	ldr	r1, [pc, #448]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d16:	4b6e      	ldr	r3, [pc, #440]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d001      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0cf      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d010      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	4b66      	ldr	r3, [pc, #408]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d908      	bls.n	8001d56 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d44:	4b63      	ldr	r3, [pc, #396]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	4960      	ldr	r1, [pc, #384]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d04c      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d107      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d6a:	4b5a      	ldr	r3, [pc, #360]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d121      	bne.n	8001dba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e0a6      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d107      	bne.n	8001d92 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d82:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d115      	bne.n	8001dba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e09a      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d107      	bne.n	8001daa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d9a:	4b4e      	ldr	r3, [pc, #312]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d109      	bne.n	8001dba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e08e      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001daa:	4b4a      	ldr	r3, [pc, #296]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e086      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dba:	4b46      	ldr	r3, [pc, #280]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f023 0203 	bic.w	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	4943      	ldr	r1, [pc, #268]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dcc:	f7fe ffb4 	bl	8000d38 <HAL_GetTick>
 8001dd0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd4:	f7fe ffb0 	bl	8000d38 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e06e      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dea:	4b3a      	ldr	r3, [pc, #232]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 020c 	and.w	r2, r3, #12
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d1eb      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d010      	beq.n	8001e2a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d208      	bcs.n	8001e2a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e18:	4b2e      	ldr	r3, [pc, #184]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	492b      	ldr	r1, [pc, #172]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e2a:	4b29      	ldr	r3, [pc, #164]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	683a      	ldr	r2, [r7, #0]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d210      	bcs.n	8001e5a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e38:	4b25      	ldr	r3, [pc, #148]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f023 0207 	bic.w	r2, r3, #7
 8001e40:	4923      	ldr	r1, [pc, #140]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <HAL_RCC_ClockConfig+0x1ec>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0307 	and.w	r3, r3, #7
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d001      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e036      	b.n	8001ec8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0304 	and.w	r3, r3, #4
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d008      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e66:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	4918      	ldr	r1, [pc, #96]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d009      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	4910      	ldr	r1, [pc, #64]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e98:	f000 f824 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	; (8001ed4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	091b      	lsrs	r3, r3, #4
 8001ea4:	f003 030f 	and.w	r3, r3, #15
 8001ea8:	490b      	ldr	r1, [pc, #44]	; (8001ed8 <HAL_RCC_ClockConfig+0x1f4>)
 8001eaa:	5ccb      	ldrb	r3, [r1, r3]
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb4:	4a09      	ldr	r2, [pc, #36]	; (8001edc <HAL_RCC_ClockConfig+0x1f8>)
 8001eb6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001eb8:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <HAL_RCC_ClockConfig+0x1fc>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe feeb 	bl	8000c98 <HAL_InitTick>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ec6:	7afb      	ldrb	r3, [r7, #11]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40022000 	.word	0x40022000
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	080046bc 	.word	0x080046bc
 8001edc:	20000004 	.word	0x20000004
 8001ee0:	20000008 	.word	0x20000008

08001ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b089      	sub	sp, #36	; 0x24
 8001ee8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ef2:	4b3e      	ldr	r3, [pc, #248]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001efc:	4b3b      	ldr	r3, [pc, #236]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0x34>
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	2b0c      	cmp	r3, #12
 8001f10:	d121      	bne.n	8001f56 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d11e      	bne.n	8001f56 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f18:	4b34      	ldr	r3, [pc, #208]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d107      	bne.n	8001f34 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f24:	4b31      	ldr	r3, [pc, #196]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	f003 030f 	and.w	r3, r3, #15
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	e005      	b.n	8001f40 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f34:	4b2d      	ldr	r3, [pc, #180]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	091b      	lsrs	r3, r3, #4
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f40:	4a2b      	ldr	r2, [pc, #172]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f48:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10d      	bne.n	8001f6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f54:	e00a      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	2b04      	cmp	r3, #4
 8001f5a:	d102      	bne.n	8001f62 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f5e:	61bb      	str	r3, [r7, #24]
 8001f60:	e004      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2b08      	cmp	r3, #8
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f68:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f6a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d134      	bne.n	8001fdc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f72:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d003      	beq.n	8001f8a <HAL_RCC_GetSysClockFreq+0xa6>
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d003      	beq.n	8001f90 <HAL_RCC_GetSysClockFreq+0xac>
 8001f88:	e005      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f8c:	617b      	str	r3, [r7, #20]
      break;
 8001f8e:	e005      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f90:	4b19      	ldr	r3, [pc, #100]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f92:	617b      	str	r3, [r7, #20]
      break;
 8001f94:	e002      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	617b      	str	r3, [r7, #20]
      break;
 8001f9a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f9c:	4b13      	ldr	r3, [pc, #76]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	091b      	lsrs	r3, r3, #4
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	0a1b      	lsrs	r3, r3, #8
 8001fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	fb03 f202 	mul.w	r2, r3, r2
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_RCC_GetSysClockFreq+0x108>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	0e5b      	lsrs	r3, r3, #25
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	3301      	adds	r3, #1
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fda:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fdc:	69bb      	ldr	r3, [r7, #24]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3724      	adds	r7, #36	; 0x24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	080046d4 	.word	0x080046d4
 8001ff4:	00f42400 	.word	0x00f42400
 8001ff8:	007a1200 	.word	0x007a1200

08001ffc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002000:	4b03      	ldr	r3, [pc, #12]	; (8002010 <HAL_RCC_GetHCLKFreq+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20000004 	.word	0x20000004

08002014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002018:	f7ff fff0 	bl	8001ffc <HAL_RCC_GetHCLKFreq>
 800201c:	4602      	mov	r2, r0
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	0a1b      	lsrs	r3, r3, #8
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	4904      	ldr	r1, [pc, #16]	; (800203c <HAL_RCC_GetPCLK1Freq+0x28>)
 800202a:	5ccb      	ldrb	r3, [r1, r3]
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002034:	4618      	mov	r0, r3
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40021000 	.word	0x40021000
 800203c:	080046cc 	.word	0x080046cc

08002040 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002044:	f7ff ffda 	bl	8001ffc <HAL_RCC_GetHCLKFreq>
 8002048:	4602      	mov	r2, r0
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <HAL_RCC_GetPCLK2Freq+0x24>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	0adb      	lsrs	r3, r3, #11
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	4904      	ldr	r1, [pc, #16]	; (8002068 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002056:	5ccb      	ldrb	r3, [r1, r3]
 8002058:	f003 031f 	and.w	r3, r3, #31
 800205c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002060:	4618      	mov	r0, r3
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40021000 	.word	0x40021000
 8002068:	080046cc 	.word	0x080046cc

0800206c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002078:	4b2a      	ldr	r3, [pc, #168]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800207a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002084:	f7ff f9ee 	bl	8001464 <HAL_PWREx_GetVoltageRange>
 8002088:	6178      	str	r0, [r7, #20]
 800208a:	e014      	b.n	80020b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800208c:	4b25      	ldr	r3, [pc, #148]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002090:	4a24      	ldr	r2, [pc, #144]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002096:	6593      	str	r3, [r2, #88]	; 0x58
 8002098:	4b22      	ldr	r3, [pc, #136]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020a4:	f7ff f9de 	bl	8001464 <HAL_PWREx_GetVoltageRange>
 80020a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020aa:	4b1e      	ldr	r3, [pc, #120]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ae:	4a1d      	ldr	r2, [pc, #116]	; (8002124 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020bc:	d10b      	bne.n	80020d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b80      	cmp	r3, #128	; 0x80
 80020c2:	d919      	bls.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2ba0      	cmp	r3, #160	; 0xa0
 80020c8:	d902      	bls.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020ca:	2302      	movs	r3, #2
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	e013      	b.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020d0:	2301      	movs	r3, #1
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	e010      	b.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b80      	cmp	r3, #128	; 0x80
 80020da:	d902      	bls.n	80020e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020dc:	2303      	movs	r3, #3
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	e00a      	b.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b80      	cmp	r3, #128	; 0x80
 80020e6:	d102      	bne.n	80020ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020e8:	2302      	movs	r3, #2
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	e004      	b.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b70      	cmp	r3, #112	; 0x70
 80020f2:	d101      	bne.n	80020f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020f4:	2301      	movs	r3, #1
 80020f6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f023 0207 	bic.w	r2, r3, #7
 8002100:	4909      	ldr	r1, [pc, #36]	; (8002128 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002108:	4b07      	ldr	r3, [pc, #28]	; (8002128 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	429a      	cmp	r2, r3
 8002114:	d001      	beq.n	800211a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40021000 	.word	0x40021000
 8002128:	40022000 	.word	0x40022000

0800212c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002134:	2300      	movs	r3, #0
 8002136:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002138:	2300      	movs	r3, #0
 800213a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002144:	2b00      	cmp	r3, #0
 8002146:	d041      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800214c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002150:	d02a      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002152:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002156:	d824      	bhi.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002158:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800215c:	d008      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800215e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002162:	d81e      	bhi.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00a      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800216c:	d010      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800216e:	e018      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002170:	4b86      	ldr	r3, [pc, #536]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4a85      	ldr	r2, [pc, #532]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800217c:	e015      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3304      	adds	r3, #4
 8002182:	2100      	movs	r1, #0
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fabb 	bl	8002700 <RCCEx_PLLSAI1_Config>
 800218a:	4603      	mov	r3, r0
 800218c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800218e:	e00c      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3320      	adds	r3, #32
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fba6 	bl	80028e8 <RCCEx_PLLSAI2_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021a0:	e003      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	74fb      	strb	r3, [r7, #19]
      break;
 80021a6:	e000      	b.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80021a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021aa:	7cfb      	ldrb	r3, [r7, #19]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10b      	bne.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021b0:	4b76      	ldr	r3, [pc, #472]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021be:	4973      	ldr	r1, [pc, #460]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021c6:	e001      	b.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d041      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021e0:	d02a      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80021e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021e6:	d824      	bhi.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021ec:	d008      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80021ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021f2:	d81e      	bhi.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80021f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021fc:	d010      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021fe:	e018      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002200:	4b62      	ldr	r3, [pc, #392]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	4a61      	ldr	r2, [pc, #388]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800220a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800220c:	e015      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3304      	adds	r3, #4
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f000 fa73 	bl	8002700 <RCCEx_PLLSAI1_Config>
 800221a:	4603      	mov	r3, r0
 800221c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800221e:	e00c      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3320      	adds	r3, #32
 8002224:	2100      	movs	r1, #0
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fb5e 	bl	80028e8 <RCCEx_PLLSAI2_Config>
 800222c:	4603      	mov	r3, r0
 800222e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002230:	e003      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	74fb      	strb	r3, [r7, #19]
      break;
 8002236:	e000      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002238:	bf00      	nop
    }

    if(ret == HAL_OK)
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10b      	bne.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002240:	4b52      	ldr	r3, [pc, #328]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002246:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800224e:	494f      	ldr	r1, [pc, #316]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002256:	e001      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 80a0 	beq.w	80023aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800226e:	4b47      	ldr	r3, [pc, #284]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800227e:	2300      	movs	r3, #0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00d      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002284:	4b41      	ldr	r3, [pc, #260]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	4a40      	ldr	r2, [pc, #256]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228e:	6593      	str	r3, [r2, #88]	; 0x58
 8002290:	4b3e      	ldr	r3, [pc, #248]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800229c:	2301      	movs	r3, #1
 800229e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022a0:	4b3b      	ldr	r3, [pc, #236]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a3a      	ldr	r2, [pc, #232]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022ac:	f7fe fd44 	bl	8000d38 <HAL_GetTick>
 80022b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022b2:	e009      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b4:	f7fe fd40 	bl	8000d38 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d902      	bls.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	74fb      	strb	r3, [r7, #19]
        break;
 80022c6:	e005      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022c8:	4b31      	ldr	r3, [pc, #196]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0ef      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022d4:	7cfb      	ldrb	r3, [r7, #19]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d15c      	bne.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022da:	4b2c      	ldr	r3, [pc, #176]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d01f      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d019      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022f8:	4b24      	ldr	r3, [pc, #144]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002302:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002304:	4b21      	ldr	r3, [pc, #132]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230a:	4a20      	ldr	r2, [pc, #128]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800230c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002310:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002314:	4b1d      	ldr	r3, [pc, #116]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231a:	4a1c      	ldr	r2, [pc, #112]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800231c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002324:	4a19      	ldr	r2, [pc, #100]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	d016      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002336:	f7fe fcff 	bl	8000d38 <HAL_GetTick>
 800233a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800233c:	e00b      	b.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233e:	f7fe fcfb 	bl	8000d38 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	; 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d902      	bls.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	74fb      	strb	r3, [r7, #19]
            break;
 8002354:	e006      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002356:	4b0d      	ldr	r3, [pc, #52]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0ec      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10c      	bne.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800236a:	4b08      	ldr	r3, [pc, #32]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800236c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002370:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800237a:	4904      	ldr	r1, [pc, #16]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002382:	e009      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002384:	7cfb      	ldrb	r3, [r7, #19]
 8002386:	74bb      	strb	r3, [r7, #18]
 8002388:	e006      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000
 8002390:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002394:	7cfb      	ldrb	r3, [r7, #19]
 8002396:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002398:	7c7b      	ldrb	r3, [r7, #17]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d105      	bne.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800239e:	4b9e      	ldr	r3, [pc, #632]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a2:	4a9d      	ldr	r2, [pc, #628]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023b6:	4b98      	ldr	r3, [pc, #608]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023bc:	f023 0203 	bic.w	r2, r3, #3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c4:	4994      	ldr	r1, [pc, #592]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023d8:	4b8f      	ldr	r3, [pc, #572]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023de:	f023 020c 	bic.w	r2, r3, #12
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e6:	498c      	ldr	r1, [pc, #560]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023fa:	4b87      	ldr	r3, [pc, #540]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002400:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	4983      	ldr	r1, [pc, #524]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240a:	4313      	orrs	r3, r2
 800240c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0308 	and.w	r3, r3, #8
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00a      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800241c:	4b7e      	ldr	r3, [pc, #504]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002422:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	497b      	ldr	r1, [pc, #492]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800243e:	4b76      	ldr	r3, [pc, #472]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002444:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244c:	4972      	ldr	r1, [pc, #456]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244e:	4313      	orrs	r3, r2
 8002450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00a      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002460:	4b6d      	ldr	r3, [pc, #436]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002466:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800246e:	496a      	ldr	r1, [pc, #424]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002482:	4b65      	ldr	r3, [pc, #404]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002488:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002490:	4961      	ldr	r1, [pc, #388]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00a      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024a4:	4b5c      	ldr	r3, [pc, #368]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024b2:	4959      	ldr	r1, [pc, #356]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00a      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024c6:	4b54      	ldr	r3, [pc, #336]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024d4:	4950      	ldr	r1, [pc, #320]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024e8:	4b4b      	ldr	r3, [pc, #300]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f6:	4948      	ldr	r1, [pc, #288]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00a      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800250a:	4b43      	ldr	r3, [pc, #268]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002510:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002518:	493f      	ldr	r1, [pc, #252]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d028      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800252c:	4b3a      	ldr	r3, [pc, #232]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002532:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800253a:	4937      	ldr	r1, [pc, #220]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002546:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800254a:	d106      	bne.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800254c:	4b32      	ldr	r3, [pc, #200]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4a31      	ldr	r2, [pc, #196]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002552:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002556:	60d3      	str	r3, [r2, #12]
 8002558:	e011      	b.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800255e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002562:	d10c      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3304      	adds	r3, #4
 8002568:	2101      	movs	r1, #1
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f8c8 	bl	8002700 <RCCEx_PLLSAI1_Config>
 8002570:	4603      	mov	r3, r0
 8002572:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800257a:	7cfb      	ldrb	r3, [r7, #19]
 800257c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d028      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800258a:	4b23      	ldr	r3, [pc, #140]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002590:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002598:	491f      	ldr	r1, [pc, #124]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025a8:	d106      	bne.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025aa:	4b1b      	ldr	r3, [pc, #108]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	4a1a      	ldr	r2, [pc, #104]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025b4:	60d3      	str	r3, [r2, #12]
 80025b6:	e011      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025c0:	d10c      	bne.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3304      	adds	r3, #4
 80025c6:	2101      	movs	r1, #1
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 f899 	bl	8002700 <RCCEx_PLLSAI1_Config>
 80025ce:	4603      	mov	r3, r0
 80025d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025d2:	7cfb      	ldrb	r3, [r7, #19]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d02b      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025f6:	4908      	ldr	r1, [pc, #32]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002602:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002606:	d109      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	4a02      	ldr	r2, [pc, #8]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800260e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002612:	60d3      	str	r3, [r2, #12]
 8002614:	e014      	b.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002616:	bf00      	nop
 8002618:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002620:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002624:	d10c      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	3304      	adds	r3, #4
 800262a:	2101      	movs	r1, #1
 800262c:	4618      	mov	r0, r3
 800262e:	f000 f867 	bl	8002700 <RCCEx_PLLSAI1_Config>
 8002632:	4603      	mov	r3, r0
 8002634:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002636:	7cfb      	ldrb	r3, [r7, #19]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800263c:	7cfb      	ldrb	r3, [r7, #19]
 800263e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d02f      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800264c:	4b2b      	ldr	r3, [pc, #172]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800265a:	4928      	ldr	r1, [pc, #160]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002666:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800266a:	d10d      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3304      	adds	r3, #4
 8002670:	2102      	movs	r1, #2
 8002672:	4618      	mov	r0, r3
 8002674:	f000 f844 	bl	8002700 <RCCEx_PLLSAI1_Config>
 8002678:	4603      	mov	r3, r0
 800267a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800267c:	7cfb      	ldrb	r3, [r7, #19]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d014      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002682:	7cfb      	ldrb	r3, [r7, #19]
 8002684:	74bb      	strb	r3, [r7, #18]
 8002686:	e011      	b.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800268c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002690:	d10c      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3320      	adds	r3, #32
 8002696:	2102      	movs	r1, #2
 8002698:	4618      	mov	r0, r3
 800269a:	f000 f925 	bl	80028e8 <RCCEx_PLLSAI2_Config>
 800269e:	4603      	mov	r3, r0
 80026a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026a8:	7cfb      	ldrb	r3, [r7, #19]
 80026aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00a      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026b8:	4b10      	ldr	r3, [pc, #64]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026c6:	490d      	ldr	r1, [pc, #52]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026da:	4b08      	ldr	r3, [pc, #32]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026ea:	4904      	ldr	r1, [pc, #16]	; (80026fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000

08002700 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800270a:	2300      	movs	r3, #0
 800270c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800270e:	4b75      	ldr	r3, [pc, #468]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d018      	beq.n	800274c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800271a:	4b72      	ldr	r3, [pc, #456]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0203 	and.w	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d10d      	bne.n	8002746 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
       ||
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002732:	4b6c      	ldr	r3, [pc, #432]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
       ||
 8002742:	429a      	cmp	r2, r3
 8002744:	d047      	beq.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	e044      	b.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d018      	beq.n	8002786 <RCCEx_PLLSAI1_Config+0x86>
 8002754:	2b03      	cmp	r3, #3
 8002756:	d825      	bhi.n	80027a4 <RCCEx_PLLSAI1_Config+0xa4>
 8002758:	2b01      	cmp	r3, #1
 800275a:	d002      	beq.n	8002762 <RCCEx_PLLSAI1_Config+0x62>
 800275c:	2b02      	cmp	r3, #2
 800275e:	d009      	beq.n	8002774 <RCCEx_PLLSAI1_Config+0x74>
 8002760:	e020      	b.n	80027a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002762:	4b60      	ldr	r3, [pc, #384]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d11d      	bne.n	80027aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002772:	e01a      	b.n	80027aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002774:	4b5b      	ldr	r3, [pc, #364]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800277c:	2b00      	cmp	r3, #0
 800277e:	d116      	bne.n	80027ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002784:	e013      	b.n	80027ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002786:	4b57      	ldr	r3, [pc, #348]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10f      	bne.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002792:	4b54      	ldr	r3, [pc, #336]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d109      	bne.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027a2:	e006      	b.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      break;
 80027a8:	e004      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027aa:	bf00      	nop
 80027ac:	e002      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027ae:	bf00      	nop
 80027b0:	e000      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10d      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027ba:	4b4a      	ldr	r3, [pc, #296]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6819      	ldr	r1, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	430b      	orrs	r3, r1
 80027d0:	4944      	ldr	r1, [pc, #272]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d17d      	bne.n	80028d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027dc:	4b41      	ldr	r3, [pc, #260]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a40      	ldr	r2, [pc, #256]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e8:	f7fe faa6 	bl	8000d38 <HAL_GetTick>
 80027ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027ee:	e009      	b.n	8002804 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027f0:	f7fe faa2 	bl	8000d38 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d902      	bls.n	8002804 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	73fb      	strb	r3, [r7, #15]
        break;
 8002802:	e005      	b.n	8002810 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002804:	4b37      	ldr	r3, [pc, #220]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1ef      	bne.n	80027f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d160      	bne.n	80028d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d111      	bne.n	8002840 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800281c:	4b31      	ldr	r3, [pc, #196]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6892      	ldr	r2, [r2, #8]
 800282c:	0211      	lsls	r1, r2, #8
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68d2      	ldr	r2, [r2, #12]
 8002832:	0912      	lsrs	r2, r2, #4
 8002834:	0452      	lsls	r2, r2, #17
 8002836:	430a      	orrs	r2, r1
 8002838:	492a      	ldr	r1, [pc, #168]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283a:	4313      	orrs	r3, r2
 800283c:	610b      	str	r3, [r1, #16]
 800283e:	e027      	b.n	8002890 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d112      	bne.n	800286c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002846:	4b27      	ldr	r3, [pc, #156]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800284e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6892      	ldr	r2, [r2, #8]
 8002856:	0211      	lsls	r1, r2, #8
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6912      	ldr	r2, [r2, #16]
 800285c:	0852      	lsrs	r2, r2, #1
 800285e:	3a01      	subs	r2, #1
 8002860:	0552      	lsls	r2, r2, #21
 8002862:	430a      	orrs	r2, r1
 8002864:	491f      	ldr	r1, [pc, #124]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002866:	4313      	orrs	r3, r2
 8002868:	610b      	str	r3, [r1, #16]
 800286a:	e011      	b.n	8002890 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800286c:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002874:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6892      	ldr	r2, [r2, #8]
 800287c:	0211      	lsls	r1, r2, #8
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6952      	ldr	r2, [r2, #20]
 8002882:	0852      	lsrs	r2, r2, #1
 8002884:	3a01      	subs	r2, #1
 8002886:	0652      	lsls	r2, r2, #25
 8002888:	430a      	orrs	r2, r1
 800288a:	4916      	ldr	r1, [pc, #88]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800288c:	4313      	orrs	r3, r2
 800288e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002896:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800289a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7fe fa4c 	bl	8000d38 <HAL_GetTick>
 80028a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028a2:	e009      	b.n	80028b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028a4:	f7fe fa48 	bl	8000d38 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d902      	bls.n	80028b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	73fb      	strb	r3, [r7, #15]
          break;
 80028b6:	e005      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028b8:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ef      	beq.n	80028a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d106      	bne.n	80028d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028ca:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028cc:	691a      	ldr	r2, [r3, #16]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	4904      	ldr	r1, [pc, #16]	; (80028e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000

080028e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028f2:	2300      	movs	r3, #0
 80028f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028f6:	4b6a      	ldr	r3, [pc, #424]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	f003 0303 	and.w	r3, r3, #3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d018      	beq.n	8002934 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002902:	4b67      	ldr	r3, [pc, #412]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	f003 0203 	and.w	r2, r3, #3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d10d      	bne.n	800292e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
       ||
 8002916:	2b00      	cmp	r3, #0
 8002918:	d009      	beq.n	800292e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800291a:	4b61      	ldr	r3, [pc, #388]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
       ||
 800292a:	429a      	cmp	r2, r3
 800292c:	d047      	beq.n	80029be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	73fb      	strb	r3, [r7, #15]
 8002932:	e044      	b.n	80029be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b03      	cmp	r3, #3
 800293a:	d018      	beq.n	800296e <RCCEx_PLLSAI2_Config+0x86>
 800293c:	2b03      	cmp	r3, #3
 800293e:	d825      	bhi.n	800298c <RCCEx_PLLSAI2_Config+0xa4>
 8002940:	2b01      	cmp	r3, #1
 8002942:	d002      	beq.n	800294a <RCCEx_PLLSAI2_Config+0x62>
 8002944:	2b02      	cmp	r3, #2
 8002946:	d009      	beq.n	800295c <RCCEx_PLLSAI2_Config+0x74>
 8002948:	e020      	b.n	800298c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800294a:	4b55      	ldr	r3, [pc, #340]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d11d      	bne.n	8002992 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800295a:	e01a      	b.n	8002992 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800295c:	4b50      	ldr	r3, [pc, #320]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002964:	2b00      	cmp	r3, #0
 8002966:	d116      	bne.n	8002996 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800296c:	e013      	b.n	8002996 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800296e:	4b4c      	ldr	r3, [pc, #304]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10f      	bne.n	800299a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800297a:	4b49      	ldr	r3, [pc, #292]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d109      	bne.n	800299a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800298a:	e006      	b.n	800299a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
      break;
 8002990:	e004      	b.n	800299c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002992:	bf00      	nop
 8002994:	e002      	b.n	800299c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002996:	bf00      	nop
 8002998:	e000      	b.n	800299c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800299a:	bf00      	nop
    }

    if(status == HAL_OK)
 800299c:	7bfb      	ldrb	r3, [r7, #15]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10d      	bne.n	80029be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029a2:	4b3f      	ldr	r3, [pc, #252]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6819      	ldr	r1, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	011b      	lsls	r3, r3, #4
 80029b6:	430b      	orrs	r3, r1
 80029b8:	4939      	ldr	r1, [pc, #228]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d167      	bne.n	8002a94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029c4:	4b36      	ldr	r3, [pc, #216]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a35      	ldr	r2, [pc, #212]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029d0:	f7fe f9b2 	bl	8000d38 <HAL_GetTick>
 80029d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029d6:	e009      	b.n	80029ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029d8:	f7fe f9ae 	bl	8000d38 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d902      	bls.n	80029ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	73fb      	strb	r3, [r7, #15]
        break;
 80029ea:	e005      	b.n	80029f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029ec:	4b2c      	ldr	r3, [pc, #176]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1ef      	bne.n	80029d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d14a      	bne.n	8002a94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d111      	bne.n	8002a28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a04:	4b26      	ldr	r3, [pc, #152]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a06:	695b      	ldr	r3, [r3, #20]
 8002a08:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6892      	ldr	r2, [r2, #8]
 8002a14:	0211      	lsls	r1, r2, #8
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	68d2      	ldr	r2, [r2, #12]
 8002a1a:	0912      	lsrs	r2, r2, #4
 8002a1c:	0452      	lsls	r2, r2, #17
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	491f      	ldr	r1, [pc, #124]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	614b      	str	r3, [r1, #20]
 8002a26:	e011      	b.n	8002a4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6892      	ldr	r2, [r2, #8]
 8002a38:	0211      	lsls	r1, r2, #8
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6912      	ldr	r2, [r2, #16]
 8002a3e:	0852      	lsrs	r2, r2, #1
 8002a40:	3a01      	subs	r2, #1
 8002a42:	0652      	lsls	r2, r2, #25
 8002a44:	430a      	orrs	r2, r1
 8002a46:	4916      	ldr	r1, [pc, #88]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a13      	ldr	r2, [pc, #76]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a58:	f7fe f96e 	bl	8000d38 <HAL_GetTick>
 8002a5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a5e:	e009      	b.n	8002a74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a60:	f7fe f96a 	bl	8000d38 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d902      	bls.n	8002a74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	73fb      	strb	r3, [r7, #15]
          break;
 8002a72:	e005      	b.n	8002a80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0ef      	beq.n	8002a60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a88:	695a      	ldr	r2, [r3, #20]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	4904      	ldr	r1, [pc, #16]	; (8002aa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d079      	beq.n	8002baa <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d106      	bne.n	8002ad0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fd ff2c 	bl	8000928 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f003 0310 	and.w	r3, r3, #16
 8002ae2:	2b10      	cmp	r3, #16
 8002ae4:	d058      	beq.n	8002b98 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	22ca      	movs	r2, #202	; 0xca
 8002aec:	625a      	str	r2, [r3, #36]	; 0x24
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2253      	movs	r2, #83	; 0x53
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f880 	bl	8002bfc <RTC_EnterInitMode>
 8002afc:	4603      	mov	r3, r0
 8002afe:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d127      	bne.n	8002b56 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002b14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b18:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6899      	ldr	r1, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	68d2      	ldr	r2, [r2, #12]
 8002b40:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6919      	ldr	r1, [r3, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	041a      	lsls	r2, r3, #16
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f884 	bl	8002c64 <RTC_ExitInitMode>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d113      	bne.n	8002b8e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 0203 	bic.w	r2, r2, #3
 8002b74:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69da      	ldr	r2, [r3, #28]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	22ff      	movs	r2, #255	; 0xff
 8002b94:	625a      	str	r2, [r3, #36]	; 0x24
 8002b96:	e001      	b.n	8002b9c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d103      	bne.n	8002baa <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a0d      	ldr	r2, [pc, #52]	; (8002bf8 <HAL_RTC_WaitForSynchro+0x44>)
 8002bc2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8002bc4:	f7fe f8b8 	bl	8000d38 <HAL_GetTick>
 8002bc8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002bca:	e009      	b.n	8002be0 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002bcc:	f7fe f8b4 	bl	8000d38 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bda:	d901      	bls.n	8002be0 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e007      	b.n	8002bf0 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0ee      	beq.n	8002bcc <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	0003ff5f 	.word	0x0003ff5f

08002bfc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d120      	bne.n	8002c58 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c1e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002c20:	f7fe f88a 	bl	8000d38 <HAL_GetTick>
 8002c24:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002c26:	e00d      	b.n	8002c44 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002c28:	f7fe f886 	bl	8000d38 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c36:	d905      	bls.n	8002c44 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2203      	movs	r2, #3
 8002c40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d102      	bne.n	8002c58 <RTC_EnterInitMode+0x5c>
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d1e7      	bne.n	8002c28 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8002c70:	4b1a      	ldr	r3, [pc, #104]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4a19      	ldr	r2, [pc, #100]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002c76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c7a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002c7c:	4b17      	ldr	r3, [pc, #92]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0320 	and.w	r3, r3, #32
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10c      	bne.n	8002ca2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ff93 	bl	8002bb4 <HAL_RTC_WaitForSynchro>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d01e      	beq.n	8002cd2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2203      	movs	r2, #3
 8002c98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	73fb      	strb	r3, [r7, #15]
 8002ca0:	e017      	b.n	8002cd2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002ca2:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	4a0d      	ldr	r2, [pc, #52]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002ca8:	f023 0320 	bic.w	r3, r3, #32
 8002cac:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f7ff ff80 	bl	8002bb4 <HAL_RTC_WaitForSynchro>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d005      	beq.n	8002cc6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2203      	movs	r2, #3
 8002cbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002cc6:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <RTC_ExitInitMode+0x78>)
 8002ccc:	f043 0320 	orr.w	r3, r3, #32
 8002cd0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40002800 	.word	0x40002800

08002ce0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e040      	b.n	8002d74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7fd fe42 	bl	800098c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2224      	movs	r2, #36	; 0x24
 8002d0c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 0201 	bic.w	r2, r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d002      	beq.n	8002d2c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fb66 	bl	80033f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f8af 	bl	8002e90 <UART_SetConfig>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e01b      	b.n	8002d74 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fbe5 	bl	800353c <UART_CheckIdleState>
 8002d72:	4603      	mov	r3, r0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	; 0x28
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d178      	bne.n	8002e86 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_UART_Transmit+0x24>
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e071      	b.n	8002e88 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2221      	movs	r2, #33	; 0x21
 8002db0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002db2:	f7fd ffc1 	bl	8000d38 <HAL_GetTick>
 8002db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	88fa      	ldrh	r2, [r7, #6]
 8002dbc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	88fa      	ldrh	r2, [r7, #6]
 8002dc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dd0:	d108      	bne.n	8002de4 <HAL_UART_Transmit+0x68>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d104      	bne.n	8002de4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	61bb      	str	r3, [r7, #24]
 8002de2:	e003      	b.n	8002dec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002dec:	e030      	b.n	8002e50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2200      	movs	r2, #0
 8002df6:	2180      	movs	r1, #128	; 0x80
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fc47 	bl	800368c <UART_WaitOnFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d004      	beq.n	8002e0e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2220      	movs	r2, #32
 8002e08:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e03c      	b.n	8002e88 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10b      	bne.n	8002e2c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	881a      	ldrh	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e20:	b292      	uxth	r2, r2
 8002e22:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	3302      	adds	r3, #2
 8002e28:	61bb      	str	r3, [r7, #24]
 8002e2a:	e008      	b.n	8002e3e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	781a      	ldrb	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	b292      	uxth	r2, r2
 8002e36:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1c8      	bne.n	8002dee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	2200      	movs	r2, #0
 8002e64:	2140      	movs	r1, #64	; 0x40
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 fc10 	bl	800368c <UART_WaitOnFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d004      	beq.n	8002e7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e005      	b.n	8002e88 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e000      	b.n	8002e88 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002e86:	2302      	movs	r3, #2
  }
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3720      	adds	r7, #32
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e94:	b08a      	sub	sp, #40	; 0x28
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	4ba4      	ldr	r3, [pc, #656]	; (8003150 <UART_SetConfig+0x2c0>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	6812      	ldr	r2, [r2, #0]
 8002ec6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a99      	ldr	r2, [pc, #612]	; (8003154 <UART_SetConfig+0x2c4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d004      	beq.n	8002efc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a90      	ldr	r2, [pc, #576]	; (8003158 <UART_SetConfig+0x2c8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d126      	bne.n	8002f68 <UART_SetConfig+0xd8>
 8002f1a:	4b90      	ldr	r3, [pc, #576]	; (800315c <UART_SetConfig+0x2cc>)
 8002f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d81b      	bhi.n	8002f60 <UART_SetConfig+0xd0>
 8002f28:	a201      	add	r2, pc, #4	; (adr r2, 8002f30 <UART_SetConfig+0xa0>)
 8002f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f2e:	bf00      	nop
 8002f30:	08002f41 	.word	0x08002f41
 8002f34:	08002f51 	.word	0x08002f51
 8002f38:	08002f49 	.word	0x08002f49
 8002f3c:	08002f59 	.word	0x08002f59
 8002f40:	2301      	movs	r3, #1
 8002f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f46:	e116      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f4e:	e112      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002f50:	2304      	movs	r3, #4
 8002f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f56:	e10e      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002f58:	2308      	movs	r3, #8
 8002f5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f5e:	e10a      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002f60:	2310      	movs	r3, #16
 8002f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f66:	e106      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a7c      	ldr	r2, [pc, #496]	; (8003160 <UART_SetConfig+0x2d0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d138      	bne.n	8002fe4 <UART_SetConfig+0x154>
 8002f72:	4b7a      	ldr	r3, [pc, #488]	; (800315c <UART_SetConfig+0x2cc>)
 8002f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f78:	f003 030c 	and.w	r3, r3, #12
 8002f7c:	2b0c      	cmp	r3, #12
 8002f7e:	d82d      	bhi.n	8002fdc <UART_SetConfig+0x14c>
 8002f80:	a201      	add	r2, pc, #4	; (adr r2, 8002f88 <UART_SetConfig+0xf8>)
 8002f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f86:	bf00      	nop
 8002f88:	08002fbd 	.word	0x08002fbd
 8002f8c:	08002fdd 	.word	0x08002fdd
 8002f90:	08002fdd 	.word	0x08002fdd
 8002f94:	08002fdd 	.word	0x08002fdd
 8002f98:	08002fcd 	.word	0x08002fcd
 8002f9c:	08002fdd 	.word	0x08002fdd
 8002fa0:	08002fdd 	.word	0x08002fdd
 8002fa4:	08002fdd 	.word	0x08002fdd
 8002fa8:	08002fc5 	.word	0x08002fc5
 8002fac:	08002fdd 	.word	0x08002fdd
 8002fb0:	08002fdd 	.word	0x08002fdd
 8002fb4:	08002fdd 	.word	0x08002fdd
 8002fb8:	08002fd5 	.word	0x08002fd5
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002fc2:	e0d8      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002fca:	e0d4      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002fcc:	2304      	movs	r3, #4
 8002fce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002fd2:	e0d0      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002fd4:	2308      	movs	r3, #8
 8002fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002fda:	e0cc      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002fdc:	2310      	movs	r3, #16
 8002fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002fe2:	e0c8      	b.n	8003176 <UART_SetConfig+0x2e6>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a5e      	ldr	r2, [pc, #376]	; (8003164 <UART_SetConfig+0x2d4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d125      	bne.n	800303a <UART_SetConfig+0x1aa>
 8002fee:	4b5b      	ldr	r3, [pc, #364]	; (800315c <UART_SetConfig+0x2cc>)
 8002ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ff8:	2b30      	cmp	r3, #48	; 0x30
 8002ffa:	d016      	beq.n	800302a <UART_SetConfig+0x19a>
 8002ffc:	2b30      	cmp	r3, #48	; 0x30
 8002ffe:	d818      	bhi.n	8003032 <UART_SetConfig+0x1a2>
 8003000:	2b20      	cmp	r3, #32
 8003002:	d00a      	beq.n	800301a <UART_SetConfig+0x18a>
 8003004:	2b20      	cmp	r3, #32
 8003006:	d814      	bhi.n	8003032 <UART_SetConfig+0x1a2>
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <UART_SetConfig+0x182>
 800300c:	2b10      	cmp	r3, #16
 800300e:	d008      	beq.n	8003022 <UART_SetConfig+0x192>
 8003010:	e00f      	b.n	8003032 <UART_SetConfig+0x1a2>
 8003012:	2300      	movs	r3, #0
 8003014:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003018:	e0ad      	b.n	8003176 <UART_SetConfig+0x2e6>
 800301a:	2302      	movs	r3, #2
 800301c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003020:	e0a9      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003022:	2304      	movs	r3, #4
 8003024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003028:	e0a5      	b.n	8003176 <UART_SetConfig+0x2e6>
 800302a:	2308      	movs	r3, #8
 800302c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003030:	e0a1      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003032:	2310      	movs	r3, #16
 8003034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003038:	e09d      	b.n	8003176 <UART_SetConfig+0x2e6>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a4a      	ldr	r2, [pc, #296]	; (8003168 <UART_SetConfig+0x2d8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d125      	bne.n	8003090 <UART_SetConfig+0x200>
 8003044:	4b45      	ldr	r3, [pc, #276]	; (800315c <UART_SetConfig+0x2cc>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800304e:	2bc0      	cmp	r3, #192	; 0xc0
 8003050:	d016      	beq.n	8003080 <UART_SetConfig+0x1f0>
 8003052:	2bc0      	cmp	r3, #192	; 0xc0
 8003054:	d818      	bhi.n	8003088 <UART_SetConfig+0x1f8>
 8003056:	2b80      	cmp	r3, #128	; 0x80
 8003058:	d00a      	beq.n	8003070 <UART_SetConfig+0x1e0>
 800305a:	2b80      	cmp	r3, #128	; 0x80
 800305c:	d814      	bhi.n	8003088 <UART_SetConfig+0x1f8>
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <UART_SetConfig+0x1d8>
 8003062:	2b40      	cmp	r3, #64	; 0x40
 8003064:	d008      	beq.n	8003078 <UART_SetConfig+0x1e8>
 8003066:	e00f      	b.n	8003088 <UART_SetConfig+0x1f8>
 8003068:	2300      	movs	r3, #0
 800306a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800306e:	e082      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003070:	2302      	movs	r3, #2
 8003072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003076:	e07e      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003078:	2304      	movs	r3, #4
 800307a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800307e:	e07a      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003080:	2308      	movs	r3, #8
 8003082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003086:	e076      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003088:	2310      	movs	r3, #16
 800308a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800308e:	e072      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a35      	ldr	r2, [pc, #212]	; (800316c <UART_SetConfig+0x2dc>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d12a      	bne.n	80030f0 <UART_SetConfig+0x260>
 800309a:	4b30      	ldr	r3, [pc, #192]	; (800315c <UART_SetConfig+0x2cc>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030a8:	d01a      	beq.n	80030e0 <UART_SetConfig+0x250>
 80030aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030ae:	d81b      	bhi.n	80030e8 <UART_SetConfig+0x258>
 80030b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030b4:	d00c      	beq.n	80030d0 <UART_SetConfig+0x240>
 80030b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030ba:	d815      	bhi.n	80030e8 <UART_SetConfig+0x258>
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <UART_SetConfig+0x238>
 80030c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030c4:	d008      	beq.n	80030d8 <UART_SetConfig+0x248>
 80030c6:	e00f      	b.n	80030e8 <UART_SetConfig+0x258>
 80030c8:	2300      	movs	r3, #0
 80030ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030ce:	e052      	b.n	8003176 <UART_SetConfig+0x2e6>
 80030d0:	2302      	movs	r3, #2
 80030d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030d6:	e04e      	b.n	8003176 <UART_SetConfig+0x2e6>
 80030d8:	2304      	movs	r3, #4
 80030da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030de:	e04a      	b.n	8003176 <UART_SetConfig+0x2e6>
 80030e0:	2308      	movs	r3, #8
 80030e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030e6:	e046      	b.n	8003176 <UART_SetConfig+0x2e6>
 80030e8:	2310      	movs	r3, #16
 80030ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030ee:	e042      	b.n	8003176 <UART_SetConfig+0x2e6>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a17      	ldr	r2, [pc, #92]	; (8003154 <UART_SetConfig+0x2c4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d13a      	bne.n	8003170 <UART_SetConfig+0x2e0>
 80030fa:	4b18      	ldr	r3, [pc, #96]	; (800315c <UART_SetConfig+0x2cc>)
 80030fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003100:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003104:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003108:	d01a      	beq.n	8003140 <UART_SetConfig+0x2b0>
 800310a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800310e:	d81b      	bhi.n	8003148 <UART_SetConfig+0x2b8>
 8003110:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003114:	d00c      	beq.n	8003130 <UART_SetConfig+0x2a0>
 8003116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800311a:	d815      	bhi.n	8003148 <UART_SetConfig+0x2b8>
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <UART_SetConfig+0x298>
 8003120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003124:	d008      	beq.n	8003138 <UART_SetConfig+0x2a8>
 8003126:	e00f      	b.n	8003148 <UART_SetConfig+0x2b8>
 8003128:	2300      	movs	r3, #0
 800312a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800312e:	e022      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003130:	2302      	movs	r3, #2
 8003132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003136:	e01e      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003138:	2304      	movs	r3, #4
 800313a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800313e:	e01a      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003140:	2308      	movs	r3, #8
 8003142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003146:	e016      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003148:	2310      	movs	r3, #16
 800314a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800314e:	e012      	b.n	8003176 <UART_SetConfig+0x2e6>
 8003150:	efff69f3 	.word	0xefff69f3
 8003154:	40008000 	.word	0x40008000
 8003158:	40013800 	.word	0x40013800
 800315c:	40021000 	.word	0x40021000
 8003160:	40004400 	.word	0x40004400
 8003164:	40004800 	.word	0x40004800
 8003168:	40004c00 	.word	0x40004c00
 800316c:	40005000 	.word	0x40005000
 8003170:	2310      	movs	r3, #16
 8003172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a9d      	ldr	r2, [pc, #628]	; (80033f0 <UART_SetConfig+0x560>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d179      	bne.n	8003274 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003180:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003184:	2b08      	cmp	r3, #8
 8003186:	d823      	bhi.n	80031d0 <UART_SetConfig+0x340>
 8003188:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <UART_SetConfig+0x300>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031b5 	.word	0x080031b5
 8003194:	080031d1 	.word	0x080031d1
 8003198:	080031bd 	.word	0x080031bd
 800319c:	080031d1 	.word	0x080031d1
 80031a0:	080031c3 	.word	0x080031c3
 80031a4:	080031d1 	.word	0x080031d1
 80031a8:	080031d1 	.word	0x080031d1
 80031ac:	080031d1 	.word	0x080031d1
 80031b0:	080031cb 	.word	0x080031cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031b4:	f7fe ff2e 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 80031b8:	61f8      	str	r0, [r7, #28]
        break;
 80031ba:	e00f      	b.n	80031dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031bc:	4b8d      	ldr	r3, [pc, #564]	; (80033f4 <UART_SetConfig+0x564>)
 80031be:	61fb      	str	r3, [r7, #28]
        break;
 80031c0:	e00c      	b.n	80031dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031c2:	f7fe fe8f 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 80031c6:	61f8      	str	r0, [r7, #28]
        break;
 80031c8:	e008      	b.n	80031dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031ca:	2320      	movs	r3, #32
 80031cc:	61fb      	str	r3, [r7, #28]
        break;
 80031ce:	e005      	b.n	80031dc <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80031da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 80f9 	beq.w	80033d6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	4413      	add	r3, r2
 80031ee:	69fa      	ldr	r2, [r7, #28]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d305      	bcc.n	8003200 <UART_SetConfig+0x370>
          (pclk > (4096U * huart->Init.BaudRate)))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d903      	bls.n	8003208 <UART_SetConfig+0x378>
      {
        ret = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003206:	e0e6      	b.n	80033d6 <UART_SetConfig+0x546>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	2200      	movs	r2, #0
 800320c:	461c      	mov	r4, r3
 800320e:	4615      	mov	r5, r2
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	022b      	lsls	r3, r5, #8
 800321a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800321e:	0222      	lsls	r2, r4, #8
 8003220:	68f9      	ldr	r1, [r7, #12]
 8003222:	6849      	ldr	r1, [r1, #4]
 8003224:	0849      	lsrs	r1, r1, #1
 8003226:	2000      	movs	r0, #0
 8003228:	4688      	mov	r8, r1
 800322a:	4681      	mov	r9, r0
 800322c:	eb12 0a08 	adds.w	sl, r2, r8
 8003230:	eb43 0b09 	adc.w	fp, r3, r9
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	607a      	str	r2, [r7, #4]
 800323e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003242:	4650      	mov	r0, sl
 8003244:	4659      	mov	r1, fp
 8003246:	f7fd f813 	bl	8000270 <__aeabi_uldivmod>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4613      	mov	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003258:	d308      	bcc.n	800326c <UART_SetConfig+0x3dc>
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003260:	d204      	bcs.n	800326c <UART_SetConfig+0x3dc>
        {
          huart->Instance->BRR = usartdiv;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	e0b4      	b.n	80033d6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003272:	e0b0      	b.n	80033d6 <UART_SetConfig+0x546>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800327c:	d15c      	bne.n	8003338 <UART_SetConfig+0x4a8>
  {
    switch (clocksource)
 800327e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003282:	2b08      	cmp	r3, #8
 8003284:	d826      	bhi.n	80032d4 <UART_SetConfig+0x444>
 8003286:	a201      	add	r2, pc, #4	; (adr r2, 800328c <UART_SetConfig+0x3fc>)
 8003288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328c:	080032b1 	.word	0x080032b1
 8003290:	080032b9 	.word	0x080032b9
 8003294:	080032c1 	.word	0x080032c1
 8003298:	080032d5 	.word	0x080032d5
 800329c:	080032c7 	.word	0x080032c7
 80032a0:	080032d5 	.word	0x080032d5
 80032a4:	080032d5 	.word	0x080032d5
 80032a8:	080032d5 	.word	0x080032d5
 80032ac:	080032cf 	.word	0x080032cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032b0:	f7fe feb0 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 80032b4:	61f8      	str	r0, [r7, #28]
        break;
 80032b6:	e013      	b.n	80032e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032b8:	f7fe fec2 	bl	8002040 <HAL_RCC_GetPCLK2Freq>
 80032bc:	61f8      	str	r0, [r7, #28]
        break;
 80032be:	e00f      	b.n	80032e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032c0:	4b4c      	ldr	r3, [pc, #304]	; (80033f4 <UART_SetConfig+0x564>)
 80032c2:	61fb      	str	r3, [r7, #28]
        break;
 80032c4:	e00c      	b.n	80032e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032c6:	f7fe fe0d 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 80032ca:	61f8      	str	r0, [r7, #28]
        break;
 80032cc:	e008      	b.n	80032e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032ce:	2320      	movs	r3, #32
 80032d0:	61fb      	str	r3, [r7, #28]
        break;
 80032d2:	e005      	b.n	80032e0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80032de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d077      	beq.n	80033d6 <UART_SetConfig+0x546>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	005a      	lsls	r2, r3, #1
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	085b      	lsrs	r3, r3, #1
 80032f0:	441a      	add	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	2b0f      	cmp	r3, #15
 8003300:	d916      	bls.n	8003330 <UART_SetConfig+0x4a0>
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003308:	d212      	bcs.n	8003330 <UART_SetConfig+0x4a0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	b29b      	uxth	r3, r3
 800330e:	f023 030f 	bic.w	r3, r3, #15
 8003312:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	085b      	lsrs	r3, r3, #1
 8003318:	b29b      	uxth	r3, r3
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	b29a      	uxth	r2, r3
 8003320:	8afb      	ldrh	r3, [r7, #22]
 8003322:	4313      	orrs	r3, r2
 8003324:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	8afa      	ldrh	r2, [r7, #22]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	e052      	b.n	80033d6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003336:	e04e      	b.n	80033d6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003338:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800333c:	2b08      	cmp	r3, #8
 800333e:	d827      	bhi.n	8003390 <UART_SetConfig+0x500>
 8003340:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <UART_SetConfig+0x4b8>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	0800336d 	.word	0x0800336d
 800334c:	08003375 	.word	0x08003375
 8003350:	0800337d 	.word	0x0800337d
 8003354:	08003391 	.word	0x08003391
 8003358:	08003383 	.word	0x08003383
 800335c:	08003391 	.word	0x08003391
 8003360:	08003391 	.word	0x08003391
 8003364:	08003391 	.word	0x08003391
 8003368:	0800338b 	.word	0x0800338b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800336c:	f7fe fe52 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 8003370:	61f8      	str	r0, [r7, #28]
        break;
 8003372:	e013      	b.n	800339c <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003374:	f7fe fe64 	bl	8002040 <HAL_RCC_GetPCLK2Freq>
 8003378:	61f8      	str	r0, [r7, #28]
        break;
 800337a:	e00f      	b.n	800339c <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800337c:	4b1d      	ldr	r3, [pc, #116]	; (80033f4 <UART_SetConfig+0x564>)
 800337e:	61fb      	str	r3, [r7, #28]
        break;
 8003380:	e00c      	b.n	800339c <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003382:	f7fe fdaf 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8003386:	61f8      	str	r0, [r7, #28]
        break;
 8003388:	e008      	b.n	800339c <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800338a:	2320      	movs	r3, #32
 800338c:	61fb      	str	r3, [r7, #28]
        break;
 800338e:	e005      	b.n	800339c <UART_SetConfig+0x50c>
      default:
        pclk = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800339a:	bf00      	nop
    }

    if (pclk != 0U)
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d019      	beq.n	80033d6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	085a      	lsrs	r2, r3, #1
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	441a      	add	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b0f      	cmp	r3, #15
 80033ba:	d909      	bls.n	80033d0 <UART_SetConfig+0x540>
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033c2:	d205      	bcs.n	80033d0 <UART_SetConfig+0x540>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60da      	str	r2, [r3, #12]
 80033ce:	e002      	b.n	80033d6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80033e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3728      	adds	r7, #40	; 0x28
 80033ea:	46bd      	mov	sp, r7
 80033ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033f0:	40008000 	.word	0x40008000
 80033f4:	00f42400 	.word	0x00f42400

080033f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00a      	beq.n	8003422 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	f003 0320 	and.w	r3, r3, #32
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00a      	beq.n	80034cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d01a      	beq.n	800350e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034f6:	d10a      	bne.n	800350e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00a      	beq.n	8003530 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	605a      	str	r2, [r3, #4]
  }
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b098      	sub	sp, #96	; 0x60
 8003540:	af02      	add	r7, sp, #8
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800354c:	f7fd fbf4 	bl	8000d38 <HAL_GetTick>
 8003550:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b08      	cmp	r3, #8
 800355e:	d12e      	bne.n	80035be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003560:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003568:	2200      	movs	r2, #0
 800356a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f88c 	bl	800368c <UART_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d021      	beq.n	80035be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800358a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800358e:	653b      	str	r3, [r7, #80]	; 0x50
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003598:	647b      	str	r3, [r7, #68]	; 0x44
 800359a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800359e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80035a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e6      	bne.n	800357a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e062      	b.n	8003684 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d149      	bne.n	8003660 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035d4:	2200      	movs	r2, #0
 80035d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f856 	bl	800368c <UART_WaitOnFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d03c      	beq.n	8003660 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	623b      	str	r3, [r7, #32]
   return(result);
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80035fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	461a      	mov	r2, r3
 8003602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003604:	633b      	str	r3, [r7, #48]	; 0x30
 8003606:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003608:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800360a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800360c:	e841 2300 	strex	r3, r2, [r1]
 8003610:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e6      	bne.n	80035e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	3308      	adds	r3, #8
 800361e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	e853 3f00 	ldrex	r3, [r3]
 8003626:	60fb      	str	r3, [r7, #12]
   return(result);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f023 0301 	bic.w	r3, r3, #1
 800362e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	3308      	adds	r3, #8
 8003636:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003638:	61fa      	str	r2, [r7, #28]
 800363a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800363c:	69b9      	ldr	r1, [r7, #24]
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	e841 2300 	strex	r3, r2, [r1]
 8003644:	617b      	str	r3, [r7, #20]
   return(result);
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1e5      	bne.n	8003618 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2220      	movs	r2, #32
 8003650:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e011      	b.n	8003684 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2220      	movs	r2, #32
 800366a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3758      	adds	r7, #88	; 0x58
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800369c:	e049      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a4:	d045      	beq.n	8003732 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a6:	f7fd fb47 	bl	8000d38 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d302      	bcc.n	80036bc <UART_WaitOnFlagUntilTimeout+0x30>
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e048      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d031      	beq.n	8003732 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d110      	bne.n	80036fe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2208      	movs	r2, #8
 80036e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 f838 	bl	800375a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2208      	movs	r2, #8
 80036ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e029      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800370c:	d111      	bne.n	8003732 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f81e 	bl	800375a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2220      	movs	r2, #32
 8003722:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e00f      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	4013      	ands	r3, r2
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	429a      	cmp	r2, r3
 8003740:	bf0c      	ite	eq
 8003742:	2301      	moveq	r3, #1
 8003744:	2300      	movne	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	461a      	mov	r2, r3
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	429a      	cmp	r2, r3
 800374e:	d0a6      	beq.n	800369e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800375a:	b480      	push	{r7}
 800375c:	b095      	sub	sp, #84	; 0x54
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800376a:	e853 3f00 	ldrex	r3, [r3]
 800376e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003772:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	461a      	mov	r2, r3
 800377e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003780:	643b      	str	r3, [r7, #64]	; 0x40
 8003782:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003784:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003786:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003788:	e841 2300 	strex	r3, r2, [r1]
 800378c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800378e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1e6      	bne.n	8003762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	3308      	adds	r3, #8
 800379a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	e853 3f00 	ldrex	r3, [r3]
 80037a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f023 0301 	bic.w	r3, r3, #1
 80037aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	3308      	adds	r3, #8
 80037b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80037b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037bc:	e841 2300 	strex	r3, r2, [r1]
 80037c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1e5      	bne.n	8003794 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d118      	bne.n	8003802 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	e853 3f00 	ldrex	r3, [r3]
 80037dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	f023 0310 	bic.w	r3, r3, #16
 80037e4:	647b      	str	r3, [r7, #68]	; 0x44
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	461a      	mov	r2, r3
 80037ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037ee:	61bb      	str	r3, [r7, #24]
 80037f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f2:	6979      	ldr	r1, [r7, #20]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	613b      	str	r3, [r7, #16]
   return(result);
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1e6      	bne.n	80037d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003816:	bf00      	nop
 8003818:	3754      	adds	r7, #84	; 0x54
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
	...

08003824 <std>:
 8003824:	2300      	movs	r3, #0
 8003826:	b510      	push	{r4, lr}
 8003828:	4604      	mov	r4, r0
 800382a:	e9c0 3300 	strd	r3, r3, [r0]
 800382e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003832:	6083      	str	r3, [r0, #8]
 8003834:	8181      	strh	r1, [r0, #12]
 8003836:	6643      	str	r3, [r0, #100]	; 0x64
 8003838:	81c2      	strh	r2, [r0, #14]
 800383a:	6183      	str	r3, [r0, #24]
 800383c:	4619      	mov	r1, r3
 800383e:	2208      	movs	r2, #8
 8003840:	305c      	adds	r0, #92	; 0x5c
 8003842:	f000 f906 	bl	8003a52 <memset>
 8003846:	4b0d      	ldr	r3, [pc, #52]	; (800387c <std+0x58>)
 8003848:	6263      	str	r3, [r4, #36]	; 0x24
 800384a:	4b0d      	ldr	r3, [pc, #52]	; (8003880 <std+0x5c>)
 800384c:	62a3      	str	r3, [r4, #40]	; 0x28
 800384e:	4b0d      	ldr	r3, [pc, #52]	; (8003884 <std+0x60>)
 8003850:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003852:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <std+0x64>)
 8003854:	6323      	str	r3, [r4, #48]	; 0x30
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <std+0x68>)
 8003858:	6224      	str	r4, [r4, #32]
 800385a:	429c      	cmp	r4, r3
 800385c:	d006      	beq.n	800386c <std+0x48>
 800385e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003862:	4294      	cmp	r4, r2
 8003864:	d002      	beq.n	800386c <std+0x48>
 8003866:	33d0      	adds	r3, #208	; 0xd0
 8003868:	429c      	cmp	r4, r3
 800386a:	d105      	bne.n	8003878 <std+0x54>
 800386c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003874:	f000 b966 	b.w	8003b44 <__retarget_lock_init_recursive>
 8003878:	bd10      	pop	{r4, pc}
 800387a:	bf00      	nop
 800387c:	080039cd 	.word	0x080039cd
 8003880:	080039ef 	.word	0x080039ef
 8003884:	08003a27 	.word	0x08003a27
 8003888:	08003a4b 	.word	0x08003a4b
 800388c:	20000150 	.word	0x20000150

08003890 <stdio_exit_handler>:
 8003890:	4a02      	ldr	r2, [pc, #8]	; (800389c <stdio_exit_handler+0xc>)
 8003892:	4903      	ldr	r1, [pc, #12]	; (80038a0 <stdio_exit_handler+0x10>)
 8003894:	4803      	ldr	r0, [pc, #12]	; (80038a4 <stdio_exit_handler+0x14>)
 8003896:	f000 b869 	b.w	800396c <_fwalk_sglue>
 800389a:	bf00      	nop
 800389c:	20000010 	.word	0x20000010
 80038a0:	080043f1 	.word	0x080043f1
 80038a4:	2000001c 	.word	0x2000001c

080038a8 <cleanup_stdio>:
 80038a8:	6841      	ldr	r1, [r0, #4]
 80038aa:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <cleanup_stdio+0x34>)
 80038ac:	4299      	cmp	r1, r3
 80038ae:	b510      	push	{r4, lr}
 80038b0:	4604      	mov	r4, r0
 80038b2:	d001      	beq.n	80038b8 <cleanup_stdio+0x10>
 80038b4:	f000 fd9c 	bl	80043f0 <_fflush_r>
 80038b8:	68a1      	ldr	r1, [r4, #8]
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <cleanup_stdio+0x38>)
 80038bc:	4299      	cmp	r1, r3
 80038be:	d002      	beq.n	80038c6 <cleanup_stdio+0x1e>
 80038c0:	4620      	mov	r0, r4
 80038c2:	f000 fd95 	bl	80043f0 <_fflush_r>
 80038c6:	68e1      	ldr	r1, [r4, #12]
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <cleanup_stdio+0x3c>)
 80038ca:	4299      	cmp	r1, r3
 80038cc:	d004      	beq.n	80038d8 <cleanup_stdio+0x30>
 80038ce:	4620      	mov	r0, r4
 80038d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d4:	f000 bd8c 	b.w	80043f0 <_fflush_r>
 80038d8:	bd10      	pop	{r4, pc}
 80038da:	bf00      	nop
 80038dc:	20000150 	.word	0x20000150
 80038e0:	200001b8 	.word	0x200001b8
 80038e4:	20000220 	.word	0x20000220

080038e8 <global_stdio_init.part.0>:
 80038e8:	b510      	push	{r4, lr}
 80038ea:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <global_stdio_init.part.0+0x30>)
 80038ec:	4c0b      	ldr	r4, [pc, #44]	; (800391c <global_stdio_init.part.0+0x34>)
 80038ee:	4a0c      	ldr	r2, [pc, #48]	; (8003920 <global_stdio_init.part.0+0x38>)
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	4620      	mov	r0, r4
 80038f4:	2200      	movs	r2, #0
 80038f6:	2104      	movs	r1, #4
 80038f8:	f7ff ff94 	bl	8003824 <std>
 80038fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003900:	2201      	movs	r2, #1
 8003902:	2109      	movs	r1, #9
 8003904:	f7ff ff8e 	bl	8003824 <std>
 8003908:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800390c:	2202      	movs	r2, #2
 800390e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003912:	2112      	movs	r1, #18
 8003914:	f7ff bf86 	b.w	8003824 <std>
 8003918:	20000288 	.word	0x20000288
 800391c:	20000150 	.word	0x20000150
 8003920:	08003891 	.word	0x08003891

08003924 <__sfp_lock_acquire>:
 8003924:	4801      	ldr	r0, [pc, #4]	; (800392c <__sfp_lock_acquire+0x8>)
 8003926:	f000 b90e 	b.w	8003b46 <__retarget_lock_acquire_recursive>
 800392a:	bf00      	nop
 800392c:	20000291 	.word	0x20000291

08003930 <__sfp_lock_release>:
 8003930:	4801      	ldr	r0, [pc, #4]	; (8003938 <__sfp_lock_release+0x8>)
 8003932:	f000 b909 	b.w	8003b48 <__retarget_lock_release_recursive>
 8003936:	bf00      	nop
 8003938:	20000291 	.word	0x20000291

0800393c <__sinit>:
 800393c:	b510      	push	{r4, lr}
 800393e:	4604      	mov	r4, r0
 8003940:	f7ff fff0 	bl	8003924 <__sfp_lock_acquire>
 8003944:	6a23      	ldr	r3, [r4, #32]
 8003946:	b11b      	cbz	r3, 8003950 <__sinit+0x14>
 8003948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800394c:	f7ff bff0 	b.w	8003930 <__sfp_lock_release>
 8003950:	4b04      	ldr	r3, [pc, #16]	; (8003964 <__sinit+0x28>)
 8003952:	6223      	str	r3, [r4, #32]
 8003954:	4b04      	ldr	r3, [pc, #16]	; (8003968 <__sinit+0x2c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f5      	bne.n	8003948 <__sinit+0xc>
 800395c:	f7ff ffc4 	bl	80038e8 <global_stdio_init.part.0>
 8003960:	e7f2      	b.n	8003948 <__sinit+0xc>
 8003962:	bf00      	nop
 8003964:	080038a9 	.word	0x080038a9
 8003968:	20000288 	.word	0x20000288

0800396c <_fwalk_sglue>:
 800396c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003970:	4607      	mov	r7, r0
 8003972:	4688      	mov	r8, r1
 8003974:	4614      	mov	r4, r2
 8003976:	2600      	movs	r6, #0
 8003978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800397c:	f1b9 0901 	subs.w	r9, r9, #1
 8003980:	d505      	bpl.n	800398e <_fwalk_sglue+0x22>
 8003982:	6824      	ldr	r4, [r4, #0]
 8003984:	2c00      	cmp	r4, #0
 8003986:	d1f7      	bne.n	8003978 <_fwalk_sglue+0xc>
 8003988:	4630      	mov	r0, r6
 800398a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800398e:	89ab      	ldrh	r3, [r5, #12]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d907      	bls.n	80039a4 <_fwalk_sglue+0x38>
 8003994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003998:	3301      	adds	r3, #1
 800399a:	d003      	beq.n	80039a4 <_fwalk_sglue+0x38>
 800399c:	4629      	mov	r1, r5
 800399e:	4638      	mov	r0, r7
 80039a0:	47c0      	blx	r8
 80039a2:	4306      	orrs	r6, r0
 80039a4:	3568      	adds	r5, #104	; 0x68
 80039a6:	e7e9      	b.n	800397c <_fwalk_sglue+0x10>

080039a8 <iprintf>:
 80039a8:	b40f      	push	{r0, r1, r2, r3}
 80039aa:	b507      	push	{r0, r1, r2, lr}
 80039ac:	4906      	ldr	r1, [pc, #24]	; (80039c8 <iprintf+0x20>)
 80039ae:	ab04      	add	r3, sp, #16
 80039b0:	6808      	ldr	r0, [r1, #0]
 80039b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80039b6:	6881      	ldr	r1, [r0, #8]
 80039b8:	9301      	str	r3, [sp, #4]
 80039ba:	f000 f9e9 	bl	8003d90 <_vfiprintf_r>
 80039be:	b003      	add	sp, #12
 80039c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80039c4:	b004      	add	sp, #16
 80039c6:	4770      	bx	lr
 80039c8:	20000068 	.word	0x20000068

080039cc <__sread>:
 80039cc:	b510      	push	{r4, lr}
 80039ce:	460c      	mov	r4, r1
 80039d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039d4:	f000 f868 	bl	8003aa8 <_read_r>
 80039d8:	2800      	cmp	r0, #0
 80039da:	bfab      	itete	ge
 80039dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039de:	89a3      	ldrhlt	r3, [r4, #12]
 80039e0:	181b      	addge	r3, r3, r0
 80039e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039e6:	bfac      	ite	ge
 80039e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80039ea:	81a3      	strhlt	r3, [r4, #12]
 80039ec:	bd10      	pop	{r4, pc}

080039ee <__swrite>:
 80039ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f2:	461f      	mov	r7, r3
 80039f4:	898b      	ldrh	r3, [r1, #12]
 80039f6:	05db      	lsls	r3, r3, #23
 80039f8:	4605      	mov	r5, r0
 80039fa:	460c      	mov	r4, r1
 80039fc:	4616      	mov	r6, r2
 80039fe:	d505      	bpl.n	8003a0c <__swrite+0x1e>
 8003a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a04:	2302      	movs	r3, #2
 8003a06:	2200      	movs	r2, #0
 8003a08:	f000 f83c 	bl	8003a84 <_lseek_r>
 8003a0c:	89a3      	ldrh	r3, [r4, #12]
 8003a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a16:	81a3      	strh	r3, [r4, #12]
 8003a18:	4632      	mov	r2, r6
 8003a1a:	463b      	mov	r3, r7
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a22:	f000 b853 	b.w	8003acc <_write_r>

08003a26 <__sseek>:
 8003a26:	b510      	push	{r4, lr}
 8003a28:	460c      	mov	r4, r1
 8003a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a2e:	f000 f829 	bl	8003a84 <_lseek_r>
 8003a32:	1c43      	adds	r3, r0, #1
 8003a34:	89a3      	ldrh	r3, [r4, #12]
 8003a36:	bf15      	itete	ne
 8003a38:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a42:	81a3      	strheq	r3, [r4, #12]
 8003a44:	bf18      	it	ne
 8003a46:	81a3      	strhne	r3, [r4, #12]
 8003a48:	bd10      	pop	{r4, pc}

08003a4a <__sclose>:
 8003a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a4e:	f000 b809 	b.w	8003a64 <_close_r>

08003a52 <memset>:
 8003a52:	4402      	add	r2, r0
 8003a54:	4603      	mov	r3, r0
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d100      	bne.n	8003a5c <memset+0xa>
 8003a5a:	4770      	bx	lr
 8003a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8003a60:	e7f9      	b.n	8003a56 <memset+0x4>
	...

08003a64 <_close_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4d06      	ldr	r5, [pc, #24]	; (8003a80 <_close_r+0x1c>)
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	602b      	str	r3, [r5, #0]
 8003a70:	f7fd f853 	bl	8000b1a <_close>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d102      	bne.n	8003a7e <_close_r+0x1a>
 8003a78:	682b      	ldr	r3, [r5, #0]
 8003a7a:	b103      	cbz	r3, 8003a7e <_close_r+0x1a>
 8003a7c:	6023      	str	r3, [r4, #0]
 8003a7e:	bd38      	pop	{r3, r4, r5, pc}
 8003a80:	2000028c 	.word	0x2000028c

08003a84 <_lseek_r>:
 8003a84:	b538      	push	{r3, r4, r5, lr}
 8003a86:	4d07      	ldr	r5, [pc, #28]	; (8003aa4 <_lseek_r+0x20>)
 8003a88:	4604      	mov	r4, r0
 8003a8a:	4608      	mov	r0, r1
 8003a8c:	4611      	mov	r1, r2
 8003a8e:	2200      	movs	r2, #0
 8003a90:	602a      	str	r2, [r5, #0]
 8003a92:	461a      	mov	r2, r3
 8003a94:	f7fd f868 	bl	8000b68 <_lseek>
 8003a98:	1c43      	adds	r3, r0, #1
 8003a9a:	d102      	bne.n	8003aa2 <_lseek_r+0x1e>
 8003a9c:	682b      	ldr	r3, [r5, #0]
 8003a9e:	b103      	cbz	r3, 8003aa2 <_lseek_r+0x1e>
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	bd38      	pop	{r3, r4, r5, pc}
 8003aa4:	2000028c 	.word	0x2000028c

08003aa8 <_read_r>:
 8003aa8:	b538      	push	{r3, r4, r5, lr}
 8003aaa:	4d07      	ldr	r5, [pc, #28]	; (8003ac8 <_read_r+0x20>)
 8003aac:	4604      	mov	r4, r0
 8003aae:	4608      	mov	r0, r1
 8003ab0:	4611      	mov	r1, r2
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	602a      	str	r2, [r5, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	f7fc fff6 	bl	8000aa8 <_read>
 8003abc:	1c43      	adds	r3, r0, #1
 8003abe:	d102      	bne.n	8003ac6 <_read_r+0x1e>
 8003ac0:	682b      	ldr	r3, [r5, #0]
 8003ac2:	b103      	cbz	r3, 8003ac6 <_read_r+0x1e>
 8003ac4:	6023      	str	r3, [r4, #0]
 8003ac6:	bd38      	pop	{r3, r4, r5, pc}
 8003ac8:	2000028c 	.word	0x2000028c

08003acc <_write_r>:
 8003acc:	b538      	push	{r3, r4, r5, lr}
 8003ace:	4d07      	ldr	r5, [pc, #28]	; (8003aec <_write_r+0x20>)
 8003ad0:	4604      	mov	r4, r0
 8003ad2:	4608      	mov	r0, r1
 8003ad4:	4611      	mov	r1, r2
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	602a      	str	r2, [r5, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	f7fd f801 	bl	8000ae2 <_write>
 8003ae0:	1c43      	adds	r3, r0, #1
 8003ae2:	d102      	bne.n	8003aea <_write_r+0x1e>
 8003ae4:	682b      	ldr	r3, [r5, #0]
 8003ae6:	b103      	cbz	r3, 8003aea <_write_r+0x1e>
 8003ae8:	6023      	str	r3, [r4, #0]
 8003aea:	bd38      	pop	{r3, r4, r5, pc}
 8003aec:	2000028c 	.word	0x2000028c

08003af0 <__errno>:
 8003af0:	4b01      	ldr	r3, [pc, #4]	; (8003af8 <__errno+0x8>)
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000068 	.word	0x20000068

08003afc <__libc_init_array>:
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	4d0d      	ldr	r5, [pc, #52]	; (8003b34 <__libc_init_array+0x38>)
 8003b00:	4c0d      	ldr	r4, [pc, #52]	; (8003b38 <__libc_init_array+0x3c>)
 8003b02:	1b64      	subs	r4, r4, r5
 8003b04:	10a4      	asrs	r4, r4, #2
 8003b06:	2600      	movs	r6, #0
 8003b08:	42a6      	cmp	r6, r4
 8003b0a:	d109      	bne.n	8003b20 <__libc_init_array+0x24>
 8003b0c:	4d0b      	ldr	r5, [pc, #44]	; (8003b3c <__libc_init_array+0x40>)
 8003b0e:	4c0c      	ldr	r4, [pc, #48]	; (8003b40 <__libc_init_array+0x44>)
 8003b10:	f000 fdc0 	bl	8004694 <_init>
 8003b14:	1b64      	subs	r4, r4, r5
 8003b16:	10a4      	asrs	r4, r4, #2
 8003b18:	2600      	movs	r6, #0
 8003b1a:	42a6      	cmp	r6, r4
 8003b1c:	d105      	bne.n	8003b2a <__libc_init_array+0x2e>
 8003b1e:	bd70      	pop	{r4, r5, r6, pc}
 8003b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b24:	4798      	blx	r3
 8003b26:	3601      	adds	r6, #1
 8003b28:	e7ee      	b.n	8003b08 <__libc_init_array+0xc>
 8003b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b2e:	4798      	blx	r3
 8003b30:	3601      	adds	r6, #1
 8003b32:	e7f2      	b.n	8003b1a <__libc_init_array+0x1e>
 8003b34:	08004740 	.word	0x08004740
 8003b38:	08004740 	.word	0x08004740
 8003b3c:	08004740 	.word	0x08004740
 8003b40:	08004744 	.word	0x08004744

08003b44 <__retarget_lock_init_recursive>:
 8003b44:	4770      	bx	lr

08003b46 <__retarget_lock_acquire_recursive>:
 8003b46:	4770      	bx	lr

08003b48 <__retarget_lock_release_recursive>:
 8003b48:	4770      	bx	lr
	...

08003b4c <_free_r>:
 8003b4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b4e:	2900      	cmp	r1, #0
 8003b50:	d044      	beq.n	8003bdc <_free_r+0x90>
 8003b52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b56:	9001      	str	r0, [sp, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f1a1 0404 	sub.w	r4, r1, #4
 8003b5e:	bfb8      	it	lt
 8003b60:	18e4      	addlt	r4, r4, r3
 8003b62:	f000 f8df 	bl	8003d24 <__malloc_lock>
 8003b66:	4a1e      	ldr	r2, [pc, #120]	; (8003be0 <_free_r+0x94>)
 8003b68:	9801      	ldr	r0, [sp, #4]
 8003b6a:	6813      	ldr	r3, [r2, #0]
 8003b6c:	b933      	cbnz	r3, 8003b7c <_free_r+0x30>
 8003b6e:	6063      	str	r3, [r4, #4]
 8003b70:	6014      	str	r4, [r2, #0]
 8003b72:	b003      	add	sp, #12
 8003b74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b78:	f000 b8da 	b.w	8003d30 <__malloc_unlock>
 8003b7c:	42a3      	cmp	r3, r4
 8003b7e:	d908      	bls.n	8003b92 <_free_r+0x46>
 8003b80:	6825      	ldr	r5, [r4, #0]
 8003b82:	1961      	adds	r1, r4, r5
 8003b84:	428b      	cmp	r3, r1
 8003b86:	bf01      	itttt	eq
 8003b88:	6819      	ldreq	r1, [r3, #0]
 8003b8a:	685b      	ldreq	r3, [r3, #4]
 8003b8c:	1949      	addeq	r1, r1, r5
 8003b8e:	6021      	streq	r1, [r4, #0]
 8003b90:	e7ed      	b.n	8003b6e <_free_r+0x22>
 8003b92:	461a      	mov	r2, r3
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	b10b      	cbz	r3, 8003b9c <_free_r+0x50>
 8003b98:	42a3      	cmp	r3, r4
 8003b9a:	d9fa      	bls.n	8003b92 <_free_r+0x46>
 8003b9c:	6811      	ldr	r1, [r2, #0]
 8003b9e:	1855      	adds	r5, r2, r1
 8003ba0:	42a5      	cmp	r5, r4
 8003ba2:	d10b      	bne.n	8003bbc <_free_r+0x70>
 8003ba4:	6824      	ldr	r4, [r4, #0]
 8003ba6:	4421      	add	r1, r4
 8003ba8:	1854      	adds	r4, r2, r1
 8003baa:	42a3      	cmp	r3, r4
 8003bac:	6011      	str	r1, [r2, #0]
 8003bae:	d1e0      	bne.n	8003b72 <_free_r+0x26>
 8003bb0:	681c      	ldr	r4, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	6053      	str	r3, [r2, #4]
 8003bb6:	440c      	add	r4, r1
 8003bb8:	6014      	str	r4, [r2, #0]
 8003bba:	e7da      	b.n	8003b72 <_free_r+0x26>
 8003bbc:	d902      	bls.n	8003bc4 <_free_r+0x78>
 8003bbe:	230c      	movs	r3, #12
 8003bc0:	6003      	str	r3, [r0, #0]
 8003bc2:	e7d6      	b.n	8003b72 <_free_r+0x26>
 8003bc4:	6825      	ldr	r5, [r4, #0]
 8003bc6:	1961      	adds	r1, r4, r5
 8003bc8:	428b      	cmp	r3, r1
 8003bca:	bf04      	itt	eq
 8003bcc:	6819      	ldreq	r1, [r3, #0]
 8003bce:	685b      	ldreq	r3, [r3, #4]
 8003bd0:	6063      	str	r3, [r4, #4]
 8003bd2:	bf04      	itt	eq
 8003bd4:	1949      	addeq	r1, r1, r5
 8003bd6:	6021      	streq	r1, [r4, #0]
 8003bd8:	6054      	str	r4, [r2, #4]
 8003bda:	e7ca      	b.n	8003b72 <_free_r+0x26>
 8003bdc:	b003      	add	sp, #12
 8003bde:	bd30      	pop	{r4, r5, pc}
 8003be0:	20000294 	.word	0x20000294

08003be4 <sbrk_aligned>:
 8003be4:	b570      	push	{r4, r5, r6, lr}
 8003be6:	4e0e      	ldr	r6, [pc, #56]	; (8003c20 <sbrk_aligned+0x3c>)
 8003be8:	460c      	mov	r4, r1
 8003bea:	6831      	ldr	r1, [r6, #0]
 8003bec:	4605      	mov	r5, r0
 8003bee:	b911      	cbnz	r1, 8003bf6 <sbrk_aligned+0x12>
 8003bf0:	f000 fcbc 	bl	800456c <_sbrk_r>
 8003bf4:	6030      	str	r0, [r6, #0]
 8003bf6:	4621      	mov	r1, r4
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	f000 fcb7 	bl	800456c <_sbrk_r>
 8003bfe:	1c43      	adds	r3, r0, #1
 8003c00:	d00a      	beq.n	8003c18 <sbrk_aligned+0x34>
 8003c02:	1cc4      	adds	r4, r0, #3
 8003c04:	f024 0403 	bic.w	r4, r4, #3
 8003c08:	42a0      	cmp	r0, r4
 8003c0a:	d007      	beq.n	8003c1c <sbrk_aligned+0x38>
 8003c0c:	1a21      	subs	r1, r4, r0
 8003c0e:	4628      	mov	r0, r5
 8003c10:	f000 fcac 	bl	800456c <_sbrk_r>
 8003c14:	3001      	adds	r0, #1
 8003c16:	d101      	bne.n	8003c1c <sbrk_aligned+0x38>
 8003c18:	f04f 34ff 	mov.w	r4, #4294967295
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	bd70      	pop	{r4, r5, r6, pc}
 8003c20:	20000298 	.word	0x20000298

08003c24 <_malloc_r>:
 8003c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c28:	1ccd      	adds	r5, r1, #3
 8003c2a:	f025 0503 	bic.w	r5, r5, #3
 8003c2e:	3508      	adds	r5, #8
 8003c30:	2d0c      	cmp	r5, #12
 8003c32:	bf38      	it	cc
 8003c34:	250c      	movcc	r5, #12
 8003c36:	2d00      	cmp	r5, #0
 8003c38:	4607      	mov	r7, r0
 8003c3a:	db01      	blt.n	8003c40 <_malloc_r+0x1c>
 8003c3c:	42a9      	cmp	r1, r5
 8003c3e:	d905      	bls.n	8003c4c <_malloc_r+0x28>
 8003c40:	230c      	movs	r3, #12
 8003c42:	603b      	str	r3, [r7, #0]
 8003c44:	2600      	movs	r6, #0
 8003c46:	4630      	mov	r0, r6
 8003c48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c4c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003d20 <_malloc_r+0xfc>
 8003c50:	f000 f868 	bl	8003d24 <__malloc_lock>
 8003c54:	f8d8 3000 	ldr.w	r3, [r8]
 8003c58:	461c      	mov	r4, r3
 8003c5a:	bb5c      	cbnz	r4, 8003cb4 <_malloc_r+0x90>
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	4638      	mov	r0, r7
 8003c60:	f7ff ffc0 	bl	8003be4 <sbrk_aligned>
 8003c64:	1c43      	adds	r3, r0, #1
 8003c66:	4604      	mov	r4, r0
 8003c68:	d155      	bne.n	8003d16 <_malloc_r+0xf2>
 8003c6a:	f8d8 4000 	ldr.w	r4, [r8]
 8003c6e:	4626      	mov	r6, r4
 8003c70:	2e00      	cmp	r6, #0
 8003c72:	d145      	bne.n	8003d00 <_malloc_r+0xdc>
 8003c74:	2c00      	cmp	r4, #0
 8003c76:	d048      	beq.n	8003d0a <_malloc_r+0xe6>
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	4631      	mov	r1, r6
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	eb04 0903 	add.w	r9, r4, r3
 8003c82:	f000 fc73 	bl	800456c <_sbrk_r>
 8003c86:	4581      	cmp	r9, r0
 8003c88:	d13f      	bne.n	8003d0a <_malloc_r+0xe6>
 8003c8a:	6821      	ldr	r1, [r4, #0]
 8003c8c:	1a6d      	subs	r5, r5, r1
 8003c8e:	4629      	mov	r1, r5
 8003c90:	4638      	mov	r0, r7
 8003c92:	f7ff ffa7 	bl	8003be4 <sbrk_aligned>
 8003c96:	3001      	adds	r0, #1
 8003c98:	d037      	beq.n	8003d0a <_malloc_r+0xe6>
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	442b      	add	r3, r5
 8003c9e:	6023      	str	r3, [r4, #0]
 8003ca0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d038      	beq.n	8003d1a <_malloc_r+0xf6>
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	42a2      	cmp	r2, r4
 8003cac:	d12b      	bne.n	8003d06 <_malloc_r+0xe2>
 8003cae:	2200      	movs	r2, #0
 8003cb0:	605a      	str	r2, [r3, #4]
 8003cb2:	e00f      	b.n	8003cd4 <_malloc_r+0xb0>
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	1b52      	subs	r2, r2, r5
 8003cb8:	d41f      	bmi.n	8003cfa <_malloc_r+0xd6>
 8003cba:	2a0b      	cmp	r2, #11
 8003cbc:	d917      	bls.n	8003cee <_malloc_r+0xca>
 8003cbe:	1961      	adds	r1, r4, r5
 8003cc0:	42a3      	cmp	r3, r4
 8003cc2:	6025      	str	r5, [r4, #0]
 8003cc4:	bf18      	it	ne
 8003cc6:	6059      	strne	r1, [r3, #4]
 8003cc8:	6863      	ldr	r3, [r4, #4]
 8003cca:	bf08      	it	eq
 8003ccc:	f8c8 1000 	streq.w	r1, [r8]
 8003cd0:	5162      	str	r2, [r4, r5]
 8003cd2:	604b      	str	r3, [r1, #4]
 8003cd4:	4638      	mov	r0, r7
 8003cd6:	f104 060b 	add.w	r6, r4, #11
 8003cda:	f000 f829 	bl	8003d30 <__malloc_unlock>
 8003cde:	f026 0607 	bic.w	r6, r6, #7
 8003ce2:	1d23      	adds	r3, r4, #4
 8003ce4:	1af2      	subs	r2, r6, r3
 8003ce6:	d0ae      	beq.n	8003c46 <_malloc_r+0x22>
 8003ce8:	1b9b      	subs	r3, r3, r6
 8003cea:	50a3      	str	r3, [r4, r2]
 8003cec:	e7ab      	b.n	8003c46 <_malloc_r+0x22>
 8003cee:	42a3      	cmp	r3, r4
 8003cf0:	6862      	ldr	r2, [r4, #4]
 8003cf2:	d1dd      	bne.n	8003cb0 <_malloc_r+0x8c>
 8003cf4:	f8c8 2000 	str.w	r2, [r8]
 8003cf8:	e7ec      	b.n	8003cd4 <_malloc_r+0xb0>
 8003cfa:	4623      	mov	r3, r4
 8003cfc:	6864      	ldr	r4, [r4, #4]
 8003cfe:	e7ac      	b.n	8003c5a <_malloc_r+0x36>
 8003d00:	4634      	mov	r4, r6
 8003d02:	6876      	ldr	r6, [r6, #4]
 8003d04:	e7b4      	b.n	8003c70 <_malloc_r+0x4c>
 8003d06:	4613      	mov	r3, r2
 8003d08:	e7cc      	b.n	8003ca4 <_malloc_r+0x80>
 8003d0a:	230c      	movs	r3, #12
 8003d0c:	603b      	str	r3, [r7, #0]
 8003d0e:	4638      	mov	r0, r7
 8003d10:	f000 f80e 	bl	8003d30 <__malloc_unlock>
 8003d14:	e797      	b.n	8003c46 <_malloc_r+0x22>
 8003d16:	6025      	str	r5, [r4, #0]
 8003d18:	e7dc      	b.n	8003cd4 <_malloc_r+0xb0>
 8003d1a:	605b      	str	r3, [r3, #4]
 8003d1c:	deff      	udf	#255	; 0xff
 8003d1e:	bf00      	nop
 8003d20:	20000294 	.word	0x20000294

08003d24 <__malloc_lock>:
 8003d24:	4801      	ldr	r0, [pc, #4]	; (8003d2c <__malloc_lock+0x8>)
 8003d26:	f7ff bf0e 	b.w	8003b46 <__retarget_lock_acquire_recursive>
 8003d2a:	bf00      	nop
 8003d2c:	20000290 	.word	0x20000290

08003d30 <__malloc_unlock>:
 8003d30:	4801      	ldr	r0, [pc, #4]	; (8003d38 <__malloc_unlock+0x8>)
 8003d32:	f7ff bf09 	b.w	8003b48 <__retarget_lock_release_recursive>
 8003d36:	bf00      	nop
 8003d38:	20000290 	.word	0x20000290

08003d3c <__sfputc_r>:
 8003d3c:	6893      	ldr	r3, [r2, #8]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	b410      	push	{r4}
 8003d44:	6093      	str	r3, [r2, #8]
 8003d46:	da08      	bge.n	8003d5a <__sfputc_r+0x1e>
 8003d48:	6994      	ldr	r4, [r2, #24]
 8003d4a:	42a3      	cmp	r3, r4
 8003d4c:	db01      	blt.n	8003d52 <__sfputc_r+0x16>
 8003d4e:	290a      	cmp	r1, #10
 8003d50:	d103      	bne.n	8003d5a <__sfputc_r+0x1e>
 8003d52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d56:	f000 bb73 	b.w	8004440 <__swbuf_r>
 8003d5a:	6813      	ldr	r3, [r2, #0]
 8003d5c:	1c58      	adds	r0, r3, #1
 8003d5e:	6010      	str	r0, [r2, #0]
 8003d60:	7019      	strb	r1, [r3, #0]
 8003d62:	4608      	mov	r0, r1
 8003d64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <__sfputs_r>:
 8003d6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	460f      	mov	r7, r1
 8003d70:	4614      	mov	r4, r2
 8003d72:	18d5      	adds	r5, r2, r3
 8003d74:	42ac      	cmp	r4, r5
 8003d76:	d101      	bne.n	8003d7c <__sfputs_r+0x12>
 8003d78:	2000      	movs	r0, #0
 8003d7a:	e007      	b.n	8003d8c <__sfputs_r+0x22>
 8003d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d80:	463a      	mov	r2, r7
 8003d82:	4630      	mov	r0, r6
 8003d84:	f7ff ffda 	bl	8003d3c <__sfputc_r>
 8003d88:	1c43      	adds	r3, r0, #1
 8003d8a:	d1f3      	bne.n	8003d74 <__sfputs_r+0xa>
 8003d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d90 <_vfiprintf_r>:
 8003d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d94:	460d      	mov	r5, r1
 8003d96:	b09d      	sub	sp, #116	; 0x74
 8003d98:	4614      	mov	r4, r2
 8003d9a:	4698      	mov	r8, r3
 8003d9c:	4606      	mov	r6, r0
 8003d9e:	b118      	cbz	r0, 8003da8 <_vfiprintf_r+0x18>
 8003da0:	6a03      	ldr	r3, [r0, #32]
 8003da2:	b90b      	cbnz	r3, 8003da8 <_vfiprintf_r+0x18>
 8003da4:	f7ff fdca 	bl	800393c <__sinit>
 8003da8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003daa:	07d9      	lsls	r1, r3, #31
 8003dac:	d405      	bmi.n	8003dba <_vfiprintf_r+0x2a>
 8003dae:	89ab      	ldrh	r3, [r5, #12]
 8003db0:	059a      	lsls	r2, r3, #22
 8003db2:	d402      	bmi.n	8003dba <_vfiprintf_r+0x2a>
 8003db4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003db6:	f7ff fec6 	bl	8003b46 <__retarget_lock_acquire_recursive>
 8003dba:	89ab      	ldrh	r3, [r5, #12]
 8003dbc:	071b      	lsls	r3, r3, #28
 8003dbe:	d501      	bpl.n	8003dc4 <_vfiprintf_r+0x34>
 8003dc0:	692b      	ldr	r3, [r5, #16]
 8003dc2:	b99b      	cbnz	r3, 8003dec <_vfiprintf_r+0x5c>
 8003dc4:	4629      	mov	r1, r5
 8003dc6:	4630      	mov	r0, r6
 8003dc8:	f000 fb78 	bl	80044bc <__swsetup_r>
 8003dcc:	b170      	cbz	r0, 8003dec <_vfiprintf_r+0x5c>
 8003dce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003dd0:	07dc      	lsls	r4, r3, #31
 8003dd2:	d504      	bpl.n	8003dde <_vfiprintf_r+0x4e>
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	b01d      	add	sp, #116	; 0x74
 8003dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dde:	89ab      	ldrh	r3, [r5, #12]
 8003de0:	0598      	lsls	r0, r3, #22
 8003de2:	d4f7      	bmi.n	8003dd4 <_vfiprintf_r+0x44>
 8003de4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003de6:	f7ff feaf 	bl	8003b48 <__retarget_lock_release_recursive>
 8003dea:	e7f3      	b.n	8003dd4 <_vfiprintf_r+0x44>
 8003dec:	2300      	movs	r3, #0
 8003dee:	9309      	str	r3, [sp, #36]	; 0x24
 8003df0:	2320      	movs	r3, #32
 8003df2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003df6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003dfa:	2330      	movs	r3, #48	; 0x30
 8003dfc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003fb0 <_vfiprintf_r+0x220>
 8003e00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e04:	f04f 0901 	mov.w	r9, #1
 8003e08:	4623      	mov	r3, r4
 8003e0a:	469a      	mov	sl, r3
 8003e0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e10:	b10a      	cbz	r2, 8003e16 <_vfiprintf_r+0x86>
 8003e12:	2a25      	cmp	r2, #37	; 0x25
 8003e14:	d1f9      	bne.n	8003e0a <_vfiprintf_r+0x7a>
 8003e16:	ebba 0b04 	subs.w	fp, sl, r4
 8003e1a:	d00b      	beq.n	8003e34 <_vfiprintf_r+0xa4>
 8003e1c:	465b      	mov	r3, fp
 8003e1e:	4622      	mov	r2, r4
 8003e20:	4629      	mov	r1, r5
 8003e22:	4630      	mov	r0, r6
 8003e24:	f7ff ffa1 	bl	8003d6a <__sfputs_r>
 8003e28:	3001      	adds	r0, #1
 8003e2a:	f000 80a9 	beq.w	8003f80 <_vfiprintf_r+0x1f0>
 8003e2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e30:	445a      	add	r2, fp
 8003e32:	9209      	str	r2, [sp, #36]	; 0x24
 8003e34:	f89a 3000 	ldrb.w	r3, [sl]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80a1 	beq.w	8003f80 <_vfiprintf_r+0x1f0>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295
 8003e44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e48:	f10a 0a01 	add.w	sl, sl, #1
 8003e4c:	9304      	str	r3, [sp, #16]
 8003e4e:	9307      	str	r3, [sp, #28]
 8003e50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e54:	931a      	str	r3, [sp, #104]	; 0x68
 8003e56:	4654      	mov	r4, sl
 8003e58:	2205      	movs	r2, #5
 8003e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e5e:	4854      	ldr	r0, [pc, #336]	; (8003fb0 <_vfiprintf_r+0x220>)
 8003e60:	f7fc f9b6 	bl	80001d0 <memchr>
 8003e64:	9a04      	ldr	r2, [sp, #16]
 8003e66:	b9d8      	cbnz	r0, 8003ea0 <_vfiprintf_r+0x110>
 8003e68:	06d1      	lsls	r1, r2, #27
 8003e6a:	bf44      	itt	mi
 8003e6c:	2320      	movmi	r3, #32
 8003e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e72:	0713      	lsls	r3, r2, #28
 8003e74:	bf44      	itt	mi
 8003e76:	232b      	movmi	r3, #43	; 0x2b
 8003e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8003e80:	2b2a      	cmp	r3, #42	; 0x2a
 8003e82:	d015      	beq.n	8003eb0 <_vfiprintf_r+0x120>
 8003e84:	9a07      	ldr	r2, [sp, #28]
 8003e86:	4654      	mov	r4, sl
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f04f 0c0a 	mov.w	ip, #10
 8003e8e:	4621      	mov	r1, r4
 8003e90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e94:	3b30      	subs	r3, #48	; 0x30
 8003e96:	2b09      	cmp	r3, #9
 8003e98:	d94d      	bls.n	8003f36 <_vfiprintf_r+0x1a6>
 8003e9a:	b1b0      	cbz	r0, 8003eca <_vfiprintf_r+0x13a>
 8003e9c:	9207      	str	r2, [sp, #28]
 8003e9e:	e014      	b.n	8003eca <_vfiprintf_r+0x13a>
 8003ea0:	eba0 0308 	sub.w	r3, r0, r8
 8003ea4:	fa09 f303 	lsl.w	r3, r9, r3
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	9304      	str	r3, [sp, #16]
 8003eac:	46a2      	mov	sl, r4
 8003eae:	e7d2      	b.n	8003e56 <_vfiprintf_r+0xc6>
 8003eb0:	9b03      	ldr	r3, [sp, #12]
 8003eb2:	1d19      	adds	r1, r3, #4
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	9103      	str	r1, [sp, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bfbb      	ittet	lt
 8003ebc:	425b      	neglt	r3, r3
 8003ebe:	f042 0202 	orrlt.w	r2, r2, #2
 8003ec2:	9307      	strge	r3, [sp, #28]
 8003ec4:	9307      	strlt	r3, [sp, #28]
 8003ec6:	bfb8      	it	lt
 8003ec8:	9204      	strlt	r2, [sp, #16]
 8003eca:	7823      	ldrb	r3, [r4, #0]
 8003ecc:	2b2e      	cmp	r3, #46	; 0x2e
 8003ece:	d10c      	bne.n	8003eea <_vfiprintf_r+0x15a>
 8003ed0:	7863      	ldrb	r3, [r4, #1]
 8003ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ed4:	d134      	bne.n	8003f40 <_vfiprintf_r+0x1b0>
 8003ed6:	9b03      	ldr	r3, [sp, #12]
 8003ed8:	1d1a      	adds	r2, r3, #4
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	9203      	str	r2, [sp, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	bfb8      	it	lt
 8003ee2:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ee6:	3402      	adds	r4, #2
 8003ee8:	9305      	str	r3, [sp, #20]
 8003eea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003fc0 <_vfiprintf_r+0x230>
 8003eee:	7821      	ldrb	r1, [r4, #0]
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	4650      	mov	r0, sl
 8003ef4:	f7fc f96c 	bl	80001d0 <memchr>
 8003ef8:	b138      	cbz	r0, 8003f0a <_vfiprintf_r+0x17a>
 8003efa:	9b04      	ldr	r3, [sp, #16]
 8003efc:	eba0 000a 	sub.w	r0, r0, sl
 8003f00:	2240      	movs	r2, #64	; 0x40
 8003f02:	4082      	lsls	r2, r0
 8003f04:	4313      	orrs	r3, r2
 8003f06:	3401      	adds	r4, #1
 8003f08:	9304      	str	r3, [sp, #16]
 8003f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f0e:	4829      	ldr	r0, [pc, #164]	; (8003fb4 <_vfiprintf_r+0x224>)
 8003f10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f14:	2206      	movs	r2, #6
 8003f16:	f7fc f95b 	bl	80001d0 <memchr>
 8003f1a:	2800      	cmp	r0, #0
 8003f1c:	d03f      	beq.n	8003f9e <_vfiprintf_r+0x20e>
 8003f1e:	4b26      	ldr	r3, [pc, #152]	; (8003fb8 <_vfiprintf_r+0x228>)
 8003f20:	bb1b      	cbnz	r3, 8003f6a <_vfiprintf_r+0x1da>
 8003f22:	9b03      	ldr	r3, [sp, #12]
 8003f24:	3307      	adds	r3, #7
 8003f26:	f023 0307 	bic.w	r3, r3, #7
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	9303      	str	r3, [sp, #12]
 8003f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f30:	443b      	add	r3, r7
 8003f32:	9309      	str	r3, [sp, #36]	; 0x24
 8003f34:	e768      	b.n	8003e08 <_vfiprintf_r+0x78>
 8003f36:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f3a:	460c      	mov	r4, r1
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	e7a6      	b.n	8003e8e <_vfiprintf_r+0xfe>
 8003f40:	2300      	movs	r3, #0
 8003f42:	3401      	adds	r4, #1
 8003f44:	9305      	str	r3, [sp, #20]
 8003f46:	4619      	mov	r1, r3
 8003f48:	f04f 0c0a 	mov.w	ip, #10
 8003f4c:	4620      	mov	r0, r4
 8003f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f52:	3a30      	subs	r2, #48	; 0x30
 8003f54:	2a09      	cmp	r2, #9
 8003f56:	d903      	bls.n	8003f60 <_vfiprintf_r+0x1d0>
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0c6      	beq.n	8003eea <_vfiprintf_r+0x15a>
 8003f5c:	9105      	str	r1, [sp, #20]
 8003f5e:	e7c4      	b.n	8003eea <_vfiprintf_r+0x15a>
 8003f60:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f64:	4604      	mov	r4, r0
 8003f66:	2301      	movs	r3, #1
 8003f68:	e7f0      	b.n	8003f4c <_vfiprintf_r+0x1bc>
 8003f6a:	ab03      	add	r3, sp, #12
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	462a      	mov	r2, r5
 8003f70:	4b12      	ldr	r3, [pc, #72]	; (8003fbc <_vfiprintf_r+0x22c>)
 8003f72:	a904      	add	r1, sp, #16
 8003f74:	4630      	mov	r0, r6
 8003f76:	f3af 8000 	nop.w
 8003f7a:	4607      	mov	r7, r0
 8003f7c:	1c78      	adds	r0, r7, #1
 8003f7e:	d1d6      	bne.n	8003f2e <_vfiprintf_r+0x19e>
 8003f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f82:	07d9      	lsls	r1, r3, #31
 8003f84:	d405      	bmi.n	8003f92 <_vfiprintf_r+0x202>
 8003f86:	89ab      	ldrh	r3, [r5, #12]
 8003f88:	059a      	lsls	r2, r3, #22
 8003f8a:	d402      	bmi.n	8003f92 <_vfiprintf_r+0x202>
 8003f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f8e:	f7ff fddb 	bl	8003b48 <__retarget_lock_release_recursive>
 8003f92:	89ab      	ldrh	r3, [r5, #12]
 8003f94:	065b      	lsls	r3, r3, #25
 8003f96:	f53f af1d 	bmi.w	8003dd4 <_vfiprintf_r+0x44>
 8003f9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f9c:	e71c      	b.n	8003dd8 <_vfiprintf_r+0x48>
 8003f9e:	ab03      	add	r3, sp, #12
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	462a      	mov	r2, r5
 8003fa4:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <_vfiprintf_r+0x22c>)
 8003fa6:	a904      	add	r1, sp, #16
 8003fa8:	4630      	mov	r0, r6
 8003faa:	f000 f879 	bl	80040a0 <_printf_i>
 8003fae:	e7e4      	b.n	8003f7a <_vfiprintf_r+0x1ea>
 8003fb0:	08004704 	.word	0x08004704
 8003fb4:	0800470e 	.word	0x0800470e
 8003fb8:	00000000 	.word	0x00000000
 8003fbc:	08003d6b 	.word	0x08003d6b
 8003fc0:	0800470a 	.word	0x0800470a

08003fc4 <_printf_common>:
 8003fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc8:	4616      	mov	r6, r2
 8003fca:	4699      	mov	r9, r3
 8003fcc:	688a      	ldr	r2, [r1, #8]
 8003fce:	690b      	ldr	r3, [r1, #16]
 8003fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	bfb8      	it	lt
 8003fd8:	4613      	movlt	r3, r2
 8003fda:	6033      	str	r3, [r6, #0]
 8003fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fe0:	4607      	mov	r7, r0
 8003fe2:	460c      	mov	r4, r1
 8003fe4:	b10a      	cbz	r2, 8003fea <_printf_common+0x26>
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	6033      	str	r3, [r6, #0]
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	0699      	lsls	r1, r3, #26
 8003fee:	bf42      	ittt	mi
 8003ff0:	6833      	ldrmi	r3, [r6, #0]
 8003ff2:	3302      	addmi	r3, #2
 8003ff4:	6033      	strmi	r3, [r6, #0]
 8003ff6:	6825      	ldr	r5, [r4, #0]
 8003ff8:	f015 0506 	ands.w	r5, r5, #6
 8003ffc:	d106      	bne.n	800400c <_printf_common+0x48>
 8003ffe:	f104 0a19 	add.w	sl, r4, #25
 8004002:	68e3      	ldr	r3, [r4, #12]
 8004004:	6832      	ldr	r2, [r6, #0]
 8004006:	1a9b      	subs	r3, r3, r2
 8004008:	42ab      	cmp	r3, r5
 800400a:	dc26      	bgt.n	800405a <_printf_common+0x96>
 800400c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004010:	1e13      	subs	r3, r2, #0
 8004012:	6822      	ldr	r2, [r4, #0]
 8004014:	bf18      	it	ne
 8004016:	2301      	movne	r3, #1
 8004018:	0692      	lsls	r2, r2, #26
 800401a:	d42b      	bmi.n	8004074 <_printf_common+0xb0>
 800401c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004020:	4649      	mov	r1, r9
 8004022:	4638      	mov	r0, r7
 8004024:	47c0      	blx	r8
 8004026:	3001      	adds	r0, #1
 8004028:	d01e      	beq.n	8004068 <_printf_common+0xa4>
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	6922      	ldr	r2, [r4, #16]
 800402e:	f003 0306 	and.w	r3, r3, #6
 8004032:	2b04      	cmp	r3, #4
 8004034:	bf02      	ittt	eq
 8004036:	68e5      	ldreq	r5, [r4, #12]
 8004038:	6833      	ldreq	r3, [r6, #0]
 800403a:	1aed      	subeq	r5, r5, r3
 800403c:	68a3      	ldr	r3, [r4, #8]
 800403e:	bf0c      	ite	eq
 8004040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004044:	2500      	movne	r5, #0
 8004046:	4293      	cmp	r3, r2
 8004048:	bfc4      	itt	gt
 800404a:	1a9b      	subgt	r3, r3, r2
 800404c:	18ed      	addgt	r5, r5, r3
 800404e:	2600      	movs	r6, #0
 8004050:	341a      	adds	r4, #26
 8004052:	42b5      	cmp	r5, r6
 8004054:	d11a      	bne.n	800408c <_printf_common+0xc8>
 8004056:	2000      	movs	r0, #0
 8004058:	e008      	b.n	800406c <_printf_common+0xa8>
 800405a:	2301      	movs	r3, #1
 800405c:	4652      	mov	r2, sl
 800405e:	4649      	mov	r1, r9
 8004060:	4638      	mov	r0, r7
 8004062:	47c0      	blx	r8
 8004064:	3001      	adds	r0, #1
 8004066:	d103      	bne.n	8004070 <_printf_common+0xac>
 8004068:	f04f 30ff 	mov.w	r0, #4294967295
 800406c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004070:	3501      	adds	r5, #1
 8004072:	e7c6      	b.n	8004002 <_printf_common+0x3e>
 8004074:	18e1      	adds	r1, r4, r3
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	2030      	movs	r0, #48	; 0x30
 800407a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800407e:	4422      	add	r2, r4
 8004080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004088:	3302      	adds	r3, #2
 800408a:	e7c7      	b.n	800401c <_printf_common+0x58>
 800408c:	2301      	movs	r3, #1
 800408e:	4622      	mov	r2, r4
 8004090:	4649      	mov	r1, r9
 8004092:	4638      	mov	r0, r7
 8004094:	47c0      	blx	r8
 8004096:	3001      	adds	r0, #1
 8004098:	d0e6      	beq.n	8004068 <_printf_common+0xa4>
 800409a:	3601      	adds	r6, #1
 800409c:	e7d9      	b.n	8004052 <_printf_common+0x8e>
	...

080040a0 <_printf_i>:
 80040a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040a4:	7e0f      	ldrb	r7, [r1, #24]
 80040a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040a8:	2f78      	cmp	r7, #120	; 0x78
 80040aa:	4691      	mov	r9, r2
 80040ac:	4680      	mov	r8, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	469a      	mov	sl, r3
 80040b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040b6:	d807      	bhi.n	80040c8 <_printf_i+0x28>
 80040b8:	2f62      	cmp	r7, #98	; 0x62
 80040ba:	d80a      	bhi.n	80040d2 <_printf_i+0x32>
 80040bc:	2f00      	cmp	r7, #0
 80040be:	f000 80d4 	beq.w	800426a <_printf_i+0x1ca>
 80040c2:	2f58      	cmp	r7, #88	; 0x58
 80040c4:	f000 80c0 	beq.w	8004248 <_printf_i+0x1a8>
 80040c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040d0:	e03a      	b.n	8004148 <_printf_i+0xa8>
 80040d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040d6:	2b15      	cmp	r3, #21
 80040d8:	d8f6      	bhi.n	80040c8 <_printf_i+0x28>
 80040da:	a101      	add	r1, pc, #4	; (adr r1, 80040e0 <_printf_i+0x40>)
 80040dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040e0:	08004139 	.word	0x08004139
 80040e4:	0800414d 	.word	0x0800414d
 80040e8:	080040c9 	.word	0x080040c9
 80040ec:	080040c9 	.word	0x080040c9
 80040f0:	080040c9 	.word	0x080040c9
 80040f4:	080040c9 	.word	0x080040c9
 80040f8:	0800414d 	.word	0x0800414d
 80040fc:	080040c9 	.word	0x080040c9
 8004100:	080040c9 	.word	0x080040c9
 8004104:	080040c9 	.word	0x080040c9
 8004108:	080040c9 	.word	0x080040c9
 800410c:	08004251 	.word	0x08004251
 8004110:	08004179 	.word	0x08004179
 8004114:	0800420b 	.word	0x0800420b
 8004118:	080040c9 	.word	0x080040c9
 800411c:	080040c9 	.word	0x080040c9
 8004120:	08004273 	.word	0x08004273
 8004124:	080040c9 	.word	0x080040c9
 8004128:	08004179 	.word	0x08004179
 800412c:	080040c9 	.word	0x080040c9
 8004130:	080040c9 	.word	0x080040c9
 8004134:	08004213 	.word	0x08004213
 8004138:	682b      	ldr	r3, [r5, #0]
 800413a:	1d1a      	adds	r2, r3, #4
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	602a      	str	r2, [r5, #0]
 8004140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004148:	2301      	movs	r3, #1
 800414a:	e09f      	b.n	800428c <_printf_i+0x1ec>
 800414c:	6820      	ldr	r0, [r4, #0]
 800414e:	682b      	ldr	r3, [r5, #0]
 8004150:	0607      	lsls	r7, r0, #24
 8004152:	f103 0104 	add.w	r1, r3, #4
 8004156:	6029      	str	r1, [r5, #0]
 8004158:	d501      	bpl.n	800415e <_printf_i+0xbe>
 800415a:	681e      	ldr	r6, [r3, #0]
 800415c:	e003      	b.n	8004166 <_printf_i+0xc6>
 800415e:	0646      	lsls	r6, r0, #25
 8004160:	d5fb      	bpl.n	800415a <_printf_i+0xba>
 8004162:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004166:	2e00      	cmp	r6, #0
 8004168:	da03      	bge.n	8004172 <_printf_i+0xd2>
 800416a:	232d      	movs	r3, #45	; 0x2d
 800416c:	4276      	negs	r6, r6
 800416e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004172:	485a      	ldr	r0, [pc, #360]	; (80042dc <_printf_i+0x23c>)
 8004174:	230a      	movs	r3, #10
 8004176:	e012      	b.n	800419e <_printf_i+0xfe>
 8004178:	682b      	ldr	r3, [r5, #0]
 800417a:	6820      	ldr	r0, [r4, #0]
 800417c:	1d19      	adds	r1, r3, #4
 800417e:	6029      	str	r1, [r5, #0]
 8004180:	0605      	lsls	r5, r0, #24
 8004182:	d501      	bpl.n	8004188 <_printf_i+0xe8>
 8004184:	681e      	ldr	r6, [r3, #0]
 8004186:	e002      	b.n	800418e <_printf_i+0xee>
 8004188:	0641      	lsls	r1, r0, #25
 800418a:	d5fb      	bpl.n	8004184 <_printf_i+0xe4>
 800418c:	881e      	ldrh	r6, [r3, #0]
 800418e:	4853      	ldr	r0, [pc, #332]	; (80042dc <_printf_i+0x23c>)
 8004190:	2f6f      	cmp	r7, #111	; 0x6f
 8004192:	bf0c      	ite	eq
 8004194:	2308      	moveq	r3, #8
 8004196:	230a      	movne	r3, #10
 8004198:	2100      	movs	r1, #0
 800419a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800419e:	6865      	ldr	r5, [r4, #4]
 80041a0:	60a5      	str	r5, [r4, #8]
 80041a2:	2d00      	cmp	r5, #0
 80041a4:	bfa2      	ittt	ge
 80041a6:	6821      	ldrge	r1, [r4, #0]
 80041a8:	f021 0104 	bicge.w	r1, r1, #4
 80041ac:	6021      	strge	r1, [r4, #0]
 80041ae:	b90e      	cbnz	r6, 80041b4 <_printf_i+0x114>
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	d04b      	beq.n	800424c <_printf_i+0x1ac>
 80041b4:	4615      	mov	r5, r2
 80041b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80041ba:	fb03 6711 	mls	r7, r3, r1, r6
 80041be:	5dc7      	ldrb	r7, [r0, r7]
 80041c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041c4:	4637      	mov	r7, r6
 80041c6:	42bb      	cmp	r3, r7
 80041c8:	460e      	mov	r6, r1
 80041ca:	d9f4      	bls.n	80041b6 <_printf_i+0x116>
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d10b      	bne.n	80041e8 <_printf_i+0x148>
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	07de      	lsls	r6, r3, #31
 80041d4:	d508      	bpl.n	80041e8 <_printf_i+0x148>
 80041d6:	6923      	ldr	r3, [r4, #16]
 80041d8:	6861      	ldr	r1, [r4, #4]
 80041da:	4299      	cmp	r1, r3
 80041dc:	bfde      	ittt	le
 80041de:	2330      	movle	r3, #48	; 0x30
 80041e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041e8:	1b52      	subs	r2, r2, r5
 80041ea:	6122      	str	r2, [r4, #16]
 80041ec:	f8cd a000 	str.w	sl, [sp]
 80041f0:	464b      	mov	r3, r9
 80041f2:	aa03      	add	r2, sp, #12
 80041f4:	4621      	mov	r1, r4
 80041f6:	4640      	mov	r0, r8
 80041f8:	f7ff fee4 	bl	8003fc4 <_printf_common>
 80041fc:	3001      	adds	r0, #1
 80041fe:	d14a      	bne.n	8004296 <_printf_i+0x1f6>
 8004200:	f04f 30ff 	mov.w	r0, #4294967295
 8004204:	b004      	add	sp, #16
 8004206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800420a:	6823      	ldr	r3, [r4, #0]
 800420c:	f043 0320 	orr.w	r3, r3, #32
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	4833      	ldr	r0, [pc, #204]	; (80042e0 <_printf_i+0x240>)
 8004214:	2778      	movs	r7, #120	; 0x78
 8004216:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	6829      	ldr	r1, [r5, #0]
 800421e:	061f      	lsls	r7, r3, #24
 8004220:	f851 6b04 	ldr.w	r6, [r1], #4
 8004224:	d402      	bmi.n	800422c <_printf_i+0x18c>
 8004226:	065f      	lsls	r7, r3, #25
 8004228:	bf48      	it	mi
 800422a:	b2b6      	uxthmi	r6, r6
 800422c:	07df      	lsls	r7, r3, #31
 800422e:	bf48      	it	mi
 8004230:	f043 0320 	orrmi.w	r3, r3, #32
 8004234:	6029      	str	r1, [r5, #0]
 8004236:	bf48      	it	mi
 8004238:	6023      	strmi	r3, [r4, #0]
 800423a:	b91e      	cbnz	r6, 8004244 <_printf_i+0x1a4>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	f023 0320 	bic.w	r3, r3, #32
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	2310      	movs	r3, #16
 8004246:	e7a7      	b.n	8004198 <_printf_i+0xf8>
 8004248:	4824      	ldr	r0, [pc, #144]	; (80042dc <_printf_i+0x23c>)
 800424a:	e7e4      	b.n	8004216 <_printf_i+0x176>
 800424c:	4615      	mov	r5, r2
 800424e:	e7bd      	b.n	80041cc <_printf_i+0x12c>
 8004250:	682b      	ldr	r3, [r5, #0]
 8004252:	6826      	ldr	r6, [r4, #0]
 8004254:	6961      	ldr	r1, [r4, #20]
 8004256:	1d18      	adds	r0, r3, #4
 8004258:	6028      	str	r0, [r5, #0]
 800425a:	0635      	lsls	r5, r6, #24
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	d501      	bpl.n	8004264 <_printf_i+0x1c4>
 8004260:	6019      	str	r1, [r3, #0]
 8004262:	e002      	b.n	800426a <_printf_i+0x1ca>
 8004264:	0670      	lsls	r0, r6, #25
 8004266:	d5fb      	bpl.n	8004260 <_printf_i+0x1c0>
 8004268:	8019      	strh	r1, [r3, #0]
 800426a:	2300      	movs	r3, #0
 800426c:	6123      	str	r3, [r4, #16]
 800426e:	4615      	mov	r5, r2
 8004270:	e7bc      	b.n	80041ec <_printf_i+0x14c>
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	1d1a      	adds	r2, r3, #4
 8004276:	602a      	str	r2, [r5, #0]
 8004278:	681d      	ldr	r5, [r3, #0]
 800427a:	6862      	ldr	r2, [r4, #4]
 800427c:	2100      	movs	r1, #0
 800427e:	4628      	mov	r0, r5
 8004280:	f7fb ffa6 	bl	80001d0 <memchr>
 8004284:	b108      	cbz	r0, 800428a <_printf_i+0x1ea>
 8004286:	1b40      	subs	r0, r0, r5
 8004288:	6060      	str	r0, [r4, #4]
 800428a:	6863      	ldr	r3, [r4, #4]
 800428c:	6123      	str	r3, [r4, #16]
 800428e:	2300      	movs	r3, #0
 8004290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004294:	e7aa      	b.n	80041ec <_printf_i+0x14c>
 8004296:	6923      	ldr	r3, [r4, #16]
 8004298:	462a      	mov	r2, r5
 800429a:	4649      	mov	r1, r9
 800429c:	4640      	mov	r0, r8
 800429e:	47d0      	blx	sl
 80042a0:	3001      	adds	r0, #1
 80042a2:	d0ad      	beq.n	8004200 <_printf_i+0x160>
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	079b      	lsls	r3, r3, #30
 80042a8:	d413      	bmi.n	80042d2 <_printf_i+0x232>
 80042aa:	68e0      	ldr	r0, [r4, #12]
 80042ac:	9b03      	ldr	r3, [sp, #12]
 80042ae:	4298      	cmp	r0, r3
 80042b0:	bfb8      	it	lt
 80042b2:	4618      	movlt	r0, r3
 80042b4:	e7a6      	b.n	8004204 <_printf_i+0x164>
 80042b6:	2301      	movs	r3, #1
 80042b8:	4632      	mov	r2, r6
 80042ba:	4649      	mov	r1, r9
 80042bc:	4640      	mov	r0, r8
 80042be:	47d0      	blx	sl
 80042c0:	3001      	adds	r0, #1
 80042c2:	d09d      	beq.n	8004200 <_printf_i+0x160>
 80042c4:	3501      	adds	r5, #1
 80042c6:	68e3      	ldr	r3, [r4, #12]
 80042c8:	9903      	ldr	r1, [sp, #12]
 80042ca:	1a5b      	subs	r3, r3, r1
 80042cc:	42ab      	cmp	r3, r5
 80042ce:	dcf2      	bgt.n	80042b6 <_printf_i+0x216>
 80042d0:	e7eb      	b.n	80042aa <_printf_i+0x20a>
 80042d2:	2500      	movs	r5, #0
 80042d4:	f104 0619 	add.w	r6, r4, #25
 80042d8:	e7f5      	b.n	80042c6 <_printf_i+0x226>
 80042da:	bf00      	nop
 80042dc:	08004715 	.word	0x08004715
 80042e0:	08004726 	.word	0x08004726

080042e4 <__sflush_r>:
 80042e4:	898a      	ldrh	r2, [r1, #12]
 80042e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042ea:	4605      	mov	r5, r0
 80042ec:	0710      	lsls	r0, r2, #28
 80042ee:	460c      	mov	r4, r1
 80042f0:	d458      	bmi.n	80043a4 <__sflush_r+0xc0>
 80042f2:	684b      	ldr	r3, [r1, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	dc05      	bgt.n	8004304 <__sflush_r+0x20>
 80042f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	dc02      	bgt.n	8004304 <__sflush_r+0x20>
 80042fe:	2000      	movs	r0, #0
 8004300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004304:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004306:	2e00      	cmp	r6, #0
 8004308:	d0f9      	beq.n	80042fe <__sflush_r+0x1a>
 800430a:	2300      	movs	r3, #0
 800430c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004310:	682f      	ldr	r7, [r5, #0]
 8004312:	6a21      	ldr	r1, [r4, #32]
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	d032      	beq.n	800437e <__sflush_r+0x9a>
 8004318:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800431a:	89a3      	ldrh	r3, [r4, #12]
 800431c:	075a      	lsls	r2, r3, #29
 800431e:	d505      	bpl.n	800432c <__sflush_r+0x48>
 8004320:	6863      	ldr	r3, [r4, #4]
 8004322:	1ac0      	subs	r0, r0, r3
 8004324:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004326:	b10b      	cbz	r3, 800432c <__sflush_r+0x48>
 8004328:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800432a:	1ac0      	subs	r0, r0, r3
 800432c:	2300      	movs	r3, #0
 800432e:	4602      	mov	r2, r0
 8004330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004332:	6a21      	ldr	r1, [r4, #32]
 8004334:	4628      	mov	r0, r5
 8004336:	47b0      	blx	r6
 8004338:	1c43      	adds	r3, r0, #1
 800433a:	89a3      	ldrh	r3, [r4, #12]
 800433c:	d106      	bne.n	800434c <__sflush_r+0x68>
 800433e:	6829      	ldr	r1, [r5, #0]
 8004340:	291d      	cmp	r1, #29
 8004342:	d82b      	bhi.n	800439c <__sflush_r+0xb8>
 8004344:	4a29      	ldr	r2, [pc, #164]	; (80043ec <__sflush_r+0x108>)
 8004346:	410a      	asrs	r2, r1
 8004348:	07d6      	lsls	r6, r2, #31
 800434a:	d427      	bmi.n	800439c <__sflush_r+0xb8>
 800434c:	2200      	movs	r2, #0
 800434e:	6062      	str	r2, [r4, #4]
 8004350:	04d9      	lsls	r1, r3, #19
 8004352:	6922      	ldr	r2, [r4, #16]
 8004354:	6022      	str	r2, [r4, #0]
 8004356:	d504      	bpl.n	8004362 <__sflush_r+0x7e>
 8004358:	1c42      	adds	r2, r0, #1
 800435a:	d101      	bne.n	8004360 <__sflush_r+0x7c>
 800435c:	682b      	ldr	r3, [r5, #0]
 800435e:	b903      	cbnz	r3, 8004362 <__sflush_r+0x7e>
 8004360:	6560      	str	r0, [r4, #84]	; 0x54
 8004362:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004364:	602f      	str	r7, [r5, #0]
 8004366:	2900      	cmp	r1, #0
 8004368:	d0c9      	beq.n	80042fe <__sflush_r+0x1a>
 800436a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800436e:	4299      	cmp	r1, r3
 8004370:	d002      	beq.n	8004378 <__sflush_r+0x94>
 8004372:	4628      	mov	r0, r5
 8004374:	f7ff fbea 	bl	8003b4c <_free_r>
 8004378:	2000      	movs	r0, #0
 800437a:	6360      	str	r0, [r4, #52]	; 0x34
 800437c:	e7c0      	b.n	8004300 <__sflush_r+0x1c>
 800437e:	2301      	movs	r3, #1
 8004380:	4628      	mov	r0, r5
 8004382:	47b0      	blx	r6
 8004384:	1c41      	adds	r1, r0, #1
 8004386:	d1c8      	bne.n	800431a <__sflush_r+0x36>
 8004388:	682b      	ldr	r3, [r5, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0c5      	beq.n	800431a <__sflush_r+0x36>
 800438e:	2b1d      	cmp	r3, #29
 8004390:	d001      	beq.n	8004396 <__sflush_r+0xb2>
 8004392:	2b16      	cmp	r3, #22
 8004394:	d101      	bne.n	800439a <__sflush_r+0xb6>
 8004396:	602f      	str	r7, [r5, #0]
 8004398:	e7b1      	b.n	80042fe <__sflush_r+0x1a>
 800439a:	89a3      	ldrh	r3, [r4, #12]
 800439c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043a0:	81a3      	strh	r3, [r4, #12]
 80043a2:	e7ad      	b.n	8004300 <__sflush_r+0x1c>
 80043a4:	690f      	ldr	r7, [r1, #16]
 80043a6:	2f00      	cmp	r7, #0
 80043a8:	d0a9      	beq.n	80042fe <__sflush_r+0x1a>
 80043aa:	0793      	lsls	r3, r2, #30
 80043ac:	680e      	ldr	r6, [r1, #0]
 80043ae:	bf08      	it	eq
 80043b0:	694b      	ldreq	r3, [r1, #20]
 80043b2:	600f      	str	r7, [r1, #0]
 80043b4:	bf18      	it	ne
 80043b6:	2300      	movne	r3, #0
 80043b8:	eba6 0807 	sub.w	r8, r6, r7
 80043bc:	608b      	str	r3, [r1, #8]
 80043be:	f1b8 0f00 	cmp.w	r8, #0
 80043c2:	dd9c      	ble.n	80042fe <__sflush_r+0x1a>
 80043c4:	6a21      	ldr	r1, [r4, #32]
 80043c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80043c8:	4643      	mov	r3, r8
 80043ca:	463a      	mov	r2, r7
 80043cc:	4628      	mov	r0, r5
 80043ce:	47b0      	blx	r6
 80043d0:	2800      	cmp	r0, #0
 80043d2:	dc06      	bgt.n	80043e2 <__sflush_r+0xfe>
 80043d4:	89a3      	ldrh	r3, [r4, #12]
 80043d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295
 80043e0:	e78e      	b.n	8004300 <__sflush_r+0x1c>
 80043e2:	4407      	add	r7, r0
 80043e4:	eba8 0800 	sub.w	r8, r8, r0
 80043e8:	e7e9      	b.n	80043be <__sflush_r+0xda>
 80043ea:	bf00      	nop
 80043ec:	dfbffffe 	.word	0xdfbffffe

080043f0 <_fflush_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	690b      	ldr	r3, [r1, #16]
 80043f4:	4605      	mov	r5, r0
 80043f6:	460c      	mov	r4, r1
 80043f8:	b913      	cbnz	r3, 8004400 <_fflush_r+0x10>
 80043fa:	2500      	movs	r5, #0
 80043fc:	4628      	mov	r0, r5
 80043fe:	bd38      	pop	{r3, r4, r5, pc}
 8004400:	b118      	cbz	r0, 800440a <_fflush_r+0x1a>
 8004402:	6a03      	ldr	r3, [r0, #32]
 8004404:	b90b      	cbnz	r3, 800440a <_fflush_r+0x1a>
 8004406:	f7ff fa99 	bl	800393c <__sinit>
 800440a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0f3      	beq.n	80043fa <_fflush_r+0xa>
 8004412:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004414:	07d0      	lsls	r0, r2, #31
 8004416:	d404      	bmi.n	8004422 <_fflush_r+0x32>
 8004418:	0599      	lsls	r1, r3, #22
 800441a:	d402      	bmi.n	8004422 <_fflush_r+0x32>
 800441c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800441e:	f7ff fb92 	bl	8003b46 <__retarget_lock_acquire_recursive>
 8004422:	4628      	mov	r0, r5
 8004424:	4621      	mov	r1, r4
 8004426:	f7ff ff5d 	bl	80042e4 <__sflush_r>
 800442a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800442c:	07da      	lsls	r2, r3, #31
 800442e:	4605      	mov	r5, r0
 8004430:	d4e4      	bmi.n	80043fc <_fflush_r+0xc>
 8004432:	89a3      	ldrh	r3, [r4, #12]
 8004434:	059b      	lsls	r3, r3, #22
 8004436:	d4e1      	bmi.n	80043fc <_fflush_r+0xc>
 8004438:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800443a:	f7ff fb85 	bl	8003b48 <__retarget_lock_release_recursive>
 800443e:	e7dd      	b.n	80043fc <_fflush_r+0xc>

08004440 <__swbuf_r>:
 8004440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004442:	460e      	mov	r6, r1
 8004444:	4614      	mov	r4, r2
 8004446:	4605      	mov	r5, r0
 8004448:	b118      	cbz	r0, 8004452 <__swbuf_r+0x12>
 800444a:	6a03      	ldr	r3, [r0, #32]
 800444c:	b90b      	cbnz	r3, 8004452 <__swbuf_r+0x12>
 800444e:	f7ff fa75 	bl	800393c <__sinit>
 8004452:	69a3      	ldr	r3, [r4, #24]
 8004454:	60a3      	str	r3, [r4, #8]
 8004456:	89a3      	ldrh	r3, [r4, #12]
 8004458:	071a      	lsls	r2, r3, #28
 800445a:	d525      	bpl.n	80044a8 <__swbuf_r+0x68>
 800445c:	6923      	ldr	r3, [r4, #16]
 800445e:	b31b      	cbz	r3, 80044a8 <__swbuf_r+0x68>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	6922      	ldr	r2, [r4, #16]
 8004464:	1a98      	subs	r0, r3, r2
 8004466:	6963      	ldr	r3, [r4, #20]
 8004468:	b2f6      	uxtb	r6, r6
 800446a:	4283      	cmp	r3, r0
 800446c:	4637      	mov	r7, r6
 800446e:	dc04      	bgt.n	800447a <__swbuf_r+0x3a>
 8004470:	4621      	mov	r1, r4
 8004472:	4628      	mov	r0, r5
 8004474:	f7ff ffbc 	bl	80043f0 <_fflush_r>
 8004478:	b9e0      	cbnz	r0, 80044b4 <__swbuf_r+0x74>
 800447a:	68a3      	ldr	r3, [r4, #8]
 800447c:	3b01      	subs	r3, #1
 800447e:	60a3      	str	r3, [r4, #8]
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	1c5a      	adds	r2, r3, #1
 8004484:	6022      	str	r2, [r4, #0]
 8004486:	701e      	strb	r6, [r3, #0]
 8004488:	6962      	ldr	r2, [r4, #20]
 800448a:	1c43      	adds	r3, r0, #1
 800448c:	429a      	cmp	r2, r3
 800448e:	d004      	beq.n	800449a <__swbuf_r+0x5a>
 8004490:	89a3      	ldrh	r3, [r4, #12]
 8004492:	07db      	lsls	r3, r3, #31
 8004494:	d506      	bpl.n	80044a4 <__swbuf_r+0x64>
 8004496:	2e0a      	cmp	r6, #10
 8004498:	d104      	bne.n	80044a4 <__swbuf_r+0x64>
 800449a:	4621      	mov	r1, r4
 800449c:	4628      	mov	r0, r5
 800449e:	f7ff ffa7 	bl	80043f0 <_fflush_r>
 80044a2:	b938      	cbnz	r0, 80044b4 <__swbuf_r+0x74>
 80044a4:	4638      	mov	r0, r7
 80044a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044a8:	4621      	mov	r1, r4
 80044aa:	4628      	mov	r0, r5
 80044ac:	f000 f806 	bl	80044bc <__swsetup_r>
 80044b0:	2800      	cmp	r0, #0
 80044b2:	d0d5      	beq.n	8004460 <__swbuf_r+0x20>
 80044b4:	f04f 37ff 	mov.w	r7, #4294967295
 80044b8:	e7f4      	b.n	80044a4 <__swbuf_r+0x64>
	...

080044bc <__swsetup_r>:
 80044bc:	b538      	push	{r3, r4, r5, lr}
 80044be:	4b2a      	ldr	r3, [pc, #168]	; (8004568 <__swsetup_r+0xac>)
 80044c0:	4605      	mov	r5, r0
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	460c      	mov	r4, r1
 80044c6:	b118      	cbz	r0, 80044d0 <__swsetup_r+0x14>
 80044c8:	6a03      	ldr	r3, [r0, #32]
 80044ca:	b90b      	cbnz	r3, 80044d0 <__swsetup_r+0x14>
 80044cc:	f7ff fa36 	bl	800393c <__sinit>
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80044d6:	0718      	lsls	r0, r3, #28
 80044d8:	d422      	bmi.n	8004520 <__swsetup_r+0x64>
 80044da:	06d9      	lsls	r1, r3, #27
 80044dc:	d407      	bmi.n	80044ee <__swsetup_r+0x32>
 80044de:	2309      	movs	r3, #9
 80044e0:	602b      	str	r3, [r5, #0]
 80044e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80044e6:	81a3      	strh	r3, [r4, #12]
 80044e8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ec:	e034      	b.n	8004558 <__swsetup_r+0x9c>
 80044ee:	0758      	lsls	r0, r3, #29
 80044f0:	d512      	bpl.n	8004518 <__swsetup_r+0x5c>
 80044f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044f4:	b141      	cbz	r1, 8004508 <__swsetup_r+0x4c>
 80044f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044fa:	4299      	cmp	r1, r3
 80044fc:	d002      	beq.n	8004504 <__swsetup_r+0x48>
 80044fe:	4628      	mov	r0, r5
 8004500:	f7ff fb24 	bl	8003b4c <_free_r>
 8004504:	2300      	movs	r3, #0
 8004506:	6363      	str	r3, [r4, #52]	; 0x34
 8004508:	89a3      	ldrh	r3, [r4, #12]
 800450a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800450e:	81a3      	strh	r3, [r4, #12]
 8004510:	2300      	movs	r3, #0
 8004512:	6063      	str	r3, [r4, #4]
 8004514:	6923      	ldr	r3, [r4, #16]
 8004516:	6023      	str	r3, [r4, #0]
 8004518:	89a3      	ldrh	r3, [r4, #12]
 800451a:	f043 0308 	orr.w	r3, r3, #8
 800451e:	81a3      	strh	r3, [r4, #12]
 8004520:	6923      	ldr	r3, [r4, #16]
 8004522:	b94b      	cbnz	r3, 8004538 <__swsetup_r+0x7c>
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800452a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800452e:	d003      	beq.n	8004538 <__swsetup_r+0x7c>
 8004530:	4621      	mov	r1, r4
 8004532:	4628      	mov	r0, r5
 8004534:	f000 f850 	bl	80045d8 <__smakebuf_r>
 8004538:	89a0      	ldrh	r0, [r4, #12]
 800453a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800453e:	f010 0301 	ands.w	r3, r0, #1
 8004542:	d00a      	beq.n	800455a <__swsetup_r+0x9e>
 8004544:	2300      	movs	r3, #0
 8004546:	60a3      	str	r3, [r4, #8]
 8004548:	6963      	ldr	r3, [r4, #20]
 800454a:	425b      	negs	r3, r3
 800454c:	61a3      	str	r3, [r4, #24]
 800454e:	6923      	ldr	r3, [r4, #16]
 8004550:	b943      	cbnz	r3, 8004564 <__swsetup_r+0xa8>
 8004552:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004556:	d1c4      	bne.n	80044e2 <__swsetup_r+0x26>
 8004558:	bd38      	pop	{r3, r4, r5, pc}
 800455a:	0781      	lsls	r1, r0, #30
 800455c:	bf58      	it	pl
 800455e:	6963      	ldrpl	r3, [r4, #20]
 8004560:	60a3      	str	r3, [r4, #8]
 8004562:	e7f4      	b.n	800454e <__swsetup_r+0x92>
 8004564:	2000      	movs	r0, #0
 8004566:	e7f7      	b.n	8004558 <__swsetup_r+0x9c>
 8004568:	20000068 	.word	0x20000068

0800456c <_sbrk_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	4d06      	ldr	r5, [pc, #24]	; (8004588 <_sbrk_r+0x1c>)
 8004570:	2300      	movs	r3, #0
 8004572:	4604      	mov	r4, r0
 8004574:	4608      	mov	r0, r1
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	f7fc fb04 	bl	8000b84 <_sbrk>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_sbrk_r+0x1a>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_sbrk_r+0x1a>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	2000028c 	.word	0x2000028c

0800458c <__swhatbuf_r>:
 800458c:	b570      	push	{r4, r5, r6, lr}
 800458e:	460c      	mov	r4, r1
 8004590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004594:	2900      	cmp	r1, #0
 8004596:	b096      	sub	sp, #88	; 0x58
 8004598:	4615      	mov	r5, r2
 800459a:	461e      	mov	r6, r3
 800459c:	da0d      	bge.n	80045ba <__swhatbuf_r+0x2e>
 800459e:	89a3      	ldrh	r3, [r4, #12]
 80045a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80045a4:	f04f 0100 	mov.w	r1, #0
 80045a8:	bf0c      	ite	eq
 80045aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80045ae:	2340      	movne	r3, #64	; 0x40
 80045b0:	2000      	movs	r0, #0
 80045b2:	6031      	str	r1, [r6, #0]
 80045b4:	602b      	str	r3, [r5, #0]
 80045b6:	b016      	add	sp, #88	; 0x58
 80045b8:	bd70      	pop	{r4, r5, r6, pc}
 80045ba:	466a      	mov	r2, sp
 80045bc:	f000 f848 	bl	8004650 <_fstat_r>
 80045c0:	2800      	cmp	r0, #0
 80045c2:	dbec      	blt.n	800459e <__swhatbuf_r+0x12>
 80045c4:	9901      	ldr	r1, [sp, #4]
 80045c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80045ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80045ce:	4259      	negs	r1, r3
 80045d0:	4159      	adcs	r1, r3
 80045d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045d6:	e7eb      	b.n	80045b0 <__swhatbuf_r+0x24>

080045d8 <__smakebuf_r>:
 80045d8:	898b      	ldrh	r3, [r1, #12]
 80045da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80045dc:	079d      	lsls	r5, r3, #30
 80045de:	4606      	mov	r6, r0
 80045e0:	460c      	mov	r4, r1
 80045e2:	d507      	bpl.n	80045f4 <__smakebuf_r+0x1c>
 80045e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	6123      	str	r3, [r4, #16]
 80045ec:	2301      	movs	r3, #1
 80045ee:	6163      	str	r3, [r4, #20]
 80045f0:	b002      	add	sp, #8
 80045f2:	bd70      	pop	{r4, r5, r6, pc}
 80045f4:	ab01      	add	r3, sp, #4
 80045f6:	466a      	mov	r2, sp
 80045f8:	f7ff ffc8 	bl	800458c <__swhatbuf_r>
 80045fc:	9900      	ldr	r1, [sp, #0]
 80045fe:	4605      	mov	r5, r0
 8004600:	4630      	mov	r0, r6
 8004602:	f7ff fb0f 	bl	8003c24 <_malloc_r>
 8004606:	b948      	cbnz	r0, 800461c <__smakebuf_r+0x44>
 8004608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800460c:	059a      	lsls	r2, r3, #22
 800460e:	d4ef      	bmi.n	80045f0 <__smakebuf_r+0x18>
 8004610:	f023 0303 	bic.w	r3, r3, #3
 8004614:	f043 0302 	orr.w	r3, r3, #2
 8004618:	81a3      	strh	r3, [r4, #12]
 800461a:	e7e3      	b.n	80045e4 <__smakebuf_r+0xc>
 800461c:	89a3      	ldrh	r3, [r4, #12]
 800461e:	6020      	str	r0, [r4, #0]
 8004620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004624:	81a3      	strh	r3, [r4, #12]
 8004626:	9b00      	ldr	r3, [sp, #0]
 8004628:	6163      	str	r3, [r4, #20]
 800462a:	9b01      	ldr	r3, [sp, #4]
 800462c:	6120      	str	r0, [r4, #16]
 800462e:	b15b      	cbz	r3, 8004648 <__smakebuf_r+0x70>
 8004630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004634:	4630      	mov	r0, r6
 8004636:	f000 f81d 	bl	8004674 <_isatty_r>
 800463a:	b128      	cbz	r0, 8004648 <__smakebuf_r+0x70>
 800463c:	89a3      	ldrh	r3, [r4, #12]
 800463e:	f023 0303 	bic.w	r3, r3, #3
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	81a3      	strh	r3, [r4, #12]
 8004648:	89a3      	ldrh	r3, [r4, #12]
 800464a:	431d      	orrs	r5, r3
 800464c:	81a5      	strh	r5, [r4, #12]
 800464e:	e7cf      	b.n	80045f0 <__smakebuf_r+0x18>

08004650 <_fstat_r>:
 8004650:	b538      	push	{r3, r4, r5, lr}
 8004652:	4d07      	ldr	r5, [pc, #28]	; (8004670 <_fstat_r+0x20>)
 8004654:	2300      	movs	r3, #0
 8004656:	4604      	mov	r4, r0
 8004658:	4608      	mov	r0, r1
 800465a:	4611      	mov	r1, r2
 800465c:	602b      	str	r3, [r5, #0]
 800465e:	f7fc fa68 	bl	8000b32 <_fstat>
 8004662:	1c43      	adds	r3, r0, #1
 8004664:	d102      	bne.n	800466c <_fstat_r+0x1c>
 8004666:	682b      	ldr	r3, [r5, #0]
 8004668:	b103      	cbz	r3, 800466c <_fstat_r+0x1c>
 800466a:	6023      	str	r3, [r4, #0]
 800466c:	bd38      	pop	{r3, r4, r5, pc}
 800466e:	bf00      	nop
 8004670:	2000028c 	.word	0x2000028c

08004674 <_isatty_r>:
 8004674:	b538      	push	{r3, r4, r5, lr}
 8004676:	4d06      	ldr	r5, [pc, #24]	; (8004690 <_isatty_r+0x1c>)
 8004678:	2300      	movs	r3, #0
 800467a:	4604      	mov	r4, r0
 800467c:	4608      	mov	r0, r1
 800467e:	602b      	str	r3, [r5, #0]
 8004680:	f7fc fa67 	bl	8000b52 <_isatty>
 8004684:	1c43      	adds	r3, r0, #1
 8004686:	d102      	bne.n	800468e <_isatty_r+0x1a>
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	b103      	cbz	r3, 800468e <_isatty_r+0x1a>
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	bd38      	pop	{r3, r4, r5, pc}
 8004690:	2000028c 	.word	0x2000028c

08004694 <_init>:
 8004694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004696:	bf00      	nop
 8004698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800469a:	bc08      	pop	{r3}
 800469c:	469e      	mov	lr, r3
 800469e:	4770      	bx	lr

080046a0 <_fini>:
 80046a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046a2:	bf00      	nop
 80046a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046a6:	bc08      	pop	{r3}
 80046a8:	469e      	mov	lr, r3
 80046aa:	4770      	bx	lr
