{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565449685904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565449685904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 10:08:05 2019 " "Processing started: Sat Aug 10 10:08:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565449685904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1565449685904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divisor -c Divisor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divisor -c Divisor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1565449685904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1565449686841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1565449686841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"‭2FAF07F‬\"\";  expecting \";\" Divisor.vhd(15) " "VHDL syntax error at Divisor.vhd(15) near text \"\"‭2FAF07F‬\"\";  expecting \";\"" {  } { { "Divisor.vhd" "" { Text "C:/Users/Alumno/Desktop/torres v2/divisor/Divisor.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"then\" Divisor.vhd(28) " "VHDL syntax error at Divisor.vhd(28) near text \"if\";  expecting \"then\"" {  } { { "Divisor.vhd" "" { Text "C:/Users/Alumno/Desktop/torres v2/divisor/Divisor.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Divisor.vhd(30) " "VHDL syntax error at Divisor.vhd(30) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Divisor.vhd" "" { Text "C:/Users/Alumno/Desktop/torres v2/divisor/Divisor.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \":=\", or \"<=\" Divisor.vhd(32) " "VHDL syntax error at Divisor.vhd(32) near text \"else\";  expecting \":=\", or \"<=\"" {  } { { "Divisor.vhd" "" { Text "C:/Users/Alumno/Desktop/torres v2/divisor/Divisor.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" Divisor.vhd(48) " "VHDL syntax error at Divisor.vhd(48) near text \"if\";  expecting \"process\"" {  } { { "Divisor.vhd" "" { Text "C:/Users/Alumno/Desktop/torres v2/divisor/Divisor.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file divisor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565449700152 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565449700215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 10 10:08:20 2019 " "Processing ended: Sat Aug 10 10:08:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565449700215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565449700215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565449700215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565449700215 ""}
