
Spectre (R) Circuit Simulator
Version 23.1.0.594.isr12 64bit -- 13 Sep 2024
Copyright (C) 1989-2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: cinovador   Host: cinova05.lesc.ufc.br   HostID: A8C0050F   PID: 110779
Memory  available: 22.3293 GB  physical: 33.1098 GB
Linux   : Rocky Linux release 8.10 (Green Obsidian)
CPU Type: 13th Gen Intel(R) Core(TM) i5-13500
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [2500.0] (  1 ),  1 [2500.0] (),  2 [2500.0] (  3 )
                 3 [2500.0] (),  4 [2500.0] (  5 ),  5 [2500.0] (),  6 [1275.2] (  7 )
                 7 [2500.0] (),  8 [2500.0] (  9 ),  9 [2500.0] (), 10 [2500.0] ( 11 )
                11 [2500.0] (), 12 [2500.0] (), 13 [2500.0] (), 14 [2500.0] (), 15 [2500.0] ()
                16 [2500.0] (), 17 [2500.0] (), 18 [2500.0] (), 19 [2500.0] ()
        
System load averages (1min, 5min, 15min) : 1.1 %, 2.1 %, 1.7 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on cinova05.lesc.ufc.br at 5:43:57 PM, Tue Nov 5, 2024 (process id: 110779).
Current working directory: /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/lab3_nor/maestro/logic_gates/lab3_nor_report/maestro/results/maestro/ExplorerRun.0/1/logic_gates_lab3_nor_report_1/netlist
Command line:
    /home/tools/cadence/installs/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf +aps +mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D377E831A145A313DD1EE330830DF03C9645F44F9246EC79D15D9175FF349861DF1FFE10BC42F961DF4BA444E642F92692369474D30EA879D118F874D3349879D118F874D334981EFB9B7AF75153B200003664  \
        -ahdllibdir  \
        /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/lab3_nor/maestro/logic_gates/lab3_nor_report/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: ErBKSd9hDPfM73rt
Licensing Information:
[17:43:57.101337] Configured Lic search path (22.01-s002): 5280@192.168.0.10

Licensing Information:
[17:43:59.233784] Periodic Lic check successful

Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_I_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/lab3_nor/maestro/logic_gates/lab3_nor_report/maestro/results/maestro/ExplorerRun.0/1/logic_gates_lab3_nor_report_1/netlist/input.scs
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/lab3_nor/maestro/logic_gates/lab3_nor_report/maestro/results/maestro/ExplorerRun.0/1/logic_gates_lab3_nor_report_1/netlist/ade_e.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_mos.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_diode.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_bipolar.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_mimcap.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_moscap.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_resistor.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_inductor.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_soa.scs
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/lab3_nor/maestro/logic_gates/lab3_nor_report/maestro/results/maestro/ExplorerRun.0/1/logic_gates_lab3_nor_report_1/netlist/_graphical_stimuli.scs
Time for NDB Parsing: CPU = 255.041 ms, elapsed = 2.47913 s.
Time accumulated: CPU = 292.819 ms, elapsed = 2.47913 s.
Peak resident memory used = 187 Mbytes.

Reading link:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/constants.vams
Existing shared object for module bsource_2b273e is up to date.
Installed compiled interface for bsource_2b273e.
Time for Elaboration: CPU = 9.793 ms, elapsed = 9.79686 ms.
Time accumulated: CPU = 302.663 ms, elapsed = 2.48898 s.
Peak resident memory used = 199 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.

 Start ADE Session ID: ErBKSd9hDPfM73rt


Warning from spectre during hierarchy flattening.
    WARNING (SPECTRE-8527): There are some nodes and instances removed from the netlist topology check. Check the circuit and correct the topology. Or use preserve_inst to keep them if necessary.

***********************************************
  Total removed instances 1 ( dangling 1, terminals connected together 0)  

Warning from spectre during hierarchy flattening.
    WARNING (SPECTRE-8529): Dangling instance. V3 is removed.


  Total removed nodes 1 ( dangling nodes 1, floating nodes 0 )

Warning from spectre during hierarchy flattening.
    WARNING (SPECTRE-8530): Dangling node. net5 is removed.

***********************************************
Time for EDB Visiting: CPU = 467 us, elapsed = 469.923 us.
Time accumulated: CPU = 303.18 ms, elapsed = 2.4895 s.
Peak resident memory used = 199 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.

Netlist title:
        // Point Netlist Generated on: Nov  5 17:43:41 2024


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 11
              bsim4 4     
     bsource_2b273e 4     
          capacitor 1     
            vsource 5     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     

Design checks inventory:
          paramtest 1     


Notice from spectre during initial setup.
    Protected devices exist and are not included in the circuit inventory.
    2 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    APS enabled.

Time for parsing: CPU = 1.583 ms, elapsed = 133.872 ms.
Time accumulated: CPU = 304.797 ms, elapsed = 2.6234 s.
Peak resident memory used = 203 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

*************************************************
Transient Analysis `tran': time = (0 s -> 100 us)
*************************************************
DC simulation time: CPU = 224 us, elapsed = 225.067 us.

Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 100 us
    step = 100 ns
    maxstep = 2 us
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   2       (current)
                 save   10      (voltage)

    tran: time = 2.5 us       (2.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 7.5 us       (7.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 12.5 us     (12.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 17.5 us     (17.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 22.5 us     (22.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 27.5 us     (27.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 32.5 us     (32.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 37.5 us     (37.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 42.5 us     (42.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 47.5 us     (47.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 52.5 us     (52.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 57.5 us     (57.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 62.5 us     (62.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 67.5 us     (67.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 72.5 us     (72.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 77.5 us     (77.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 82.5 us     (82.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 87.5 us     (87.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 92.5 us     (92.5 %), step = 72.49 ns    (72.5 m%)
    tran: time = 97.5 us     (97.5 %), step = 72.49 ns    (72.5 m%)
Number of accepted tran steps =             11409

Maximum value achieved for any signal of each quantity: 
V: V(net1) = 1.004 V
I: I(_vvdd!:p) = 17.65 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.5 %)       2 (3.7 %)       4 (13.8 %)      6 (5.6 %)
         8 (30.5 %)      9 (1.5 %)      10 (15.7 %)     12 (1.5 %)
        14 (1.1 %)      
        Total: 84.2%
Initial condition solution time: CPU = 246 us, elapsed = 245.81 us.
Intrinsic tran analysis time:    CPU = 204.71 ms, elapsed = 206.872 ms.
Total time required for tran analysis `tran': CPU = 205.687 ms, elapsed = 207.852 ms, util. = 99%.
Time accumulated: CPU = 515.433 ms, elapsed = 2.83753 s.
Peak resident memory used = 214 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[17:43:59.453410] Cdslmd servers:5280@192.168.0.10
[17:43:59.453418] Feature usage summary:
[17:43:59.453419] Virtuoso_Multi_mode_Simulation


Aggregate audit (5:43:59 PM, Tue Nov 5, 2024):
Time used: CPU = 526 ms, elapsed = 2.86 s, util. = 18.4%.
Time spent in licensing: elapsed = 1.42 s, percentage of total = 49.8%.
Peak memory used = 214 Mbytes.
Simulation started at: 5:43:57 PM, Tue Nov 5, 2024, ended at: 5:43:59 PM, Tue Nov 5, 2024, with elapsed time (wall clock): 2.86 s.
spectre completes with 0 errors, 3 warnings, and 7 notices.
