

================================================================
== Vivado HLS Report for 'math_accel_Block_ZrsILi32ELb0EE11ap_int_s'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.41|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|   1303|   2673|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     20|
|Register         |        -|      -|    118|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|   1421|   2694|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|      4|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |math_accel_dsqrt_64ns_64ns_64_17_U2  |math_accel_dsqrt_64ns_64ns_64_17  |        0|      0|  1114|  2095|
    |math_accel_uitodp_32s_64_3_U1        |math_accel_uitodp_32s_64_3        |        0|      0|   189|   578|
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                |                                  |        0|      0|  1303|  2673|
    +-------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------------------------+----------------------------------------+--------------+
    |                  Instance                 |                 Module                 |  Expression  |
    +-------------------------------------------+----------------------------------------+--------------+
    |math_accel_mac_muladd_16s_16s_32s_32_1_U3  |math_accel_mac_muladd_16s_16s_32s_32_1  | i0 + i1 * i1 |
    |math_accel_mul_mul_16s_16s_32_1_U4         |math_accel_mul_mul_16s_16s_32_1         |    i0 * i0   |
    +-------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_74     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  18|         22|    1|         22|
    |in_stream_TDATA_blk_n       |   1|          2|    1|          2|
    |tmp_last_V_2_out_out_blk_n  |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  20|         26|    3|         26|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  21|   0|   21|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |squared_sum_reg_122  |  32|   0|   32|          0|
    |tmp_3_i_reg_127      |  64|   0|   64|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 118|   0|  118|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_done                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|ap_return                    | out |   64| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_ | return value |
|in_stream_TDATA              |  in |   32|    axis    |             in_stream_V_data_V            |    pointer   |
|in_stream_TVALID             |  in |    1|    axis    |             in_stream_V_data_V            |    pointer   |
|in_stream_TREADY             | out |    1|    axis    |             in_stream_V_dest_V            |    pointer   |
|in_stream_TDEST              |  in |    1|    axis    |             in_stream_V_dest_V            |    pointer   |
|in_stream_TKEEP              |  in |    4|    axis    |             in_stream_V_keep_V            |    pointer   |
|in_stream_TSTRB              |  in |    4|    axis    |             in_stream_V_strb_V            |    pointer   |
|in_stream_TUSER              |  in |    1|    axis    |             in_stream_V_user_V            |    pointer   |
|in_stream_TLAST              |  in |    1|    axis    |             in_stream_V_last_V            |    pointer   |
|in_stream_TID                |  in |    1|    axis    |              in_stream_V_id_V             |    pointer   |
|tmp_last_V_2_out_out_din     | out |    1|   ap_fifo  |            tmp_last_V_2_out_out           |    pointer   |
|tmp_last_V_2_out_out_full_n  |  in |    1|   ap_fifo  |            tmp_last_V_2_out_out           |    pointer   |
|tmp_last_V_2_out_out_write   | out |    1|   ap_fifo  |            tmp_last_V_2_out_out           |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
* FSM state operations: 

 <State 1>: 9.40ns
ST_1: empty [1/1] 0.00ns
entry:2  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)

ST_1: tmp_data_V [1/1] 0.00ns
entry:3  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_1: tmp_last_V [1/1] 0.00ns
entry:4  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_1: real_1 [1/1] 0.00ns
entry:5  %real_1 = trunc i32 %tmp_data_V to i16

ST_1: real32 [1/1] 0.00ns
entry:6  %real32 = sext i16 %real_1 to i32

ST_1: tmp_1_i [1/1] 6.38ns
entry:7  %tmp_1_i = mul nsw i32 %real32, %real32

ST_1: img [1/1] 0.00ns
entry:8  %img = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)

ST_1: img32 [1/1] 0.00ns
entry:9  %img32 = sext i16 %img to i32

ST_1: tmp_2_i [1/1] 3.36ns
entry:10  %tmp_2_i = mul nsw i32 %img32, %img32

ST_1: squared_sum [1/1] 3.02ns
entry:11  %squared_sum = add nsw i32 %tmp_1_i, %tmp_2_i

ST_1: stg_32 [1/1] 1.66ns
entry:14  call void @_ssdm_op_Write.ap_fifo.i1P(i1* %tmp_last_V_2_out_out, i1 %tmp_last_V)


 <State 2>: 16.41ns
ST_2: tmp_3_i [3/3] 16.41ns
entry:12  %tmp_3_i = uitofp i32 %squared_sum to double


 <State 3>: 16.41ns
ST_3: tmp_3_i [2/3] 16.41ns
entry:12  %tmp_3_i = uitofp i32 %squared_sum to double


 <State 4>: 16.41ns
ST_4: tmp_3_i [1/3] 16.41ns
entry:12  %tmp_3_i = uitofp i32 %squared_sum to double


 <State 5>: 14.94ns
ST_5: tmp_4_out [17/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 6>: 14.94ns
ST_6: tmp_4_out [16/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 7>: 14.94ns
ST_7: tmp_4_out [15/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 8>: 14.94ns
ST_8: tmp_4_out [14/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 9>: 14.94ns
ST_9: tmp_4_out [13/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 10>: 14.94ns
ST_10: tmp_4_out [12/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 11>: 14.94ns
ST_11: tmp_4_out [11/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 12>: 14.94ns
ST_12: tmp_4_out [10/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 13>: 14.94ns
ST_13: tmp_4_out [9/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 14>: 14.94ns
ST_14: tmp_4_out [8/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 15>: 14.94ns
ST_15: tmp_4_out [7/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 16>: 14.94ns
ST_16: tmp_4_out [6/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 17>: 14.94ns
ST_17: tmp_4_out [5/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 18>: 14.94ns
ST_18: tmp_4_out [4/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 19>: 14.94ns
ST_19: tmp_4_out [3/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 20>: 14.94ns
ST_20: tmp_4_out [2/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)


 <State 21>: 14.94ns
ST_21: stg_52 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_stream_V_dest_V, i1* %in_stream_V_id_V, i1* %in_stream_V_last_V, i1* %in_stream_V_user_V, i4* %in_stream_V_strb_V, i4* %in_stream_V_keep_V, i32* %in_stream_V_data_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806)

ST_21: stg_53 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* %tmp_last_V_2_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_21: tmp_4_out [1/17] 14.94ns
entry:13  %tmp_4_out = call double @llvm.sqrt.f64(double %tmp_3_i)

ST_21: stg_55 [1/1] 0.00ns
entry:15  ret double %tmp_4_out



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tmp_last_V_2_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (read         ) [ 0000000000000000000000]
tmp_data_V  (extractvalue ) [ 0000000000000000000000]
tmp_last_V  (extractvalue ) [ 0000000000000000000000]
real_1      (trunc        ) [ 0000000000000000000000]
real32      (sext         ) [ 0000000000000000000000]
tmp_1_i     (mul          ) [ 0000000000000000000000]
img         (partselect   ) [ 0000000000000000000000]
img32       (sext         ) [ 0000000000000000000000]
tmp_2_i     (mul          ) [ 0000000000000000000000]
squared_sum (add          ) [ 0011100000000000000000]
stg_32      (write        ) [ 0000000000000000000000]
tmp_3_i     (uitodp       ) [ 0000011111111111111111]
stg_52      (specinterface) [ 0000000000000000000000]
stg_53      (specinterface) [ 0000000000000000000000]
tmp_4_out   (dsqrt        ) [ 0000000000000000000000]
stg_55      (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_last_V_2_out_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V_2_out_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="empty_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="44" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="0" index="3" bw="4" slack="0"/>
<pin id="49" dir="0" index="4" bw="1" slack="0"/>
<pin id="50" dir="0" index="5" bw="1" slack="0"/>
<pin id="51" dir="0" index="6" bw="1" slack="0"/>
<pin id="52" dir="0" index="7" bw="1" slack="0"/>
<pin id="53" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="stg_32_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_3_i/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="1"/>
<pin id="75" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_4_out/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_data_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="44" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_last_V_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="44" slack="0"/>
<pin id="83" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="real_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="real_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="real32_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="real32/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="img_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="img/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img32_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img32/1 "/>
</bind>
</comp>

<comp id="108" class="1007" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2_i/1 squared_sum/1 "/>
</bind>
</comp>

<comp id="115" class="1007" name="tmp_1_i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="squared_sum_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="squared_sum "/>
</bind>
</comp>

<comp id="127" class="1005" name="tmp_3_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="44" pin=7"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="44" pin="8"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="44" pin="8"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="89"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="77" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="90" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="90" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="125"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="130"><net_src comp="69" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_user_V | {}
	Port: in_stream_V_last_V | {}
	Port: in_stream_V_id_V | {}
	Port: in_stream_V_dest_V | {}
	Port: tmp_last_V_2_out_out | {1 }
 - Input state : 
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_data_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_keep_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_strb_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_user_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_last_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_id_V | {1 }
	Port: math_accel_Block__ZrsILi32ELb0EE11ap_int_ : in_stream_V_dest_V | {1 }
  - Chain level:
	State 1
		real_1 : 1
		real32 : 2
		tmp_1_i : 3
		img : 1
		img32 : 2
		tmp_2_i : 3
		squared_sum : 4
		stg_32 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		stg_55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_72     |    0    |   1114  |   2095  |
|----------|--------------------|---------|---------|---------|
|  uitodp  |      grp_fu_69     |    0    |   189   |   578   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_108     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    mul   |   tmp_1_i_fu_115   |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |  empty_read_fu_44  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_32_write_fu_62 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|extractvalue|  tmp_data_V_fu_77  |    0    |    0    |    0    |
|          |  tmp_last_V_fu_81  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    real_1_fu_86    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    real32_fu_90    |    0    |    0    |    0    |
|          |    img32_fu_104    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|      img_fu_94     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   1303  |   2673  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|squared_sum_reg_122|   32   |
|  tmp_3_i_reg_127  |   64   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p0  |   2  |  16  |   32   ||    16   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.571  ||    16   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  1303  |  2673  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   16   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |  1399  |  2689  |
+-----------+--------+--------+--------+--------+
