INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:48:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.643ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            load0/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.322ns (20.066%)  route 5.266ns (79.934%))
  Logic Levels:           19  (CARRY4=2 LUT3=1 LUT4=1 LUT5=9 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1853, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X15Y119        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.547     1.271    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X11Y119        LUT5 (Prop_lut5_I2_O)        0.043     1.314 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][19]_i_1/O
                         net (fo=11, routed)          0.275     1.589    buffer0/fifo/load0_dataOut[19]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.043     1.632 r  buffer0/fifo/Memory[0][19]_i_1/O
                         net (fo=5, routed)           0.173     1.805    buffer92/fifo/D[19]
    SLICE_X10Y117        LUT5 (Prop_lut5_I0_O)        0.043     1.848 r  buffer92/fifo/dataReg[19]_i_1__0/O
                         net (fo=2, routed)           0.258     2.106    init18/control/D[19]
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.043     2.149 r  init18/control/Memory[0][19]_i_1__0/O
                         net (fo=4, routed)           0.100     2.248    buffer93/fifo/init18_outs[19]
    SLICE_X10Y118        LUT5 (Prop_lut5_I1_O)        0.043     2.291 r  buffer93/fifo/Memory[0][19]_i_1__1/O
                         net (fo=4, routed)           0.399     2.691    buffer94/fifo/init19_outs[19]
    SLICE_X5Y119         LUT5 (Prop_lut5_I1_O)        0.043     2.734 r  buffer94/fifo/Memory[0][19]_i_1__2/O
                         net (fo=4, routed)           0.182     2.916    buffer95/fifo/init20_outs[19]
    SLICE_X5Y121         LUT5 (Prop_lut5_I1_O)        0.043     2.959 r  buffer95/fifo/Memory[0][19]_i_1__3/O
                         net (fo=4, routed)           0.189     3.148    buffer96/fifo/init21_outs[19]
    SLICE_X5Y122         LUT5 (Prop_lut5_I1_O)        0.043     3.191 r  buffer96/fifo/Memory[0][19]_i_1__4/O
                         net (fo=4, routed)           0.401     3.591    cmpi7/init22_outs[19]
    SLICE_X6Y124         LUT6 (Prop_lut6_I1_O)        0.043     3.634 r  cmpi7/Memory[1][0]_i_19/O
                         net (fo=1, routed)           0.251     3.885    cmpi7/Memory[1][0]_i_19_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I4_O)        0.043     3.928 r  cmpi7/Memory[1][0]_i_9/O
                         net (fo=1, routed)           0.000     3.928    cmpi7/Memory[1][0]_i_9_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.116 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.007     4.123    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.230 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.306     4.535    buffer79/fifo/result[0]
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.123     4.658 f  buffer79/fifo/transmitValue_i_4__7/O
                         net (fo=7, routed)           0.271     4.930    buffer79/fifo/Empty_reg_2
    SLICE_X7Y131         LUT6 (Prop_lut6_I0_O)        0.043     4.973 f  buffer79/fifo/Empty_i_6/O
                         net (fo=2, routed)           0.140     5.112    buffer79/fifo/Empty_reg_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.043     5.155 r  buffer79/fifo/Empty_i_5/O
                         net (fo=2, routed)           0.178     5.334    buffer53/fifo/Empty_i_3__3
    SLICE_X7Y129         LUT6 (Prop_lut6_I1_O)        0.043     5.377 r  buffer53/fifo/transmitValue_i_8__4/O
                         net (fo=2, routed)           0.602     5.979    fork10/control/generateBlocks[5].regblock/transmitValue_reg_10[1]
    SLICE_X12Y128        LUT6 (Prop_lut6_I2_O)        0.043     6.022 r  fork10/control/generateBlocks[5].regblock/transmitValue_i_3__16/O
                         net (fo=10, routed)          0.185     6.207    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X14Y128        LUT4 (Prop_lut4_I3_O)        0.043     6.250 r  fork9/control/generateBlocks[1].regblock/fullReg_i_5__0/O
                         net (fo=6, routed)           0.453     6.703    fork9/control/generateBlocks[2].regblock/transmitValue_reg_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.043     6.746 r  fork9/control/generateBlocks[2].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.351     7.096    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X17Y119        FDRE                                         r  load0/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1853, unset)         0.483     4.683    load0/data_tehb/clk
    SLICE_X17Y119        FDRE                                         r  load0/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X17Y119        FDRE (Setup_fdre_C_CE)      -0.194     4.453    load0/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 -2.643    




