 pack artic sol ctr writ look help choos pack high spee silicon cur fabr research project test chip spee expect rough pack circuit low spee high spee test us diff set up test chip know sur dip work long lead lin high induc get custom mad pack expend try choos chip carry would hard test sint sold test setup would spend load tim sold kept chang test chip chip carry socket also long lead lin may work high spee anyon expery knowledg field would gre apprecy help idea nam company manufact hold socket pack would help mult lay fant pack seem lik bit overkil ment wheth cost issu exact run digit sid run test equip day long domain us dip along mil mil pitch pin nam see problem pack long adh sound engin pract good sourc inform system design handbook latest dat consid on bibl high spee design fact nee build test fixt mean lik going nee socket far induc per pin pack test ment imp discontinu see big concern pack prob going mak much diff try get run fun nev design run environ opin noth company standard disclaim apply