<?xml version="1.0" ?>
<component id="root" name="root">
   
                
   <component id="system" name="system">
      
                
      <param name="target_core_clockrate" value="500"/>
      <param name="number_of_cores" value="7"/>
      <param name="number_cache_levels" value="3"/>
      <param name="number_of_L3s" value="7"/>
      <param name="number_of_L2s" value="7"/>
      <param name="core_tech_node" value="22"/>
      <param name="homogeneous_ccs" value="1"/>
      <param name="homogeneous_NoCs" value="1"/>
      <param name="temperature" value="370"/>
      <param name="number_of_NoCs" value="1"/>
      <param name="longer_channel_device" value="1"/>
      <param name="power_gating" value="1"/>
      <param name="machine_bits" value="64"/>
      <param name="virtual_address_width" value="64"/>
      <param name="physical_address_width" value="52"/>
      <param name="virtual_memory_page_size" value="4096"/>
      <param name="Private_L2" value="0"/>
      <param name="number_of_L1Directories" value="0"/>
      <param name="number_of_L2Directories" value="0"/>
      <param name="homogeneous_L2s" value="0"/>
      <param name="homogeneous_L1Directories" value="0"/>
      <param name="homogeneous_L2Directories" value="0"/>
      <param name="homogeneous_L3s" value="0"/>
      <param name="interconnect_projection_type" value="0"/>
      <param name="device_type" value="0"/>
      <param name="homogeneous_cores" value="0"/>
      <stat name="total_cycles" value="45649072"/>
      <stat name="busy_cycles" value="45649072"/>
      <stat name="idle_cycles" value="0"/>
      <component id="system.core0" name="core0">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core0.icache" name="core0">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="2185903"/>
            <stat name="read_misses" value="42091"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core0.dcache" name="core0">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="2560861"/>
            <stat name="write_accesses" value="779617"/>
            <stat name="read_misses" value="123196"/>
            <stat name="write_misses" value="56617"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core0.itlb" name="core0">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="2185903"/>
            <stat name="total_misses" value="50"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core0.dtlb" name="core0">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3340478"/>
            <stat name="total_misses" value="608"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core0.BTB" name="core0">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="1660418"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core1" name="core1">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core1.icache" name="core1">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="981614"/>
            <stat name="read_misses" value="54790"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core1.dcache" name="core1">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="1490089"/>
            <stat name="write_accesses" value="748832"/>
            <stat name="read_misses" value="173387"/>
            <stat name="write_misses" value="65163"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core1.itlb" name="core1">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="981614"/>
            <stat name="total_misses" value="52"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core1.dtlb" name="core1">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="2238921"/>
            <stat name="total_misses" value="567"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core1.BTB" name="core1">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="226837"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core2" name="core2">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core2.icache" name="core2">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3774800"/>
            <stat name="read_misses" value="27657"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core2.dcache" name="core2">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3997955"/>
            <stat name="write_accesses" value="310931"/>
            <stat name="read_misses" value="69583"/>
            <stat name="write_misses" value="30383"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core2.itlb" name="core2">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3774800"/>
            <stat name="total_misses" value="51"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core2.dtlb" name="core2">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="4308886"/>
            <stat name="total_misses" value="390"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core2.BTB" name="core2">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="3493561"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core3" name="core3">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core3.icache" name="core3">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3779227"/>
            <stat name="read_misses" value="26489"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core3.dcache" name="core3">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3999103"/>
            <stat name="write_accesses" value="301087"/>
            <stat name="read_misses" value="74625"/>
            <stat name="write_misses" value="32393"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core3.itlb" name="core3">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3779227"/>
            <stat name="total_misses" value="51"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core3.dtlb" name="core3">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="4300190"/>
            <stat name="total_misses" value="343"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core3.BTB" name="core3">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="3479116"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core4" name="core4">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core4.icache" name="core4">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3921967"/>
            <stat name="read_misses" value="22620"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core4.dcache" name="core4">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="4125453"/>
            <stat name="write_accesses" value="305898"/>
            <stat name="read_misses" value="67560"/>
            <stat name="write_misses" value="29795"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core4.itlb" name="core4">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3921967"/>
            <stat name="total_misses" value="51"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core4.dtlb" name="core4">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="4431351"/>
            <stat name="total_misses" value="299"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core4.BTB" name="core4">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="3605399"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core5" name="core5">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core5.icache" name="core5">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="2777574"/>
            <stat name="read_misses" value="35602"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core5.dcache" name="core5">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="3104442"/>
            <stat name="write_accesses" value="742694"/>
            <stat name="read_misses" value="107119"/>
            <stat name="write_misses" value="54126"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core5.itlb" name="core5">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="2777574"/>
            <stat name="total_misses" value="51"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core5.dtlb" name="core5">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3847136"/>
            <stat name="total_misses" value="481"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core5.BTB" name="core5">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="2374949"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.core6" name="core6">
         <param name="clock_rate" value="500"/>
         <param name="issue_width" value="4"/>
         <param name="vdd" value="1.2"/>
         <param name="ROB_size" value="128"/>
         <param name="number_hardware_threads" value="1"/>
         <param name="opt_local" value="1"/>
         <param name="instruction_length" value="64"/>
         <param name="opcode_width" value="16"/>
         <param name="fetch_width" value="10"/>
         <param name="number_instruction_fetch_ports" value="1"/>
         <param name="decode_width" value="10"/>
         <param name="x86" value="1"/>
         <param name="micro_opcode_width" value="8"/>
         <param name="peak_issue_width" value="6"/>
         <param name="commit_width" value="10"/>
         <param name="fp_issue_width" value="2"/>
         <param name="prediction_width" value="1"/>
         <param name="pipelines_per_core" value="1,1"/>
         <param name="pipeline_depth" value="14,14"/>
         <param name="ALU_per_core" value="4"/>
         <param name="MUL_per_core" value="1"/>
         <param name="FPU_per_core" value="2"/>
         <param name="instruction_buffer_size" value="16"/>
         <param name="decoded_stream_buffer_size" value="16"/>
         <param name="instruction_window_size" value="64"/>
         <param name="archi_Regs_IRF_size" value="16"/>
         <param name="archi_Regs_FRF_size" value="32"/>
         <param name="phy_Regs_IRF_size" value="256"/>
         <param name="phy_Regs_FRF_size" value="256"/>
         <param name="LSU_order" value="inorder"/>
         <param name="store_buffer_size" value="96"/>
         <param name="load_buffer_size" value="48"/>
         <param name="memory_ports" value="1"/>
         <param name="RAS_size" value="64"/>
         <param name="number_of_BPT" value="2"/>
         <param name="machine_type" value="0"/>
         <param name="instruction_window_scheme" value="0"/>
         <param name="fp_instruction_window_size" value="0"/>
         <param name="rename_scheme" value="0"/>
         <param name="register_windows_size" value="0"/>
         <component id="system.core6.icache" name="core6">
            <param name="icache_config" value="8192,32,2,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="2269553"/>
            <stat name="read_misses" value="39620"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core6.dcache" name="core6">
            <param name="dcache_config" value="32768,32,4,1,3,4,16,1"/>
            <param name="buffer_sizes" value="16, 16, 16, 16"/>
            <stat name="read_accesses" value="2630090"/>
            <stat name="write_accesses" value="705431"/>
            <stat name="read_misses" value="109912"/>
            <stat name="write_misses" value="54218"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core6.itlb" name="core6">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="2269553"/>
            <stat name="total_misses" value="51"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core6.dtlb" name="core6">
            <param name="number_entries" value="64"/>
            <stat name="total_accesses" value="3335521"/>
            <stat name="total_misses" value="560"/>
            <stat name="conflicts" value="0"/>
         </component>
         <component id="system.core6.BTB" name="core6">
            <param name="BTB_config" value="4096,4,2,1, 1,3"/>
            <stat name="read_accesses" value="1782827"/>
            <stat name="write_accesses" value="0"/>
         </component>
      </component>
      <component id="system.L20" name="L20">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="165121"/>
         <stat name="write_accesses" value="56617"/>
         <stat name="read_misses" value="165287"/>
         <stat name="write_misses" value="56617"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L21" name="L21">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="227931"/>
         <stat name="write_accesses" value="65163"/>
         <stat name="read_misses" value="228177"/>
         <stat name="write_misses" value="65163"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L22" name="L22">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="97072"/>
         <stat name="write_accesses" value="30383"/>
         <stat name="read_misses" value="97240"/>
         <stat name="write_misses" value="30383"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L23" name="L23">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="101028"/>
         <stat name="write_accesses" value="32393"/>
         <stat name="read_misses" value="101114"/>
         <stat name="write_misses" value="32393"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L24" name="L24">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="90078"/>
         <stat name="write_accesses" value="29795"/>
         <stat name="read_misses" value="90180"/>
         <stat name="write_misses" value="29795"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L25" name="L25">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="142562"/>
         <stat name="write_accesses" value="54126"/>
         <stat name="read_misses" value="142721"/>
         <stat name="write_misses" value="54126"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L26" name="L26">
         <param name="L2_config" value="1048576,32,8,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="149348"/>
         <stat name="write_accesses" value="54218"/>
         <stat name="read_misses" value="149532"/>
         <stat name="write_misses" value="54218"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L30" name="L30">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="165121"/>
         <stat name="write_accesses" value="56617"/>
         <stat name="read_misses" value="165287"/>
         <stat name="write_misses" value="56617"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L31" name="L31">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="227931"/>
         <stat name="write_accesses" value="65163"/>
         <stat name="read_misses" value="228177"/>
         <stat name="write_misses" value="65163"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L32" name="L32">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="97072"/>
         <stat name="write_accesses" value="30383"/>
         <stat name="read_misses" value="97240"/>
         <stat name="write_misses" value="30383"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L33" name="L33">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="101028"/>
         <stat name="write_accesses" value="32393"/>
         <stat name="read_misses" value="101114"/>
         <stat name="write_misses" value="32393"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L34" name="L34">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="90078"/>
         <stat name="write_accesses" value="29795"/>
         <stat name="read_misses" value="90180"/>
         <stat name="write_misses" value="29795"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L35" name="L35">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="142562"/>
         <stat name="write_accesses" value="54126"/>
         <stat name="read_misses" value="142721"/>
         <stat name="write_misses" value="54126"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.L36" name="L36">
         <param name="L3_config" value="8192,32,2,8,8,23,32,0"/>
         <param name="buffer_sizes" value="16, 16, 16, 16"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="ports" value="1,1,1"/>
         <param name="device_type" value="0"/>
         <stat name="read_accesses" value="149348"/>
         <stat name="write_accesses" value="54218"/>
         <stat name="read_misses" value="149532"/>
         <stat name="write_misses" value="54218"/>
         <stat name="conflicts" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.NoC0" name="noc0">
         <param name="type" value="bus"/>
         <param name="clockrate" value="500"/>
         <param name="vdd" value="1.2"/>
         <param name="horizontal_nodes" value="1"/>
         <param name="vertical_nodes" value="1"/>
         <param name="link_throughput" value="1"/>
         <param name="link_latency" value="1"/>
         <param name="input_ports" value="1"/>
         <param name="flit_bits" value="256"/>
         <param name="link_routing_over_percentage" value="0.5"/>
         <param name="output_ports" value="1"/>
         <param name="chip_coverage" value="1"/>
         <param name="has_global_link" value="0"/>
         <stat name="total_accesses" value="0"/>
         <stat name="duty_cycle" value="0"/>
      </component>
      <component id="system.mc" name="mc">
         <param name="mc_clock" value="200"/>
         <param name="peak_transfer_rate" value="3200"/>
         <param name="block_size" value="64"/>
         <param name="memory_channels_per_mc" value="1"/>
         <param name="number_ranks" value="2"/>
         <param name="req_window_size_per_channel" value="32"/>
         <param name="IO_buffer_size_per_channel" value="32"/>
         <param name="databus_width" value="128"/>
         <param name="addressbus_width" value="51"/>
         <param name="vdd" value="0"/>
         <param name="number_mcs" value="0"/>
         <param name="withPHY" value="0"/>
         <stat name="memory_writes" value="46057"/>
         <stat name="memory_accesses" value="194670"/>
         <stat name="memory_reads" value="148613"/>
      </component>
      <component id="system.niu" name="niu">
         <param name="type" value="0"/>
         <param name="clockrate" value="0"/>
         <param name="vdd" value="0"/>
         <param name="number_units" value="0"/>
         <stat name="duty_cycle" value="0"/>
         <stat name="total_load_perc" value="0"/>
      </component>
      <component id="system.pcie" name="pcie">
         <param name="type" value="0"/>
         <param name="withPHY" value="0"/>
         <param name="clockrate" value="0"/>
         <param name="vdd" value="0"/>
         <param name="number_units" value="0"/>
         <param name="num_channels" value="0"/>
         <stat name="duty_cycle" value="0"/>
         <stat name="total_load_perc" value="0"/>
      </component>
      <component id="system.flashc" name="flashc">
         <param name="number_flashcs" value="0"/>
         <param name="type" value="0"/>
         <param name="withPHY" value="0"/>
         <param name="peak_transfer_rate" value="0"/>
         <param name="vdd" value="0"/>
         <stat name="duty_cycle" value="0"/>
         <stat name="total_load_perc" value="0"/>
      </component>
   </component>
   
            
</component>
