

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'
================================================================
* Date:           Fri Mar 10 17:35:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.978 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_425_7  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_53 = alloca i32 1"   --->   Operation 5 'alloca' 'i_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln31_3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln31_3"   --->   Operation 6 'read' 'add_ln31_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln419_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln419_2"   --->   Operation 7 'read' 'zext_ln419_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln384_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln384"   --->   Operation 8 'read' 'sext_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln419_2_cast = zext i8 %zext_ln419_2_read"   --->   Operation 9 'zext' 'zext_ln419_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln384_cast = sext i9 %sext_ln384_read"   --->   Operation 10 'sext' 'sext_ln384_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %i_53"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc93"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i32 %i_53" [dilithium2/fips202.c:425]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i32 %i" [dilithium2/fips202.c:425]   --->   Operation 16 'zext' 'zext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.11ns)   --->   "%icmp_ln425 = icmp_ugt  i33 %sext_ln384_cast, i33 %zext_ln425_1" [dilithium2/fips202.c:425]   --->   Operation 17 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%i_63 = add i32 %i, i32 1" [dilithium2/fips202.c:425]   --->   Operation 18 'add' 'i_63' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln425, void %for.inc.i62.preheader.exitStub, void %for.inc93.split" [dilithium2/fips202.c:425]   --->   Operation 19 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %i" [dilithium2/fips202.c:425]   --->   Operation 20 'trunc' 'trunc_ln425' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln426 = add i13 %zext_ln419_2_cast, i13 %trunc_ln425" [dilithium2/fips202.c:426]   --->   Operation 21 'add' 'add_ln426' <Predicate = (icmp_ln425)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (3.20ns) (root node of TernaryAdder)   --->   "%add_ln426_1 = add i13 %add_ln426, i13 %add_ln31_3_read" [dilithium2/fips202.c:426]   --->   Operation 22 'add' 'add_ln426_1' <Predicate = (icmp_ln425)> <Delay = 3.20> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i13 %add_ln426_1" [dilithium2/fips202.c:426]   --->   Operation 23 'zext' 'zext_ln426' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln426" [dilithium2/fips202.c:426]   --->   Operation 24 'getelementptr' 'sm_addr' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:426]   --->   Operation 25 'load' 'sm_load' <Predicate = (icmp_ln425)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_1 : Operation 26 [1/1] (1.32ns)   --->   "%store_ln425 = store i32 %i_63, i32 %i_53" [dilithium2/fips202.c:425]   --->   Operation 26 'store' 'store_ln425' <Predicate = (icmp_ln425)> <Delay = 1.32>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (!icmp_ln425)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i32 %i" [dilithium2/fips202.c:425]   --->   Operation 27 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [dilithium2/fips202.c:386]   --->   Operation 28 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:426]   --->   Operation 29 'load' 'sm_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln425" [dilithium2/fips202.c:426]   --->   Operation 30 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.75ns)   --->   "%store_ln426 = store i8 %sm_load, i3 %t_addr" [dilithium2/fips202.c:426]   --->   Operation 31 'store' 'store_ln426' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln425 = br void %for.inc93" [dilithium2/fips202.c:425]   --->   Operation 32 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln384]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln419_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln31_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_53               (alloca       ) [ 010]
add_ln31_3_read    (read         ) [ 000]
zext_ln419_2_read  (read         ) [ 000]
sext_ln384_read    (read         ) [ 000]
zext_ln419_2_cast  (zext         ) [ 000]
sext_ln384_cast    (sext         ) [ 000]
specinterface_ln0  (specinterface) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
i                  (load         ) [ 011]
specpipeline_ln0   (specpipeline ) [ 000]
zext_ln425_1       (zext         ) [ 000]
icmp_ln425         (icmp         ) [ 010]
i_63               (add          ) [ 000]
br_ln425           (br           ) [ 000]
trunc_ln425        (trunc        ) [ 000]
add_ln426          (add          ) [ 000]
add_ln426_1        (add          ) [ 000]
zext_ln426         (zext         ) [ 000]
sm_addr            (getelementptr) [ 011]
store_ln425        (store        ) [ 000]
zext_ln425         (zext         ) [ 000]
specloopname_ln386 (specloopname ) [ 000]
sm_load            (load         ) [ 000]
t_addr             (getelementptr) [ 000]
store_ln426        (store        ) [ 000]
br_ln425           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln384">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln384"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln419_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln419_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln31_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_53_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_53/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="add_ln31_3_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="13" slack="0"/>
<pin id="44" dir="0" index="1" bw="13" slack="0"/>
<pin id="45" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln31_3_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln419_2_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln419_2_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln384_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln384_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sm_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="13" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sm_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="t_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln426_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln419_2_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_2_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln384_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln384_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln425_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln425_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln425/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_63_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_63/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln425_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln425/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln426_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln426_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln426_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln426_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln426/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln425_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln425_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_53_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_53 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="164" class="1005" name="sm_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="1"/>
<pin id="166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sm_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="48" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="91" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="100" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="100" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="87" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="42" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="144"><net_src comp="113" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="152"><net_src comp="38" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="159"><net_src comp="100" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="167"><net_src comp="60" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t | {2 }
 - Input state : 
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 : sext_ln384 | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 : zext_ln419_2 | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 : add_ln31_3 | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_425_7 : sm | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		zext_ln425_1 : 2
		icmp_ln425 : 3
		i_63 : 2
		br_ln425 : 4
		trunc_ln425 : 2
		add_ln426 : 3
		add_ln426_1 : 4
		zext_ln426 : 5
		sm_addr : 6
		sm_load : 7
		store_ln425 : 3
	State 2
		t_addr : 1
		store_ln426 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          i_63_fu_113         |    0    |    39   |
|    add   |       add_ln426_fu_123       |    0    |    13   |
|          |      add_ln426_1_fu_129      |    0    |    13   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln425_fu_107      |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |  add_ln31_3_read_read_fu_42  |    0    |    0    |
|   read   | zext_ln419_2_read_read_fu_48 |    0    |    0    |
|          |  sext_ln384_read_read_fu_54  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln419_2_cast_fu_87   |    0    |    0    |
|   zext   |      zext_ln425_1_fu_103     |    0    |    0    |
|          |       zext_ln426_fu_135      |    0    |    0    |
|          |       zext_ln425_fu_145      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln384_cast_fu_91    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln425_fu_119      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    83   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_53_reg_149 |   32   |
|   i_reg_156   |   32   |
|sm_addr_reg_164|   13   |
+---------------+--------+
|     Total     |   77   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   77   |   92   |
+-----------+--------+--------+--------+
