	component unsaved is
		port (
			clk_clk                                   : in  std_logic                    := 'X';             -- clk
			pio_0_external_connection_export          : out std_logic_vector(7 downto 0);                    -- export
			pio_1_external_connection_export          : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                             : in  std_logic                    := 'X';             -- reset_n
			verrin_co_0_clk_adc_writeresponsevalid_n  : out std_logic;                                       -- writeresponsevalid_n
			verrin_co_0_cs_n_writeresponsevalid_n     : out std_logic;                                       -- writeresponsevalid_n
			verrin_co_0_data_adc_beginbursttransfer   : in  std_logic                    := 'X';             -- beginbursttransfer
			verrin_co_0_out_sens_writeresponsevalid_n : out std_logic;                                       -- writeresponsevalid_n
			verrin_co_0_pwm_out_writeresponsevalid_n  : out std_logic                                        -- writeresponsevalid_n
		);
	end component unsaved;

