###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       906021   # Number of WRITE/WRITEP commands
num_reads_done                 =      1177157   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1076679   # Number of read row buffer hits
num_read_cmds                  =      1177147   # Number of READ/READP commands
num_writes_done                =       906079   # Number of read requests issued
num_write_row_hits             =       806600   # Number of write row buffer hits
num_act_cmds                   =       201901   # Number of ACT commands
num_pre_cmds                   =       201885   # Number of PRE commands
num_ondemand_pres              =       185520   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640932   # Cyles of rank active rank.0
rank_active_cycles.1           =      9605650   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359068   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       394350   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2006420   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31655   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7259   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5082   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2348   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1934   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1730   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1241   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20371   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          792   # Write cmd latency (cycles)
write_latency[20-39]           =         9387   # Write cmd latency (cycles)
write_latency[40-59]           =        10231   # Write cmd latency (cycles)
write_latency[60-79]           =        15208   # Write cmd latency (cycles)
write_latency[80-99]           =        18652   # Write cmd latency (cycles)
write_latency[100-119]         =        22412   # Write cmd latency (cycles)
write_latency[120-139]         =        26756   # Write cmd latency (cycles)
write_latency[140-159]         =        31242   # Write cmd latency (cycles)
write_latency[160-179]         =        35621   # Write cmd latency (cycles)
write_latency[180-199]         =        38414   # Write cmd latency (cycles)
write_latency[200-]            =       697306   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       211108   # Read request latency (cycles)
read_latency[40-59]            =        98974   # Read request latency (cycles)
read_latency[60-79]            =        80652   # Read request latency (cycles)
read_latency[80-99]            =        57470   # Read request latency (cycles)
read_latency[100-119]          =        47021   # Read request latency (cycles)
read_latency[120-139]          =        40126   # Read request latency (cycles)
read_latency[140-159]          =        35241   # Read request latency (cycles)
read_latency[160-179]          =        31577   # Read request latency (cycles)
read_latency[180-199]          =        27898   # Read request latency (cycles)
read_latency[200-]             =       547081   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.52286e+09   # Write energy
read_energy                    =  4.74626e+09   # Read energy
act_energy                     =  5.52401e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72353e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89288e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99393e+09   # Active standby energy rank.1
average_read_latency           =      322.251   # Average read request latency (cycles)
average_interarrival           =      4.80012   # Average request interarrival latency (cycles)
total_energy                   =  2.28977e+10   # Total energy (pJ)
average_power                  =      2289.77   # Average power (mW)
average_bandwidth              =      17.7769   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       909131   # Number of WRITE/WRITEP commands
num_reads_done                 =      1180118   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1098853   # Number of read row buffer hits
num_read_cmds                  =      1180118   # Number of READ/READP commands
num_writes_done                =       909147   # Number of read requests issued
num_write_row_hits             =       833319   # Number of write row buffer hits
num_act_cmds                   =       158508   # Number of ACT commands
num_pre_cmds                   =       158488   # Number of PRE commands
num_ondemand_pres              =       140009   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9639024   # Cyles of rank active rank.0
rank_active_cycles.1           =      9631930   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       360976   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       368070   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2013943   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31507   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6800   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4861   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3486   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2293   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1910   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1630   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1181   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20288   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          804   # Write cmd latency (cycles)
write_latency[20-39]           =         9109   # Write cmd latency (cycles)
write_latency[40-59]           =        11092   # Write cmd latency (cycles)
write_latency[60-79]           =        16378   # Write cmd latency (cycles)
write_latency[80-99]           =        20918   # Write cmd latency (cycles)
write_latency[100-119]         =        24872   # Write cmd latency (cycles)
write_latency[120-139]         =        29792   # Write cmd latency (cycles)
write_latency[140-159]         =        34574   # Write cmd latency (cycles)
write_latency[160-179]         =        37705   # Write cmd latency (cycles)
write_latency[180-199]         =        39457   # Write cmd latency (cycles)
write_latency[200-]            =       684430   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       230837   # Read request latency (cycles)
read_latency[40-59]            =       107272   # Read request latency (cycles)
read_latency[60-79]            =        81584   # Read request latency (cycles)
read_latency[80-99]            =        57262   # Read request latency (cycles)
read_latency[100-119]          =        46221   # Read request latency (cycles)
read_latency[120-139]          =        39680   # Read request latency (cycles)
read_latency[140-159]          =        35046   # Read request latency (cycles)
read_latency[160-179]          =        31120   # Read request latency (cycles)
read_latency[180-199]          =        28100   # Read request latency (cycles)
read_latency[200-]             =       522990   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.53838e+09   # Write energy
read_energy                    =  4.75824e+09   # Read energy
act_energy                     =  4.33678e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.73268e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76674e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01475e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01032e+09   # Active standby energy rank.1
average_read_latency           =      336.986   # Average read request latency (cycles)
average_interarrival           =      4.78621   # Average request interarrival latency (cycles)
total_energy                   =    2.281e+10   # Total energy (pJ)
average_power                  =         2281   # Average power (mW)
average_bandwidth              =      17.8284   # Average bandwidth
