<stg><name>receiver_Pipeline_VITIS_LOOP_201_16</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body577.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body577.0.split:0 %i_9 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body577.0.split:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_9, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.body577.0.split:4 %zext_ln201 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:5 %arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:6 %arr_4_I_load = load i5 %arr_4_I_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:8 %arr_4_I_1_addr = getelementptr i27 %arr_4_I_1, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:9 %arr_4_I_1_load = load i5 %arr_4_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:13 %arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:14 %arr_4_Q_1_addr = getelementptr i27 %arr_4_Q_1, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:16 %arr_4_I_2_addr = getelementptr i27 %arr_4_I_2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:17 %arr_4_I_3_addr = getelementptr i27 %arr_4_I_3, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:18 %arr_4_I_2_load = load i5 %arr_4_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:20 %arr_4_I_3_load = load i5 %arr_4_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_3_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:26 %arr_4_Q_2_addr = getelementptr i27 %arr_4_Q_2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:27 %arr_4_Q_3_addr = getelementptr i27 %arr_4_Q_3, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:28 %arr_4_Q_load = load i5 %arr_4_Q_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:30 %arr_4_Q_1_load = load i5 %arr_4_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:33 %arr_4_Q_2_load = load i5 %arr_4_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:35 %arr_4_Q_3_load = load i5 %arr_4_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body577.0.split:41 %or_ln201 = or i8 %i_9, i8 4

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body577.0.split:42 %icmp_ln201 = icmp_ult  i8 %or_ln201, i8 140

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body577.0.split:44 %br_ln201 = br i1 %icmp_ln201, void %for.end598.exitStub, void %for.body577.2

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:0 %arr_4_I_4_addr = getelementptr i27 %arr_4_I_4, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:1 %arr_4_I_4_load = load i5 %arr_4_I_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_4_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:3 %arr_4_I_5_addr = getelementptr i27 %arr_4_I_5, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_5_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:4 %arr_4_I_5_load = load i5 %arr_4_I_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_5_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:8 %arr_4_Q_4_addr = getelementptr i27 %arr_4_Q_4, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:9 %arr_4_Q_5_addr = getelementptr i27 %arr_4_Q_5, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:11 %arr_4_I_6_addr = getelementptr i27 %arr_4_I_6, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_6_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:12 %arr_4_I_7_addr = getelementptr i27 %arr_4_I_7, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_I_7_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:13 %arr_4_I_6_load = load i5 %arr_4_I_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_6_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:15 %arr_4_I_7_load = load i5 %arr_4_I_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_7_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:21 %arr_4_Q_6_addr = getelementptr i27 %arr_4_Q_6, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:22 %arr_4_Q_7_addr = getelementptr i27 %arr_4_Q_7, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:23 %arr_4_Q_4_load = load i5 %arr_4_Q_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:25 %arr_4_Q_5_load = load i5 %arr_4_Q_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:28 %arr_4_Q_6_load = load i5 %arr_4_Q_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:30 %arr_4_Q_7_load = load i5 %arr_4_Q_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body577.2:36 %add_ln201 = add i8 %i_9, i8 8

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body577.2:37 %store_ln201 = store i8 %add_ln201, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:6 %arr_4_I_load = load i5 %arr_4_I_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:7 %sext_ln203 = sext i27 %arr_4_I_load

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:9 %arr_4_I_1_load = load i5 %arr_4_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:10 %sext_ln203_1 = sext i27 %arr_4_I_1_load

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.0.split:11 %add_ln203 = add i28 %sext_ln203_1, i28 %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:18 %arr_4_I_2_load = load i5 %arr_4_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:19 %sext_ln203_2 = sext i27 %arr_4_I_2_load

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:20 %arr_4_I_3_load = load i5 %arr_4_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:21 %sext_ln203_3 = sext i27 %arr_4_I_3_load

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.0.split:22 %add_ln203_1 = add i28 %sext_ln203_3, i28 %sext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:28 %arr_4_Q_load = load i5 %arr_4_Q_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:29 %sext_ln204 = sext i27 %arr_4_Q_load

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:30 %arr_4_Q_1_load = load i5 %arr_4_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:31 %sext_ln204_1 = sext i27 %arr_4_Q_1_load

]]></Node>
<StgValue><ssdm name="sext_ln204_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.0.split:32 %add_ln204 = add i28 %sext_ln204_1, i28 %sext_ln204

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:33 %arr_4_Q_2_load = load i5 %arr_4_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:34 %sext_ln204_2 = sext i27 %arr_4_Q_2_load

]]></Node>
<StgValue><ssdm name="sext_ln204_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="5">
<![CDATA[
for.body577.0.split:35 %arr_4_Q_3_load = load i5 %arr_4_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="27">
<![CDATA[
for.body577.0.split:36 %sext_ln204_3 = sext i27 %arr_4_Q_3_load

]]></Node>
<StgValue><ssdm name="sext_ln204_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.0.split:37 %add_ln204_1 = add i28 %sext_ln204_3, i28 %sext_ln204_2

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:1 %arr_4_I_4_load = load i5 %arr_4_I_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_4_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:2 %sext_ln203_4 = sext i27 %arr_4_I_4_load

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:4 %arr_4_I_5_load = load i5 %arr_4_I_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_5_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:5 %sext_ln203_5 = sext i27 %arr_4_I_5_load

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.2:6 %add_ln203_2 = add i28 %sext_ln203_5, i28 %sext_ln203_4

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:13 %arr_4_I_6_load = load i5 %arr_4_I_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:14 %sext_ln203_6 = sext i27 %arr_4_I_6_load

]]></Node>
<StgValue><ssdm name="sext_ln203_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:15 %arr_4_I_7_load = load i5 %arr_4_I_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_7_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:16 %sext_ln203_7 = sext i27 %arr_4_I_7_load

]]></Node>
<StgValue><ssdm name="sext_ln203_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.2:17 %add_ln203_3 = add i28 %sext_ln203_7, i28 %sext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:23 %arr_4_Q_4_load = load i5 %arr_4_Q_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:24 %sext_ln204_4 = sext i27 %arr_4_Q_4_load

]]></Node>
<StgValue><ssdm name="sext_ln204_4"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:25 %arr_4_Q_5_load = load i5 %arr_4_Q_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:26 %sext_ln204_5 = sext i27 %arr_4_Q_5_load

]]></Node>
<StgValue><ssdm name="sext_ln204_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.2:27 %add_ln204_2 = add i28 %sext_ln204_5, i28 %sext_ln204_4

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:28 %arr_4_Q_6_load = load i5 %arr_4_Q_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:29 %sext_ln204_6 = sext i27 %arr_4_Q_6_load

]]></Node>
<StgValue><ssdm name="sext_ln204_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="5">
<![CDATA[
for.body577.2:30 %arr_4_Q_7_load = load i5 %arr_4_Q_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="27">
<![CDATA[
for.body577.2:31 %sext_ln204_7 = sext i27 %arr_4_Q_7_load

]]></Node>
<StgValue><ssdm name="sext_ln204_7"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body577.2:32 %add_ln204_3 = add i28 %sext_ln204_7, i28 %sext_ln204_6

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body577.0.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body577.0.split:2 %specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln201"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:12 %arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_I_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:15 %arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_Q_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:23 %arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_I_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.0.split:24 %store_ln203 = store i28 %add_ln203, i5 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.0.split:25 %store_ln203 = store i28 %add_ln203_1, i5 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.0.split:38 %arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.0.split:39 %store_ln204 = store i28 %add_ln204, i5 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.0.split:40 %store_ln204 = store i28 %add_ln204_1, i5 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body577.0.split:43 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:7 %arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_I_2_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:10 %arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:18 %arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_I_3_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.2:19 %store_ln203 = store i28 %add_ln203_2, i5 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.2:20 %store_ln203 = store i28 %add_ln203_3, i5 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body577.2:33 %arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.2:34 %store_ln204 = store i28 %add_ln204_2, i5 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
for.body577.2:35 %store_ln204 = store i28 %add_ln204_3, i5 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.body577.2:38 %br_ln201 = br void %for.body577.0.split

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
for.end598.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
