$date
	Thu Oct 13 21:37:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 16 ! d [15:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module dstop $end
$var wire 4 & b [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 16 ' d [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
0$
1#
b0 "
b0 !
$end
#5
0#
#10
1#
0%
#15
0#
#20
b1 !
b1 '
1#
1$
#25
0#
#30
b11 !
b11 '
1#
b1 "
b1 &
#35
0#
#40
b111 !
b111 '
1#
b10 "
b10 &
#45
0#
#50
b1111 !
b1111 '
1#
b11 "
b11 &
#55
0#
#60
b11111 !
b11111 '
1#
b100 "
b100 &
#65
0#
#70
b111111 !
b111111 '
1#
b101 "
b101 &
#75
0#
#80
b1111111 !
b1111111 '
1#
b110 "
b110 &
#85
0#
#90
b11111111 !
b11111111 '
1#
b111 "
b111 &
#95
0#
#100
b111111111 !
b111111111 '
1#
b1000 "
b1000 &
#105
0#
#110
b1111111111 !
b1111111111 '
1#
b1001 "
b1001 &
#115
0#
#120
b11111111111 !
b11111111111 '
1#
b1010 "
b1010 &
#125
0#
#130
1#
0$
#135
0#
#140
1#
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
1$
#185
0#
#190
b111111111111 !
b111111111111 '
1#
b1011 "
b1011 &
#195
0#
#200
b1111111111111 !
b1111111111111 '
1#
b1100 "
b1100 &
#205
0#
#210
b11111111111111 !
b11111111111111 '
1#
b1101 "
b1101 &
#215
0#
#220
b111111111111111 !
b111111111111111 '
1#
b1110 "
b1110 &
#225
0#
#230
b1111111111111111 !
b1111111111111111 '
1#
b1111 "
b1111 &
#235
0#
#240
b0 !
b0 '
1#
1%
#245
0#
#250
1#
#255
0#
#260
1#
#265
0#
#270
1#
#275
0#
#280
1#
#285
0#
#290
b1111111111111111 !
b1111111111111111 '
1#
0%
#295
0#
#300
1#
#305
0#
#310
b11111111111 !
b11111111111 '
1#
b1010 "
b1010 &
#315
0#
#320
1#
#325
0#
#330
1#
#335
0#
#340
1#
#345
0#
#350
1#
#355
0#
#360
1#
