[INFO] Clearing cells…
[INFO] Merging GDS files…
[INFO] Copying top level cell 'spi_adc'…
[INFO] Checking for missing GDS…
[INFO] All LEF cells have matching GDS cells.
[INFO] Writing out GDS '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/57-klayout-streamout/spi_adc.klayout.gds'…
[INFO] Done.
