Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 18 05:19:33 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file RS232dmaramtop_methodology_drc_routed.rpt -rpx RS232dmaramtop_methodology_drc_routed.rpx
| Design       : RS232dmaramtop
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 20         |
| TIMING-20 | Warning  | Non-clocked latch                                  | 30         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock bloqueRS232/Clock_generator/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Data_in[0] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Data_in[1] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Data_in[2] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Data_in[3] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Data_in[4] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Data_in[5] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Data_in[6] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Data_in[7] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on RD relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) VIRTUAL_clk_out1_Clk_Gen sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on databus[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on databus[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on databus[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on databus[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on databus[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on databus[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on databus[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on databus[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on READY relative to clock(s) VIRTUAL_clk_out1_Clk_Gen sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on TD relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch TX_Data_OBUFT[7]_inst_i_2 cannot be properly analyzed as its control pin TX_Data_OBUFT[7]_inst_i_2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch bloqueDMA/Address_reg[0] cannot be properly analyzed as its control pin bloqueDMA/Address_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch bloqueDMA/Address_reg[1] cannot be properly analyzed as its control pin bloqueDMA/Address_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch bloqueDMA/Address_reg[2] cannot be properly analyzed as its control pin bloqueDMA/Address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch bloqueDMA/DMA_RQ_reg cannot be properly analyzed as its control pin bloqueDMA/DMA_RQ_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch bloqueDMA/Data_Read_reg cannot be properly analyzed as its control pin bloqueDMA/Data_Read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[0] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[1] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[2] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[3] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[4] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[5] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[6] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch bloqueDMA/Databus_reg[7] cannot be properly analyzed as its control pin bloqueDMA/Databus_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch bloqueDMA/FSM_sequential_estado_s_reg[0] cannot be properly analyzed as its control pin bloqueDMA/FSM_sequential_estado_s_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch bloqueDMA/FSM_sequential_estado_s_reg[1] cannot be properly analyzed as its control pin bloqueDMA/FSM_sequential_estado_s_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch bloqueDMA/FSM_sequential_estado_s_reg[2] cannot be properly analyzed as its control pin bloqueDMA/FSM_sequential_estado_s_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch bloqueDMA/FSM_sequential_estado_s_reg[3] cannot be properly analyzed as its control pin bloqueDMA/FSM_sequential_estado_s_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[0] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[1] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[2] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[3] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[4] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[5] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[6] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch bloqueDMA/TX_Data_reg[7] cannot be properly analyzed as its control pin bloqueDMA/TX_Data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch bloqueDMA/Valid_D_reg cannot be properly analyzed as its control pin bloqueDMA/Valid_D_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch contents_ram_reg[16][7]_i_8 cannot be properly analyzed as its control pin contents_ram_reg[16][7]_i_8/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch contents_ram_reg[16][7]_i_9 cannot be properly analyzed as its control pin contents_ram_reg[16][7]_i_9/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch databus_IOBUF[7]_inst_i_3 cannot be properly analyzed as its control pin databus_IOBUF[7]_inst_i_3/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock bloqueRS232/Clock_generator/inst/clk_in1 is created on an inappropriate internal pin bloqueRS232/Clock_generator/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


