// Seed: 759413697
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wand  id_3
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri1  id_5
    , id_9,
    output tri0  id_6,
    output logic id_7
);
  initial begin : LABEL_0
    begin : LABEL_1
      if (1) begin : LABEL_2
        force id_7 = -1;
      end
    end
    id_7 <= id_4 ^ 1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
