used chip capacitors reduce ground bounce noise small systolic array chip pf loads clock linesdesign micron n well cmos using mosis scalable design rulesthoughts bypass capacitors help much simultaneous output switching still large inductance bypass capacitor load capacitor signal line ground return still get ground power line bouncehelp lot chip loads high load clock linestransients trying suppress really high frequency forget large areas poly thin oxide diff capacitors since rc time constant largemake metal metal poly diff sandwich put lot holes poly layer allowing frequent diff metal contactsforget exactly wide poly linesdesign probably omit diff altogether use solid poly sheet instead using poly substrate high resistance ignored speedsprobably better trying tune circuit run slightly slower edges lower voltage swings especially output signalling spending chip area capacitorsspare space die since circuit big mosis tiny chip next size twice big neededkevin karplus kevin karplus karplus ce ucsc edu