<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 21:17:12 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2521</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2730</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>I_tmds_clk_p </td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>rx0_pclk </td>
</tr>
<tr>
<td>4</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>rx0_pclk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>129.617(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>74.250(MHz)</td>
<td>293.470(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>74.250(MHz)</td>
<td>92.942(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.709</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.006</td>
<td>10.690</td>
</tr>
<tr>
<td>2</td>
<td>2.876</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>10.538</td>
</tr>
<tr>
<td>3</td>
<td>3.368</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.015</td>
<td>10.021</td>
</tr>
<tr>
<td>4</td>
<td>3.542</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.006</td>
<td>9.856</td>
</tr>
<tr>
<td>5</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>6</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>7</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>8</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>9</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>10</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>11</td>
<td>3.999</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.198</td>
</tr>
<tr>
<td>12</td>
<td>4.181</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.012</td>
<td>8.964</td>
</tr>
<tr>
<td>13</td>
<td>4.247</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.049</td>
<td>8.959</td>
</tr>
<tr>
<td>14</td>
<td>4.247</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.049</td>
<td>8.959</td>
</tr>
<tr>
<td>15</td>
<td>4.282</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.014</td>
<td>8.889</td>
</tr>
<tr>
<td>16</td>
<td>4.352</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.012</td>
<td>8.817</td>
</tr>
<tr>
<td>17</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>18</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>19</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>20</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>21</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>22</td>
<td>4.370</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.040</td>
<td>9.074</td>
</tr>
<tr>
<td>23</td>
<td>4.384</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.031</td>
<td>8.804</td>
</tr>
<tr>
<td>24</td>
<td>4.385</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.012</td>
<td>8.784</td>
</tr>
<tr>
<td>25</td>
<td>4.396</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.027</td>
<td>8.734</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.281</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>17</td>
<td>0.281</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>18</td>
<td>0.281</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.328</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>20</td>
<td>0.331</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>21</td>
<td>0.334</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>22</td>
<td>0.338</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_4_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>23</td>
<td>0.338</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_11_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>24</td>
<td>0.338</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_16_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>25</td>
<td>0.338</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_reg_dly_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.751</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.819</td>
<td>6.768</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.409</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.817</td>
<td>6.768</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.578</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.819</td>
<td>4.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.783</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-3.954</td>
<td>5.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.235</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.817</td>
<td>4.594</td>
</tr>
<tr>
<td>6</td>
<td>0.826</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-4.219</td>
<td>5.934</td>
</tr>
<tr>
<td>7</td>
<td>6.585</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.002</td>
<td>6.768</td>
</tr>
<tr>
<td>8</td>
<td>7.468</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.051</td>
<td>5.934</td>
</tr>
<tr>
<td>9</td>
<td>8.768</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.011</td>
<td>4.594</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.624</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.143</td>
<td>2.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.356</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.264</td>
<td>2.053</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.417</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-5.280</td>
<td>2.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.330</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.264</td>
<td>3.079</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.012</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.264</td>
<td>2.053</td>
</tr>
<tr>
<td>6</td>
<td>0.014</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.264</td>
<td>3.079</td>
</tr>
<tr>
<td>7</td>
<td>1.938</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>2.053</td>
</tr>
<tr>
<td>8</td>
<td>2.552</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>2.664</td>
</tr>
<tr>
<td>9</td>
<td>2.968</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>3.079</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.095</td>
<td>3.345</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.095</td>
<td>3.345</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.095</td>
<td>3.345</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.095</td>
<td>3.345</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td>5</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R72C112[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>8.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>8.469</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/I0</td>
</tr>
<tr>
<td>11.081</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C133[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/F</td>
</tr>
<tr>
<td>11.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/I0</td>
</tr>
<tr>
<td>11.231</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/O</td>
</tr>
<tr>
<td>11.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35/I0</td>
</tr>
<tr>
<td>12.233</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27/I3</td>
</tr>
<tr>
<td>12.952</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27/F</td>
</tr>
<tr>
<td>13.542</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/I1</td>
</tr>
<tr>
<td>14.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/F</td>
</tr>
<tr>
<td>14.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/I0</td>
</tr>
<tr>
<td>14.582</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>17.291</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.139, 48.071%; route: 5.169, 48.351%; tC2Q: 0.382, 3.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.927</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>4.309</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R74C106[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/Q</td>
</tr>
<tr>
<td>7.138</td>
<td>2.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C106[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3664_s5/I0</td>
</tr>
<tr>
<td>7.646</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>R68C106[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3664_s5/F</td>
</tr>
<tr>
<td>10.277</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s981/S0</td>
</tr>
<tr>
<td>10.530</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s981/O</td>
</tr>
<tr>
<td>10.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C115[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s910/I1</td>
</tr>
<tr>
<td>10.631</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C115[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s910/O</td>
</tr>
<tr>
<td>10.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C115[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s875/I0</td>
</tr>
<tr>
<td>10.732</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C115[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s875/O</td>
</tr>
<tr>
<td>10.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C115[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s857/I1</td>
</tr>
<tr>
<td>10.833</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C115[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s857/O</td>
</tr>
<tr>
<td>11.827</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C108[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s11/I1</td>
</tr>
<tr>
<td>12.406</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R71C108[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s11/F</td>
</tr>
<tr>
<td>12.787</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s4/I0</td>
</tr>
<tr>
<td>13.243</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C107[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s4/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C107[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s1/I2</td>
</tr>
<tr>
<td>14.465</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C107[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s1/F</td>
</tr>
<tr>
<td>14.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C107[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.404</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C107[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0/CLK</td>
</tr>
<tr>
<td>17.341</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C107[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 24.732%; route: 7.549, 71.638%; tC2Q: 0.382, 3.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R72C112[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>8.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>8.469</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.113</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>11.894</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>12.448</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>12.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C129[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>13.625</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/I1</td>
</tr>
<tr>
<td>13.914</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/F</td>
</tr>
<tr>
<td>13.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.346</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>17.282</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.430, 44.206%; route: 5.209, 51.977%; tC2Q: 0.382, 3.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R72C112[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>8.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>8.469</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.113</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>11.894</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>12.448</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>12.995</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C129[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>13.170</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/I1</td>
</tr>
<tr>
<td>13.749</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/F</td>
</tr>
<tr>
<td>13.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>17.291</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.720, 47.888%; route: 4.754, 48.231%; tC2Q: 0.382, 3.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[3][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>13.076</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/CLK</td>
</tr>
<tr>
<td>17.074</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.336%; route: 7.972, 86.668%; tC2Q: 0.368, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R72C112[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>8.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>8.469</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.113</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>11.894</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6/I2</td>
</tr>
<tr>
<td>12.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C133[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.349</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>17.038</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.168, 46.493%; route: 4.414, 49.240%; tC2Q: 0.382, 4.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.395</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1/CLK</td>
</tr>
<tr>
<td>17.084</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.585%; route: 7.733, 86.313%; tC2Q: 0.368, 4.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>11.341</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/I1</td>
</tr>
<tr>
<td>11.908</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R71C103[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.395</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/CLK</td>
</tr>
<tr>
<td>17.084</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.859, 9.585%; route: 7.733, 86.313%; tC2Q: 0.368, 4.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.886</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C122[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.268</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C122[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/I1</td>
</tr>
<tr>
<td>5.741</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.648</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C112[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>8.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R69C112[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>11.372</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s4/I1</td>
</tr>
<tr>
<td>11.951</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s4/F</td>
</tr>
<tr>
<td>12.774</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.368</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0/CLK</td>
</tr>
<tr>
<td>17.057</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C102[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.942, 21.853%; route: 6.564, 73.843%; tC2Q: 0.382, 4.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.886</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C122[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.268</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C122[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/I1</td>
</tr>
<tr>
<td>5.741</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.929</td>
<td>1.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>8.218</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R65C106[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.590</td>
<td>3.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C119[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s4/I1</td>
</tr>
<tr>
<td>11.879</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C119[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s4/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C119[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.366</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0/CLK</td>
</tr>
<tr>
<td>17.055</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.434, 16.261%; route: 7.001, 79.400%; tC2Q: 0.382, 4.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3829_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3829_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3827_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3827_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3826_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3826_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3824_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3824_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3823_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3823_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>4.245</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>743</td>
<td>R69C125[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/Q</td>
</tr>
<tr>
<td>8.124</td>
<td>3.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C108[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/I0</td>
</tr>
<tr>
<td>8.415</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R67C108[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4/F</td>
</tr>
<tr>
<td>12.444</td>
<td>4.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3821_s2/I0</td>
</tr>
<tr>
<td>12.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3821_s2/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C101[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1/CLK</td>
</tr>
<tr>
<td>17.322</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C101[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 8.802%; route: 7.908, 87.148%; tC2Q: 0.368, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.918, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.886</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C122[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.268</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C122[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/I1</td>
</tr>
<tr>
<td>5.741</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.648</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C112[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/I1</td>
</tr>
<tr>
<td>8.104</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R69C112[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s4/I1</td>
</tr>
<tr>
<td>11.891</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s4/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.385</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0/CLK</td>
</tr>
<tr>
<td>17.073</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C107[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.820, 20.673%; route: 6.601, 74.982%; tC2Q: 0.382, 4.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.886</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C122[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.268</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R65C122[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/I1</td>
</tr>
<tr>
<td>5.741</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.929</td>
<td>1.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>8.218</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R65C106[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.363</td>
<td>3.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C123[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.366</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CLK</td>
</tr>
<tr>
<td>17.055</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 18.813%; route: 6.749, 76.832%; tC2Q: 0.382, 4.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R72C112[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>8.008</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>8.469</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>9.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.113</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.326</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>11.894</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6/I2</td>
</tr>
<tr>
<td>12.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C133[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6/F</td>
</tr>
<tr>
<td>12.626</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.334</td>
<td>3.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>17.022</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.168, 47.717%; route: 4.184, 47.903%; tC2Q: 0.382, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.866, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C103[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R65C103[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C103[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3536_s2/I2</td>
</tr>
<tr>
<td>1.743</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C103[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3536_s2/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C103[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C103[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1/CLK</td>
</tr>
<tr>
<td>1.468</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C103[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2877_s1/I2</td>
</tr>
<tr>
<td>1.734</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2877_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C123[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C123[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C123[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C123[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C123[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C123[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>1.468</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C123[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.769</td>
<td>2.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.910</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R74C146[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
</tr>
<tr>
<td>2.916</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C146[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/I1</td>
</tr>
<tr>
<td>3.069</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C146[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/F</td>
</tr>
<tr>
<td>3.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C146[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.769</td>
<td>2.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C146[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C146[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.393%; route: 2.094, 75.607%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.393%; route: 2.094, 75.607%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.783</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/CLK</td>
</tr>
<tr>
<td>2.924</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R74C141[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/Q</td>
</tr>
<tr>
<td>2.933</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s20/I1</td>
</tr>
<tr>
<td>3.086</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s20/F</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.783</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2/CLK</td>
</tr>
<tr>
<td>2.808</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.270%; route: 2.108, 75.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.270%; route: 2.108, 75.730%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.743</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C147[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R72C147[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C147[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C147[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C147[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.743</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C147[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C147[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.624%; route: 2.068, 75.376%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.624%; route: 2.068, 75.376%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C105[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R71C105[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C105[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3621_s1/I2</td>
</tr>
<tr>
<td>1.743</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C105[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3621_s1/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C105[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C105[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.465</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C105[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R70C108[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3535_s2/I1</td>
</tr>
<tr>
<td>1.746</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3535_s2/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1/CLK</td>
</tr>
<tr>
<td>1.468</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C108[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.587</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R69C103[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3419_s1/I3</td>
</tr>
<tr>
<td>1.749</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3419_s1/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R67C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.580</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2885_s4/I0</td>
</tr>
<tr>
<td>1.733</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2885_s4/F</td>
</tr>
<tr>
<td>1.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.455</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R67C126[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C126[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2872_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C126[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2872_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C126[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C126[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R71C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n83_s2/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C101[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n83_s2/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.465</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.609</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n79_s1/I2</td>
</tr>
<tr>
<td>1.771</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n79_s1/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C138[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R74C138[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C138[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3/I1</td>
</tr>
<tr>
<td>3.082</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C138[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3/F</td>
</tr>
<tr>
<td>3.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C138[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C138[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.804</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C138[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.609</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R74C106[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3628_s4/I2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3628_s4/F</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C106[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.587</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R72C128[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n4326_s1/I2</td>
</tr>
<tr>
<td>1.752</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C128[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n4326_s1/F</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C128[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C123[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2864_s1/I2</td>
</tr>
<tr>
<td>1.764</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C123[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2864_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C123[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.458</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.458, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C145[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.902</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R72C145[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C145[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43/I3</td>
</tr>
<tr>
<td>3.067</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C145[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C145[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C145[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.786</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C145[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.464%; route: 2.086, 75.536%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.464%; route: 2.086, 75.536%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.588</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R70C103[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3429_s1/I3</td>
</tr>
<tr>
<td>1.800</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C103[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3429_s1/F</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C103[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.472</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R65C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1/I1</td>
</tr>
<tr>
<td>1.799</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1/F</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.468</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.587</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C103[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3421_s1/I3</td>
</tr>
<tr>
<td>1.805</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C103[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3421_s1/F</td>
</tr>
<tr>
<td>1.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C103[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_4_s1/CLK</td>
</tr>
<tr>
<td>1.609</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R74C102[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_4_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3825_s2/I1</td>
</tr>
<tr>
<td>1.831</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3825_s2/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.472</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C135[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_11_s0/CLK</td>
</tr>
<tr>
<td>1.613</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R74C135[3][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_11_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C135[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.472</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C135[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0/CLK</td>
</tr>
<tr>
<td>1.497</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C135[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_16_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C129[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_16_s0/Q</td>
</tr>
<tr>
<td>1.798</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C129[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C129[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_reg_dly_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C140[1][B]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_reg_dly_s0/CLK</td>
</tr>
<tr>
<td>2.920</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R74C140[1][B]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_reg_dly_s0/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C140[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n135_s0/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C140[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n135_s0/F</td>
</tr>
<tr>
<td>3.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C140[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C140[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0/CLK</td>
</tr>
<tr>
<td>2.804</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C140[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.660</td>
<td>5.243</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.054</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.059</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>7.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>6.909</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.335%; route: 5.956, 88.013%; tC2Q: 0.382, 5.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.660</td>
<td>5.243</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.400</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>8.368</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>8.251</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.335%; route: 5.956, 88.013%; tC2Q: 0.382, 5.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.054</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.059</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>7.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>6.909</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.333%; route: 3.783, 82.340%; tC2Q: 0.382, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.826</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.054</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.193</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>9.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>9.043</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.954</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 7.226%; route: 5.122, 86.328%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.400</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.403</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>8.368</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>8.251</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.333%; route: 3.783, 82.340%; tC2Q: 0.382, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.826</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.400</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.805</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>10.770</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>10.653</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 7.226%; route: 5.122, 86.328%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.404, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.660</td>
<td>5.243</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.362</td>
<td>3.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>17.245</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.335%; route: 5.956, 88.013%; tC2Q: 0.382, 5.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.894, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.826</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.411</td>
<td>3.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>17.294</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 7.226%; route: 5.122, 86.328%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.943, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.893</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.275</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.418</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.372</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>17.255</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.333%; route: 3.783, 82.340%; tC2Q: 0.382, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.904, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.110</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.707</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.589</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>6.624</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>6.734</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.143</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 9.760%; route: 2.260, 84.835%; tC2Q: 0.144, 5.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.499</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.707</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>5.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>5.855</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.664%; route: 1.649, 80.321%; tC2Q: 0.144, 7.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.110</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.360</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.379</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>5.414</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>5.527</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.280</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 9.760%; route: 2.260, 84.835%; tC2Q: 0.144, 5.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.525</td>
<td>2.313</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.707</td>
<td>5.707</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>5.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>5.855</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.444%; route: 2.675, 86.879%; tC2Q: 0.144, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.499</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.360</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.363</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>4.398</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>4.511</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.664%; route: 1.649, 80.321%; tC2Q: 0.144, 7.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.525</td>
<td>2.313</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.360</td>
<td>5.707</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.363</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>4.398</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>4.511</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.444%; route: 2.675, 86.879%; tC2Q: 0.144, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.499</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.451</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.664%; route: 1.649, 80.321%; tC2Q: 0.144, 7.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.110</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 9.760%; route: 2.260, 84.835%; tC2Q: 0.144, 5.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.212</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C102[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.525</td>
<td>2.313</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.444%; route: 2.675, 86.879%; tC2Q: 0.144, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.916</td>
<td>6.494</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.261</td>
<td>3.117</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.916</td>
<td>6.494</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.261</td>
<td>3.117</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.916</td>
<td>6.494</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.261</td>
<td>3.117</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.914</td>
<td>6.493</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.260</td>
<td>3.116</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.907</td>
<td>6.485</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.257</td>
<td>3.113</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>788</td>
<td>rx0_pclk</td>
<td>-3.751</td>
<td>3.943</td>
</tr>
<tr>
<td>743</td>
<td>Align_sta[1]</td>
<td>3.999</td>
<td>6.125</td>
</tr>
<tr>
<td>360</td>
<td>phase_flag_359_19</td>
<td>5.715</td>
<td>4.024</td>
</tr>
<tr>
<td>196</td>
<td>judge_cnt[0]</td>
<td>2.876</td>
<td>3.901</td>
</tr>
<tr>
<td>90</td>
<td>n3664_11</td>
<td>2.876</td>
<td>3.303</td>
</tr>
<tr>
<td>82</td>
<td>I_clk_d</td>
<td>12.285</td>
<td>5.293</td>
</tr>
<tr>
<td>80</td>
<td>align_cnt[1]</td>
<td>7.571</td>
<td>1.827</td>
</tr>
<tr>
<td>76</td>
<td>align_cnt[2]</td>
<td>8.711</td>
<td>2.669</td>
</tr>
<tr>
<td>74</td>
<td>b_code_clk_cnt_7_13</td>
<td>5.631</td>
<td>4.124</td>
</tr>
<tr>
<td>65</td>
<td>align_cnt[0]</td>
<td>7.647</td>
<td>1.619</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R68C118</td>
<td>66.67%</td>
</tr>
<tr>
<td>R70C119</td>
<td>65.28%</td>
</tr>
<tr>
<td>R70C120</td>
<td>65.28%</td>
</tr>
<tr>
<td>R68C121</td>
<td>63.89%</td>
</tr>
<tr>
<td>R68C134</td>
<td>63.89%</td>
</tr>
<tr>
<td>R66C108</td>
<td>62.50%</td>
</tr>
<tr>
<td>R67C109</td>
<td>62.50%</td>
</tr>
<tr>
<td>R68C110</td>
<td>61.11%</td>
</tr>
<tr>
<td>R74C143</td>
<td>61.11%</td>
</tr>
<tr>
<td>R66C110</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_tmds_clk_p -period 13.468 -waveform {0 6.734} [get_ports {I_tmds_clk_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx0_pclk -period 13.468 -waveform {0 6.734} [get_nets {rx0_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_tmds_clk_p}] -group [get_clocks {rx0_pclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
