Analysis & Synthesis report for BE_VHDL
Fri Dec 09 18:37:28 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 19. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 22. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_pq12:auto_generated
 27. Source assignments for Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 28. Source assignments for Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 29. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 34. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 36. Source assignments for Soc:uSoc|altera_reset_controller:rst_controller
 37. Source assignments for Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for sld_signaltap:auto_signaltap_0
 40. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a
 41. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b
 43. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 45. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram
 46. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 51. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy
 52. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_RAM:ram
 53. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 55. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 56. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 57. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 58. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 59. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator
 60. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 61. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator
 62. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 63. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 64. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 65. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 66. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent
 69. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 72. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent
 75. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
 78. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|Soc_mm_interconnect_0_router_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_003|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_005|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 94. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 95. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 96. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 97. Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 98. Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller
 99. Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
100. Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
102. altsyncram Parameter Settings by Entity Instance
103. scfifo Parameter Settings by Entity Instance
104. Port Connectivity Checks: "Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
105. Port Connectivity Checks: "Soc:uSoc|altera_reset_controller:rst_controller"
106. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
107. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
109. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
110. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
111. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
112. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
113. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|Soc_mm_interconnect_0_router_default_decode:the_default_decode"
114. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
116. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo"
117. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent"
118. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
120. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo"
121. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent"
122. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
123. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
124. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
125. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
126. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
127. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator"
128. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
129. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator"
130. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
131. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
132. Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
133. Port Connectivity Checks: "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic"
134. Port Connectivity Checks: "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0"
135. Port Connectivity Checks: "Soc:uSoc|Soc_RAM:ram"
136. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy"
137. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
138. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
139. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib"
140. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc"
141. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode"
142. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace"
143. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk"
144. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk"
145. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug"
146. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci"
147. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench"
148. Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu"
149. Signal Tap Logic Analyzer Settings
150. Post-Synthesis Netlist Statistics for Top Partition
151. Elapsed Time Per Partition
152. Connections to In-System Debugging Instance "auto_signaltap_0"
153. Analysis & Synthesis Messages
154. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 18:37:27 2022       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; BE_VHDL                                     ;
; Top-level Entity Name              ; Top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,408                                       ;
;     Total combinational functions  ; 2,359                                       ;
;     Dedicated logic registers      ; 2,225                                       ;
; Total registers                    ; 2225                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 339,968                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Top                ; BE_VHDL            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; ip/Soc/synthesis/Soc.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd                                                               ; Soc         ;
; ip/Soc/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v                                  ; Soc         ;
; ip/Soc/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v                                ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_irq_mapper.sv                                          ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v                                    ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v                  ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv                       ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv                           ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv                         ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv                       ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv                           ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv                     ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv                         ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv                        ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv                        ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv                        ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv                        ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv                            ; Soc         ;
; ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; Soc         ;
; ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v                                          ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_RAM.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.hex                                                ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_RAM.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v                                                  ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v                                                  ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU_cpu.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v                                              ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v                           ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v                              ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v                          ; Soc         ;
; ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v                                   ; Soc         ;
; ip/Soc/synthesis/submodules/Verin.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd                                                  ; Soc         ;
; Verin/MCP3201/Gestion_MCP3201.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd                                                      ;             ;
; Verin/Gestion butee/Gestion_butee.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd                                                  ;             ;
; Verin/Gestion_PWM/src/Gestion_PWM.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd                                                  ;             ;
; Top.vhd                                                                                ; yes             ; User VHDL File                               ; C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd                                                                                ;             ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; aglobal180.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                     ;             ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_6mc1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_6mc1.tdf                                                                 ;             ;
; altera_std_synchronizer.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                          ;             ;
; db/altsyncram_ac71.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_ac71.tdf                                                                 ;             ;
; sld_virtual_jtag_basic.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; db/altsyncram_pq12.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_pq12.tdf                                                                 ;             ;
; scfifo.tdf                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                         ;             ;
; a_regfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;             ;
; a_dpfifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;             ;
; a_i2fifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;             ;
; a_fffifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;             ;
; a_f2fifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;             ;
; db/scfifo_jr21.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf                                                                     ;             ;
; db/a_dpfifo_l011.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf                                                                   ;             ;
; db/a_fefifo_7cf.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf                                                                    ;             ;
; db/cntr_do7.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_do7.tdf                                                                        ;             ;
; db/altsyncram_nio1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_nio1.tdf                                                                 ;             ;
; db/cntr_1ob.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_1ob.tdf                                                                        ;             ;
; alt_jtag_atlantic.v                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                ;             ;
; sld_signaltap.vhd                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; db/altsyncram_oa24.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_oa24.tdf                                                                 ;             ;
; altdpram.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_psc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/mux_psc.tdf                                                                         ;             ;
; lpm_decode.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/decode_dvf.tdf                                                                      ;             ;
; lpm_counter.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_mgi.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_mgi.tdf                                                                        ;             ;
; db/cmpr_tgc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_tgc.tdf                                                                        ;             ;
; db/cntr_89j.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_89j.tdf                                                                        ;             ;
; db/cntr_cgi.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_cgi.tdf                                                                        ;             ;
; db/cmpr_rgc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_rgc.tdf                                                                        ;             ;
; db/cntr_23j.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_23j.tdf                                                                        ;             ;
; db/cmpr_ngc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_ngc.tdf                                                                        ;             ;
; sld_rom_sr.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld532a44b4/alt_sld_fab.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/alt_sld_fab.v                                                        ; alt_sld_fab ;
; db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v                                 ; alt_sld_fab ;
; db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                          ; alt_sld_fab ;
; db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                       ; alt_sld_fab ;
; db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                     ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                     ; alt_sld_fab ;
; db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,408     ;
;                                             ;           ;
; Total combinational functions               ; 2359      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1178      ;
;     -- 3 input functions                    ; 718       ;
;     -- <=2 input functions                  ; 463       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2061      ;
;     -- arithmetic mode                      ; 298       ;
;                                             ;           ;
; Total registers                             ; 2225      ;
;     -- Dedicated logic registers            ; 2225      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 339968    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1777      ;
; Total fan-out                               ; 18871     ;
; Average fan-out                             ; 3.92      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |Top                                                                                                                                    ; 2359 (1)            ; 2225 (0)                  ; 339968      ; 0            ; 0       ; 0         ; 7    ; 0            ; |Top                                                                                                                                                                                                                                                                                                                                            ; Top                                 ; work         ;
;    |Soc:uSoc|                                                                                                                           ; 1608 (0)            ; 1001 (0)                  ; 273408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc                                                                                                                                                                                                                                                                                                                                   ; Soc                                 ; soc          ;
;       |Soc_CPU:cpu|                                                                                                                     ; 969 (0)             ; 572 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu                                                                                                                                                                                                                                                                                                                       ; Soc_CPU                             ; Soc          ;
;          |Soc_CPU_cpu:cpu|                                                                                                              ; 969 (681)           ; 572 (304)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu                                                                                                                                                                                                                                                                                                       ; Soc_CPU_cpu                         ; Soc          ;
;             |Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|                                                                           ; 288 (35)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci                                                                                                                                                                                                                                                       ; Soc_CPU_cpu_nios2_oci               ; Soc          ;
;                |Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|                                                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper                                                                                                                                                                                   ; Soc_CPU_cpu_debug_slave_wrapper     ; Soc          ;
;                   |Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|                                                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk                                                                                                                 ; Soc_CPU_cpu_debug_slave_sysclk      ; Soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                            ; altera_std_synchronizer             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                            ; altera_std_synchronizer             ; work         ;
;                   |Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|                                                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck                                                                                                                       ; Soc_CPU_cpu_debug_slave_tck         ; Soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                  ; altera_std_synchronizer             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                  ; altera_std_synchronizer             ; work         ;
;                   |sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy|                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy                                                                                                                                ; sld_virtual_jtag_basic              ; work         ;
;                |Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|                                                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg                                                                                                                                                                                         ; Soc_CPU_cpu_nios2_avalon_reg        ; Soc          ;
;                |Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|                                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break                                                                                                                                                                                           ; Soc_CPU_cpu_nios2_oci_break         ; Soc          ;
;                |Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|                                                            ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug                                                                                                                                                                                           ; Soc_CPU_cpu_nios2_oci_debug         ; Soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                       ; altera_std_synchronizer             ; work         ;
;                |Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|                                                                  ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem                                                                                                                                                                                                 ; Soc_CPU_cpu_nios2_ocimem            ; Soc          ;
;                   |Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram                                                                                                                                      ; Soc_CPU_cpu_ociram_sp_ram_module    ; Soc          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                            ; altsyncram                          ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                             ; altsyncram_ac71                     ; work         ;
;             |Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a                                                                                                                                                                                                                                        ; Soc_CPU_cpu_register_bank_a_module  ; Soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                               ; altsyncram_6mc1                     ; work         ;
;             |Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b                                                                                                                                                                                                                                        ; Soc_CPU_cpu_register_bank_b_module  ; Soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                               ; altsyncram_6mc1                     ; work         ;
;       |Soc_RAM:ram|                                                                                                                     ; 1 (1)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_RAM:ram                                                                                                                                                                                                                                                                                                                       ; Soc_RAM                             ; Soc          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                          ; work         ;
;             |altsyncram_pq12:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_pq12:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_pq12                     ; work         ;
;       |Soc_jtag_uart_0:jtag_uart_0|                                                                                                     ; 143 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                       ; Soc_jtag_uart_0                     ; Soc          ;
;          |Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|                                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                 ; Soc_jtag_uart_0_scfifo_r            ; Soc          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                    ; scfifo                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                         ; scfifo_jr21                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                    ; a_dpfifo_l011                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                            ; a_fefifo_7cf                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                       ; cntr_do7                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                            ; altsyncram_nio1                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                              ; cntr_1ob                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                    ; cntr_1ob                            ; work         ;
;          |Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|                                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                 ; Soc_jtag_uart_0_scfifo_w            ; Soc          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                    ; scfifo                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                         ; scfifo_jr21                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                    ; a_dpfifo_l011                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                            ; a_fefifo_7cf                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                       ; cntr_do7                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                            ; altsyncram_nio1                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                              ; cntr_1ob                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                    ; cntr_1ob                            ; work         ;
;          |alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                   ; work         ;
;       |Soc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 201 (0)             ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; Soc_mm_interconnect_0               ; Soc          ;
;          |Soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                 ; Soc_mm_interconnect_0_cmd_demux     ; Soc          ;
;          |Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                         ; Soc_mm_interconnect_0_cmd_demux_001 ; Soc          ;
;          |Soc_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                         ; Soc_mm_interconnect_0_cmd_demux_001 ; Soc          ;
;          |Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                             ; Soc_mm_interconnect_0_cmd_mux_002   ; Soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator            ; Soc          ;
;          |Soc_mm_interconnect_0_router:router|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                       ; Soc_mm_interconnect_0_router        ; Soc          ;
;          |Soc_mm_interconnect_0_router_001:router_001|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                               ; Soc_mm_interconnect_0_router_001    ; Soc          ;
;          |Soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                     ; Soc_mm_interconnect_0_rsp_mux       ; Soc          ;
;          |Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                             ; Soc_mm_interconnect_0_rsp_mux_001   ; Soc          ;
;          |altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo               ; Soc          ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo               ; Soc          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo               ; Soc          ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo               ; Soc          ;
;          |altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo               ; Soc          ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent          ; Soc          ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator     ; Soc          ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator     ; Soc          ;
;          |altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent           ; Soc          ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent           ; Soc          ;
;          |altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|                                                      ; 16 (16)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator      ; Soc          ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator      ; Soc          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator      ; Soc          ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator      ; Soc          ;
;          |altera_merlin_slave_translator:ram_s2_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator      ; Soc          ;
;       |Verin:avalon_verin_0|                                                                                                            ; 288 (100)           ; 184 (131)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Verin:avalon_verin_0                                                                                                                                                                                                                                                                                                              ; Verin                               ; soc          ;
;          |Gestion_MCP3201:uADC|                                                                                                         ; 91 (91)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC                                                                                                                                                                                                                                                                                         ; Gestion_MCP3201                     ; work         ;
;          |Gestion_PWM:uGestion_pwm|                                                                                                     ; 67 (67)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_PWM:uGestion_pwm                                                                                                                                                                                                                                                                                     ; Gestion_PWM                         ; work         ;
;          |Gestion_butee:uControlButee|                                                                                                  ; 30 (30)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee                                                                                                                                                                                                                                                                                  ; Gestion_butee                       ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                            ; altera_reset_controller             ; Soc          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer           ; Soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                 ; altera_reset_synchronizer           ; Soc          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 193 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 192 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 192 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 192 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 191 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 191 (148)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 557 (2)             ; 1112 (130)                ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 555 (0)             ; 982 (0)                   ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 555 (88)            ; 982 (340)                 ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                 ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                          ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                          ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                             ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                          ; work         ;
;                |altsyncram_oa24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oa24:auto_generated                                                                                                                                                 ; altsyncram_oa24                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                  ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 154 (1)             ; 341 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                     ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 130 (0)             ; 325 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 195 (195)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 130 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 23 (23)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 148 (12)            ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr              ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                         ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                         ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                         ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                         ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 65 (65)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None        ;
; Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_pq12:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; Soc_RAM.hex ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oa24:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 65           ; 1024         ; 65           ; 66560  ; None        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc                                                                                                                                                                                                                                                            ; ip/Soc.qsys     ;
; Altera ; altera_nios2_gen2               ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_CPU:cpu                                                                                                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_nios2_gen2_unit          ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu                                                                                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_irq_mapper               ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; ip/Soc.qsys     ;
; Altera ; altera_avalon_jtag_uart         ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_mm_interconnect          ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; ip/Soc.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; ip/Soc.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; error_adapter                   ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                 ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator                                                                                                                                            ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                  ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; ip/Soc.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; ip/Soc.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                 ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                            ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                             ; ip/Soc.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                   ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent                                                                                                                                                                             ; ip/Soc.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator                                                                                                                                                                   ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router                                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_005                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_router            ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006                                                                                                                                                                        ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                          ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                  ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                              ; ip/Soc.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                      ; ip/Soc.qsys     ;
; Altera ; altera_avalon_onchip_memory2    ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|Soc_RAM:ram                                                                                                                                                                                                                                                ; ip/Soc.qsys     ;
; Altera ; altera_reset_controller         ; 18.0    ; N/A          ; N/A          ; |Top|Soc:uSoc|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; ip/Soc.qsys     ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                              ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                                ; Free of Timing Hazards ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|conv_state      ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc_FE    ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]  ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[0] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[0] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[1] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[0] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[2] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[0] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[3] ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|count_fronts[0] ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[10]      ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[11]      ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[1]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[2]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[3]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[4]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[5]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[6]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[7]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[8]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[9]       ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_data[0]       ; yes                    ;
; Number of user-specified and inferred latches = 29                 ;                                                                    ;                        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|R_ctrl_custom                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|R_ctrl_crst                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im|trc_wrap                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                              ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][52]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][58]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|enable_count                                                                                                                                                                 ; Merged with Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|State                                                                                                                                                                        ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                              ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                       ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|waitrequest_reset_override                                                                             ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                       ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                             ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator|waitrequest_reset_override                                                                                                    ; Merged with Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                            ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                  ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                         ; Merged with Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|trigger_state                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|trigbrktype                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][92]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][92]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize.001 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 309                                                                                                                                                                                         ;                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                 ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                       ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][52],                                                                                                                        ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][52],                                                                                                                        ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                          ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][52],                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                            ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                 ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                  ;
;                                                                                                                                                                                                                               ;                           ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                               ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|trigbrktype                                                                    ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                         ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                     ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|trigger_state                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                              ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][74]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                       ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                         ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                  ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                  ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                  ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                ; Lost Fanouts              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                  ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                        ; Stuck at GND              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[1][92]                                                                                                                       ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo|mem[0][92]                                                                                                                         ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                          ; Stuck at GND              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                            ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                          ; Stuck at VCC              ; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2225  ;
; Number of registers using Synchronous Clear  ; 122   ;
; Number of registers using Synchronous Load   ; 220   ;
; Number of registers using Asynchronous Clear ; 978   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1009  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ; 17      ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|start_conv                                                                                                                                                                                                                                                                   ; 2       ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                             ; 7       ;
; Soc:uSoc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                             ; 1       ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; 11      ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|i_read                                                                                                                                                                                                                                                                                     ; 5       ;
; Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                 ; 2       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; 1       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; 4       ;
; Soc:uSoc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                             ; 2       ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ; 9       ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; 1       ;
; Soc:uSoc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                             ; 1       ;
; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                               ; 2       ;
; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                   ; 3       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; 1       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; 1       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; 1       ;
; Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_src2[0]                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_src1[22]                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_src1[15]                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|D_iw[28]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|readdata[3]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|d_byteenable[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|d_writedata[27]                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_alu_result[17]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_src2[13]                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_src2[26]                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|MonDReg[3]                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|MonDReg[8]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break|break_readreg[3]                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Top|Soc:uSoc|Verin:avalon_verin_0|Gestion_PWM:uGestion_pwm|pwm_count[5]                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|sr[27] ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                 ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|F_pc[4]                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|MonAReg[8]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|d_byteenable[3]                                                                                                                                                                        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Top|Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|src_channel[3]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|E_logic_result[19]                                                                                                                                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Top|Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_pq12:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|altera_reset_controller:rst_controller    ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                  ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_RAM:ram ;
+----------------+-------------+------------------------------------+
; Parameter Name ; Value       ; Type                               ;
+----------------+-------------+------------------------------------+
; INIT_FILE      ; Soc_RAM.hex ; String                             ;
+----------------+-------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; Soc_RAM.hex          ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pq12      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|Soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_003|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_005|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 65                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 65                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 219                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                               ;
; Entity Instance                           ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                            ;
+----------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|Soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s2_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_verin_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_verin_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic"                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_RAM:ram" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; freeze ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace"                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci"             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench"        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Soc:uSoc|Soc_CPU:cpu"                                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 65                  ; 65               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 1001                        ;
;     CLR               ; 253                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 52                          ;
;     CLR SLD           ; 74                          ;
;     ENA               ; 304                         ;
;     ENA CLR           ; 151                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 1                           ;
;     SLD               ; 10                          ;
;     plain             ; 122                         ;
; cycloneiii_lcell_comb ; 1609                        ;
;     arith             ; 208                         ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 95                          ;
;     normal            ; 1401                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 396                         ;
;         4 data inputs ; 825                         ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Clk_adc                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc             ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Clk_adc                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|s_clk_adc             ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Cs_n                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|conv_state            ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Cs_n                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|conv_state            ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[0]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[10]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[11]       ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[1]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[2]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[3]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[4]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[5]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[6]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[7]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[8]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|angle_barre[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC|Angle_barre[9]        ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[0]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[0]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[10]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[10]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[11]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[11]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[12]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[12]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[13]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[13]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[14]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[14]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[15]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[15]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[1]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[1]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[2]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[2]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[3]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[3]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[4]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[4]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[5]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[5]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[6]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[6]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[7]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[7]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[8]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[8]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[9]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_d[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_d[9]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[0]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[0]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[10]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[10]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[11]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[11]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[12]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[12]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[13]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[13]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[14]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[14]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[15]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[15]                               ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[1]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[1]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[2]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[2]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[3]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[3]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[4]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[4]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[5]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[5]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[6]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[6]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[7]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[7]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[8]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[8]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[9]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|butee_g[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sButee_g[9]                                ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                      ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                      ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|fin_course_d    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|s_fin_course_d ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|fin_course_d    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|s_fin_course_d ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|fin_course_g    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|s_fin_course_g ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|fin_course_g    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|s_fin_course_g ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o          ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o          ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|sens            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sConfig[2]                                 ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|sens            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sConfig[2]                                 ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|sens_o          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sConfig[2]                                 ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|sens_o          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|sConfig[2]                                 ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Pwm_o                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o          ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|Pwm_o                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee|pwm_o          ; N/A     ;
; Soc:uSoc|Verin:avalon_verin_0|clk                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 09 18:36:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BE_VHDL -c BE_VHDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ip/soc/synthesis/soc.vhd
    Info (12022): Found design unit 1: Soc-rtl File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 21
    Info (12023): Found entity 1: Soc File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: Soc_irq_mapper File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: Soc_mm_interconnect_0 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_rsp_mux File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_rsp_demux File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_cmd_mux_002 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_cmd_mux File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_cmd_demux File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_router_006_default_decode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Soc_mm_interconnect_0_router_006 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_router_004_default_decode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Soc_mm_interconnect_0_router_004 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_router_002_default_decode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Soc_mm_interconnect_0_router_002 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_router_001_default_decode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Soc_mm_interconnect_0_router_001 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ip/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Soc_mm_interconnect_0_router_default_decode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Soc_mm_interconnect_0_router File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file ip/soc/synthesis/submodules/soc_jtag_uart_0.v
    Info (12023): Found entity 1: Soc_jtag_uart_0_sim_scfifo_w File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: Soc_jtag_uart_0_scfifo_w File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: Soc_jtag_uart_0_sim_scfifo_r File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: Soc_jtag_uart_0_scfifo_r File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: Soc_jtag_uart_0 File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_ram.v
    Info (12023): Found entity 1: Soc_RAM File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu.v
    Info (12023): Found entity 1: Soc_CPU File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu.v
    Info (12023): Found entity 1: Soc_CPU_cpu_register_bank_a_module File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: Soc_CPU_cpu_register_bank_b_module File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 87
    Info (12023): Found entity 3: Soc_CPU_cpu_nios2_oci_debug File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 153
    Info (12023): Found entity 4: Soc_CPU_cpu_nios2_oci_break File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 295
    Info (12023): Found entity 5: Soc_CPU_cpu_nios2_oci_xbrk File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 588
    Info (12023): Found entity 6: Soc_CPU_cpu_nios2_oci_dbrk File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 795
    Info (12023): Found entity 7: Soc_CPU_cpu_nios2_oci_itrace File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 982
    Info (12023): Found entity 8: Soc_CPU_cpu_nios2_oci_td_mode File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1115
    Info (12023): Found entity 9: Soc_CPU_cpu_nios2_oci_dtrace File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1183
    Info (12023): Found entity 10: Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1265
    Info (12023): Found entity 11: Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1337
    Info (12023): Found entity 12: Soc_CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1380
    Info (12023): Found entity 13: Soc_CPU_cpu_nios2_oci_fifo File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1427
    Info (12023): Found entity 14: Soc_CPU_cpu_nios2_oci_pib File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1913
    Info (12023): Found entity 15: Soc_CPU_cpu_nios2_oci_im File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1936
    Info (12023): Found entity 16: Soc_CPU_cpu_nios2_performance_monitors File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2006
    Info (12023): Found entity 17: Soc_CPU_cpu_nios2_avalon_reg File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2023
    Info (12023): Found entity 18: Soc_CPU_cpu_ociram_sp_ram_module File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2116
    Info (12023): Found entity 19: Soc_CPU_cpu_nios2_ocimem File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2181
    Info (12023): Found entity 20: Soc_CPU_cpu_nios2_oci File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2362
    Info (12023): Found entity 21: Soc_CPU_cpu File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Soc_CPU_cpu_debug_slave_sysclk File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Soc_CPU_cpu_debug_slave_tck File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Soc_CPU_cpu_debug_slave_wrapper File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Soc_CPU_cpu_test_bench File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ip/soc/synthesis/submodules/verin.vhd
    Info (12022): Found design unit 1: Verin-Behavioral File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 22
    Info (12023): Found entity 1: Verin File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file verin/mcp3201/tb_gestion_mcp3201.vhd
    Info (12022): Found design unit 1: tb_Gestion_MCP3201-Testbench File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd Line: 10
    Info (12023): Found entity 1: tb_Gestion_MCP3201 File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/tb_Gestion_MCP3201.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file verin/mcp3201/gestion_mcp3201.vhd
    Info (12022): Found design unit 1: Gestion_MCP3201-Behavioral File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 16
    Info (12023): Found entity 1: Gestion_MCP3201 File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file verin/gestion butee/gestion_butee.vhd
    Info (12022): Found design unit 1: Gestion_butee-Behavioral File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd Line: 22
    Info (12023): Found entity 1: Gestion_butee File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion butee/Gestion_butee.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/tb_gestion_pwm.vhd
    Info (12022): Found design unit 1: tb_Gestion_PWM-testbench File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd Line: 9
    Info (12023): Found entity 1: tb_Gestion_PWM File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/tb_Gestion_PWM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file verin/gestion_pwm/src/gestion_pwm.vhd
    Info (12022): Found design unit 1: Gestion_PWM-Behavioral File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd Line: 16
    Info (12023): Found entity 1: Gestion_PWM File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Gestion_PWM/src/Gestion_PWM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file verin/verin.vhd
    Info (12022): Found design unit 1: Verin-Behavioral File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd Line: 22
    Info (12023): Found entity 1: Verin File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/Verin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: Top-rtl File: C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd Line: 18
    Info (12023): Found entity 1: Top File: C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd Line: 5
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "Soc" for hierarchy "Soc:uSoc" File: C:/Users/ove-a/Desktop/Projet_Vhdl/Top.vhd Line: 34
Info (12128): Elaborating entity "Verin" for hierarchy "Soc:uSoc|Verin:avalon_verin_0" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 296
Warning (10873): Using initial value X (don't care) for net "sConfig[31..5]" at Verin.vhd(61) File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 61
Warning (10873): Using initial value X (don't care) for net "sAngle_barre[31..12]" at Verin.vhd(61) File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 61
Info (12128): Elaborating entity "Gestion_butee" for hierarchy "Soc:uSoc|Verin:avalon_verin_0|Gestion_butee:uControlButee" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 99
Info (12128): Elaborating entity "Gestion_PWM" for hierarchy "Soc:uSoc|Verin:avalon_verin_0|Gestion_PWM:uGestion_pwm" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 113
Info (12128): Elaborating entity "Gestion_MCP3201" for hierarchy "Soc:uSoc|Verin:avalon_verin_0|Gestion_MCP3201:uADC" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Verin.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at Gestion_MCP3201.vhd(17): object "s_clk_adc_RE" assigned a value but never read File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Gestion_MCP3201.vhd(126): signal "count_fronts" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 126
Warning (10492): VHDL Process Statement warning at Gestion_MCP3201.vhd(129): signal "s_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 129
Warning (10492): VHDL Process Statement warning at Gestion_MCP3201.vhd(131): signal "count_fronts" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 131
Warning (10492): VHDL Process Statement warning at Gestion_MCP3201.vhd(133): signal "s_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 133
Warning (10492): VHDL Process Statement warning at Gestion_MCP3201.vhd(134): signal "Data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 134
Warning (10631): VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable "conv_state", which holds its previous value in one or more paths through the process File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Warning (10631): VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable "count_fronts", which holds its previous value in one or more paths through the process File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Warning (10631): VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable "Angle_barre", which holds its previous value in one or more paths through the process File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Warning (10631): VHDL Process Statement warning at Gestion_MCP3201.vhd(119): inferring latch(es) for signal or variable "s_data", which holds its previous value in one or more paths through the process File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[0]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[1]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[2]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[3]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[4]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[5]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[6]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[7]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[8]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[9]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[10]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "s_data[11]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[0]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[1]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[2]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[3]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[4]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[5]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[6]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[7]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[8]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[9]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[10]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "Angle_barre[11]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "count_fronts[0]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "count_fronts[1]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "count_fronts[2]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "count_fronts[3]" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (10041): Inferred latch for "conv_state" at Gestion_MCP3201.vhd(119) File: C:/Users/ove-a/Desktop/Projet_Vhdl/Verin/MCP3201/Gestion_MCP3201.vhd Line: 119
Info (12128): Elaborating entity "Soc_CPU" for hierarchy "Soc:uSoc|Soc_CPU:cpu" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 312
Info (12128): Elaborating entity "Soc_CPU_cpu" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU.v Line: 65
Info (12128): Elaborating entity "Soc_CPU_cpu_test_bench" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_test_bench:the_Soc_CPU_cpu_test_bench" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 3545
Info (12128): Elaborating entity "Soc_CPU_cpu_register_bank_a_module" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 58
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_a_module:Soc_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Soc_CPU_cpu_register_bank_b_module" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_register_bank_b_module:Soc_CPU_cpu_register_bank_b" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 4079
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 4575
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_debug" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 220
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_debug:the_Soc_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_break" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_break:the_Soc_CPU_cpu_nios2_oci_break" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2561
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_xbrk" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_xbrk:the_Soc_CPU_cpu_nios2_oci_xbrk" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2582
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_dbrk" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dbrk:the_Soc_CPU_cpu_nios2_oci_dbrk" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2608
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_itrace" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_itrace:the_Soc_CPU_cpu_nios2_oci_itrace" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2624
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_dtrace" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2639
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_td_mode" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_dtrace:the_Soc_CPU_cpu_nios2_oci_dtrace|Soc_CPU_cpu_nios2_oci_td_mode:Soc_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1233
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_fifo" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2654
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo|Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Soc_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1546
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo|Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Soc_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1555
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_fifo:the_Soc_CPU_cpu_nios2_oci_fifo|Soc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Soc_CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 1564
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_pib" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_pib:the_Soc_CPU_cpu_nios2_oci_pib" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2659
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_oci_im" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_oci_im:the_Soc_CPU_cpu_nios2_oci_im" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2673
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_avalon_reg" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_avalon_reg:the_Soc_CPU_cpu_nios2_avalon_reg" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2692
Info (12128): Elaborating entity "Soc_CPU_cpu_nios2_ocimem" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2712
Info (12128): Elaborating entity "Soc_CPU_cpu_ociram_sp_ram_module" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_nios2_ocimem:the_Soc_CPU_cpu_nios2_ocimem|Soc_CPU_cpu_ociram_sp_ram_module:Soc_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Soc_CPU_cpu_debug_slave_wrapper" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu.v Line: 2814
Info (12128): Elaborating entity "Soc_CPU_cpu_debug_slave_tck" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_tck:the_Soc_CPU_cpu_debug_slave_tck" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Soc_CPU_cpu_debug_slave_sysclk" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|Soc_CPU_cpu_debug_slave_sysclk:the_Soc_CPU_cpu_debug_slave_sysclk" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_CPU_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Soc:uSoc|Soc_CPU:cpu|Soc_CPU_cpu:cpu|Soc_CPU_cpu_nios2_oci:the_Soc_CPU_cpu_nios2_oci|Soc_CPU_cpu_debug_slave_wrapper:the_Soc_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Soc_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Soc_RAM" for hierarchy "Soc:uSoc|Soc_RAM:ram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 342
Info (12128): Elaborating entity "altsyncram" for hierarchy "Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v Line: 101
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v Line: 101
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_RAM.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Soc_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pq12.tdf
    Info (12023): Found entity 1: altsyncram_pq12 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_pq12.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pq12" for hierarchy "Soc:uSoc|Soc_RAM:ram|altsyncram:the_altsyncram|altsyncram_pq12:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Soc_jtag_uart_0" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 367
Info (12128): Elaborating entity "Soc_jtag_uart_0_scfifo_w" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_w:the_Soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "Soc_jtag_uart_0_scfifo_r" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|Soc_jtag_uart_0_scfifo_r:the_Soc_jtag_uart_0_scfifo_r" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Soc:uSoc|Soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Soc_mm_interconnect_0" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 381
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 472
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 532
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 596
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_verin_0_avalon_slave_0_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 660
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 724
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s2_translator" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 788
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1014
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1139
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1655
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_default_decode" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router:router|Soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_001" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1671
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_001_default_decode" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_001:router_001|Soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_002" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1687
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_002_default_decode" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_002:router_002|Soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_004" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1719
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_004_default_decode" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_004:router_004|Soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_006" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1751
Info (12128): Elaborating entity "Soc_mm_interconnect_0_router_006_default_decode" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_router_006:router_006|Soc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "Soc_mm_interconnect_0_cmd_demux" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1786
Info (12128): Elaborating entity "Soc_mm_interconnect_0_cmd_demux_001" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1809
Info (12128): Elaborating entity "Soc_mm_interconnect_0_cmd_mux" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1826
Info (12128): Elaborating entity "Soc_mm_interconnect_0_cmd_mux_002" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1866
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Soc_mm_interconnect_0_rsp_demux" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 1917
Info (12128): Elaborating entity "Soc_mm_interconnect_0_rsp_mux" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 2026
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Soc_mm_interconnect_0_rsp_mux_001" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 2049
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "Soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0.v Line: 2078
Info (12128): Elaborating entity "Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Soc:uSoc|Soc_mm_interconnect_0:mm_interconnect_0|Soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/Soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Soc_irq_mapper" for hierarchy "Soc:uSoc|Soc_irq_mapper:irq_mapper" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 433
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Soc:uSoc|altera_reset_controller:rst_controller" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/Soc.vhd Line: 441
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Soc:uSoc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ove-a/Desktop/Projet_Vhdl/ip/Soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa24.tdf
    Info (12023): Found entity 1: altsyncram_oa24 File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/altsyncram_oa24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.09.18:37:16 Progress: Loading sld532a44b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ove-a/Desktop/Projet_Vhdl/db/ip/sld532a44b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3680 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 3459 logic cells
    Info (21064): Implemented 209 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Fri Dec 09 18:37:28 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ove-a/Desktop/Projet_Vhdl/output_files/BE_VHDL.map.smsg.


