Analysis & Synthesis report for BumperCar
Wed May 30 17:34:18 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 14. Port Connectivity Checks: "vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization"
 15. Port Connectivity Checks: "vga_ctrl:vga_ctrl_realization"
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Connections to In-System Debugging Instance "auto_signaltap_0"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 30 17:34:18 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; BumperCar                                       ;
; Top-level Entity Name              ; BumperCar                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,295                                           ;
;     Total combinational functions  ; 629                                             ;
;     Dedicated logic registers      ; 1,040                                           ;
; Total registers                    ; 1040                                            ;
; Total pins                         ; 67                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 7,040                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F672C8       ;                    ;
; Top-level entity name                                                      ; BumperCar          ; BumperCar          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; BumperCar.vhd                    ; yes             ; User VHDL File               ; C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd                            ;         ;
; vga_ctrl.vhd                     ; yes             ; User VHDL File               ; C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd                             ;         ;
; sram_ctrl.vhd                    ; yes             ; User VHDL File               ; C:/Users/cslab9-422/Desktop/BumperCar/sram_ctrl.vhd                            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_2q14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/altsyncram_2q14.tdf                   ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/mux_aoc.tdf                           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/decode_rqf.tdf                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_2ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cntr_2ci.tdf                          ;         ;
; db/cmpr_acc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cmpr_acc.tdf                          ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cntr_02j.tdf                          ;         ;
; db/cntr_tbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cntr_tbi.tdf                          ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cmpr_8cc.tdf                          ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cntr_gui.tdf                          ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/cslab9-422/Desktop/BumperCar/db/cmpr_5cc.tdf                          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,295   ;
;                                             ;         ;
; Total combinational functions               ; 629     ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 305     ;
;     -- 3 input functions                    ; 149     ;
;     -- <=2 input functions                  ; 175     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 534     ;
;     -- arithmetic mode                      ; 95      ;
;                                             ;         ;
; Total registers                             ; 1040    ;
;     -- Dedicated logic registers            ; 1040    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 67      ;
; Total memory bits                           ; 7040    ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk100m ;
; Maximum fan-out                             ; 608     ;
; Total fan-out                               ; 5931    ;
; Average fan-out                             ; 3.30    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BumperCar                                                                                              ; 629 (2)           ; 1040 (0)     ; 7040        ; 0            ; 0       ; 0         ; 67   ; 0            ; |BumperCar                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 383 (1)           ; 872 (110)    ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 382 (0)           ; 762 (0)      ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 382 (20)          ; 762 (246)    ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_2q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 7040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 131 (1)           ; 291 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 110 (0)           ; 275 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 165 (165)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 110 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (20)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 120 (11)          ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_2ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_tbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_tbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 55 (55)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga_ctrl:vga_ctrl_realization|                                                                      ; 125 (125)         ; 82 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|vga_ctrl:vga_ctrl_realization                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sram_ctrl:sram_ctrl_realization|                                                                 ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BumperCar|vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization                                                                                                                                                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 55           ; 128          ; 55           ; 7040 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------+----------------------------------------+
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; Stuck at VCC due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; Stuck at GND due to stuck port data_in ;
; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 67                                                ;                                        ;
+---------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1040  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 352   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 403   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_ctrl:vga_ctrl_realization|addr_count[0]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[1]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[2]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[3]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[4]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[5]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[6]                                                                                                                                   ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[10]                                                                                                                                  ; 4       ;
; vga_ctrl:vga_ctrl_realization|addr_count[11]                                                                                                                                  ; 4       ;
; vga_ctrl:vga_ctrl_realization|vx[0]                                                                                                                                           ; 2       ;
; vga_ctrl:vga_ctrl_realization|vy[0]                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 23                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BumperCar|vga_ctrl:vga_ctrl_realization|rt[0]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |BumperCar|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 55                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 55                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 56065                                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 60309                                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 186                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization"                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; io                ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data[25..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:vga_ctrl_realization"                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 55                  ; 55               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+--------------------+--------------+-----------+----------------+-------------------+--------------------------------------------------------+---------+
; Name               ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                      ; Details ;
+--------------------+--------------+-----------+----------------+-------------------+--------------------------------------------------------+---------+
; base_sram_addr[0]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[0]~_wirecell  ; N/A     ;
; base_sram_addr[0]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[0]~_wirecell  ; N/A     ;
; base_sram_addr[10] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[10]~_wirecell ; N/A     ;
; base_sram_addr[10] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[10]~_wirecell ; N/A     ;
; base_sram_addr[11] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[11]~_wirecell ; N/A     ;
; base_sram_addr[11] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[11]~_wirecell ; N/A     ;
; base_sram_addr[12] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[12]           ; N/A     ;
; base_sram_addr[12] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[12]           ; N/A     ;
; base_sram_addr[13] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[13]           ; N/A     ;
; base_sram_addr[13] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[13]           ; N/A     ;
; base_sram_addr[14] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[14]           ; N/A     ;
; base_sram_addr[14] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[14]           ; N/A     ;
; base_sram_addr[15] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[15]           ; N/A     ;
; base_sram_addr[15] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[15]           ; N/A     ;
; base_sram_addr[16] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[16]           ; N/A     ;
; base_sram_addr[16] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[16]           ; N/A     ;
; base_sram_addr[17] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[17]           ; N/A     ;
; base_sram_addr[17] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[17]           ; N/A     ;
; base_sram_addr[18] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[18]           ; N/A     ;
; base_sram_addr[18] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[18]           ; N/A     ;
; base_sram_addr[19] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[19]           ; N/A     ;
; base_sram_addr[19] ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[19]           ; N/A     ;
; base_sram_addr[1]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[1]~_wirecell  ; N/A     ;
; base_sram_addr[1]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[1]~_wirecell  ; N/A     ;
; base_sram_addr[2]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[2]~_wirecell  ; N/A     ;
; base_sram_addr[2]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[2]~_wirecell  ; N/A     ;
; base_sram_addr[3]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[3]~_wirecell  ; N/A     ;
; base_sram_addr[3]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[3]~_wirecell  ; N/A     ;
; base_sram_addr[4]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[4]~_wirecell  ; N/A     ;
; base_sram_addr[4]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[4]~_wirecell  ; N/A     ;
; base_sram_addr[5]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[5]~_wirecell  ; N/A     ;
; base_sram_addr[5]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[5]~_wirecell  ; N/A     ;
; base_sram_addr[6]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[6]~_wirecell  ; N/A     ;
; base_sram_addr[6]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[6]~_wirecell  ; N/A     ;
; base_sram_addr[7]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[7]            ; N/A     ;
; base_sram_addr[7]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[7]            ; N/A     ;
; base_sram_addr[8]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[8]            ; N/A     ;
; base_sram_addr[8]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[8]            ; N/A     ;
; base_sram_addr[9]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[9]            ; N/A     ;
; base_sram_addr[9]  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_ctrl:vga_ctrl_realization|addr_count[9]            ; N/A     ;
; base_sram_ce       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                   ; N/A     ;
; base_sram_ce       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                   ; N/A     ;
; base_sram_data[0]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[0]                                      ; N/A     ;
; base_sram_data[0]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[0]                                      ; N/A     ;
; base_sram_data[10] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[10]~10                                  ; N/A     ;
; base_sram_data[10] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[10]~10                                  ; N/A     ;
; base_sram_data[11] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[11]~11                                  ; N/A     ;
; base_sram_data[11] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[11]~11                                  ; N/A     ;
; base_sram_data[12] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[12]~12                                  ; N/A     ;
; base_sram_data[12] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[12]~12                                  ; N/A     ;
; base_sram_data[13] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[13]~13                                  ; N/A     ;
; base_sram_data[13] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[13]~13                                  ; N/A     ;
; base_sram_data[14] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[14]~14                                  ; N/A     ;
; base_sram_data[14] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[14]~14                                  ; N/A     ;
; base_sram_data[15] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[15]~15                                  ; N/A     ;
; base_sram_data[15] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[15]~15                                  ; N/A     ;
; base_sram_data[16] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[16]                                     ; N/A     ;
; base_sram_data[16] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[16]                                     ; N/A     ;
; base_sram_data[17] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[17]                                     ; N/A     ;
; base_sram_data[17] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[17]                                     ; N/A     ;
; base_sram_data[18] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[18]                                     ; N/A     ;
; base_sram_data[18] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[18]                                     ; N/A     ;
; base_sram_data[19] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[19]                                     ; N/A     ;
; base_sram_data[19] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[19]                                     ; N/A     ;
; base_sram_data[1]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[1]                                      ; N/A     ;
; base_sram_data[1]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[1]                                      ; N/A     ;
; base_sram_data[20] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[20]                                     ; N/A     ;
; base_sram_data[20] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[20]                                     ; N/A     ;
; base_sram_data[21] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[21]                                     ; N/A     ;
; base_sram_data[21] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[21]                                     ; N/A     ;
; base_sram_data[22] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[22]                                     ; N/A     ;
; base_sram_data[22] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[22]                                     ; N/A     ;
; base_sram_data[23] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[23]                                     ; N/A     ;
; base_sram_data[23] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[23]                                     ; N/A     ;
; base_sram_data[24] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[24]                                     ; N/A     ;
; base_sram_data[24] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[24]                                     ; N/A     ;
; base_sram_data[25] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[25]                                     ; N/A     ;
; base_sram_data[25] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[25]                                     ; N/A     ;
; base_sram_data[26] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[26]~26                                  ; N/A     ;
; base_sram_data[26] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[26]~26                                  ; N/A     ;
; base_sram_data[27] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[27]~27                                  ; N/A     ;
; base_sram_data[27] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[27]~27                                  ; N/A     ;
; base_sram_data[28] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[28]~28                                  ; N/A     ;
; base_sram_data[28] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[28]~28                                  ; N/A     ;
; base_sram_data[29] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[29]~29                                  ; N/A     ;
; base_sram_data[29] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[29]~29                                  ; N/A     ;
; base_sram_data[2]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[2]                                      ; N/A     ;
; base_sram_data[2]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[2]                                      ; N/A     ;
; base_sram_data[30] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[30]~30                                  ; N/A     ;
; base_sram_data[30] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[30]~30                                  ; N/A     ;
; base_sram_data[31] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[31]~31                                  ; N/A     ;
; base_sram_data[31] ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[31]~31                                  ; N/A     ;
; base_sram_data[3]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[3]                                      ; N/A     ;
; base_sram_data[3]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[3]                                      ; N/A     ;
; base_sram_data[4]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[4]                                      ; N/A     ;
; base_sram_data[4]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[4]                                      ; N/A     ;
; base_sram_data[5]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[5]                                      ; N/A     ;
; base_sram_data[5]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[5]                                      ; N/A     ;
; base_sram_data[6]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[6]                                      ; N/A     ;
; base_sram_data[6]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[6]                                      ; N/A     ;
; base_sram_data[7]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[7]                                      ; N/A     ;
; base_sram_data[7]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[7]                                      ; N/A     ;
; base_sram_data[8]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[8]                                      ; N/A     ;
; base_sram_data[8]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[8]                                      ; N/A     ;
; base_sram_data[9]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[9]                                      ; N/A     ;
; base_sram_data[9]  ; post-fitting ; connected ; Top            ; post-synthesis    ; base_sram_data[9]                                      ; N/A     ;
; base_sram_oe       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                   ; N/A     ;
; base_sram_oe       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                   ; N/A     ;
; base_sram_we       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~VCC                                                   ; N/A     ;
; base_sram_we       ; post-fitting ; connected ; Top            ; post-synthesis    ; ~VCC                                                   ; N/A     ;
; clk100m            ; post-fitting ; connected ; Top            ; post-synthesis    ; clk100m                                                ; N/A     ;
+--------------------+--------------+-----------+----------------+-------------------+--------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 30 17:34:13 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BumperCar -c BumperCar
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file bumpercar.vhd
    Info (12022): Found design unit 1: BumperCar-implementation
    Info (12023): Found entity 1: BumperCar
Info (12021): Found 2 design units, including 1 entities, in source file vga_ctrl.vhd
    Info (12022): Found design unit 1: vga_ctrl-implementation
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file initial.vhd
    Info (12022): Found design unit 1: initial-bhv
    Info (12023): Found entity 1: initial
Info (12021): Found 2 design units, including 1 entities, in source file clk60.vhd
    Info (12022): Found design unit 1: clk60-bhv
    Info (12023): Found entity 1: clk60
Info (12021): Found 2 design units, including 1 entities, in source file modify.vhd
    Info (12022): Found design unit 1: modify-bhv
    Info (12023): Found entity 1: modify
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-implementation
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_ctrl.vhd
    Info (12022): Found design unit 1: keyboard_ctrl-implementation
    Info (12023): Found entity 1: keyboard_ctrl
Warning (12019): Can't analyze file -- file wait.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file sram_ctrl.vhd
    Info (12022): Found design unit 1: sram_ctrl-implementation
    Info (12023): Found entity 1: sram_ctrl
Info (12127): Elaborating entity "BumperCar" for the top level hierarchy
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_realization"
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.vhd(38): object "hst_minus" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.vhd(39): object "vst_minus" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at vga_ctrl.vhd(43): used implicit default value for signal "write_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at vga_ctrl.vhd(44): object "bt" assigned a value but never read
Warning (10492): VHDL Process Statement warning at vga_ctrl.vhd(193): signal "rt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vga_ctrl.vhd(194): signal "gt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vga_ctrl.vhd(195): signal "gt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sram_ctrl" for hierarchy "vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2q14.tdf
    Info (12023): Found entity 1: altsyncram_2q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info (12023): Found entity 1: cntr_2ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf
    Info (12023): Found entity 1: cntr_tbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "base_sram_we" is stuck at VCC
    Warning (13410): Pin "base_sram_oe" is stuck at GND
    Warning (13410): Pin "base_sram_ce" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 1316 logic cells
    Info (21064): Implemented 55 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Wed May 30 17:34:18 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


