#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Aug  9 16:45:16 2025
# Process ID: 2968
# Current directory: C:/Project/STRAIT/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20172 C:\Project\STRAIT\test\test.xpr
# Log file: C:/Project/STRAIT/test/vivado.log
# Journal file: C:/Project/STRAIT/test\vivado.jou
# Running On: Innis, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/STRAIT/test/test.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
create_project STRAIT_top C:/Project/STRAIT/STRAIT_top/STRAIT_top -part xck26-sfvc784-2LV-c
set_property board_part xilinx.com:kv260_som:part0:1.4 [current_project]
add_files -norecurse {C:/Project/STRAIT/Diagnostic_loop_chains.v C:/Project/STRAIT/mapping_table.v C:/Project/STRAIT/Accumulator.v C:/Project/STRAIT/bisr_weight_allocation.v C:/Project/STRAIT/Systolic_array.v C:/Project/STRAIT/STRAIT.v C:/Project/STRAIT/hybrid_bist.v C:/Project/STRAIT/Comparator.v C:/Project/STRAIT/faulty_pe_storage.v C:/Project/STRAIT/row_weight_storage.v C:/Project/STRAIT/Accumulator_mem.v C:/Project/STRAIT/Activation_mem.v C:/Project/STRAIT/Buffer.v C:/Project/STRAIT/eNVM.v C:/Project/STRAIT/Memory_data_generator.v C:/Project/STRAIT/PE_STRAIT.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
