<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SVE_HPC_SysReg-->
  <register_group name="Secure">
    <gui_name language="en">Secure</gui_name>
    <description language="en">Secure</description>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-cptr_el3.html" name="CPTR_EL3" size="4">
      <gui_name language="en">Architectural Feature Trap Register (EL3)</gui_name>
      <description language="en">Controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and registers associated with SVE, Advanced SIMD and floating-point execution. Also controls EL3 access to trace functionality and registers associated with SVE, Advanced SIMD and floating-point execution.</description>
      <bitField enumerationId="CPTR_EL3_TCPAC" name="TCPAC">
        <gui_name language="en">TCPAC</gui_name>
        <description language="en">Traps all of the following to EL3, from both Security states and both Execution states.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="CPTR_EL3_TTA" name="TTA">
        <gui_name language="en">TTA</gui_name>
        <description language="en">Traps System register accesses to the trace registers, from all Exception levels, both Security states, and both Execution states, to EL3.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="CPTR_EL3_TFP" name="TFP">
        <gui_name language="en">TFP</gui_name>
        <description language="en">Traps all accesses to SVE, Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="CPTR_EL3_EZ" name="EZ">
        <gui_name language="en">EZ</gui_name>
        <description language="en">Present only if SVE is implemented.</description>
        <definition>[8]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPTR_EL3_TCPAC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR, are trapped to EL3, unless they are trapped by CPTR_EL2.TCPAC." name="EL2_accesses_to_the_CPTR_EL2_or_HCPTR_and_EL2_and_EL1_accesses_to_the_CPACR_EL1_or_CPACR_are_trapped_to_EL3_unless_they_are_trapped_by_CPTR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL3_TTA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPACR.NSTRCDIS, CPACR_EL1.TTA or CPTR_EL2.TTA." name="Any_System_register_access_to_the_trace_registers_is_trapped_to_EL3_subject_to_the_exception_prioritization_rules_unless_it_is_trapped_by_CPACR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL3_TFP">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt at any Exception level to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPTR_EL3.EZ." name="Any_attempt_at_any_Exception_level_to_execute_an_instruction_that_uses_the_registers_associated_with_SVE_Advanced_SIMD_and_floating_point_is_trapped_to_EL3_subject_to_the_exception_prioritization_rules_unless_it_is_trapped_by_CPTR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL3_EZ">
    <tcf:enumItem description="This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules." name="This_control_causes_these_instructions_executed_at_any_Exception_level_to_be_trapped_subject_to_the_exception_prioritization_rules" number="0"/>
    <tcf:enumItem description="This control does not cause any instruction to be trapped." name="This_control_does_not_cause_any_instruction_to_be_trapped" number="1"/>
  </tcf:enumeration>
</register_list>
