Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/pcores/" "/u/ey/rherbst/reseng/vol15/Xilinx/14.4/14.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/u/ey/rherbst/reseng/vol15/Xilinx/14.4/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" Line 1084: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" Line 1165: Net <axi_interconnect_2_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" Line 1176: Net <axi_interconnect_2_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <ps7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_epc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_2>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0_bram_block_1>.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_GMII_TXD> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_GMII_TXD> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <GPIO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <GPIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_DATA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_DATA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_BUSVOLT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_DATA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_DATA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_BUSVOLT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TRACE_DATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <USB0_PORT_INDCTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <USB1_PORT_INDCTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_WID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARBURST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARLOCK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARSIZE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWBURST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWLOCK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWSIZE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARPROT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWPROT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARADDR> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWADDR> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_WDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARCACHE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARLEN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARQOS> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWCACHE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWLEN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWQOS> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_WSTRB> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_BRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RRESP> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_BID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RDATA> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_WCOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_WACOUNT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA0_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA1_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA2_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA3_DATYPE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FTMT_F2P_TRIGACK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FTMT_P2F_TRIG> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FTMT_P2F_DEBUG> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <EVENT_STANDBYWFE> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <EVENT_STANDBYWFI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <CAN0_PHY_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <CAN1_PHY_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_GMII_TX_EN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_GMII_TX_ER> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_MDIO_MDC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_MDIO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_MDIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_SOF_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET0_SOF_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_GMII_TX_EN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_GMII_TX_ER> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_MDIO_MDC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_MDIO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_MDIO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_SOF_RX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <ENET1_SOF_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <I2C0_SDA_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <I2C0_SDA_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <I2C0_SCL_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <I2C0_SCL_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <PJTAG_TD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <PJTAG_TD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_CLK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_CMD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_CMD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_LED> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO0_BUSPOW> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_CLK> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_CMD_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_CMD_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_LED> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SDIO1_BUSPOW> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SCLK_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SCLK_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_MOSI_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_MOSI_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_MISO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_MISO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SS_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SS1_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SS2_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI0_SS_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SCLK_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SCLK_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_MOSI_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_MOSI_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_MISO_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_MISO_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SS_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SS1_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SS2_O> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <SPI1_SS_T> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART0_DTRN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART0_RTSN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART0_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART1_DTRN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART1_RTSN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <UART1_TX> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC0_WAVE0_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC0_WAVE1_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC0_WAVE2_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC1_WAVE0_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC1_WAVE1_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TTC1_WAVE2_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <WDT_RST_OUT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <TRACE_CTL> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <USB0_VBUS_PWRSELECT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <USB1_VBUS_PWRSELECT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_ARVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_AWVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_BREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_RREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_WLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP0_WVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <M_AXI_GP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP0_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_GP1_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_ACP_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP0_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP1_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP2_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_ARESETN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_ARREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_AWREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_BVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RLAST> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_RVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <S_AXI_HP3_WREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA0_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA0_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA0_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA1_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA1_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA1_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA2_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA2_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA2_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA3_DAVALID> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA3_DRREADY> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DMA3_RSTN> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_CLK3> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_CLK2> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_CLK1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_RESET3_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_RESET2_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <FCLK_RESET1_N> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <EVENT_EVENTO> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <DDR_WEB> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC_ABORT> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC2> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC3> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC4> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC5> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC6> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_DMAC7> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_SMC> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_QSPI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_CTI> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_GPIO> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_USB0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_ENET0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_ENET_WAKE0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_SDIO0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_I2C0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_SPI0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_UART0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_CAN0> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_USB1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_ENET1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_ENET_WAKE1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_SDIO1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_I2C1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_SPI1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_UART1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1264: Output port <IRQ_P2F_CAN1> of the instance <ps7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT0> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1941: Output port <LOCKED> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 1970: Output port <PRH_Data_T> of the instance <axi_epc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <ECC_UE> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2007: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_BUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_RUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_WID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_WUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <IRQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/ZynqTestCore/hdl/system.vhd" line 2080: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_2_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_2_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_axi_epc_0_wrapper.ngc>.
Reading core <../implementation/system_ps7_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_2_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_axi_bram_ctrl_0_wrapper.ngc>.
Reading core <../implementation/system_axi_bram_ctrl_0_bram_block_1_wrapper.ngc>.
Loading core <system_axi_epc_0_wrapper> for timing and area information for instance <axi_epc_0>.
Loading core <system_ps7_0_wrapper> for timing and area information for instance <ps7_0>.
Loading core <system_axi_interconnect_2_wrapper> for timing and area information for instance <axi_interconnect_2>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <system_axi_bram_ctrl_0_bram_block_1_wrapper> for timing and area information for instance <axi_bram_ctrl_0_bram_block_1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_SRSTB_pin>
   Output port PS7:PSSRSTB of instance <ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_CLK_pin>
   Output port PS7:PSCLK of instance <ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_ps7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <ps7_0_PS_PORB_pin>
   Output port PS7:PSPORB of instance <ps7_0/ps7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <axi_epc_0/EPC_CORE_I/SYNC_CNTL_I/state_cs_FSM_FFd4> in Unit <axi_epc_0> is equivalent to the following FF/Latch : <axi_epc_0/EPC_CORE_I/SYNC_CNTL_I/state_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> 
INFO:Xst:2260 - The FF/Latch <axi_epc_0/EPC_CORE_I/SYNC_CNTL_I/state_cs_FSM_FFd4> in Unit <axi_epc_0> is equivalent to the following FF/Latch : <axi_epc_0/EPC_CORE_I/SYNC_CNTL_I/state_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2049
#      GND                         : 7
#      INV                         : 55
#      LUT1                        : 1
#      LUT2                        : 101
#      LUT3                        : 523
#      LUT4                        : 133
#      LUT5                        : 296
#      LUT6                        : 817
#      MULT_AND                    : 13
#      MUXCY                       : 39
#      MUXCY_L                     : 4
#      MUXF7                       : 25
#      VCC                         : 6
#      XORCY                       : 29
# FlipFlops/Latches                : 1394
#      FD                          : 145
#      FDC                         : 9
#      FDE                         : 472
#      FDR                         : 172
#      FDRE                        : 585
#      FDS                         : 7
#      FDSE                        : 4
# RAMS                             : 16
#      RAMB36E1                    : 16
# Shift Registers                  : 14
#      SRL16E                      : 12
#      SRLC32E                     : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 115
#      IBUF                        : 38
#      IOBUF                       : 2
#      OBUF                        : 75
# Others                           : 2
#      MMCME2_ADV                  : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1394  out of  106400     1%  
 Number of Slice LUTs:                 1940  out of  53200     3%  
    Number used as Logic:              1926  out of  53200     3%  
    Number used as Memory:               14  out of  17400     0%  
       Number used as SRL:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2601
   Number with an unused Flip Flop:    1207  out of   2601    46%  
   Number with an unused LUT:           661  out of   2601    25%  
   Number of fully used LUT-FF pairs:   733  out of   2601    28%  
   Number of unique control sets:        94

IO Utilization: 
 Number of IOs:                         115
 Number of bonded IOBs:                 115  out of    200    57%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    140    11%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ps7_0/ps7_0/FCLK_CLK_unbuffered<0> | BUFG                   | 1424  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
Control Signal                                                                                                                         | Buffer(FF name)                                                            | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/net_gnd0(axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/XST_GND:G)| NONE(axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13)| 32    |
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.436ns (Maximum Frequency: 225.428MHz)
   Minimum input arrival time before clock: 5.266ns
   Maximum output required time after clock: 2.590ns
   Maximum combinational path delay: 0.865ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps7_0/ps7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.436ns (frequency: 225.428MHz)
  Total number of paths / destination ports: 89765 / 2992
-------------------------------------------------------------------------
Delay:               4.436ns (Levels of Logic = 10)
  Source:            axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_1 (FF)
  Destination:       axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I (FF)
  Source Clock:      ps7_0/ps7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: ps7_0/ps7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_1 to axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.282   0.675  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_1 (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1<1>)
     LUT4:I0->O           18   0.053   0.837  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/M_WVALID<1>1 (M_AXI_WVALID<1>)
     end scope: 'axi_interconnect_2:M_AXI_WVALID<1>'
     begin scope: 'axi_bram_ctrl_0:S_AXI_WVALID'
     LUT6:I1->O           13   0.053   0.565  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1 (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>1)
     LUT6:I4->O            1   0.053   0.485  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wr_data_sm_cs<0>3_SW1_SW1 (N199)
     LUT6:I4->O           10   0.053   0.472  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Mmux_bvalid_cnt_inc12 (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_inc)
     LUT6:I5->O           13   0.053   0.479  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/valid_Write1 (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/valid_Write)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].MUXCY_L_I (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/addr_cy<2>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].MUXCY_L_I (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/addr_cy<3>)
     XORCY:CI->O           1   0.320   0.000  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].XORCY_I (axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/sum_A<3>)
     FDRE:D                    0.011          axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      4.436ns (0.923ns logic, 3.513ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ps7_0/ps7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 53371 / 998
-------------------------------------------------------------------------
Offset:              5.266ns (Levels of Logic = 10)
  Source:            ps7_0/ps7_0/PS7_i:MAXIGP1AWADDR22 (PAD)
  Destination:       axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2 (FF)
  Destination Clock: ps7_0/ps7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: ps7_0/ps7_0/PS7_i:MAXIGP1AWADDR22 to axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP1AWADDR22    3   0.000   0.000  ps7_0/PS7_i (M_AXI_GP1_AWADDR<22>)
     end scope: 'ps7_0:M_AXI_GP1_AWADDR<22>'
     begin scope: 'axi_interconnect_2:S_AXI_AWADDR<22>'
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2><13>1 (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>)
     MUXCY:S->O            1   0.291   0.000  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/carry_local<3>)
     MUXCY:CI->O          28   0.178   0.891  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/target_mi_enc)
     LUT6:I0->O           10   0.053   0.798  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_atarget_hot_i<1>1 (DEBUG_AW_TARGET<0>)
     LUT6:I0->O            1   0.053   0.485  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212 (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212)
     LUT6:I4->O            1   0.053   0.635  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv213_SW1 (N469)
     LUT6:I2->O            5   0.053   0.440  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv214 (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv214)
     LUT5:I4->O            1   0.053   0.413  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv218_rstpot_SW0 (N480)
     LUT6:I5->O            1   0.053   0.000  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1 (axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1)
     FDE:D                     0.011          axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    ----------------------------------------
    Total                      5.266ns (1.604ns logic, 3.662ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ps7_0/ps7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 487 / 136
-------------------------------------------------------------------------
Offset:              2.590ns (Levels of Logic = 5)
  Source:            axi_epc_0/axi_epc_0/EPC_CORE_I/IPIC_DECODE_I/Dev_rnw (FF)
  Destination:       ps7_0/ps7_0/PS7_i:MAXIGP1WREADY (PAD)
  Source Clock:      ps7_0/ps7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_epc_0/axi_epc_0/EPC_CORE_I/IPIC_DECODE_I/Dev_rnw to ps7_0/ps7_0/PS7_i:MAXIGP1WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.282   0.629  axi_epc_0/EPC_CORE_I/IPIC_DECODE_I/Dev_rnw (axi_epc_0/EPC_CORE_I/IPIC_DECODE_I/Dev_rnw)
     LUT3:I0->O            4   0.053   0.622  axi_epc_0/EPC_CORE_I/IPIC_DECODE_I/ip2bus_Wrack_i1 (S_AXI_WREADY)
     end scope: 'axi_epc_0:S_AXI_WREADY'
     begin scope: 'axi_interconnect_2:M_AXI_WREADY<0>'
     LUT3:I0->O            3   0.053   0.499  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (DEBUG_MC_MP_WDATACONTROL<1>)
     LUT6:I4->O            1   0.053   0.399  axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi_interconnect_2:S_AXI_WREADY<0>'
     begin scope: 'ps7_0:M_AXI_GP1_WREADY'
    PS7:MAXIGP1WREADY          0.000          ps7_0/PS7_i
    ----------------------------------------
    Total                      2.590ns (0.441ns logic, 2.149ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               0.865ns (Levels of Logic = 3)
  Source:            ps7_0/ps7_0/PS7_i:EMIOI2C1SDATN (PAD)
  Destination:       fmc_imageon_iic_Sda_pin (PAD)

  Data Path: ps7_0/ps7_0/PS7_i:EMIOI2C1SDATN to fmc_imageon_iic_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOI2C1SDATN      1   0.000   0.399  ps7_0/PS7_i (ps7_0/I2C1_SDA_T_n)
     INV:I->O              1   0.067   0.399  ps7_0/I2C1_SDA_T1_INV_0 (I2C1_SDA_T)
     end scope: 'ps7_0:I2C1_SDA_T'
     IOBUF:T->IO               0.000          iobuf_0 (fmc_imageon_iic_Sda_pin)
    ----------------------------------------
    Total                      0.865ns (0.067ns logic, 0.798ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ps7_0/ps7_0/FCLK_CLK_unbuffered<0>
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
ps7_0/ps7_0/FCLK_CLK_unbuffered<0>|    4.436|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 22.00 secs
 
--> 


Total memory usage is 590472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  438 (   0 filtered)

