Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto bddee17606014c1a88cde4c17e6a0352 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_RISCV_tb_behav xil_defaultlib.Single_Cycle_RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_2(DATA_WIDTH=32)
Compiling module xil_defaultlib.Multiplexer_2(DATA_WIDTH=5)
Compiling module xil_defaultlib.Multiplexer_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.Multiplexer_2
Compiling module xil_defaultlib.Multiplexer_4(DATA_WIDTH=32)
Compiling module xil_defaultlib.Multiplexer_8(DATA_WIDTH=32)
Compiling module xil_defaultlib.Bit_Extender_32_Sign(DATA_WIDTH=...
Compiling module xil_defaultlib.Bit_Extender_32_Sign(DATA_WIDTH=...
Compiling module xil_defaultlib.Bit_Extender_32_Sign
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Rom
Compiling module xil_defaultlib.Operation_Control_Unit
Compiling module xil_defaultlib.Control_Signals
Compiling module xil_defaultlib.Hard_Wired_Controller
Compiling module xil_defaultlib.Regifile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Single_Cycle_RISCV
Compiling module xil_defaultlib.Single_Cycle_RISCV_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Single_Cycle_RISCV_tb_behav
