
---------- Begin Simulation Statistics ----------
final_tick                               6797642548500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329524                       # Simulator instruction rate (inst/s)
host_mem_usage                               17080900                       # Number of bytes of host memory used
host_op_rate                                   386018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6069.36                       # Real time elapsed on the host
host_tick_rate                              137815427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000019                       # Number of instructions simulated
sim_ops                                    2342881196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.836451                       # Number of seconds simulated
sim_ticks                                836451006500                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          17                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses         680408                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     80.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                   194                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      1                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3322302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6775662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         692961011                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        669994917                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2342881176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.836451                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.836451                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                40367188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     17485934                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        463251469                       # Number of branches executed
system.switch_cpus.iew.exec_nop               6642214                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.574165                       # Inst execution rate
system.switch_cpus.iew.exec_refs            959697213                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          346727374                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       113588869                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     610613129                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       286141                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      4948562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    369937771                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2755817340                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     612969839                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     25274356                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2633424238                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1890963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      81711781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       16073961                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      84523122                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       349363                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     10908127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6577807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2419083549                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2575337187                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.568422                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1375059126                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.539442                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2582314386                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2960284798                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1899330864                       # number of integer regfile writes
system.switch_cpus.ipc                       1.195527                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.195527                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        82231      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1672673161     62.91%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      5419779      0.20%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        713593      0.03%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc      1920641      0.07%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd      2399710      0.09%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            3      0.00%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       175654      0.01%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       114174      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      3600196      0.14%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            7      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8110      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            2      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            4      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    620615111     23.34%     86.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    350976219     13.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2658698596                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            50416143                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018963                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15557268     30.86%     30.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          12763      0.03%     30.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          176460      0.35%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19504203     38.69%     69.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15165449     30.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2676657653                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6938796984                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2546167127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3113720798                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2748888985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2658698596                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    406293922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1780555                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       141487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    266157266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1632535568                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.628570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.106359                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    794353082     48.66%     48.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203632892     12.47%     61.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    176031523     10.78%     71.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140223850      8.59%     80.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    115644718      7.08%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     80335927      4.92%     92.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     61505545      3.77%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37424917      2.29%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23383114      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1632535568                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.589273                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       32374855                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     63332472                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     29170060                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     42067482                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     29378809                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     49061956                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    610613129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    369937771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6815157539                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         144461                       # number of misc regfile writes
system.switch_cpus.numCycles               1672902756                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          180866                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes          97305                       # number of predicate regfile writes
system.switch_cpus.timesIdled                 8937872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         25935081                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        10470955                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests       202869                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38456596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        72107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76918412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          72119                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    806565086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        806565087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    806565087                       # number of overall hits
system.cpu.dcache.overall_hits::total       806565088                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     49583266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       49583269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     49583276                       # number of overall misses
system.cpu.dcache.overall_misses::total      49583279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1378441711941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1378441711941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1378441711941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1378441711941                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    856148352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    856148356                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    856148363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    856148367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.057914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.057914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057914                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27800.542867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27800.541185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27800.537261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27800.535579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25476037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2133132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             112                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.943019                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.196429                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     22587987                       # number of writebacks
system.cpu.dcache.writebacks::total          22587987                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     26993454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26993454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     26993454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26993454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     22589812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22589812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     22589822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22589822                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 464112332744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 464112332744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 464113317244                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 464113317244                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.026385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.026385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20545.205633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20545.205633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20545.240119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20545.240119                       # average overall mshr miss latency
system.cpu.dcache.replacements               22587987                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    507130607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       507130607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     33470866                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33470868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 687077376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 687077376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    540601473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    540601475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.061914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20527.624711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20527.623484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14254252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14254252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     19216614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     19216614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 348238328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 348238328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.035547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18121.731955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18121.731955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    299233751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      299233752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     15413148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     15413149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 676281370018                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 676281370018                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    314646899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    314646901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.048986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43876.914049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43876.911202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     12739201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     12739201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2673947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2673947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 101490320821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 101490320821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37955.247737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37955.247737                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.888889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.888889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.888889                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data       102000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       102000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFExReq_misses::.switch_cpus.data            2                       # number of SoftPFExReq misses
system.cpu.dcache.SoftPFExReq_misses::total            2                       # number of SoftPFExReq misses
system.cpu.dcache.SoftPFExReq_accesses::.switch_cpus.data            2                       # number of SoftPFExReq accesses(hits+misses)
system.cpu.dcache.SoftPFExReq_accesses::total            2                       # number of SoftPFExReq accesses(hits+misses)
system.cpu.dcache.SoftPFExReq_miss_rate::.switch_cpus.data            1                       # miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_miss_rate::total            1                       # miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_mshr_misses::.switch_cpus.data            2                       # number of SoftPFExReq MSHR misses
system.cpu.dcache.SoftPFExReq_mshr_misses::total            2                       # number of SoftPFExReq MSHR misses
system.cpu.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus.data       168500                       # number of SoftPFExReq MSHR miss cycles
system.cpu.dcache.SoftPFExReq_mshr_miss_latency::total       168500                       # number of SoftPFExReq MSHR miss cycles
system.cpu.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus.data        84250                       # average SoftPFExReq mshr miss latency
system.cpu.dcache.SoftPFExReq_avg_mshr_miss_latency::total        84250                       # average SoftPFExReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data       200728                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total       200728                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data       699252                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       699252                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data  15082965923                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  15082965923                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data       899980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       899980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.776964                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.776964                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 21570.143415                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 21570.143415                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.switch_cpus.data            1                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            1                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data       699251                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       699251                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data  14383683923                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  14383683923                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.776963                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.776963                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 20570.129929                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 20570.129929                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 66166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 65166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data        71218                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total           71218                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data         1012                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total          1012                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data     13924000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total     13924000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data        72230                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total        72230                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.014011                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.014011                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data 13758.893281                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 13758.893281                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data         1012                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total         1012                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data     12912000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total     12912000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.014011                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.014011                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data 12758.893281                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 12758.893281                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           829233300                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22588499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.710421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5961191543000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.986349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6872353307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6872353307                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    380475429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        380475442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    380475429                       # number of overall hits
system.cpu.icache.overall_hits::total       380475442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     16805068                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16805072                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     16805068                       # number of overall misses
system.cpu.icache.overall_misses::total      16805072                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 216307670972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 216307670972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 216307670972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 216307670972                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           17                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    397280497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    397280514                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           17                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    397280497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    397280514                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.235294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.042300                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042300                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.235294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.042300                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042300                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12871.573681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12871.570617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12871.573681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12871.570617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        26885                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2722                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.876929                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     15868385                       # number of writebacks
system.cpu.icache.writebacks::total          15868385                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       933873                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       933873                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       933873                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       933873                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     15871195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     15871195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     15871195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     15871195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 194377981974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 194377981974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 194377981974                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 194377981974                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.039950                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039950                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.039950                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12247.217804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12247.217804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12247.217804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12247.217804                       # average overall mshr miss latency
system.cpu.icache.replacements               15868385                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    380475429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       380475442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     16805068                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16805072                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 216307670972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 216307670972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    397280497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    397280514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.235294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.042300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12871.573681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12871.570617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       933873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       933873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     15871195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     15871195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 194377981974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 194377981974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.039950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12247.217804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12247.217804                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.871563                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           396346641                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          15871199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.972697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5961191542500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.871159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3194115311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3194115311                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5961191552000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 836450996500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst     15849697                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     19279417                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35129114                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     15849697                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     19279417                       # number of overall hits
system.l2.overall_hits::total                35129114                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        18807                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2360216                       # number of demand (read+write) misses
system.l2.demand_misses::total                2379030                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        18807                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2360216                       # number of overall misses
system.l2.overall_misses::total               2379030                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   1593918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 202429315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     204023234000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   1593918500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 202429315500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    204023234000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst     15868504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     21639633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37508144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     15868504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     21639633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37508144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.109069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063427                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.109069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063427                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84751.342585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85767.283799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85759.000097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84751.342585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85767.283799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85759.000097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                160                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             80                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     56309                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             2480713                       # number of writebacks
system.l2.writebacks::total                   2480713                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data        14032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               14033                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        14032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              14033                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        18806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2346184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2364990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       688284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        18806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2346184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3053274                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1405837002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 177879020035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 179284857037                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  48498836666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1405837002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 177879020035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 227783693703                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.108421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063053                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.108421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74754.706051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75816.312802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75807.871085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70463.408515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74754.706051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75816.312802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74603.096120                       # average overall mshr miss latency
system.l2.replacements                        3326241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18265729                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18265729                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18265729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18265729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20186591                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20186591                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20186591                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20186591                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       688284                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         688284                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  48498836666                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  48498836666                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70463.408515                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70463.408515                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data         2319                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2319                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       145000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       145000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         2331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.005148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 12083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       233500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       233500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.005148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19458.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19458.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1600999                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1600999                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       856326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              856327                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  74293250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   74293250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      2457325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2457326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.348479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86758.138840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86758.037525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        10006                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10006                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       846320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         846320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  64998510031                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  64998510031                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.344407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76801.339955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76801.339955                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     15849697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15849697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        18807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   1593918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1593918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     15868504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15868508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84751.342585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84733.320929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        18806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1405837002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1405837002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74754.706051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74754.706051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     17678418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17678418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1503890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1503892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 128136065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128136065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data     19182308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19182310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.078400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85203.083670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85202.970360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         4026                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4026                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1499864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1499864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 112880510004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 112880510004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.078190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75260.496954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75260.496954                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data       481933                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            481933                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data       466941                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          466941                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      9467000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9467000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data       948874                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        948874                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.492100                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.492100                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data    20.274510                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    20.274510                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data          172                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          172                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data       466769                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       466769                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data   8975278756                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   8975278756                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.491919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.491919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19228.523651                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19228.523651                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                21843202                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            22055314                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               150089                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4983830                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 127945.310339                       # Cycle average of tags in use
system.l2.tags.total_refs                    77052287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3939412                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.559337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5961191542500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   22895.513821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.684699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.073857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 17404.495369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2858.607614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 84783.934980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.174679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.132786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.021809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.646850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976145                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         16351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        114719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        12650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        89127                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.124748                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875237                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1234526116                       # Number of tag accesses
system.l2.tags.data_accesses               1234526116                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2480713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    621072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     18806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2345404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020572271652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       135416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       135416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8188644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2354741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2986584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2480713                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2986584                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2480713                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1302                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2986584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2480713                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2060047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  509033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  141509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   49154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   29483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  73259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  79624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 120827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 133033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 138133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 140802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 142542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 144750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 145448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 147759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 150641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 155524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 160826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 149596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 144520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 142632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 140885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 138580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                   260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                   236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                   214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                   233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                   186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                   194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                   168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                   163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                   145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                    77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                    45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                    51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                    16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     2                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       135416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.045194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.642873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       135415    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::79872-81919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        135416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       135416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.318788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.744893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.630570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        131150     96.85%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2707      2.00%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           417      0.31%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           232      0.17%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55           142      0.10%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            88      0.06%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            73      0.05%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            51      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            68      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            53      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           58      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           57      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           44      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           45      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           31      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143           20      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151           18      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            7      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167           10      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           10      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183           10      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            6      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           11      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            7      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            8      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            6      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239           10      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            9      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255           13      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            4      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            6      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::344-351            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-391            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-407            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::408-415            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-439            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::440-447            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-455            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::472-479            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::488-495            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-519            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::520-527            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::552-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-567            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::568-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-583            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-615            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::680-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        135416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   83328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               191141376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            158765632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    228.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  836450137000                       # Total gap between requests
system.mem_ctrls.avgGap                     152991.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     39748608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst      1203584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    150105856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    158762048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 47520545.365020133555                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1438917.510585839627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 179455646.336173057556                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189804360.047715455294                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       621493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst        18806                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      2346285                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2480713                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  28760186549                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    628415561                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  80972493732                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 45131907013186                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     46275.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33415.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34510.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18193119.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     39775552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst      1203584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    150162240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     191141824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst      1203584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1203840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    158765632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    158765632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       621493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst        18806                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      2346285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2986591                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2480713                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2480713                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     47552758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1438918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    179523055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        228515266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1438918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1439224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    189808645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       189808645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    189808645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     47552758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1438918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    179523055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       418323911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2985282                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2480657                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        92830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        88146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        91832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        86204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        97378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        97427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        91596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        91859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        89560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        88455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        92243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        97150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        96416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        85488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        93223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        88720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        88766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        96332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       100132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        85785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        93854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       103748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        89633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        91521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        95446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       106179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        93629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       100664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        78073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        74886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        75210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        74388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        79362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        78558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        77199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        77169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        79460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        77208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        75723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        78149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        79007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        76867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        78045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        77641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        79903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        74661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        78167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        75867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        75301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        79146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        78613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        74313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        76801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        81328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        76152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        76201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        78743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        79535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        79147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        79834                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58142543098                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            9946959624                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       110361095842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19476.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36968.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2067592                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1390741                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           56.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2007603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   174.247486                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.874017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   183.524230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       976286     48.63%     48.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       586298     29.20%     77.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       205674     10.24%     88.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       100056      4.98%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        53962      2.69%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30651      1.53%     97.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        17854      0.89%     98.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10483      0.52%     98.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        26339      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2007603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             191058048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          158762048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              228.415109                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              189.804360                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1554181718.544058                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2743725742.530854                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4047827245.191480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2918022523.919953                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 72608513404.569611                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 243958912012.074921                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 104599249141.827698                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  432430431788.709839                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.982380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 317536749208                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  37601200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 481313047292                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1576430895.312061                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2783001344.003640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4140509917.287467                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  2933986255.871961                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 72608513404.569611                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 245349944464.440308                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 103638941658.528931                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  433031327940.069458                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.700767                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 314596823620                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  37601200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 484252972880                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2140252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2480713                       # Transaction distribution
system.membus.trans_dist::CleanEvict           841570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            846339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           846339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2140252                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        466773                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      9762252                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                9762252                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    349907456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               349907456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3453378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3453378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3453378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         17556063336                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15955960124                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       545420174                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    406863247                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     18734321                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    237711786                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       225170116                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     94.724002                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        49170645                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect       105345                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     13366043                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     11563866                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1802177                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted      1425747                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    407374751                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       144654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     15821767                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1571049133                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.494850                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.611994                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    950413559     60.50%     60.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    227796029     14.50%     75.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     90374829      5.75%     80.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     46746613      2.98%     83.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     30587256      1.95%     85.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     23367640      1.49%     87.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     18311310      1.17%     88.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     16973429      1.08%     89.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    166478468     10.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1571049133                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2005601183                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2348482357                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           832449954                       # Number of memory references committed
system.switch_cpus.commit.loads             516904969                       # Number of loads committed
system.switch_cpus.commit.amos                  72230                       # Number of atomic instructions committed
system.switch_cpus.commit.membars               72230                       # Number of memory barriers committed
system.switch_cpus.commit.branches          422793774                       # Number of branches committed
system.switch_cpus.commit.vector             26626550                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2134146672                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      40121540                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        80136      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1502888678     63.99%     64.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      5095414      0.22%     64.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       633472      0.03%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc      1466891      0.06%     64.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd      2298142      0.10%     64.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       167120      0.01%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp        43185      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      3351327      0.14%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         8038      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    516904969     22.01%     86.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    315544985     13.44%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2348482357                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    166478468                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        619461701                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     454640127                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         512558517                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      29801257                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       16073961                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    219760935                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred       2955472                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2875039374                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       7260750                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    688585217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2548901387                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           545420174                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    285904627                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             924941480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        37976462                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         5241                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        14126                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles         1273                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         397280512                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       9459575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1632535568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.823404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.883562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1034674174     63.38%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         67970716      4.16%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         86977901      5.33%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         66793497      4.09%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         53919494      3.30%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         51642024      3.16%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         37040729      2.27%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         29804463      1.83%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        203712570     12.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1632535568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.326032                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.523640                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            32328105                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        93708150                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       214229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       349363                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       54392786                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     36477256                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        1483770                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 836451006500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       16073961                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        637313388                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       215490302                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     27823150                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         522143144                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     213691604                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2829744165                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1052931                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       27932660                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      104552078                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       83918328                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2827294486                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          4075267934                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3180228593                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         32592790                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       196488                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2357320377                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        469974065                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing         1273720                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         9146                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         133434681                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4160107024                       # The number of ROB reads
system.switch_cpus.rob.writes              5573691661                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000002                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2342881176                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          35053509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20746442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20190643                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          845528                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1026737                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2331                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2457326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2457326                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15871199                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19182310                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       948874                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       948874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     47608092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     67769672                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             115377764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   2031161152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2830568064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             4861729216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         4355672                       # Total snoops (count)
system.tol2bus.snoopTraffic                 158938048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42815018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42539983     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 275023      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42815018                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6797642548500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        76915580995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       23817832875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32940614353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
