// Seed: 2248637943
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8
);
  assign id_5 = id_6;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    output wand id_8
);
  wire id_10;
  assign module_1 = 1;
  module_0(
      id_6, id_0, id_4, id_1, id_8, id_5, id_6, id_1, id_1
  );
endmodule
