
*** Running vivado
    with args -log En_Head.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source En_Head.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source En_Head.tcl -notrace
Command: synth_design -top En_Head -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21295 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1141.840 ; gain = 42.980 ; free physical = 1322 ; free virtual = 11596
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:31]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:257]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:155]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:184]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:230]
INFO: [Synth 8-638] synthesizing module 'En_Head' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:75]
INFO: [Synth 8-638] synthesizing module 'En_Flash_SPI' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:43]
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 4'b0000 
	Parameter INIT_B bound to: 4'b0000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 4'b0000 
	Parameter SRVAL_B bound to: 4'b0000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'RAMB16_S1_S1_inst' to cell 'RAMB16_S1_S1' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:79]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_inst' to cell 'BSCANE2' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:97]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUPE2_inst' to cell 'STARTUPE2' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'En_Flash_SPI' (1#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:43]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:122]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clocking' to cell 'PLLE2_BASE' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:133]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:179]
INFO: [Synth 8-638] synthesizing module 'En_ETH_100mbps' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:45]
INFO: [Synth 8-638] synthesizing module 'En_PHY_Manager' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_Manager.vhd:34]
INFO: [Synth 8-638] synthesizing module 'En_PHY_I2C' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:38]
INFO: [Synth 8-638] synthesizing module 'En_ClockMaker' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockMaker.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'En_ClockMaker' (2#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockMaker.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'En_PHY_I2C' (3#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'En_PHY_Manager' (4#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_Manager.vhd:34]
INFO: [Synth 8-638] synthesizing module 'En_Ethernet_RMII' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:50]
INFO: [Synth 8-638] synthesizing module 'En_UDP_Sender' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:40]
INFO: [Synth 8-3491] module 'crc32_block' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:23' bound to instance 'Instance_CRC32_Block' of component 'crc32_block' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:123]
INFO: [Synth 8-638] synthesizing module 'crc32_block' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:23]
	Parameter BITS_IN bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element crc_feedback_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:46]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:41]
INFO: [Synth 8-4471] merging register 'crc_int_s_reg[31:0]' into 'crc_s_reg[31:0]' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:88]
WARNING: [Synth 8-6014] Unused sequential element crc_int_s_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:88]
INFO: [Synth 8-256] done synthesizing module 'crc32_block' (5#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:23]
WARNING: [Synth 8-6014] Unused sequential element Counter_CurrentBit_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'En_UDP_Sender' (6#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:40]
INFO: [Synth 8-638] synthesizing module 'En_UDP_receiver' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'crc32_block' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/CRC32.v:23' bound to instance 'Instance_CRC32_Block' of component 'crc32_block' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Value_SrcMac_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element Value_CRC_Input_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'En_UDP_receiver' (7#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:35]
WARNING: [Synth 8-614] signal 'Buffer_Data_Full' is read in the process but is not in the sensitivity list [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:206]
WARNING: [Synth 8-614] signal 'Buffer_Reply_Full' is read in the process but is not in the sensitivity list [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:206]
WARNING: [Synth 8-614] signal 'UDP_Sender_Out_IsActive' is read in the process but is not in the sensitivity list [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:206]
WARNING: [Synth 8-614] signal 'Is_SendingPacket' is read in the process but is not in the sensitivity list [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'En_Ethernet_RMII' (8#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:50]
INFO: [Synth 8-638] synthesizing module 'En_UART_TX' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:17]
	Parameter BaudRate bound to: 921600 - type: integer 
	Parameter Frecuencia_ClkRecep bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'En_ClockE' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockE.vhd:14]
	Parameter Frecuency bound to: 1843200 - type: integer 
	Parameter Frecuencia_de_Entrada bound to: 50000000 - type: integer 
	Parameter N_LFSR bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'En_ClockE' (9#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockE.vhd:14]
INFO: [Synth 8-226] default block is never used [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'En_UART_TX' (10#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element LED0_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element LED1_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element LED2_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element Trama_Count_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element Server_Time_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:268]
WARNING: [Synth 8-3848] Net Init_Index in module/entity En_ETH_100mbps does not have driver. [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:48]
WARNING: [Synth 8-3848] Net Communication_In_Data in module/entity En_ETH_100mbps does not have driver. [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'En_ETH_100mbps' (11#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:45]
INFO: [Synth 8-638] synthesizing module 'En_ETH_1000mbps' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:44]
WARNING: [Synth 8-5640] Port 'data_user' is missing in component declaration [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:57]
INFO: [Synth 8-3491] module 'byte_data' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/byte_data.vhd:13' bound to instance 'data' of component 'byte_data' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:212]
INFO: [Synth 8-638] synthesizing module 'byte_data' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/byte_data.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'byte_data' (12#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/byte_data.vhd:25]
INFO: [Synth 8-3491] module 'add_crc32' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_crc32.vhd:14' bound to instance 'i_add_crc32' of component 'add_crc32' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:221]
INFO: [Synth 8-638] synthesizing module 'add_crc32' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_crc32.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element v_crc_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_crc32.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'add_crc32' (13#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_crc32.vhd:24]
INFO: [Synth 8-3491] module 'add_preamble' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_preamble.vhd:13' bound to instance 'i_add_preamble' of component 'add_preamble' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:230]
INFO: [Synth 8-638] synthesizing module 'add_preamble' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_preamble.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'add_preamble' (14#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/add_preamble.vhd:23]
INFO: [Synth 8-3491] module 'rgmii_tx' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:29' bound to instance 'i_rgmii_tx' of component 'rgmii_tx' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:239]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:54]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d0' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:155]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d1' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:157]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d2' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:159]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d3' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:161]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_ctl' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:163]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_c' to cell 'ODDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (15#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:44]
INFO: [Synth 8-638] synthesizing module 'En_UART_TX__parameterized0' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:17]
	Parameter BaudRate bound to: 921600 - type: integer 
	Parameter Frecuencia_ClkRecep bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'En_ClockE__parameterized0' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockE.vhd:14]
	Parameter Frecuency bound to: 1843200 - type: integer 
	Parameter Frecuencia_de_Entrada bound to: 125000000 - type: integer 
	Parameter N_LFSR bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'En_ClockE__parameterized0' (15#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockE.vhd:14]
INFO: [Synth 8-226] default block is never used [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'En_UART_TX__parameterized0' (15#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UART_TX.vhd:17]
INFO: [Synth 8-3491] module 'rgmii_rx' declared at '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:31' bound to instance 'i_rgmii_rx' of component 'rgmii_rx' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:302]
INFO: [Synth 8-638] synthesizing module 'rgmii_rx' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:45]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rx_ctl' to cell 'IDDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:49]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd0' to cell 'IDDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:51]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd1' to cell 'IDDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:53]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd2' to cell 'IDDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:55]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ddr_rxd3' to cell 'IDDR' [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:57]
WARNING: [Synth 8-3848] Net data_enable in module/entity rgmii_rx does not have driver. [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rgmii_rx' (16#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element reset_counter_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element max_count_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element start_sending_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'En_ETH_1000mbps' (17#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'En_Head' (18#1) [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Head.vhd:75]
WARNING: [Synth 8-3917] design En_Head has port CONFIG driven by constant 0
WARNING: [Synth 8-3331] design rgmii_rx has unconnected port data_enable
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port eth_mdio
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port CLK_50MHz
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port switches[3]
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port switches[2]
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port switches[1]
WARNING: [Synth 8-3331] design En_ETH_1000mbps has unconnected port switches[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.340 ; gain = 99.480 ; free physical = 1308 ; free virtual = 11584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Instance_PHY_I2C:In_IDLE_VAL to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_Manager.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[71] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[70] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[69] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[68] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[67] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[66] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[65] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[64] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[63] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[62] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[61] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[60] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[59] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[58] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[57] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[56] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[55] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[54] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[53] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[52] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[51] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[50] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[49] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[48] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[47] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[46] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[45] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[44] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[43] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[42] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[41] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[40] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[39] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[38] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[37] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[36] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[35] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[34] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[33] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[32] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[31] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[30] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[29] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[28] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[27] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[26] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[25] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[24] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[23] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[22] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[21] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[20] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[19] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[18] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[17] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[16] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[15] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[14] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[13] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[12] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[11] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[10] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[9] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[8] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[7] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[6] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[5] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[4] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[3] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[2] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[1] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
WARNING: [Synth 8-3295] tying undriven pin Instance_Communication:In_Data[0] to constant 0 [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.340 ; gain = 99.480 ; free physical = 1314 ; free virtual = 11589
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/constrs_1/new/top_level.xdc]
Finished Parsing XDC File [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/constrs_1/new/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/constrs_1/new/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/En_Head_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/En_Head_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAMB16_S1_S1 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1536.793 ; gain = 0.000 ; free physical = 1056 ; free virtual = 11331
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 1149 ; free virtual = 11423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 1149 ; free virtual = 11423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 1149 ; free virtual = 11423
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'header_reg' and it is trimmed from '48' to '47' bits. [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element RAM_RADDR_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element RAM_WADDR_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Flash_SPI.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element cntTmp_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockMaker.vhd:47]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'En_PHY_I2C'
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:87]
INFO: [Synth 8-5544] ROM "CurrentState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Counter_IDLE_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element Counter_Preamble_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element Counter_OpCode_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element Counter_PHYAddress_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element Counter_RegisterAddress_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element Counter_TurnAround_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element Counter_Data_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:94]
INFO: [Synth 8-802] inferred FSM for state register 'UDP_NextState_reg' in module 'En_UDP_Sender'
WARNING: [Synth 8-6014] Unused sequential element UDP_NextState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:194]
INFO: [Synth 8-5544] ROM "Out_PHY_TX_Enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Out_PHY_TX_Enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRCGen_In_Data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Current_Byte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Out_IsActive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Counter_IDLE_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element Counter_Data_Array_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element Counter_Mac_Preamble_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_Des_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_Src_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element Counter_Mac_Protocol_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_CRC_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Version_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Src_IP_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Des_IP_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Src_Port_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Des_Port_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Length_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_CheckSum_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'UDP_State_reg' in module 'En_UDP_receiver'
WARNING: [Synth 8-6014] Unused sequential element UDP_State_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:168]
INFO: [Synth 8-5544] ROM "UDP_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Counter_DesMac_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element Counter_SourceMac_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDPHeader_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element Counter_Length_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDPCheckSum_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element Counter_CRC_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:175]
INFO: [Synth 8-5545] ROM "Command_Ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Buffer_Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Counter_Packet" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Index_Data_Recieved_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element Total_PACK_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element Counter_Packet_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:181]
INFO: [Synth 8-5546] ROM "ClkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sts_Init_reg' in module 'En_ETH_100mbps'
WARNING: [Synth 8-6014] Unused sequential element sts_Init_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:210]
INFO: [Synth 8-5545] ROM "Toggle" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Counter_Serie_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:160]
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_user" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "doutclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element enable_count_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_tx.vhd:82]
INFO: [Synth 8-5546] ROM "doutclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "doutctl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ClkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "link_10mb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_100mb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_1000mb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adv_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Counter_Serie_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:262]
INFO: [Synth 8-5545] ROM "Send_1Gbps" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_2 |                             0000 |                             0001
              preamble_3 |                             0001 |                             0010
                opcode_4 |                             0010 |                             0011
            phyaddress_5 |                             0011 |                             0100
       registeraddress_6 |                             0100 |                             0101
            turnaround_7 |                             0101 |                             0110
                  data_8 |                             0110 |                             0111
                   end_9 |                             0111 |                             1000
                   off_1 |                             1000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'En_PHY_I2C'
WARNING: [Synth 8-6014] Unused sequential element CurrentState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_I2C.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element UDP_NextState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element UDP_NextState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:194]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_2 |                             0000 |                             0001
          mac_preamble_3 |                             0001 |                             0010
               mac_des_4 |                             0010 |                             0011
               mac_src_5 |                             0011 |                             0100
          mac_protocol_6 |                             0100 |                             0101
           udp_version_7 |                             0101 |                             0110
            udp_src_ip_8 |                             0110 |                             0111
            udp_des_ip_9 |                             0111 |                             1000
         udp_src_port_10 |                             1000 |                             1001
         udp_des_port_10 |                             1001 |                             1010
           udp_length_11 |                             1010 |                             1011
         udp_checksum_12 |                             1011 |                             1100
                 data_13 |                             1100 |                             1101
                 data_14 |                             1101 |                             1110
                  crc_15 |                             1110 |                             1111
                   off_1 |                             1111 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'UDP_NextState_reg' using encoding 'sequential' in module 'En_UDP_Sender'
WARNING: [Synth 8-6014] Unused sequential element UDP_NextState_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element UDP_State_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element UDP_State_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:168]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   off_1 |                             0000 |                             0000
              preamble_3 |                             0001 |                             0010
                desudp_4 |                             0010 |                             0011
                srcudp_5 |                             0011 |                             0100
             udpheader_6 |                             0100 |                             0101
                length_7 |                             0101 |                             0110
           udpchecksum_8 |                             0110 |                             0111
                  data_9 |                             0111 |                             1000
                  crc_10 |                             1000 |                             1001
               crc_check |                             1001 |                             1010
           wrongpacket_2 |                             1010 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'UDP_State_reg' using encoding 'sequential' in module 'En_UDP_receiver'
WARNING: [Synth 8-6014] Unused sequential element UDP_State_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element sts_Init_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element sts_Init_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:210]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              init_start |                               00 |                               00
                init_set |                               01 |                               01
             init_finish |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_Init_reg' using encoding 'sequential' in module 'En_ETH_100mbps'
WARNING: [Synth 8-6014] Unused sequential element sts_Init_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 1126 ; free virtual = 11401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Serie_reg [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:159]
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Serie_reg [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:261]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 229   
+---Registers : 
	             1224 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input   1224 Bit        Muxes := 2     
	   2 Input    792 Bit        Muxes := 5     
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 1     
	  11 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	  65 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	  65 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   9 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 39    
	  16 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 17    
	  65 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Serie_reg [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_100mbps.vhd:159]
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Serie_reg [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ETH_1000mbps.vhd:261]
Hierarchical RTL Component report 
Module En_Head 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module En_Flash_SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module En_ClockMaker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module En_PHY_I2C 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 11    
Module En_PHY_Manager 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module crc32_block 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 112   
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module En_UDP_Sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module En_UDP_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	  11 Input     48 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 5     
Module En_Ethernet_RMII 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    792 Bit        Muxes := 5     
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
Module En_ClockE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module En_UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module En_ETH_100mbps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	             1224 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1224 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module byte_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  65 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  65 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  65 Input      1 Bit        Muxes := 4     
Module add_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module add_preamble 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rgmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module En_ClockE__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module En_UART_TX__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rgmii_rx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module En_ETH_1000mbps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	             1224 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1224 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cntTmp_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockMaker.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element Counter_Data_Array_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_Des_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_Src_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element Counter_Mac_Protocol_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Version_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Src_IP_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Des_IP_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Src_Port_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Des_Port_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_Length_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDP_CheckSum_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element Counter_Mac_Preamble_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element Counter_MAC_CRC_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element Counter_IDLE_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Sender.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element Counter_Length_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element Counter_DesMac_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element Counter_CRC_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDPCheckSum_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element Counter_UDPHeader_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element Counter_SourceMac_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/UDP_Receiver.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element Instance_ClockMacker/cntTmp_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/ClockMaker.vhd:47]
INFO: [Synth 8-5545] ROM "Command_Ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Counter_Packet" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Buffer_Data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Counter_Packet_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element Index_Data_Recieved_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element Total_PACK_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/Ethernet_RMII.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_100mbps/Instance_PHY_Manager/Out_IsActive_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/PHY_Manager.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/data/busy_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/byte_data.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/data/data_user_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/byte_data.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/i_rgmii_rx/link_full_duplex_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/i_rgmii_rx/data_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/i_rgmii_rx/data_valid_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element Ins_ETH_1000mbps/i_rgmii_rx/data_error_reg was removed.  [/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/sources_1/new/rgmii_rx.vhd:64]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "Ins_ETH_100mbps/i_UART/CClockUart/ClkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Ins_ETH_100mbps/Toggle" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/data/busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/data/data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/data/data_user" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/data/data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/i_UART/CClockUart/ClkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins_ETH_1000mbps/adv_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Send_1Gbps" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design En_Head has port SPI_IO1 driven by constant 1
WARNING: [Synth 8-3917] design En_Head has port SPI_IO2 driven by constant 1
WARNING: [Synth 8-3917] design En_Head has port ETH_RST driven by constant 1
WARNING: [Synth 8-3917] design En_Head has port ETH_RST_1G driven by constant 1
WARNING: [Synth 8-3917] design En_Head has port ETH_MDC driven by constant 0
WARNING: [Synth 8-3917] design En_Head has port CONFIG driven by constant 0
WARNING: [Synth 8-3917] design En_Head has port debug[4] driven by constant 0
WARNING: [Synth 8-3917] design En_Head has port debug[3] driven by constant 0
WARNING: [Synth 8-3331] design En_Head has unconnected port ETH_MDIO
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[62]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[30]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[46]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[14]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[54]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[22]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[38]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[6]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[58]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[26]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[42]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[10]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[50]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[18]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[34]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[2]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[60]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[28]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[44]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[12]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[52]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[20]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[36]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[4]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[56]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[24]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[40]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[8]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[48]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[16]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[32]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[0]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[61]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[29]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[45]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[13]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[53]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[21]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[37]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[5]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[57]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[25]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[41]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[9]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[49]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[17]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[33]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[1]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[59]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[27]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[43]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[11]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[51]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[19]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[35]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[3]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[55]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[23]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[39]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[7]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[47]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[15]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[31]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[70]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[66]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[67]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[68]' (FDSE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[65]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[64]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[69]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Communication_In_Reply_reg[71]' (FDRE_1) to 'Ins_ETH_100mbps/Communication_In_Reply_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Communication_In_Reply_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ins_ETH_100mbps/Instance_Communication /\Buffer_Data_reg[44] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Ins_ETH_1000mbps/i_rgmii_tx/second_quarter_reg[1]' (FD) to 'Ins_ETH_1000mbps/i_rgmii_tx/first_quarter_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_1000mbps/i_rgmii_tx/second_quarter_reg[2]' (FD) to 'Ins_ETH_1000mbps/i_rgmii_tx/first_quarter_reg[1]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_1000mbps/i_rgmii_tx/second_quarter_reg[3]' (FD) to 'Ins_ETH_1000mbps/i_rgmii_tx/first_quarter_reg[2]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_1000mbps/i_rgmii_tx/second_quarter_reg[4]' (FD) to 'Ins_ETH_1000mbps/i_rgmii_tx/first_quarter_reg[3]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_1000mbps/i_rgmii_tx/second_quarter_reg[5]' (FD) to 'Ins_ETH_1000mbps/i_rgmii_tx/first_quarter_reg[4]'
INFO: [Synth 8-3886] merging instance 'TurnAround_reg__0i_12' (FDSE_1) to 'TurnAround_reg__0i_13'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[15]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[14]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[13]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[12]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[6]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[11]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[10]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[7]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[9]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[5]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[4]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[3]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[2]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[1]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_Command_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[3]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[2]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[1]' (FDE) to 'Ins_ETH_100mbps/Instance_PHY_Manager/I2C_In_RegisterAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[62]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[30]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[46]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[14]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[54]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[22]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[38]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[6]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[58]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[26]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[68]'
INFO: [Synth 8-3886] merging instance 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[42]' (FDE_1) to 'Ins_ETH_100mbps/Instance_Communication/Buffer_Reply_reg[71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Ins_ETH_100mbps/Instance_PHY_Manager/Instance_PHY_I2C/OpCode_reg[1]) is unused and will be removed from module En_Head.
WARNING: [Synth 8-3332] Sequential element (Ins_ETH_100mbps/Instance_PHY_Manager/Instance_PHY_I2C/OpCode_reg[0]) is unused and will be removed from module En_Head.
WARNING: [Synth 8-3332] Sequential element (Ins_ETH_100mbps/Instance_PHY_Manager/Instance_PHY_I2C/TurnAround_retimed_reg[1]) is unused and will be removed from module En_Head.
WARNING: [Synth 8-3332] Sequential element (Ins_ETH_100mbps/Instance_PHY_Manager/Instance_PHY_I2C/TurnAround_retimed_reg[0]) is unused and will be removed from module En_Head.
WARNING: [Synth 8-3332] Sequential element (TurnAround_reg__0i_13) is unused and will be removed from module En_Head.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Des_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Des_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Des_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Src_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Src_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_Src_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Protocol_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Protocol_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Protocol_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Version_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Version_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Version_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_IP_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_IP_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_IP_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_IP_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_IP_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_IP_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_Port_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_Port_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Src_Port_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_Port_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_Port_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Des_Port_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Length_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Length_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_Length_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_CheckSum_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_CheckSum_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_UDP_CheckSum_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Preamble_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Preamble_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_Mac_Preamble_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_CRC_reg[2]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_CRC_reg[1]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Counter_MAC_CRC_reg[0]) is unused and will be removed from module En_UDP_Sender.
WARNING: [Synth 8-3332] Sequential element (Out_DataFrame_reg) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[7]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[6]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[5]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[4]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[3]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[2]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[1]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_Length_reg[0]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[7]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[6]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[5]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[4]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[3]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[2]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[1]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Value_DesMac_reg[0]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGenerator_In_rst_reg) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGenerator_In_Enabled_reg) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_NewFram_reg) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[7]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[6]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[5]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[4]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[3]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[2]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[1]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (CRCGen_In_Data_reg[0]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[0]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[1]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[2]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[3]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[4]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[5]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[6]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[7]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[8]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[9]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[10]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[11]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[12]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[13]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[14]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[15]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[16]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[17]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[18]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[19]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[20]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[21]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[22]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[23]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[24]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[25]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[26]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[27]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[28]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[29]) is unused and will be removed from module En_UDP_receiver.
WARNING: [Synth 8-3332] Sequential element (Instance_ClockMacker/cntTmp_reg[30]) is unused and will be removed from module En_UDP_receiver.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 1091 ; free virtual = 11368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 969 ; free virtual = 11244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1536.793 ; gain = 437.934 ; free physical = 967 ; free virtual = 11242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 963 ; free virtual = 11237
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/doutctl_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/doutctl_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \Ins_ETH_1000mbps/i_rgmii_tx/dout_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|En_Head     | Ins_ETH_100mbps/Data_Serie_reg[1223]                    | 152    | 8     | NO           | NO                 | YES               | 0      | 40      | 
|En_Head     | Ins_ETH_1000mbps/i_add_preamble/delay_data_valid_reg[6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|En_Head     | Ins_ETH_1000mbps/i_add_preamble/delay_data_reg[63]      | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|En_Head     | Ins_ETH_1000mbps/Data_Serie_reg[1223]                   | 152    | 8     | NO           | NO                 | YES               | 0      | 40      | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BSCANE2      |     1|
|2     |BUFG         |     5|
|3     |CARRY4       |   280|
|4     |IDDR         |     5|
|5     |LUT1         |   829|
|6     |LUT2         |   542|
|7     |LUT3         |   230|
|8     |LUT4         |   284|
|9     |LUT5         |   190|
|10    |LUT6         |   475|
|11    |MUXF7        |    10|
|12    |ODDR         |     6|
|13    |PLLE2_BASE   |     1|
|14    |RAMB16_S1_S1 |     1|
|15    |SRL16E       |     9|
|16    |SRLC32E      |    80|
|17    |STARTUPE2    |     1|
|18    |FDCE         |   100|
|19    |FDPE         |     1|
|20    |FDRE         |  1222|
|21    |FDRE_1       |     8|
|22    |FDSE         |    98|
|23    |FD_1         |     2|
|24    |IBUF         |    12|
|25    |IBUFDS       |     1|
|26    |OBUF         |    30|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------------+------+
|      |Instance                     |Module                     |Cells |
+------+-----------------------------+---------------------------+------+
|1     |top                          |                           |  4423|
|2     |  Ins_ETH_1000mbps           |En_ETH_1000mbps            |   566|
|3     |    data                     |byte_data                  |    95|
|4     |    i_UART                   |En_UART_TX__parameterized0 |    56|
|5     |      CClockUart             |En_ClockE__parameterized0  |    31|
|6     |    i_add_crc32              |add_crc32                  |    77|
|7     |    i_add_preamble           |add_preamble               |    54|
|8     |    i_rgmii_rx               |rgmii_rx                   |    13|
|9     |    i_rgmii_tx               |rgmii_tx                   |   109|
|10    |  Ins_ETH_100mbps            |En_ETH_100mbps             |  3494|
|11    |    Instance_Communication   |En_Ethernet_RMII           |  2271|
|12    |      Instance_UDP_Receiver  |En_UDP_receiver            |  1103|
|13    |      Instance_UDP_Sender    |En_UDP_Sender              |   501|
|14    |        Instance_CRC32_Block |crc32_block                |   119|
|15    |        Instance_ClockMacker |En_ClockMaker_1            |    98|
|16    |    Instance_PHY_Manager     |En_PHY_Manager             |   909|
|17    |      Instance_ClockMaker    |En_ClockMaker              |    98|
|18    |      Instance_PHY_I2C       |En_PHY_I2C                 |   798|
|19    |        Instance_ClockMacker |En_ClockMaker_0            |    98|
|20    |    i_UART                   |En_UART_TX                 |    56|
|21    |      CClockUart             |En_ClockE                  |    31|
|22    |  Ins_Flash_SPI              |En_Flash_SPI               |   197|
+------+-----------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.504 ; gain = 466.645 ; free physical = 942 ; free virtual = 11226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1565.504 ; gain = 128.191 ; free physical = 993 ; free virtual = 11277
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1565.512 ; gain = 466.645 ; free physical = 995 ; free virtual = 11279
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FD_1 => FDRE (inverted pins: C): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAMB16_S1_S1 => RAMB18E1 (inverted pins: CLKARDCLK): 1 instances

345 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1565.512 ; gain = 479.254 ; free physical = 970 ; free virtual = 11265
INFO: [Common 17-1381] The checkpoint '/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.runs/synth_1/En_Head.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1589.516 ; gain = 0.000 ; free physical = 968 ; free virtual = 11263
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 09:56:56 2017...
