{
  "module_name": "dcn30_clk_mgr_smu_msg.h",
  "hash_id": "c67fdc2a73085c906497dbe62aed616fae83de3381434f9bdea1eb5292ac674a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/dcn30_clk_mgr_smu_msg.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_DCN30_CLK_MGR_SMU_MSG_H_\n#define DAL_DC_DCN30_CLK_MGR_SMU_MSG_H_\n\n#include \"core_types.h\"\n\nstruct clk_mgr_internal;\n\nbool         dcn30_smu_test_message(struct clk_mgr_internal *clk_mgr, uint32_t input);\nbool         dcn30_smu_get_smu_version(struct clk_mgr_internal *clk_mgr, unsigned int *version);\nbool         dcn30_smu_check_driver_if_version(struct clk_mgr_internal *clk_mgr);\nbool         dcn30_smu_check_msg_header_version(struct clk_mgr_internal *clk_mgr);\nvoid         dcn30_smu_set_dram_addr_high(struct clk_mgr_internal *clk_mgr, uint32_t addr_high);\nvoid         dcn30_smu_set_dram_addr_low(struct clk_mgr_internal *clk_mgr, uint32_t addr_low);\nvoid         dcn30_smu_transfer_wm_table_smu_2_dram(struct clk_mgr_internal *clk_mgr);\nvoid         dcn30_smu_transfer_wm_table_dram_2_smu(struct clk_mgr_internal *clk_mgr);\nunsigned int dcn30_smu_set_hard_min_by_freq(struct clk_mgr_internal *clk_mgr, uint32_t clk, uint16_t freq_mhz);\nunsigned int dcn30_smu_set_hard_max_by_freq(struct clk_mgr_internal *clk_mgr, uint32_t clk, uint16_t freq_mhz);\nunsigned int dcn30_smu_get_dpm_freq_by_index(struct clk_mgr_internal *clk_mgr, uint32_t clk, uint8_t dpm_level);\nunsigned int dcn30_smu_get_dc_mode_max_dpm_freq(struct clk_mgr_internal *clk_mgr, uint32_t clk);\nvoid         dcn30_smu_set_min_deep_sleep_dcef_clk(struct clk_mgr_internal *clk_mgr, uint32_t freq_mhz);\nvoid         dcn30_smu_set_num_of_displays(struct clk_mgr_internal *clk_mgr, uint32_t num_displays);\nvoid         dcn30_smu_set_display_refresh_from_mall(struct clk_mgr_internal *clk_mgr, bool enable, uint8_t cache_timer_delay, uint8_t cache_timer_scale);\nvoid         dcn30_smu_set_external_client_df_cstate_allow(struct clk_mgr_internal *clk_mgr, bool enable);\nvoid         dcn30_smu_set_pme_workaround(struct clk_mgr_internal *clk_mgr);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}