$date
	Tue Jul  8 15:42:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z_moore $end
$var wire 1 " z_mealy $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % w $end
$var integer 32 & testcase [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % seq_in $end
$var wire 1 ! moore_out $end
$var wire 1 " mealy_out $end
$scope module mealy_inst $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % w $end
$var wire 1 " z $end
$var parameter 3 ' S0 $end
$var parameter 3 ( S1 $end
$var parameter 3 ) S2 $end
$var parameter 3 * S3 $end
$var reg 3 + next_state [2:0] $end
$var reg 3 , state [2:0] $end
$upscope $end
$scope module moore_inst $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % w $end
$var wire 1 ! z $end
$var parameter 3 - S0 $end
$var parameter 3 . S1 $end
$var parameter 3 / S2 $end
$var parameter 3 0 S3 $end
$var parameter 3 1 S4 $end
$var reg 3 2 next_state [2:0] $end
$var reg 3 3 state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 1
b11 0
b10 /
b1 .
b0 -
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx 3
b0 2
bx ,
b0 +
b0 &
x%
x$
1#
x"
x!
$end
#50
0#
#100
b0 ,
0!
b0 3
0"
1#
0%
0$
b10 &
#150
0#
1$
#200
1#
#250
0#
0$
#300
1#
#350
b1 +
b1 2
0#
1%
#400
b1 ,
b1 3
1#
#450
b10 +
b10 2
0#
0%
#500
b11 2
b11 +
b10 3
b10 ,
1#
#550
b1 +
b1 2
0#
1%
#600
b1 ,
b1 3
1#
#650
b10 +
b10 2
0#
0%
#700
b11 2
b11 +
b10 3
b10 ,
1#
#750
0#
#800
b0 +
b0 2
b11 ,
b11 3
1#
#850
1"
b1 +
b100 2
0#
1%
#900
b1 2
0"
1!
b100 3
b1 ,
1#
#950
b10 +
b10 2
0#
0%
#1000
b11 +
b11 2
b10 ,
0!
b10 3
1#
#1050
0#
#1100
b0 2
b0 +
b11 3
b11 ,
1#
#1150
1"
b1 +
b100 2
0#
1%
#1200
0"
b1 2
b1 ,
1!
b100 3
1#
#1250
0#
#1300
0!
b1 3
1#
#1350
b10 +
b10 2
0#
0%
#1400
b11 +
b11 2
b10 ,
b10 3
1#
#1450
0#
#1500
b0 2
b0 +
b11 3
b11 ,
1#
#1550
1"
b1 +
b100 2
0#
1%
#1600
0"
b1 2
b1 ,
1!
b100 3
1#
#1650
b10 +
b10 2
0#
0%
#1700
b11 2
b11 +
0!
b10 3
b10 ,
1#
#1750
0#
