<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file barrelrl00_barrelrl0.ncd.
Design name: topshiftbarrelRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Mar 25 21:28:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelRL00_barrelRL0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 1/Practicas/barrelRL00/promote.xml barrelRL00_barrelRL0.ncd barrelRL00_barrelRL0.prf 
Design file:     barrelrl00_barrelrl0.ncd
Preference file: barrelrl00_barrelrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   63.723MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              15.543ns  (41.5% logic, 58.5% route), 20 logic levels.

 Constraint Details:

     15.543ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.076ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R15C18D.F0 to    R15C18D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   15.543   (41.5% logic, 58.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              15.449ns  (41.2% logic, 58.8% route), 19 logic levels.

 Constraint Details:

     15.449ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.170ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R15C18C.FCI to     R15C18C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R15C18C.F1 to    R15C18C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   15.449   (41.2% logic, 58.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              15.397ns  (41.0% logic, 59.0% route), 19 logic levels.

 Constraint Details:

     15.397ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.222ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R15C18C.FCI to     R15C18C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   15.397   (41.0% logic, 59.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              15.303ns  (40.6% logic, 59.4% route), 18 logic levels.

 Constraint Details:

     15.303ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.316ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R15C18B.FCI to     R15C18B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R15C18B.F1 to    R15C18B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   15.303   (40.6% logic, 59.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:              15.251ns  (40.4% logic, 59.6% route), 18 logic levels.

 Constraint Details:

     15.251ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.368ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R15C18B.FCI to     R15C18B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R15C18B.F0 to    R15C18B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                   15.251   (40.4% logic, 59.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              15.173ns  (42.5% logic, 57.5% route), 20 logic levels.

 Constraint Details:

     15.173ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.446ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16C.CLK to     R15C16C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     1.230     R15C16C.Q0 to     R16C16B.A1 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.452     R16C16B.A1 to     R16C16B.F1 SH00/OSC01/SLICE_43
ROUTE         1     0.541     R16C16B.F1 to     R16C17D.D1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R15C18D.F0 to    R15C18D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   15.173   (42.5% logic, 57.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.462ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[16]  (to SH00/sclk +)

   Delay:              15.157ns  (40.0% logic, 60.0% route), 17 logic levels.

 Constraint Details:

     15.157ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.462ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R15C18A.FCI to     R15C18A.F1 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R15C18A.F1 to    R15C18A.DI1 SH00/OSC01/sdiv_12[16] (to SH00/sclk)
                  --------
                   15.157   (40.0% logic, 60.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              15.133ns  (42.7% logic, 57.3% route), 20 logic levels.

 Constraint Details:

     15.133ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.486ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.880     R15C16D.Q1 to     R16C16B.A0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R16C16B.A0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R15C18D.FCI to     R15C18D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R15C18D.F0 to    R15C18D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   15.133   (42.7% logic, 57.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C16D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[15]  (to SH00/sclk +)

   Delay:              15.105ns  (39.8% logic, 60.2% route), 17 logic levels.

 Constraint Details:

     15.105ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.514ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C17A.CLK to     R15C17A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R15C17A.Q0 to     R16C16B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R16C16B.B0 to     R16C16B.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.851     R16C16B.F0 to     R16C17D.A1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R16C17D.A1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R15C18A.FCI to     R15C18A.F0 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R15C18A.F0 to    R15C18A.DI0 SH00/OSC01/sdiv_12[15] (to SH00/sclk)
                  --------
                   15.105   (39.8% logic, 60.2% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              15.079ns  (42.2% logic, 57.8% route), 19 logic levels.

 Constraint Details:

     15.079ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.540ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16C.CLK to     R15C16C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     1.230     R15C16C.Q0 to     R16C16B.A1 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.452     R16C16B.A1 to     R16C16B.F1 SH00/OSC01/SLICE_43
ROUTE         1     0.541     R16C16B.F1 to     R16C17D.D1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.632     R16C17D.F1 to     R16C18A.B1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.707     R16C18A.F1 to     R16C19A.D0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R16C19A.D0 to     R16C19A.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.563     R16C19A.F0 to     R17C19D.D0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R17C19D.D0 to     R17C19D.F0 SH00/OSC01/SLICE_29
ROUTE         2     1.531     R17C19D.F0 to     R16C18C.C0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R16C18C.C0 to     R16C18C.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.881     R16C18C.F0 to     R17C18A.A0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R17C18A.A0 to     R17C18A.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.633     R17C18A.F0 to     R15C16A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R15C16A.B0 to    R15C16A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R15C16B.FCI to    R15C16B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R15C16C.FCI to    R15C16C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R15C16D.FCI to    R15C16D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R15C17A.FCI to    R15C17A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R15C17B.FCI to    R15C17B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R15C17C.FCI to    R15C17C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R15C17D.FCI to    R15C17D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R15C18A.FCI to    R15C18A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R15C18B.FCI to    R15C18B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R15C18C.FCI to     R15C18C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R15C18C.F1 to    R15C18C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   15.079   (42.2% logic, 57.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R15C18C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   63.723MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   63.723 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 260 connections (69.71% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Mar 25 21:28:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelRL00_barrelRL0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 1/Practicas/barrelRL00/promote.xml barrelRL00_barrelRL0.ncd barrelRL00_barrelRL0.prf 
Design file:     barrelrl00_barrelrl0.ncd
Preference file: barrelrl00_barrelrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[3]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16C.CLK to     R15C16C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R15C16C.Q0 to     R15C16C.A0 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R15C16C.A0 to     R15C16C.F0 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R15C16C.F0 to    R15C16C.DI0 SH00/OSC01/sdiv_12[3] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[8]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[8]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q1 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         3     0.132     R15C17A.Q1 to     R15C17A.A1 SH00/OSC01/sdiv[8]
CTOF_DEL    ---     0.101     R15C17A.A1 to     R15C17A.F1 SH00/OSC01/SLICE_8
ROUTE         1     0.000     R15C17A.F1 to    R15C17A.DI1 SH00/OSC01/sdiv_12[8] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[9]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[9]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17B.CLK to     R15C17B.Q0 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R15C17B.Q0 to     R15C17B.A0 SH00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R15C17B.A0 to     R15C17B.F0 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R15C17B.F0 to    R15C17B.DI0 SH00/OSC01/sdiv_12[9] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[14]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[14]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q1 SH00/OSC01/SLICE_5 (from SH00/sclk)
ROUTE         4     0.132     R15C17D.Q1 to     R15C17D.A1 SH00/OSC01/sdiv[14]
CTOF_DEL    ---     0.101     R15C17D.A1 to     R15C17D.F1 SH00/OSC01/SLICE_5
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 SH00/OSC01/sdiv_12[14] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[6]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16D.CLK to     R15C16D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.132     R15C16D.Q1 to     R15C16D.A1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.101     R15C16D.A1 to     R15C16D.F1 SH00/OSC01/SLICE_9
ROUTE         1     0.000     R15C16D.F1 to    R15C16D.DI1 SH00/OSC01/sdiv_12[6] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[13]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[13]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q0 SH00/OSC01/SLICE_5 (from SH00/sclk)
ROUTE         4     0.132     R15C17D.Q0 to     R15C17D.A0 SH00/OSC01/sdiv[13]
CTOF_DEL    ---     0.101     R15C17D.A0 to     R15C17D.F0 SH00/OSC01/SLICE_5
ROUTE         1     0.000     R15C17D.F0 to    R15C17D.DI0 SH00/OSC01/sdiv_12[13] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C17D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[19]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_2 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18C.CLK to     R15C18C.Q0 SH00/OSC01/SLICE_2 (from SH00/sclk)
ROUTE         6     0.132     R15C18C.Q0 to     R15C18C.A0 SH00/OSC01/sdiv[19]
CTOF_DEL    ---     0.101     R15C18C.A0 to     R15C18C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C18C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[2]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16B.CLK to     R15C16B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R15C16B.Q1 to     R15C16B.A1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R15C16B.A1 to     R15C16B.F1 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R15C16B.F1 to    R15C16B.DI1 SH00/OSC01/sdiv_12[2] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[4]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16C.CLK to     R15C16C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R15C16C.Q1 to     R15C16C.A1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R15C16C.A1 to     R15C16C.F1 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R15C16C.F1 to    R15C16C.DI1 SH00/OSC01/sdiv_12[4] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[1]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16B.CLK to     R15C16B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R15C16B.Q0 to     R15C16B.A0 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R15C16B.A0 to     R15C16B.F0 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R15C16B.F0 to    R15C16B.DI0 SH00/OSC01/sdiv_12[1] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R15C16B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 260 connections (69.71% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
