;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 120, 0
	SUB 120, 0
	SLT 0, -10
	SPL 0, <1
	SLT 0, -10
	SUB 907, @-190
	SUB @0, @1
	SPL <0, #1
	ADD 1, 10
	ADD 1, 10
	JMP -101, @-20
	SLT 20, @11
	SLT 70, 0
	SLT 70, 0
	JMP -101, @-20
	DJN -101, @-20
	SLT 10, 20
	ADD #1, 2
	JMP @72, #200
	DJN -101, @-20
	SUB #-517, -0
	SUB 120, 0
	SUB #-517, -0
	SUB #1, 2
	SLT 20, @11
	SUB #102, -101
	ADD 1, 10
	SLT <10, @2
	SUB @-27, 0
	JMP -101, @-20
	SLT 20, @11
	SUB 120, 0
	CMP @121, -103
	SUB 0, -202
	SUB @-127, 100
	SUB @-127, 100
	SLT 211, @31
	SUB @-127, 100
	SUB #102, -101
	SUB #102, -101
	MOV -527, @-800
	MOV -527, @-800
	SUB 120, 0
	SPL 0, -202
	CMP -207, <-120
	ADD #270, @0
	SUB @0, @1
