// Seed: 3371761213
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3
);
  assign id_2 = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    output wand id_10,
    input logic id_11,
    output tri0 id_12,
    input supply1 id_13,
    output logic id_14,
    input uwire id_15,
    input tri id_16,
    input wire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input wire id_20,
    input wand id_21,
    input tri id_22,
    input tri id_23,
    input wire id_24,
    output uwire id_25,
    input wor id_26,
    output wor id_27,
    input tri id_28,
    output uwire id_29,
    output tri0 id_30,
    input wor id_31
);
  assign id_14 = id_11;
  module_0(
      id_22, id_23, id_27, id_16
  );
  initial begin
    id_30 = 1 * 1 - 1;
    id_14 <= 1;
  end
  assign id_27 = id_3;
  nand (
      id_6,
      id_16,
      id_26,
      id_22,
      id_13,
      id_11,
      id_23,
      id_28,
      id_8,
      id_24,
      id_5,
      id_7,
      id_18,
      id_17,
      id_15,
      id_21,
      id_20,
      id_19,
      id_31,
      id_3
  );
endmodule
