--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP 
"inst_vga_pll_clkout1" TS_clk100 /         0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28778839609659 paths analyzed, 4186 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.590ns.
--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y5.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.245ns (1.703 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y67.A6      net (fanout=1)        2.195   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<1>
    SLICE_X95Y67.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A6      net (fanout=1)        1.857   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y5.A1        net (fanout=4)        2.292   Inst_window/Y<3>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     18.254ns (7.332ns logic, 10.922ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.919ns (Levels of Logic = 6)
  Clock Path Skew:      -0.314ns (1.703 - 2.017)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X51Y92.D1      net (fanout=1)        2.040   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<1>
    SLICE_X51Y92.D       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A2      net (fanout=1)        1.677   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y5.A1        net (fanout=4)        2.292   Inst_window/Y<3>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.919ns (7.332ns logic, 10.587ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.960ns (Levels of Logic = 6)
  Clock Path Skew:      -0.245ns (1.703 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y65.A6      net (fanout=1)        2.525   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X95Y65.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C5      net (fanout=1)        1.582   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1479
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.D4      net (fanout=1)        1.787   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X63Y42.A3      net (fanout=2)        1.461   rddata<5>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y5.A1        net (fanout=4)        2.292   Inst_window/Y<3>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.960ns (7.332ns logic, 10.628ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y5.A0), 1227 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.245ns (1.703 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y67.A6      net (fanout=1)        2.195   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<1>
    SLICE_X95Y67.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A6      net (fanout=1)        1.857   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y42.B5      net (fanout=2)        0.275   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y42.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y5.A0        net (fanout=4)        2.697   Inst_window/Y<2>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.829ns (7.208ns logic, 10.621ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.494ns (Levels of Logic = 5)
  Clock Path Skew:      -0.314ns (1.703 - 2.017)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X51Y92.D1      net (fanout=1)        2.040   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<1>
    SLICE_X51Y92.D       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A2      net (fanout=1)        1.677   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y42.B5      net (fanout=2)        0.275   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y42.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y5.A0        net (fanout=4)        2.697   Inst_window/Y<2>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.494ns (7.208ns logic, 10.286ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.245ns (1.703 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y65.A6      net (fanout=1)        2.525   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X95Y65.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C5      net (fanout=1)        1.582   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1479
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.D4      net (fanout=1)        1.787   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X63Y42.A3      net (fanout=2)        1.461   rddata<5>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y42.B5      net (fanout=2)        0.275   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y42.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y5.A0        net (fanout=4)        2.697   Inst_window/Y<2>
    DSP48_X3Y5.CLK       Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.535ns (7.208ns logic, 10.327ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT (DSP48_X3Y7.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.250ns (1.698 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y67.A6      net (fanout=1)        2.195   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<1>
    SLICE_X95Y67.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A6      net (fanout=1)        1.857   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_166
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y7.A1        net (fanout=4)        2.100   Inst_window/Y<3>
    DSP48_X3Y7.CLK       Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
                                                       Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.702ns (3.972ns logic, 10.730ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (1.698 - 2.017)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO1  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X51Y92.D1      net (fanout=1)        2.040   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<1>
    SLICE_X51Y92.D       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A2      net (fanout=1)        1.677   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1533
    SLICE_X51Y69.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1469
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.D1      net (fanout=1)        2.034   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X49Y37.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X63Y42.A2      net (fanout=4)        1.563   rddata<4>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y7.A1        net (fanout=4)        2.100   Inst_window/Y<3>
    DSP48_X3Y7.CLK       Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
                                                       Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.367ns (3.972ns logic, 10.395ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.408ns (Levels of Logic = 6)
  Clock Path Skew:      -0.250ns (1.698 - 1.948)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X95Y65.A6      net (fanout=1)        2.525   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X95Y65.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C5      net (fanout=1)        1.582   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X51Y65.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1479
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.D4      net (fanout=1)        1.787   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X49Y36.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X63Y42.A3      net (fanout=2)        1.461   rddata<5>
    SLICE_X63Y42.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y42.B3      net (fanout=2)        0.529   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y42.B       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X62Y42.A4      net (fanout=1)        0.452   N252
    SLICE_X62Y42.A       Tilo                  0.124   N252
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y7.A1        net (fanout=4)        2.100   Inst_window/Y<3>
    DSP48_X3Y7.CLK       Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
                                                       Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.408ns (3.972ns logic, 10.436ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift213 (SLICE_X49Y147.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212 (FF)
  Destination:          Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift213 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.770 - 0.503)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212 to Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift213
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y147.DQ     Tcko                  0.164   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212
                                                       Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212
    SLICE_X49Y147.AX     net (fanout=1)        0.192   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212
    SLICE_X49Y147.CLK    Tckdi       (-Th)     0.070   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift216
                                                       Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift213
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.094ns logic, 0.192ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/HcntOut_2 (SLICE_X82Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Hcnt_2 (FF)
  Destination:          Inst_VGA/HcntOut_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.854 - 0.587)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Hcnt_2 to Inst_VGA/HcntOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y49.CQ      Tcko                  0.141   Inst_VGA/Hcnt<3>
                                                       Inst_VGA/Hcnt_2
    SLICE_X82Y50.CX      net (fanout=4)        0.213   Inst_VGA/Hcnt<2>
    SLICE_X82Y50.CLK     Tckdi       (-Th)     0.063   Inst_VGA/HcntOut<3>
                                                       Inst_VGA/HcntOut_2
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.078ns logic, 0.213ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift329 (SLICE_X49Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328 (FF)
  Destination:          Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift329 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.268ns (0.768 - 0.500)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328 to Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift329
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.DQ     Tcko                  0.164   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328
                                                       Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328
    SLICE_X49Y109.AX     net (fanout=1)        0.233   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328
    SLICE_X49Y109.CLK    Tckdi       (-Th)     0.075   Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift332
                                                       Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift329
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.089ns logic, 0.233ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X4Y23.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Location pin: RAMB36_X4Y23.CLKBWRCLKU
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP 
"inst_vga_pll_clkout0" TS_clk100 /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3851 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.618ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_9 (SLICE_X25Y45.D1), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.C2      net (fanout=24)       1.239   Inst_ov7670_controller/data<0>
    SLICE_X20Y45.C       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X20Y45.B6      net (fanout=1)        0.162   N24
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (3.333ns logic, 4.094ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO5     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B3      net (fanout=21)       1.268   Inst_ov7670_controller/data<5>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (3.209ns logic, 3.961ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO6     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B1      net (fanout=22)       1.237   Inst_ov7670_controller/data<6>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X25Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (3.209ns logic, 3.930ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_2 (SLICE_X24Y45.D1), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.C2      net (fanout=24)       1.239   Inst_ov7670_controller/data<0>
    SLICE_X20Y45.C       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X20Y45.B6      net (fanout=1)        0.162   N24
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT9
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_2
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (3.333ns logic, 4.094ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO5     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B3      net (fanout=21)       1.268   Inst_ov7670_controller/data<5>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT9
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_2
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (3.209ns logic, 3.961ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO6     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B1      net (fanout=22)       1.237   Inst_ov7670_controller/data<6>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.D1      net (fanout=10)       1.420   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT9
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_2
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (3.209ns logic, 3.930ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_1 (SLICE_X24Y45.C1), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.C2      net (fanout=24)       1.239   Inst_ov7670_controller/data<0>
    SLICE_X20Y45.C       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X20Y45.B6      net (fanout=1)        0.162   N24
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.C1      net (fanout=10)       1.418   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (3.334ns logic, 4.092ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO5     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B3      net (fanout=21)       1.268   Inst_ov7670_controller/data<5>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.C1      net (fanout=10)       1.418   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (3.210ns logic, 3.959ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.848 - 0.957)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y18.DO6     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    SLICE_X20Y45.B1      net (fanout=22)       1.237   Inst_ov7670_controller/data<6>
    SLICE_X20Y45.B       Tilo                  0.124   N24
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y51.D4      net (fanout=4)        1.273   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y51.CMUX    Topdc                 0.539   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.C1      net (fanout=10)       1.418   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT92
    SLICE_X24Y45.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_431_o_wide_mux_118_OUT62
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_1
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (3.210ns logic, 3.928ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAMB18_X1Y18.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.380 - 0.298)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_5 to Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X25Y45.CQ           Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                            Inst_ov7670_controller/Inst_i3c2/pcnext_5
    RAMB18_X1Y18.ADDRARDADDR8 net (fanout=3)        0.327   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
    RAMB18_X1Y18.RDCLK        Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                            Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.285ns (-0.042ns logic, 0.327ns route)
                                                            (-14.7% logic, 114.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAMB18_X1Y18.ADDRARDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_1 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.380 - 0.298)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_1 to Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X24Y45.CQ           Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<2>
                                                            Inst_ov7670_controller/Inst_i3c2/pcnext_1
    RAMB18_X1Y18.ADDRARDADDR4 net (fanout=5)        0.332   Inst_ov7670_controller/Inst_i3c2/pcnext<1>
    RAMB18_X1Y18.RDCLK        Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
                                                            Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.290ns (-0.042ns logic, 0.332ns route)
                                                            (-14.5% logic, 114.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/bitcount_6 (SLICE_X17Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/bitcount_5 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.087 - 0.071)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/bitcount_5 to Inst_ov7670_controller/Inst_i3c2/bitcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_5
    SLICE_X17Y44.B6      net (fanout=5)        0.130   Inst_ov7670_controller/Inst_i3c2/bitcount<5>
    SLICE_X17Y44.CLK     Tah         (-Th)     0.047   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT143
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount_6
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.094ns logic, 0.130ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT/CLKARDCLK
  Logical resource: Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT/CLKARDCLK
  Location pin: RAMB18_X1Y18.RDCLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: inst_vga_pll/clkout1_buf/I0
  Logical resource: inst_vga_pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: inst_vga_pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_ov7670_controller/sys_clk/CLK
  Logical resource: Inst_ov7670_controller/sys_clk/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      4.000ns|      4.648ns|            0|            0|            0|28778839613510|
| TS_inst_vga_pll_clkout1       |     40.000ns|     18.590ns|          N/A|            0|            0|28778839609659|            0|
| TS_inst_vga_pll_clkout0       |     20.000ns|      7.618ns|          N/A|            0|            0|         3851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   18.590|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28778839613510 paths, 0 nets, and 7195 connections

Design statistics:
   Minimum period:  18.590ns{1}   (Maximum frequency:  53.792MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 21:17:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 658 MB



