#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b594e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b59670 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b52160 .functor NOT 1, L_0x1b8ab90, C4<0>, C4<0>, C4<0>;
L_0x1b8a910 .functor XOR 1, L_0x1b8a7b0, L_0x1b8a870, C4<0>, C4<0>;
L_0x1b8aa80 .functor XOR 1, L_0x1b8a910, L_0x1b8a9b0, C4<0>, C4<0>;
v0x1b89410_0 .net *"_ivl_10", 0 0, L_0x1b8a9b0;  1 drivers
v0x1b89510_0 .net *"_ivl_12", 0 0, L_0x1b8aa80;  1 drivers
v0x1b895f0_0 .net *"_ivl_2", 0 0, L_0x1b8a6f0;  1 drivers
v0x1b896b0_0 .net *"_ivl_4", 0 0, L_0x1b8a7b0;  1 drivers
v0x1b89790_0 .net *"_ivl_6", 0 0, L_0x1b8a870;  1 drivers
v0x1b898c0_0 .net *"_ivl_8", 0 0, L_0x1b8a910;  1 drivers
v0x1b899a0_0 .net "a", 0 0, v0x1b87420_0;  1 drivers
v0x1b89a40_0 .net "b", 0 0, v0x1b874c0_0;  1 drivers
v0x1b89b70_0 .net "c", 0 0, v0x1b87560_0;  1 drivers
v0x1b89d30_0 .var "clk", 0 0;
v0x1b89dd0_0 .net "d", 0 0, v0x1b876a0_0;  1 drivers
v0x1b89f00_0 .net "q_dut", 0 0, v0x1b88af0_0;  1 drivers
v0x1b89fa0_0 .net "q_ref", 0 0, L_0x1b8a680;  1 drivers
v0x1b8a040_0 .var/2u "stats1", 159 0;
v0x1b8a0e0_0 .var/2u "strobe", 0 0;
v0x1b8a1a0_0 .net "tb_match", 0 0, L_0x1b8ab90;  1 drivers
v0x1b8a260_0 .net "tb_mismatch", 0 0, L_0x1b52160;  1 drivers
v0x1b8a320_0 .net "wavedrom_enable", 0 0, v0x1b87790_0;  1 drivers
v0x1b8a3f0_0 .net "wavedrom_title", 511 0, v0x1b87830_0;  1 drivers
L_0x1b8a6f0 .concat [ 1 0 0 0], L_0x1b8a680;
L_0x1b8a7b0 .concat [ 1 0 0 0], L_0x1b8a680;
L_0x1b8a870 .concat [ 1 0 0 0], v0x1b88af0_0;
L_0x1b8a9b0 .concat [ 1 0 0 0], L_0x1b8a680;
L_0x1b8ab90 .cmp/eeq 1, L_0x1b8a6f0, L_0x1b8aa80;
S_0x1b59800 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b59670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b8a520 .functor OR 1, v0x1b87420_0, v0x1b874c0_0, C4<0>, C4<0>;
L_0x1b8a5c0 .functor OR 1, v0x1b87560_0, v0x1b876a0_0, C4<0>, C4<0>;
L_0x1b8a680 .functor AND 1, L_0x1b8a520, L_0x1b8a5c0, C4<1>, C4<1>;
v0x1b52360_0 .net *"_ivl_0", 0 0, L_0x1b8a520;  1 drivers
v0x1b52400_0 .net *"_ivl_2", 0 0, L_0x1b8a5c0;  1 drivers
v0x1b4c080_0 .net "a", 0 0, v0x1b87420_0;  alias, 1 drivers
v0x1b4c120_0 .net "b", 0 0, v0x1b874c0_0;  alias, 1 drivers
v0x1b868a0_0 .net "c", 0 0, v0x1b87560_0;  alias, 1 drivers
v0x1b869b0_0 .net "d", 0 0, v0x1b876a0_0;  alias, 1 drivers
v0x1b86a70_0 .net "q", 0 0, L_0x1b8a680;  alias, 1 drivers
S_0x1b86bd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b59670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b87420_0 .var "a", 0 0;
v0x1b874c0_0 .var "b", 0 0;
v0x1b87560_0 .var "c", 0 0;
v0x1b87600_0 .net "clk", 0 0, v0x1b89d30_0;  1 drivers
v0x1b876a0_0 .var "d", 0 0;
v0x1b87790_0 .var "wavedrom_enable", 0 0;
v0x1b87830_0 .var "wavedrom_title", 511 0;
E_0x1b58d30/0 .event negedge, v0x1b87600_0;
E_0x1b58d30/1 .event posedge, v0x1b87600_0;
E_0x1b58d30 .event/or E_0x1b58d30/0, E_0x1b58d30/1;
E_0x1b58850 .event posedge, v0x1b87600_0;
E_0x1b429f0 .event negedge, v0x1b87600_0;
S_0x1b86f20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b86bd0;
 .timescale -12 -12;
v0x1b87120_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b87220 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b86bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b87990 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b59670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x1b88c00_0 .net "a", 0 0, v0x1b87420_0;  alias, 1 drivers
v0x1b88ca0_0 .net "ab_or", 0 0, v0x1b880e0_0;  1 drivers
v0x1b88db0_0 .net "b", 0 0, v0x1b874c0_0;  alias, 1 drivers
v0x1b88e50_0 .net "c", 0 0, v0x1b87560_0;  alias, 1 drivers
v0x1b88ef0_0 .net "cd_or", 0 0, v0x1b88620_0;  1 drivers
v0x1b89030_0 .net "d", 0 0, v0x1b876a0_0;  alias, 1 drivers
v0x1b890d0_0 .net "q", 0 0, v0x1b88af0_0;  alias, 1 drivers
S_0x1b87c80 .scope module, "gate_ab" "OR" 4 13, 4 22 0, S_0x1b87990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x1b87ec0_0 .net "a", 0 0, v0x1b87420_0;  alias, 1 drivers
v0x1b87fd0_0 .net "b", 0 0, v0x1b874c0_0;  alias, 1 drivers
v0x1b880e0_0 .var "out", 0 0;
E_0x1b58ae0 .event anyedge, v0x1b4c080_0, v0x1b4c120_0;
S_0x1b881e0 .scope module, "gate_cd" "OR" 4 16, 4 22 0, S_0x1b87990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x1b88400_0 .net "a", 0 0, v0x1b87560_0;  alias, 1 drivers
v0x1b88510_0 .net "b", 0 0, v0x1b876a0_0;  alias, 1 drivers
v0x1b88620_0 .var "out", 0 0;
E_0x1b69160 .event anyedge, v0x1b868a0_0, v0x1b869b0_0;
S_0x1b88720 .scope module, "gate_q" "AND" 4 19, 4 31 0, S_0x1b87990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x1b88960_0 .net "a", 0 0, v0x1b880e0_0;  alias, 1 drivers
v0x1b88a20_0 .net "b", 0 0, v0x1b88620_0;  alias, 1 drivers
v0x1b88af0_0 .var "out", 0 0;
E_0x1b88900 .event anyedge, v0x1b880e0_0, v0x1b88620_0;
S_0x1b891b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b59670;
 .timescale -12 -12;
E_0x1b89390 .event anyedge, v0x1b8a0e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b8a0e0_0;
    %nor/r;
    %assign/vec4 v0x1b8a0e0_0, 0;
    %wait E_0x1b89390;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b86bd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b876a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b874c0_0, 0;
    %assign/vec4 v0x1b87420_0, 0;
    %wait E_0x1b429f0;
    %wait E_0x1b58850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b876a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b874c0_0, 0;
    %assign/vec4 v0x1b87420_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b58d30;
    %load/vec4 v0x1b87420_0;
    %load/vec4 v0x1b874c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b87560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b876a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b876a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b874c0_0, 0;
    %assign/vec4 v0x1b87420_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b87220;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b58d30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b876a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b874c0_0, 0;
    %assign/vec4 v0x1b87420_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b87c80;
T_4 ;
    %wait E_0x1b58ae0;
    %load/vec4 v0x1b87ec0_0;
    %load/vec4 v0x1b87fd0_0;
    %or;
    %store/vec4 v0x1b880e0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1b881e0;
T_5 ;
    %wait E_0x1b69160;
    %load/vec4 v0x1b88400_0;
    %load/vec4 v0x1b88510_0;
    %or;
    %store/vec4 v0x1b88620_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b88720;
T_6 ;
    %wait E_0x1b88900;
    %load/vec4 v0x1b88960_0;
    %load/vec4 v0x1b88a20_0;
    %and;
    %store/vec4 v0x1b88af0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1b59670;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b89d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b8a0e0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1b59670;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b89d30_0;
    %inv;
    %store/vec4 v0x1b89d30_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1b59670;
T_9 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b87600_0, v0x1b8a260_0, v0x1b899a0_0, v0x1b89a40_0, v0x1b89b70_0, v0x1b89dd0_0, v0x1b89fa0_0, v0x1b89f00_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1b59670;
T_10 ;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1b59670;
T_11 ;
    %wait E_0x1b58d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b8a040_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8a040_0, 4, 32;
    %load/vec4 v0x1b8a1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8a040_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b8a040_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8a040_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1b89fa0_0;
    %load/vec4 v0x1b89fa0_0;
    %load/vec4 v0x1b89f00_0;
    %xor;
    %load/vec4 v0x1b89fa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8a040_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1b8a040_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b8a040_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/circuit3/iter0/response4/top_module.sv";
