// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/18/2016 16:33:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module I2C (
	GPIO_0,
	CLOCK_50,
	KEY,
	LEDR,
	HEX0,
	HEX1);
inout 	[35:0] GPIO_0;
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;

// Design Ports Information
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[3]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \master|Selector27~1_combout ;
wire \master|addr_reg[1]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \master|mode_stop_reg~0_combout ;
wire \master|mode_stop_reg~q ;
wire \KEY[1]~input_o ;
wire \master|Selector21~0_combout ;
wire \master|bit_count_reg[3]~1_combout ;
wire \master|state_next.STATE_WRITE_1~0_combout ;
wire \master|state_reg.STATE_WRITE_1~q ;
wire \master|bit_count_reg[3]~2_combout ;
wire \master|bit_count_reg[3]~3_combout ;
wire \master|Selector15~0_combout ;
wire \master|state_reg~20_combout ;
wire \master|state_reg.STATE_ADDRESS_1~q ;
wire \master|Selector37~2_combout ;
wire \master|state_reg.STATE_ADDRESS_2~q ;
wire \master|Selector37~0_combout ;
wire \master|Selector18~0_combout ;
wire \master|state_reg.STATE_READ~q ;
wire \master|state_reg~22_combout ;
wire \master|state_reg.STATE_STOP~q ;
wire \master|Selector11~0_combout ;
wire \master|state_reg.STATE_IDLE~q ;
wire \master|addr_reg[1]~0_combout ;
wire \master|Selector28~0_combout ;
wire \master|state_reg.STATE_START~q ;
wire \master|phy_state_next~0_combout ;
wire \master|phy_state_next~2_combout ;
wire \master|delay_scl_next~0_combout ;
wire \master|delay_scl_reg~q ;
wire \master|scl_o_reg~2_combout ;
wire \master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ;
wire \master|Add2~58 ;
wire \master|Add2~61_sumout ;
wire \master|delay_reg~18_combout ;
wire \master|phy_state_reg~34_combout ;
wire \master|phy_state_reg.PHY_STATE_READ_BIT_3~q ;
wire \master|phy_state_reg~31_combout ;
wire \master|phy_state_reg.PHY_STATE_READ_BIT_4~q ;
wire \master|phy_state_reg~33_combout ;
wire \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder_combout ;
wire \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ;
wire \master|phy_state_reg~30_combout ;
wire \master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ;
wire \master|phy_state_reg~28_combout ;
wire \master|phy_state_reg.PHY_STATE_STOP_2~q ;
wire \master|phy_state_reg~27_combout ;
wire \master|phy_state_reg.PHY_STATE_STOP_3~q ;
wire \master|phy_state_next~1_combout ;
wire \master|phy_state_reg.PHY_STATE_REPEATED_START_1~q ;
wire \master|phy_state_reg~29_combout ;
wire \master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ;
wire \master|Selector20~1_combout ;
wire \master|Selector59~0_combout ;
wire \master|phy_state_reg.PHY_STATE_START_1~q ;
wire \master|phy_state_reg~26_combout ;
wire \master|phy_state_reg.PHY_STATE_START_2~q ;
wire \master|WideOr17~0_combout ;
wire \master|delay_reg[11]~2_combout ;
wire \master|Selector37~1_combout ;
wire \master|delay_reg[11]~1_combout ;
wire \master|delay_reg[11]~3_combout ;
wire \master|Add2~62 ;
wire \master|Add2~65_sumout ;
wire \master|delay_reg~19_combout ;
wire \master|Add2~66 ;
wire \master|Add2~1_sumout ;
wire \master|delay_reg~0_combout ;
wire \master|Add2~2 ;
wire \master|Add2~9_sumout ;
wire \master|delay_reg~5_combout ;
wire \master|Add2~10 ;
wire \master|Add2~45_sumout ;
wire \master|delay_reg~14_combout ;
wire \master|Add2~46 ;
wire \master|Add2~5_sumout ;
wire \master|delay_reg~4_combout ;
wire \master|Add2~6 ;
wire \master|Add2~13_sumout ;
wire \master|delay_reg~6_combout ;
wire \master|Add2~14 ;
wire \master|Add2~17_sumout ;
wire \master|delay_reg~7_combout ;
wire \master|LessThan2~0_combout ;
wire \master|Add2~49_sumout ;
wire \master|delay_reg~15_combout ;
wire \master|Add2~50 ;
wire \master|Add2~53_sumout ;
wire \master|delay_reg~16_combout ;
wire \master|Add2~54 ;
wire \master|Add2~57_sumout ;
wire \master|delay_reg~17_combout ;
wire \master|LessThan2~2_combout ;
wire \master|LessThan2~3_combout ;
wire \master|Add2~18 ;
wire \master|Add2~21_sumout ;
wire \master|delay_reg~8_combout ;
wire \master|Add2~22 ;
wire \master|Add2~25_sumout ;
wire \master|delay_reg~9_combout ;
wire \master|Add2~26 ;
wire \master|Add2~29_sumout ;
wire \master|delay_reg~10_combout ;
wire \master|Add2~30 ;
wire \master|Add2~33_sumout ;
wire \master|delay_reg~11_combout ;
wire \master|Add2~34 ;
wire \master|Add2~37_sumout ;
wire \master|delay_reg~12_combout ;
wire \master|Add2~38 ;
wire \master|Add2~41_sumout ;
wire \master|delay_reg~13_combout ;
wire \master|LessThan2~1_combout ;
wire \master|phy_rx_data_reg~0_combout ;
wire \master|phy_state_reg~24_combout ;
wire \master|phy_state_reg~25_combout ;
wire \master|phy_state_reg.PHY_STATE_ACTIVE~q ;
wire \master|state_reg~23_combout ;
wire \master|state_reg.STATE_START_WAIT~q ;
wire \master|bit_count_reg[3]~0_combout ;
wire \master|Selector22~0_combout ;
wire \master|state_reg~19_combout ;
wire \master|phy_state_next~4_combout ;
wire \master|phy_state_reg.PHY_STATE_STOP_1~q ;
wire \master|scl_o_reg~0_combout ;
wire \master|WideOr17~1_combout ;
wire \master|scl_o_reg~1_combout ;
wire \master|scl_o_reg~q ;
wire \master|scl_i_reg~q ;
wire \master|sda_o_reg~0_combout ;
wire \master|Selector38~0_combout ;
wire \master|Selector38~1_combout ;
wire \master|Selector38~2_combout ;
wire \master|Selector38~3_combout ;
wire \master|sda_o_reg~1_combout ;
wire \master|sda_o_reg~q ;
wire \master|sda_i_reg~q ;
wire \master|last_sda_i_reg~q ;
wire \master|bus_active_reg~0_combout ;
wire \master|bus_active_reg~q ;
wire \master|Selector20~0_combout ;
wire \master|phy_state_reg~23_combout ;
wire \master|phy_state_reg.PHY_STATE_IDLE~q ;
wire \master|data_out_valid_reg~0_combout ;
wire \master|data_out_valid_reg~q ;
wire \master|Selector38~4_combout ;
wire \master|cmd_ready_reg~0_combout ;
wire \master|cmd_ready_reg~q ;
wire \master|state_reg~21_combout ;
wire \master|state_reg.STATE_ACTIVE_READ~q ;
wire \master|Selector24~0_combout ;
wire \master|Selector23~0_combout ;
wire \master|Selector27~0_combout ;
wire \master|phy_state_next~3_combout ;
wire \master|phy_state_reg.PHY_STATE_READ_BIT_1~q ;
wire \master|phy_state_reg~32_combout ;
wire \master|phy_state_reg.PHY_STATE_READ_BIT_2~q ;
wire \master|phy_rx_data_reg~1_combout ;
wire \master|phy_rx_data_reg~q ;
wire \master|data_out_last_reg~0_combout ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~81_sumout ;
wire \LessThan0~4_combout ;
wire \LessThan0~3_combout ;
wire \Add0~82 ;
wire \Add0~5_sumout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \comb~0_combout ;
wire \LED0~combout ;
wire \master|data_in_ready_reg~0_combout ;
wire \master|data_in_ready_reg~q ;
wire \master|data_out_last_reg~q ;
wire \master|busy_reg~0_combout ;
wire \master|busy_reg~q ;
wire \master|bus_control_next~0_combout ;
wire \master|bus_control_reg~q ;
wire \master|missed_ack_reg~0_combout ;
wire \master|missed_ack_reg~q ;
wire [7:0] \master|data_out_reg ;
wire [22:0] count;
wire [16:0] \master|delay_reg ;
wire [6:0] \master|addr_reg ;
wire [3:0] \master|bit_count_reg ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LED0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\master|data_in_ready_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\master|data_out_valid_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\master|data_out_last_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\master|busy_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\master|bus_control_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\master|bus_active_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\master|missed_ack_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(!\master|sda_o_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\master|scl_o_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(\master|data_out_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(!\master|sda_o_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(!\master|scl_o_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \master|Selector27~1 (
// Equation(s):
// \master|Selector27~1_combout  = ( \master|state_reg.STATE_ACTIVE_READ~q  & ( \master|cmd_ready_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|cmd_ready_reg~q ),
	.datae(gnd),
	.dataf(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector27~1 .extended_lut = "off";
defparam \master|Selector27~1 .lut_mask = 64'h0000000000FF00FF;
defparam \master|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \master|addr_reg[1]~feeder (
// Equation(s):
// \master|addr_reg[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|addr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|addr_reg[1]~feeder .extended_lut = "off";
defparam \master|addr_reg[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \master|addr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \master|mode_stop_reg~0 (
// Equation(s):
// \master|mode_stop_reg~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|mode_stop_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|mode_stop_reg~0 .extended_lut = "off";
defparam \master|mode_stop_reg~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \master|mode_stop_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N47
dffeas \master|mode_stop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|mode_stop_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|mode_stop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|mode_stop_reg .is_wysiwyg = "true";
defparam \master|mode_stop_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \master|Selector21~0 (
// Equation(s):
// \master|Selector21~0_combout  = ( \master|bit_count_reg [2] & ( (!\master|bit_count_reg[3]~0_combout ) # (\master|bit_count_reg [3]) ) ) # ( !\master|bit_count_reg [2] & ( (!\master|bit_count_reg[3]~0_combout ) # (!\master|bit_count_reg [3] $ 
// (((\master|bit_count_reg [1]) # (\master|bit_count_reg [0])))) ) )

	.dataa(!\master|bit_count_reg[3]~0_combout ),
	.datab(!\master|bit_count_reg [0]),
	.datac(!\master|bit_count_reg [1]),
	.datad(!\master|bit_count_reg [3]),
	.datae(gnd),
	.dataf(!\master|bit_count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector21~0 .extended_lut = "off";
defparam \master|Selector21~0 .lut_mask = 64'hEABFEABFAAFFAAFF;
defparam \master|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \master|bit_count_reg[3]~1 (
// Equation(s):
// \master|bit_count_reg[3]~1_combout  = ( !\master|state_reg.STATE_ACTIVE_READ~q  & ( (!\master|bus_active_reg~q  & (((\master|cmd_ready_reg~q )) # (\master|state_reg.STATE_IDLE~q ))) # (\master|bus_active_reg~q  & (\master|state_reg.STATE_IDLE~q  & 
// ((!\master|state_reg.STATE_START_WAIT~q )))) ) )

	.dataa(!\master|bus_active_reg~q ),
	.datab(!\master|state_reg.STATE_IDLE~q ),
	.datac(!\master|cmd_ready_reg~q ),
	.datad(!\master|state_reg.STATE_START_WAIT~q ),
	.datae(gnd),
	.dataf(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bit_count_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bit_count_reg[3]~1 .extended_lut = "off";
defparam \master|bit_count_reg[3]~1 .lut_mask = 64'h3B2A3B2A00000000;
defparam \master|bit_count_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N3
cyclonev_lcell_comb \master|state_next.STATE_WRITE_1~0 (
// Equation(s):
// \master|state_next.STATE_WRITE_1~0_combout  = ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( ((\master|state_reg.STATE_ADDRESS_2~q  & !\master|addr_reg [1])) # (\master|state_reg.STATE_WRITE_1~q ) ) ) # ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( 
// ((!\master|phy_state_reg.PHY_STATE_IDLE~q  & (\master|state_reg.STATE_ADDRESS_2~q  & !\master|addr_reg [1]))) # (\master|state_reg.STATE_WRITE_1~q ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datac(!\master|addr_reg [1]),
	.datad(!\master|state_reg.STATE_WRITE_1~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_next.STATE_WRITE_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_next.STATE_WRITE_1~0 .extended_lut = "off";
defparam \master|state_next.STATE_WRITE_1~0 .lut_mask = 64'h20FF20FF30FF30FF;
defparam \master|state_next.STATE_WRITE_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N5
dffeas \master|state_reg.STATE_WRITE_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|state_next.STATE_WRITE_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_WRITE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_WRITE_1 .is_wysiwyg = "true";
defparam \master|state_reg.STATE_WRITE_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N33
cyclonev_lcell_comb \master|bit_count_reg[3]~2 (
// Equation(s):
// \master|bit_count_reg[3]~2_combout  = ( !\master|state_reg.STATE_STOP~q  & ( !\master|state_reg.STATE_WRITE_1~q  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q  & ((!\master|state_reg.STATE_ADDRESS_2~q ) # ((\master|addr_reg [1])))) # 
// (\master|phy_state_reg.PHY_STATE_IDLE~q  & (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ((!\master|state_reg.STATE_ADDRESS_2~q ) # (\master|addr_reg [1])))) ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(!\master|addr_reg [1]),
	.datae(!\master|state_reg.STATE_STOP~q ),
	.dataf(!\master|state_reg.STATE_WRITE_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bit_count_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bit_count_reg[3]~2 .extended_lut = "off";
defparam \master|bit_count_reg[3]~2 .lut_mask = 64'h8CAF000000000000;
defparam \master|bit_count_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N18
cyclonev_lcell_comb \master|bit_count_reg[3]~3 (
// Equation(s):
// \master|bit_count_reg[3]~3_combout  = ( \master|bit_count_reg[3]~2_combout  & ( ((\master|Selector27~1_combout  & (\KEY[1]~input_o  & \master|addr_reg [1]))) # (\master|bit_count_reg[3]~1_combout ) ) )

	.dataa(!\master|Selector27~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\master|addr_reg [1]),
	.datad(!\master|bit_count_reg[3]~1_combout ),
	.datae(gnd),
	.dataf(!\master|bit_count_reg[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bit_count_reg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bit_count_reg[3]~3 .extended_lut = "off";
defparam \master|bit_count_reg[3]~3 .lut_mask = 64'h0000000001FF01FF;
defparam \master|bit_count_reg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N32
dffeas \master|bit_count_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|bit_count_reg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bit_count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master|bit_count_reg[3] .is_wysiwyg = "true";
defparam \master|bit_count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \master|Selector15~0 (
// Equation(s):
// \master|Selector15~0_combout  = ( \master|state_reg.STATE_IDLE~q  & ( \master|bus_active_reg~q  & ( (\master|state_reg.STATE_START~q ) # (\master|Selector27~0_combout ) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( \master|bus_active_reg~q  & ( 
// (\master|state_reg.STATE_START~q ) # (\master|Selector27~0_combout ) ) ) ) # ( \master|state_reg.STATE_IDLE~q  & ( !\master|bus_active_reg~q  & ( ((\master|state_reg.STATE_START_WAIT~q ) # (\master|state_reg.STATE_START~q )) # 
// (\master|Selector27~0_combout ) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( !\master|bus_active_reg~q  & ( (((\master|cmd_ready_reg~q ) # (\master|state_reg.STATE_START_WAIT~q )) # (\master|state_reg.STATE_START~q )) # (\master|Selector27~0_combout ) ) 
// ) )

	.dataa(!\master|Selector27~0_combout ),
	.datab(!\master|state_reg.STATE_START~q ),
	.datac(!\master|state_reg.STATE_START_WAIT~q ),
	.datad(!\master|cmd_ready_reg~q ),
	.datae(!\master|state_reg.STATE_IDLE~q ),
	.dataf(!\master|bus_active_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector15~0 .extended_lut = "off";
defparam \master|Selector15~0 .lut_mask = 64'h7FFF7F7F77777777;
defparam \master|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \master|state_reg~20 (
// Equation(s):
// \master|state_reg~20_combout  = ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  ) # ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( (!\KEY[0]~input_o ) # (!\master|phy_state_reg.PHY_STATE_IDLE~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_reg~20 .extended_lut = "off";
defparam \master|state_reg~20 .lut_mask = 64'hFAFAFAFAFFFFFFFF;
defparam \master|state_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N14
dffeas \master|state_reg.STATE_ADDRESS_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_ADDRESS_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_ADDRESS_1 .is_wysiwyg = "true";
defparam \master|state_reg.STATE_ADDRESS_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \master|Selector37~2 (
// Equation(s):
// \master|Selector37~2_combout  = ( \master|state_reg.STATE_ADDRESS_1~q  & ( !\master|bit_count_reg [0] & ( (!\master|bit_count_reg [1] & (!\master|bit_count_reg [2] & !\master|bit_count_reg [3])) ) ) )

	.dataa(!\master|bit_count_reg [1]),
	.datab(!\master|bit_count_reg [2]),
	.datac(!\master|bit_count_reg [3]),
	.datad(gnd),
	.datae(!\master|state_reg.STATE_ADDRESS_1~q ),
	.dataf(!\master|bit_count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector37~2 .extended_lut = "off";
defparam \master|Selector37~2 .lut_mask = 64'h0000808000000000;
defparam \master|Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N56
dffeas \master|state_reg.STATE_ADDRESS_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_ADDRESS_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_ADDRESS_2 .is_wysiwyg = "true";
defparam \master|state_reg.STATE_ADDRESS_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \master|Selector37~0 (
// Equation(s):
// \master|Selector37~0_combout  = ( !\master|bit_count_reg [3] & ( (!\master|bit_count_reg [0] & (!\master|bit_count_reg [2] & !\master|bit_count_reg [1])) ) )

	.dataa(!\master|bit_count_reg [0]),
	.datab(gnd),
	.datac(!\master|bit_count_reg [2]),
	.datad(!\master|bit_count_reg [1]),
	.datae(gnd),
	.dataf(!\master|bit_count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector37~0 .extended_lut = "off";
defparam \master|Selector37~0 .lut_mask = 64'hA000A00000000000;
defparam \master|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N51
cyclonev_lcell_comb \master|Selector18~0 (
// Equation(s):
// \master|Selector18~0_combout  = ( \master|state_reg.STATE_READ~q  & ( \master|Selector37~0_combout  & ( (\master|addr_reg [1] & (((\KEY[1]~input_o  & \master|Selector27~1_combout )) # (\master|state_reg.STATE_ADDRESS_2~q ))) ) ) ) # ( 
// !\master|state_reg.STATE_READ~q  & ( \master|Selector37~0_combout  & ( (\master|addr_reg [1] & (((\KEY[1]~input_o  & \master|Selector27~1_combout )) # (\master|state_reg.STATE_ADDRESS_2~q ))) ) ) ) # ( \master|state_reg.STATE_READ~q  & ( 
// !\master|Selector37~0_combout  ) ) # ( !\master|state_reg.STATE_READ~q  & ( !\master|Selector37~0_combout  & ( (\master|addr_reg [1] & (((\KEY[1]~input_o  & \master|Selector27~1_combout )) # (\master|state_reg.STATE_ADDRESS_2~q ))) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datac(!\master|addr_reg [1]),
	.datad(!\master|Selector27~1_combout ),
	.datae(!\master|state_reg.STATE_READ~q ),
	.dataf(!\master|Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector18~0 .extended_lut = "off";
defparam \master|Selector18~0 .lut_mask = 64'h0307FFFF03070307;
defparam \master|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N53
dffeas \master|state_reg.STATE_READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_READ .is_wysiwyg = "true";
defparam \master|state_reg.STATE_READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \master|state_reg~22 (
// Equation(s):
// \master|state_reg~22_combout  = ( \master|Selector37~0_combout  & ( (\KEY[0]~input_o  & (\master|mode_stop_reg~q  & \master|state_reg.STATE_READ~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\master|mode_stop_reg~q ),
	.datad(!\master|state_reg.STATE_READ~q ),
	.datae(gnd),
	.dataf(!\master|Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_reg~22 .extended_lut = "off";
defparam \master|state_reg~22 .lut_mask = 64'h0000000000050005;
defparam \master|state_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N17
dffeas \master|state_reg.STATE_STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|state_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_STOP .is_wysiwyg = "true";
defparam \master|state_reg.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N45
cyclonev_lcell_comb \master|Selector11~0 (
// Equation(s):
// \master|Selector11~0_combout  = ( \master|cmd_ready_reg~q  & ( !\master|state_reg.STATE_STOP~q  ) ) # ( !\master|cmd_ready_reg~q  & ( (!\master|state_reg.STATE_STOP~q  & \master|state_reg.STATE_IDLE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|state_reg.STATE_STOP~q ),
	.datad(!\master|state_reg.STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\master|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector11~0 .extended_lut = "off";
defparam \master|Selector11~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \master|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N47
dffeas \master|state_reg.STATE_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_IDLE .is_wysiwyg = "true";
defparam \master|state_reg.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \master|addr_reg[1]~0 (
// Equation(s):
// \master|addr_reg[1]~0_combout  = ( \master|cmd_ready_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q  & (((!\master|state_reg.STATE_IDLE~q ) # (\master|state_reg.STATE_ACTIVE_READ~q )))) # (\master|phy_state_reg.PHY_STATE_IDLE~q  & 
// (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ((!\master|state_reg.STATE_IDLE~q ) # (\master|state_reg.STATE_ACTIVE_READ~q )))) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datad(!\master|state_reg.STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\master|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|addr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|addr_reg[1]~0 .extended_lut = "off";
defparam \master|addr_reg[1]~0 .lut_mask = 64'h00000000BB0BBB0B;
defparam \master|addr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N40
dffeas \master|addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master|addr_reg[1] .is_wysiwyg = "true";
defparam \master|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N57
cyclonev_lcell_comb \master|Selector28~0 (
// Equation(s):
// \master|Selector28~0_combout  = ( \KEY[1]~input_o  & ( (!\master|addr_reg [1] & (\master|state_reg.STATE_ACTIVE_READ~q  & \master|cmd_ready_reg~q )) ) ) # ( !\KEY[1]~input_o  & ( (\master|state_reg.STATE_ACTIVE_READ~q  & \master|cmd_ready_reg~q ) ) )

	.dataa(!\master|addr_reg [1]),
	.datab(gnd),
	.datac(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datad(!\master|cmd_ready_reg~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector28~0 .extended_lut = "off";
defparam \master|Selector28~0 .lut_mask = 64'h000F000F000A000A;
defparam \master|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N59
dffeas \master|state_reg.STATE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|state_reg~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_START .is_wysiwyg = "true";
defparam \master|state_reg.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \master|phy_state_next~0 (
// Equation(s):
// \master|phy_state_next~0_combout  = ( \master|bus_active_reg~q  & ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( !\master|state_reg.STATE_START~q  ) ) ) # ( !\master|bus_active_reg~q  & ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( 
// (!\master|state_reg.STATE_START~q  & (!\master|state_reg.STATE_START_WAIT~q  & ((!\master|cmd_ready_reg~q ) # (\master|state_reg.STATE_IDLE~q )))) ) ) )

	.dataa(!\master|state_reg.STATE_START~q ),
	.datab(!\master|state_reg.STATE_IDLE~q ),
	.datac(!\master|cmd_ready_reg~q ),
	.datad(!\master|state_reg.STATE_START_WAIT~q ),
	.datae(!\master|bus_active_reg~q ),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_next~0 .extended_lut = "off";
defparam \master|phy_state_next~0 .lut_mask = 64'h00000000A200AAAA;
defparam \master|phy_state_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N39
cyclonev_lcell_comb \master|phy_state_next~2 (
// Equation(s):
// \master|phy_state_next~2_combout  = ( \master|state_reg~19_combout  & ( \master|phy_state_next~0_combout  ) ) # ( !\master|state_reg~19_combout  & ( (\master|phy_state_next~0_combout  & ((\master|Selector27~1_combout ) # (\master|Selector27~0_combout ))) 
// ) )

	.dataa(!\master|Selector27~0_combout ),
	.datab(gnd),
	.datac(!\master|phy_state_next~0_combout ),
	.datad(!\master|Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\master|state_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_next~2 .extended_lut = "off";
defparam \master|phy_state_next~2 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \master|phy_state_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \master|delay_scl_next~0 (
// Equation(s):
// \master|delay_scl_next~0_combout  = ( !\master|delay_scl_reg~q  & ( (!\master|LessThan2~2_combout  & (!\master|LessThan2~0_combout  & (!\master|scl_o_reg~0_combout  & (!\master|LessThan2~1_combout )))) ) ) # ( \master|delay_scl_reg~q  & ( 
// (((\master|scl_i_reg~q  & ((!\master|scl_o_reg~q ))))) ) )

	.dataa(!\master|LessThan2~2_combout ),
	.datab(!\master|LessThan2~0_combout ),
	.datac(!\master|scl_i_reg~q ),
	.datad(!\master|LessThan2~1_combout ),
	.datae(!\master|delay_scl_reg~q ),
	.dataf(!\master|scl_o_reg~q ),
	.datag(!\master|scl_o_reg~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_scl_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_scl_next~0 .extended_lut = "on";
defparam \master|delay_scl_next~0 .lut_mask = 64'h80000F0F80000000;
defparam \master|delay_scl_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N47
dffeas \master|delay_scl_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_scl_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_scl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_scl_reg .is_wysiwyg = "true";
defparam \master|delay_scl_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N42
cyclonev_lcell_comb \master|scl_o_reg~2 (
// Equation(s):
// \master|scl_o_reg~2_combout  = ( \master|LessThan2~2_combout  & ( !\KEY[0]~input_o  ) ) # ( !\master|LessThan2~2_combout  & ( (!\KEY[0]~input_o ) # ((!\master|LessThan2~0_combout  & (!\master|LessThan2~1_combout  & !\master|delay_scl_reg~q ))) ) )

	.dataa(!\master|LessThan2~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\master|LessThan2~1_combout ),
	.datad(!\master|delay_scl_reg~q ),
	.datae(gnd),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|scl_o_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|scl_o_reg~2 .extended_lut = "off";
defparam \master|scl_o_reg~2 .lut_mask = 64'hECCCECCCCCCCCCCC;
defparam \master|scl_o_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N41
dffeas \master|phy_state_reg.PHY_STATE_WRITE_BIT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_1 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N6
cyclonev_lcell_comb \master|Add2~57 (
// Equation(s):
// \master|Add2~57_sumout  = SUM(( \master|delay_reg [2] ) + ( VCC ) + ( \master|Add2~54  ))
// \master|Add2~58  = CARRY(( \master|delay_reg [2] ) + ( VCC ) + ( \master|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~57_sumout ),
	.cout(\master|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~57 .extended_lut = "off";
defparam \master|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N9
cyclonev_lcell_comb \master|Add2~61 (
// Equation(s):
// \master|Add2~61_sumout  = SUM(( \master|delay_reg [3] ) + ( VCC ) + ( \master|Add2~58  ))
// \master|Add2~62  = CARRY(( \master|delay_reg [3] ) + ( VCC ) + ( \master|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~61_sumout ),
	.cout(\master|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~61 .extended_lut = "off";
defparam \master|Add2~61 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N12
cyclonev_lcell_comb \master|delay_reg~18 (
// Equation(s):
// \master|delay_reg~18_combout  = ( \master|LessThan2~1_combout  & ( \master|Add2~61_sumout  ) ) # ( !\master|LessThan2~1_combout  & ( ((!\master|LessThan2~2_combout  & !\master|LessThan2~0_combout )) # (\master|Add2~61_sumout ) ) )

	.dataa(!\master|Add2~61_sumout ),
	.datab(gnd),
	.datac(!\master|LessThan2~2_combout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~18 .extended_lut = "off";
defparam \master|delay_reg~18 .lut_mask = 64'hF555F55555555555;
defparam \master|delay_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \master|phy_state_reg~34 (
// Equation(s):
// \master|phy_state_reg~34_combout  = ( \master|phy_state_reg.PHY_STATE_READ_BIT_2~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~34 .extended_lut = "off";
defparam \master|phy_state_reg~34 .lut_mask = 64'h0000000033333333;
defparam \master|phy_state_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \master|phy_state_reg.PHY_STATE_READ_BIT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|phy_state_reg~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_3 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \master|phy_state_reg~31 (
// Equation(s):
// \master|phy_state_reg~31_combout  = ( \master|phy_state_reg.PHY_STATE_READ_BIT_3~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~31 .extended_lut = "off";
defparam \master|phy_state_reg~31 .lut_mask = 64'h0000000033333333;
defparam \master|phy_state_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \master|phy_state_reg.PHY_STATE_READ_BIT_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_4 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N54
cyclonev_lcell_comb \master|phy_state_reg~33 (
// Equation(s):
// \master|phy_state_reg~33_combout  = ( \master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~33 .extended_lut = "off";
defparam \master|phy_state_reg~33 .lut_mask = 64'h000000000F0F0F0F;
defparam \master|phy_state_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder (
// Equation(s):
// \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder_combout  = ( \master|phy_state_reg~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder .extended_lut = "off";
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N40
dffeas \master|phy_state_reg.PHY_STATE_WRITE_BIT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg.PHY_STATE_WRITE_BIT_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_2 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \master|phy_state_reg~30 (
// Equation(s):
// \master|phy_state_reg~30_combout  = ( \master|phy_state_reg.PHY_STATE_WRITE_BIT_2~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~30 .extended_lut = "off";
defparam \master|phy_state_reg~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \master|phy_state_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N35
dffeas \master|phy_state_reg.PHY_STATE_WRITE_BIT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_3 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_WRITE_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N27
cyclonev_lcell_comb \master|phy_state_reg~28 (
// Equation(s):
// \master|phy_state_reg~28_combout  = ( \master|phy_state_reg.PHY_STATE_STOP_1~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_STOP_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~28 .extended_lut = "off";
defparam \master|phy_state_reg~28 .lut_mask = 64'h0000000000FF00FF;
defparam \master|phy_state_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \master|phy_state_reg.PHY_STATE_STOP_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|phy_state_reg~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_STOP_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_STOP_2 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_STOP_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \master|phy_state_reg~27 (
// Equation(s):
// \master|phy_state_reg~27_combout  = ( \KEY[0]~input_o  & ( \master|phy_state_reg.PHY_STATE_STOP_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~27 .extended_lut = "off";
defparam \master|phy_state_reg~27 .lut_mask = 64'h0000000000FF00FF;
defparam \master|phy_state_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N56
dffeas \master|phy_state_reg.PHY_STATE_STOP_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|phy_state_reg~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_STOP_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_STOP_3 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_STOP_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \master|phy_state_next~1 (
// Equation(s):
// \master|phy_state_next~1_combout  = ( \master|state_reg.STATE_IDLE~q  & ( \master|bus_active_reg~q  & ( (\master|state_reg.STATE_START~q  & \master|phy_state_reg.PHY_STATE_ACTIVE~q ) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( \master|bus_active_reg~q  
// & ( (\master|state_reg.STATE_START~q  & \master|phy_state_reg.PHY_STATE_ACTIVE~q ) ) ) ) # ( \master|state_reg.STATE_IDLE~q  & ( !\master|bus_active_reg~q  & ( (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ((\master|state_reg.STATE_START~q ) # 
// (\master|state_reg.STATE_START_WAIT~q ))) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( !\master|bus_active_reg~q  & ( (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & (((\master|cmd_ready_reg~q ) # (\master|state_reg.STATE_START~q )) # 
// (\master|state_reg.STATE_START_WAIT~q ))) ) ) )

	.dataa(!\master|state_reg.STATE_START_WAIT~q ),
	.datab(!\master|state_reg.STATE_START~q ),
	.datac(!\master|cmd_ready_reg~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datae(!\master|state_reg.STATE_IDLE~q ),
	.dataf(!\master|bus_active_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_next~1 .extended_lut = "off";
defparam \master|phy_state_next~1 .lut_mask = 64'h007F007700330033;
defparam \master|phy_state_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \master|phy_state_reg.PHY_STATE_REPEATED_START_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|phy_state_next~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_REPEATED_START_1 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_REPEATED_START_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \master|phy_state_reg~29 (
// Equation(s):
// \master|phy_state_reg~29_combout  = ( \KEY[0]~input_o  & ( \master|phy_state_reg.PHY_STATE_REPEATED_START_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~29 .extended_lut = "off";
defparam \master|phy_state_reg~29 .lut_mask = 64'h0000000000FF00FF;
defparam \master|phy_state_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N53
dffeas \master|phy_state_reg.PHY_STATE_REPEATED_START_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_REPEATED_START_2 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_REPEATED_START_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \master|Selector20~1 (
// Equation(s):
// \master|Selector20~1_combout  = ( \master|bus_active_reg~q  & ( !\master|state_reg.STATE_START~q  ) ) # ( !\master|bus_active_reg~q  & ( (!\master|state_reg.STATE_START~q  & !\master|state_reg.STATE_START_WAIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|state_reg.STATE_START~q ),
	.datad(!\master|state_reg.STATE_START_WAIT~q ),
	.datae(gnd),
	.dataf(!\master|bus_active_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector20~1 .extended_lut = "off";
defparam \master|Selector20~1 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \master|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \master|Selector59~0 (
// Equation(s):
// \master|Selector59~0_combout  = ( \master|Selector20~1_combout  & ( \master|cmd_ready_reg~q  & ( ((!\master|state_reg.STATE_IDLE~q  & (!\master|phy_state_reg.PHY_STATE_IDLE~q  & !\master|bus_active_reg~q ))) # 
// (\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ) ) ) ) # ( !\master|Selector20~1_combout  & ( \master|cmd_ready_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q ) # (\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ) ) ) ) # ( 
// \master|Selector20~1_combout  & ( !\master|cmd_ready_reg~q  & ( \master|phy_state_reg.PHY_STATE_REPEATED_START_2~q  ) ) ) # ( !\master|Selector20~1_combout  & ( !\master|cmd_ready_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q ) # 
// (\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ) ) ) )

	.dataa(!\master|state_reg.STATE_IDLE~q ),
	.datab(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datad(!\master|bus_active_reg~q ),
	.datae(!\master|Selector20~1_combout ),
	.dataf(!\master|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector59~0 .extended_lut = "off";
defparam \master|Selector59~0 .lut_mask = 64'hCFCF0F0FCFCF8F0F;
defparam \master|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N13
dffeas \master|phy_state_reg.PHY_STATE_START_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_START_1 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_START_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \master|phy_state_reg~26 (
// Equation(s):
// \master|phy_state_reg~26_combout  = ( \master|phy_state_reg.PHY_STATE_START_1~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_START_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~26 .extended_lut = "off";
defparam \master|phy_state_reg~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \master|phy_state_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \master|phy_state_reg.PHY_STATE_START_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_START_2 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_START_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \master|WideOr17~0 (
// Equation(s):
// \master|WideOr17~0_combout  = ( !\master|phy_state_reg.PHY_STATE_START_2~q  & ( (!\master|phy_state_reg.PHY_STATE_READ_BIT_4~q  & (!\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q  & !\master|phy_state_reg.PHY_STATE_STOP_3~q )) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.datab(gnd),
	.datac(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_START_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|WideOr17~0 .extended_lut = "off";
defparam \master|WideOr17~0 .lut_mask = 64'hA000A00000000000;
defparam \master|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \master|delay_reg[11]~2 (
// Equation(s):
// \master|delay_reg[11]~2_combout  = ( \master|WideOr17~0_combout  & ( ((!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & (!\master|Selector20~0_combout )) # (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ((\master|state_reg.STATE_STOP~q )))) # 
// (\master|phy_state_reg.PHY_STATE_IDLE~q ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|Selector20~0_combout ),
	.datac(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(!\master|state_reg.STATE_STOP~q ),
	.datae(gnd),
	.dataf(!\master|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg[11]~2 .extended_lut = "off";
defparam \master|delay_reg[11]~2 .lut_mask = 64'h00000000D5DFD5DF;
defparam \master|delay_reg[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \master|Selector37~1 (
// Equation(s):
// \master|Selector37~1_combout  = ( \master|bit_count_reg [1] & ( \master|state_reg.STATE_READ~q  ) ) # ( !\master|bit_count_reg [1] & ( \master|state_reg.STATE_READ~q  & ( (((\master|state_reg.STATE_ADDRESS_1~q ) # (\master|bit_count_reg [0])) # 
// (\master|bit_count_reg [3])) # (\master|bit_count_reg [2]) ) ) ) # ( !\master|bit_count_reg [1] & ( !\master|state_reg.STATE_READ~q  & ( (!\master|bit_count_reg [2] & (!\master|bit_count_reg [3] & (!\master|bit_count_reg [0] & 
// \master|state_reg.STATE_ADDRESS_1~q ))) ) ) )

	.dataa(!\master|bit_count_reg [2]),
	.datab(!\master|bit_count_reg [3]),
	.datac(!\master|bit_count_reg [0]),
	.datad(!\master|state_reg.STATE_ADDRESS_1~q ),
	.datae(!\master|bit_count_reg [1]),
	.dataf(!\master|state_reg.STATE_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector37~1 .extended_lut = "off";
defparam \master|Selector37~1 .lut_mask = 64'h008000007FFFFFFF;
defparam \master|Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \master|delay_reg[11]~1 (
// Equation(s):
// \master|delay_reg[11]~1_combout  = ( !\master|state_reg.STATE_STOP~q  & ( \master|phy_state_next~0_combout  & ( (!\master|Selector27~1_combout  & (!\master|Selector27~0_combout  & (!\master|Selector37~1_combout  & !\master|state_reg~19_combout ))) ) ) )

	.dataa(!\master|Selector27~1_combout ),
	.datab(!\master|Selector27~0_combout ),
	.datac(!\master|Selector37~1_combout ),
	.datad(!\master|state_reg~19_combout ),
	.datae(!\master|state_reg.STATE_STOP~q ),
	.dataf(!\master|phy_state_next~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg[11]~1 .extended_lut = "off";
defparam \master|delay_reg[11]~1 .lut_mask = 64'h0000000080000000;
defparam \master|delay_reg[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \master|delay_reg[11]~3 (
// Equation(s):
// \master|delay_reg[11]~3_combout  = ( \master|delay_reg[11]~1_combout  & ( (!\KEY[0]~input_o ) # ((!\master|delay_scl_reg~q  & !\master|LessThan2~3_combout )) ) ) # ( !\master|delay_reg[11]~1_combout  & ( (!\KEY[0]~input_o ) # ((!\master|delay_scl_reg~q  & 
// ((!\master|LessThan2~3_combout ) # (\master|delay_reg[11]~2_combout )))) ) )

	.dataa(!\master|delay_scl_reg~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\master|delay_reg[11]~2_combout ),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|delay_reg[11]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg[11]~3 .extended_lut = "off";
defparam \master|delay_reg[11]~3 .lut_mask = 64'hEECEEECEEECCEECC;
defparam \master|delay_reg[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N14
dffeas \master|delay_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[3] .is_wysiwyg = "true";
defparam \master|delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N12
cyclonev_lcell_comb \master|Add2~65 (
// Equation(s):
// \master|Add2~65_sumout  = SUM(( \master|delay_reg [4] ) + ( VCC ) + ( \master|Add2~62  ))
// \master|Add2~66  = CARRY(( \master|delay_reg [4] ) + ( VCC ) + ( \master|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~65_sumout ),
	.cout(\master|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~65 .extended_lut = "off";
defparam \master|Add2~65 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N3
cyclonev_lcell_comb \master|delay_reg~19 (
// Equation(s):
// \master|delay_reg~19_combout  = ( \master|LessThan2~2_combout  & ( \master|Add2~65_sumout  ) ) # ( !\master|LessThan2~2_combout  & ( ((!\master|LessThan2~1_combout  & !\master|LessThan2~0_combout )) # (\master|Add2~65_sumout ) ) )

	.dataa(gnd),
	.datab(!\master|Add2~65_sumout ),
	.datac(!\master|LessThan2~1_combout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~19 .extended_lut = "off";
defparam \master|delay_reg~19 .lut_mask = 64'hF333F33333333333;
defparam \master|delay_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N5
dffeas \master|delay_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[4] .is_wysiwyg = "true";
defparam \master|delay_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N15
cyclonev_lcell_comb \master|Add2~1 (
// Equation(s):
// \master|Add2~1_sumout  = SUM(( \master|delay_reg [5] ) + ( VCC ) + ( \master|Add2~66  ))
// \master|Add2~2  = CARRY(( \master|delay_reg [5] ) + ( VCC ) + ( \master|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~1_sumout ),
	.cout(\master|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~1 .extended_lut = "off";
defparam \master|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N57
cyclonev_lcell_comb \master|delay_reg~0 (
// Equation(s):
// \master|delay_reg~0_combout  = ( \master|LessThan2~2_combout  & ( \master|Add2~1_sumout  ) ) # ( !\master|LessThan2~2_combout  & ( ((!\master|LessThan2~1_combout  & !\master|LessThan2~0_combout )) # (\master|Add2~1_sumout ) ) )

	.dataa(!\master|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\master|LessThan2~1_combout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~0 .extended_lut = "off";
defparam \master|delay_reg~0 .lut_mask = 64'hF555F55555555555;
defparam \master|delay_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N59
dffeas \master|delay_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[5] .is_wysiwyg = "true";
defparam \master|delay_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N18
cyclonev_lcell_comb \master|Add2~9 (
// Equation(s):
// \master|Add2~9_sumout  = SUM(( \master|delay_reg [6] ) + ( VCC ) + ( \master|Add2~2  ))
// \master|Add2~10  = CARRY(( \master|delay_reg [6] ) + ( VCC ) + ( \master|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~9_sumout ),
	.cout(\master|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~9 .extended_lut = "off";
defparam \master|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N39
cyclonev_lcell_comb \master|delay_reg~5 (
// Equation(s):
// \master|delay_reg~5_combout  = ( \master|LessThan2~1_combout  & ( \master|Add2~9_sumout  ) ) # ( !\master|LessThan2~1_combout  & ( ((!\master|LessThan2~2_combout  & !\master|LessThan2~0_combout )) # (\master|Add2~9_sumout ) ) )

	.dataa(!\master|LessThan2~2_combout ),
	.datab(gnd),
	.datac(!\master|Add2~9_sumout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~5 .extended_lut = "off";
defparam \master|delay_reg~5 .lut_mask = 64'hAF0FAF0F0F0F0F0F;
defparam \master|delay_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N41
dffeas \master|delay_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[6] .is_wysiwyg = "true";
defparam \master|delay_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N21
cyclonev_lcell_comb \master|Add2~45 (
// Equation(s):
// \master|Add2~45_sumout  = SUM(( \master|delay_reg [7] ) + ( VCC ) + ( \master|Add2~10  ))
// \master|Add2~46  = CARRY(( \master|delay_reg [7] ) + ( VCC ) + ( \master|Add2~10  ))

	.dataa(!\master|delay_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~45_sumout ),
	.cout(\master|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~45 .extended_lut = "off";
defparam \master|Add2~45 .lut_mask = 64'h0000000000005555;
defparam \master|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \master|delay_reg~14 (
// Equation(s):
// \master|delay_reg~14_combout  = ( \master|Add2~45_sumout  & ( (((\master|LessThan2~2_combout ) # (\master|LessThan2~0_combout )) # (\master|LessThan2~1_combout )) # (\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ) ) ) # ( !\master|Add2~45_sumout  & ( 
// (\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q  & (!\master|LessThan2~1_combout  & (!\master|LessThan2~0_combout  & !\master|LessThan2~2_combout ))) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datab(!\master|LessThan2~1_combout ),
	.datac(!\master|LessThan2~0_combout ),
	.datad(!\master|LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~14 .extended_lut = "off";
defparam \master|delay_reg~14 .lut_mask = 64'h400040007FFF7FFF;
defparam \master|delay_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N50
dffeas \master|delay_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[7] .is_wysiwyg = "true";
defparam \master|delay_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N24
cyclonev_lcell_comb \master|Add2~5 (
// Equation(s):
// \master|Add2~5_sumout  = SUM(( \master|delay_reg [8] ) + ( VCC ) + ( \master|Add2~46  ))
// \master|Add2~6  = CARRY(( \master|delay_reg [8] ) + ( VCC ) + ( \master|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~5_sumout ),
	.cout(\master|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~5 .extended_lut = "off";
defparam \master|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N9
cyclonev_lcell_comb \master|delay_reg~4 (
// Equation(s):
// \master|delay_reg~4_combout  = ( \master|LessThan2~1_combout  & ( \master|Add2~5_sumout  ) ) # ( !\master|LessThan2~1_combout  & ( (\master|Add2~5_sumout  & ((\master|LessThan2~2_combout ) # (\master|LessThan2~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\master|LessThan2~0_combout ),
	.datac(!\master|Add2~5_sumout ),
	.datad(!\master|LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~4 .extended_lut = "off";
defparam \master|delay_reg~4 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \master|delay_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N11
dffeas \master|delay_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[8] .is_wysiwyg = "true";
defparam \master|delay_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N27
cyclonev_lcell_comb \master|Add2~13 (
// Equation(s):
// \master|Add2~13_sumout  = SUM(( \master|delay_reg [9] ) + ( VCC ) + ( \master|Add2~6  ))
// \master|Add2~14  = CARRY(( \master|delay_reg [9] ) + ( VCC ) + ( \master|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~13_sumout ),
	.cout(\master|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~13 .extended_lut = "off";
defparam \master|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N36
cyclonev_lcell_comb \master|delay_reg~6 (
// Equation(s):
// \master|delay_reg~6_combout  = ( \master|LessThan2~2_combout  & ( \master|Add2~13_sumout  ) ) # ( !\master|LessThan2~2_combout  & ( (\master|Add2~13_sumout  & ((\master|LessThan2~0_combout ) # (\master|LessThan2~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\master|LessThan2~1_combout ),
	.datac(!\master|Add2~13_sumout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~6 .extended_lut = "off";
defparam \master|delay_reg~6 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \master|delay_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N38
dffeas \master|delay_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[9] .is_wysiwyg = "true";
defparam \master|delay_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N30
cyclonev_lcell_comb \master|Add2~17 (
// Equation(s):
// \master|Add2~17_sumout  = SUM(( \master|delay_reg [10] ) + ( VCC ) + ( \master|Add2~14  ))
// \master|Add2~18  = CARRY(( \master|delay_reg [10] ) + ( VCC ) + ( \master|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~17_sumout ),
	.cout(\master|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~17 .extended_lut = "off";
defparam \master|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N45
cyclonev_lcell_comb \master|delay_reg~7 (
// Equation(s):
// \master|delay_reg~7_combout  = ( \master|Add2~17_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~7 .extended_lut = "off";
defparam \master|delay_reg~7 .lut_mask = 64'h00000000FF00FF00;
defparam \master|delay_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N47
dffeas \master|delay_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[10] .is_wysiwyg = "true";
defparam \master|delay_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N48
cyclonev_lcell_comb \master|LessThan2~0 (
// Equation(s):
// \master|LessThan2~0_combout  = ( \master|delay_reg [6] ) # ( !\master|delay_reg [6] & ( (((\master|delay_reg [5]) # (\master|delay_reg [10])) # (\master|delay_reg [8])) # (\master|delay_reg [9]) ) )

	.dataa(!\master|delay_reg [9]),
	.datab(!\master|delay_reg [8]),
	.datac(!\master|delay_reg [10]),
	.datad(!\master|delay_reg [5]),
	.datae(gnd),
	.dataf(!\master|delay_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|LessThan2~0 .extended_lut = "off";
defparam \master|LessThan2~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \master|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N0
cyclonev_lcell_comb \master|Add2~49 (
// Equation(s):
// \master|Add2~49_sumout  = SUM(( \master|delay_reg [0] ) + ( VCC ) + ( !VCC ))
// \master|Add2~50  = CARRY(( \master|delay_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~49_sumout ),
	.cout(\master|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~49 .extended_lut = "off";
defparam \master|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N57
cyclonev_lcell_comb \master|delay_reg~15 (
// Equation(s):
// \master|delay_reg~15_combout  = ( \master|Add2~49_sumout  & ( \master|LessThan2~2_combout  ) ) # ( \master|Add2~49_sumout  & ( !\master|LessThan2~2_combout  & ( (!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ) # ((\master|LessThan2~0_combout ) # 
// (\master|LessThan2~1_combout )) ) ) ) # ( !\master|Add2~49_sumout  & ( !\master|LessThan2~2_combout  & ( (!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q  & (!\master|LessThan2~1_combout  & !\master|LessThan2~0_combout )) ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datab(!\master|LessThan2~1_combout ),
	.datac(!\master|LessThan2~0_combout ),
	.datad(gnd),
	.datae(!\master|Add2~49_sumout ),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~15 .extended_lut = "off";
defparam \master|delay_reg~15 .lut_mask = 64'h8080BFBF0000FFFF;
defparam \master|delay_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N29
dffeas \master|delay_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|delay_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[0] .is_wysiwyg = "true";
defparam \master|delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N3
cyclonev_lcell_comb \master|Add2~53 (
// Equation(s):
// \master|Add2~53_sumout  = SUM(( \master|delay_reg [1] ) + ( VCC ) + ( \master|Add2~50  ))
// \master|Add2~54  = CARRY(( \master|delay_reg [1] ) + ( VCC ) + ( \master|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~53_sumout ),
	.cout(\master|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~53 .extended_lut = "off";
defparam \master|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N6
cyclonev_lcell_comb \master|delay_reg~16 (
// Equation(s):
// \master|delay_reg~16_combout  = ( \master|LessThan2~2_combout  & ( \master|Add2~53_sumout  ) ) # ( !\master|LessThan2~2_combout  & ( (!\master|LessThan2~1_combout  & ((!\master|LessThan2~0_combout  & ((\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ))) # 
// (\master|LessThan2~0_combout  & (\master|Add2~53_sumout )))) # (\master|LessThan2~1_combout  & (((\master|Add2~53_sumout )))) ) )

	.dataa(!\master|LessThan2~1_combout ),
	.datab(!\master|LessThan2~0_combout ),
	.datac(!\master|Add2~53_sumout ),
	.datad(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datae(gnd),
	.dataf(!\master|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~16 .extended_lut = "off";
defparam \master|delay_reg~16 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \master|delay_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N8
dffeas \master|delay_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[1] .is_wysiwyg = "true";
defparam \master|delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N18
cyclonev_lcell_comb \master|delay_reg~17 (
// Equation(s):
// \master|delay_reg~17_combout  = ( \master|LessThan2~0_combout  & ( \master|Add2~57_sumout  ) ) # ( !\master|LessThan2~0_combout  & ( (!\master|LessThan2~1_combout  & ((!\master|LessThan2~2_combout  & ((!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ))) # 
// (\master|LessThan2~2_combout  & (\master|Add2~57_sumout )))) # (\master|LessThan2~1_combout  & (((\master|Add2~57_sumout )))) ) )

	.dataa(!\master|LessThan2~1_combout ),
	.datab(!\master|LessThan2~2_combout ),
	.datac(!\master|Add2~57_sumout ),
	.datad(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datae(gnd),
	.dataf(!\master|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~17 .extended_lut = "off";
defparam \master|delay_reg~17 .lut_mask = 64'h8F078F070F0F0F0F;
defparam \master|delay_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N20
dffeas \master|delay_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[2] .is_wysiwyg = "true";
defparam \master|delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N30
cyclonev_lcell_comb \master|LessThan2~2 (
// Equation(s):
// \master|LessThan2~2_combout  = ( \master|delay_reg [0] & ( \master|delay_reg [1] ) ) # ( !\master|delay_reg [0] & ( \master|delay_reg [1] ) ) # ( \master|delay_reg [0] & ( !\master|delay_reg [1] ) ) # ( !\master|delay_reg [0] & ( !\master|delay_reg [1] & 
// ( (((\master|delay_reg [4]) # (\master|delay_reg [7])) # (\master|delay_reg [3])) # (\master|delay_reg [2]) ) ) )

	.dataa(!\master|delay_reg [2]),
	.datab(!\master|delay_reg [3]),
	.datac(!\master|delay_reg [7]),
	.datad(!\master|delay_reg [4]),
	.datae(!\master|delay_reg [0]),
	.dataf(!\master|delay_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|LessThan2~2 .extended_lut = "off";
defparam \master|LessThan2~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \master|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N21
cyclonev_lcell_comb \master|LessThan2~3 (
// Equation(s):
// \master|LessThan2~3_combout  = ( !\master|LessThan2~0_combout  & ( (!\master|LessThan2~1_combout  & !\master|LessThan2~2_combout ) ) )

	.dataa(!\master|LessThan2~1_combout ),
	.datab(gnd),
	.datac(!\master|LessThan2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|LessThan2~3 .extended_lut = "off";
defparam \master|LessThan2~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \master|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N33
cyclonev_lcell_comb \master|Add2~21 (
// Equation(s):
// \master|Add2~21_sumout  = SUM(( \master|delay_reg [11] ) + ( VCC ) + ( \master|Add2~18  ))
// \master|Add2~22  = CARRY(( \master|delay_reg [11] ) + ( VCC ) + ( \master|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~21_sumout ),
	.cout(\master|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~21 .extended_lut = "off";
defparam \master|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N15
cyclonev_lcell_comb \master|delay_reg~8 (
// Equation(s):
// \master|delay_reg~8_combout  = ( \master|Add2~21_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~8 .extended_lut = "off";
defparam \master|delay_reg~8 .lut_mask = 64'h00000000FF00FF00;
defparam \master|delay_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N17
dffeas \master|delay_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[11] .is_wysiwyg = "true";
defparam \master|delay_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N36
cyclonev_lcell_comb \master|Add2~25 (
// Equation(s):
// \master|Add2~25_sumout  = SUM(( \master|delay_reg [12] ) + ( VCC ) + ( \master|Add2~22  ))
// \master|Add2~26  = CARRY(( \master|delay_reg [12] ) + ( VCC ) + ( \master|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|delay_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~25_sumout ),
	.cout(\master|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~25 .extended_lut = "off";
defparam \master|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \master|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N51
cyclonev_lcell_comb \master|delay_reg~9 (
// Equation(s):
// \master|delay_reg~9_combout  = ( \master|Add2~25_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~9 .extended_lut = "off";
defparam \master|delay_reg~9 .lut_mask = 64'h00000000FF00FF00;
defparam \master|delay_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N53
dffeas \master|delay_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[12] .is_wysiwyg = "true";
defparam \master|delay_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N39
cyclonev_lcell_comb \master|Add2~29 (
// Equation(s):
// \master|Add2~29_sumout  = SUM(( \master|delay_reg [13] ) + ( VCC ) + ( \master|Add2~26  ))
// \master|Add2~30  = CARRY(( \master|delay_reg [13] ) + ( VCC ) + ( \master|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|delay_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~29_sumout ),
	.cout(\master|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~29 .extended_lut = "off";
defparam \master|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \master|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \master|delay_reg~10 (
// Equation(s):
// \master|delay_reg~10_combout  = ( \master|Add2~29_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~10 .extended_lut = "off";
defparam \master|delay_reg~10 .lut_mask = 64'h00000000FF00FF00;
defparam \master|delay_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N11
dffeas \master|delay_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[13] .is_wysiwyg = "true";
defparam \master|delay_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N42
cyclonev_lcell_comb \master|Add2~33 (
// Equation(s):
// \master|Add2~33_sumout  = SUM(( \master|delay_reg [14] ) + ( VCC ) + ( \master|Add2~30  ))
// \master|Add2~34  = CARRY(( \master|delay_reg [14] ) + ( VCC ) + ( \master|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|delay_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~33_sumout ),
	.cout(\master|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~33 .extended_lut = "off";
defparam \master|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \master|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N51
cyclonev_lcell_comb \master|delay_reg~11 (
// Equation(s):
// \master|delay_reg~11_combout  = ( \master|Add2~33_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\master|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~11 .extended_lut = "off";
defparam \master|delay_reg~11 .lut_mask = 64'h00000000FF00FF00;
defparam \master|delay_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N53
dffeas \master|delay_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[14] .is_wysiwyg = "true";
defparam \master|delay_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N45
cyclonev_lcell_comb \master|Add2~37 (
// Equation(s):
// \master|Add2~37_sumout  = SUM(( \master|delay_reg [15] ) + ( VCC ) + ( \master|Add2~34  ))
// \master|Add2~38  = CARRY(( \master|delay_reg [15] ) + ( VCC ) + ( \master|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|delay_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~37_sumout ),
	.cout(\master|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \master|Add2~37 .extended_lut = "off";
defparam \master|Add2~37 .lut_mask = 64'h0000000000000F0F;
defparam \master|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \master|delay_reg~12 (
// Equation(s):
// \master|delay_reg~12_combout  = ( \master|Add2~37_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~12 .extended_lut = "off";
defparam \master|delay_reg~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \master|delay_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N2
dffeas \master|delay_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[15] .is_wysiwyg = "true";
defparam \master|delay_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N48
cyclonev_lcell_comb \master|Add2~41 (
// Equation(s):
// \master|Add2~41_sumout  = SUM(( \master|delay_reg [16] ) + ( VCC ) + ( \master|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|delay_reg [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\master|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\master|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Add2~41 .extended_lut = "off";
defparam \master|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \master|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N54
cyclonev_lcell_comb \master|delay_reg~13 (
// Equation(s):
// \master|delay_reg~13_combout  = ( \master|Add2~41_sumout  & ( !\master|LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master|LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|delay_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|delay_reg~13 .extended_lut = "off";
defparam \master|delay_reg~13 .lut_mask = 64'h00000000F0F0F0F0;
defparam \master|delay_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N56
dffeas \master|delay_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|delay_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|delay_reg[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|delay_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \master|delay_reg[16] .is_wysiwyg = "true";
defparam \master|delay_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N24
cyclonev_lcell_comb \master|LessThan2~1 (
// Equation(s):
// \master|LessThan2~1_combout  = ( \master|delay_reg [12] & ( \master|delay_reg [11] ) ) # ( !\master|delay_reg [12] & ( \master|delay_reg [11] ) ) # ( \master|delay_reg [12] & ( !\master|delay_reg [11] ) ) # ( !\master|delay_reg [12] & ( !\master|delay_reg 
// [11] & ( (((\master|delay_reg [13]) # (\master|delay_reg [14])) # (\master|delay_reg [15])) # (\master|delay_reg [16]) ) ) )

	.dataa(!\master|delay_reg [16]),
	.datab(!\master|delay_reg [15]),
	.datac(!\master|delay_reg [14]),
	.datad(!\master|delay_reg [13]),
	.datae(!\master|delay_reg [12]),
	.dataf(!\master|delay_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|LessThan2~1 .extended_lut = "off";
defparam \master|LessThan2~1 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \master|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \master|phy_rx_data_reg~0 (
// Equation(s):
// \master|phy_rx_data_reg~0_combout  = ( !\master|delay_scl_reg~q  & ( (!\master|LessThan2~1_combout  & (!\master|LessThan2~2_combout  & !\master|LessThan2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\master|LessThan2~1_combout ),
	.datac(!\master|LessThan2~2_combout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\master|delay_scl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_rx_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_rx_data_reg~0 .extended_lut = "off";
defparam \master|phy_rx_data_reg~0 .lut_mask = 64'hC000C00000000000;
defparam \master|phy_rx_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \master|phy_state_reg~24 (
// Equation(s):
// \master|phy_state_reg~24_combout  = ( !\master|state_reg.STATE_STOP~q  & ( \master|Selector20~0_combout  & ( (!\master|Selector27~1_combout  & (!\master|Selector27~0_combout  & (!\master|state_reg~19_combout  & !\master|Selector37~1_combout ))) ) ) )

	.dataa(!\master|Selector27~1_combout ),
	.datab(!\master|Selector27~0_combout ),
	.datac(!\master|state_reg~19_combout ),
	.datad(!\master|Selector37~1_combout ),
	.datae(!\master|state_reg.STATE_STOP~q ),
	.dataf(!\master|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~24 .extended_lut = "off";
defparam \master|phy_state_reg~24 .lut_mask = 64'h0000000080000000;
defparam \master|phy_state_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \master|phy_state_reg~25 (
// Equation(s):
// \master|phy_state_reg~25_combout  = ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( \master|phy_state_reg.PHY_STATE_START_2~q  ) ) # ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( \master|phy_state_reg.PHY_STATE_START_2~q  & ( 
// \master|phy_rx_data_reg~0_combout  ) ) ) # ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( !\master|phy_state_reg.PHY_STATE_START_2~q  & ( (!\master|phy_rx_data_reg~0_combout ) # (((\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ) # 
// (\master|phy_state_reg~24_combout )) # (\master|phy_state_reg.PHY_STATE_READ_BIT_4~q )) ) ) ) # ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( !\master|phy_state_reg.PHY_STATE_START_2~q  & ( (\master|phy_rx_data_reg~0_combout  & 
// ((\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ) # (\master|phy_state_reg.PHY_STATE_READ_BIT_4~q ))) ) ) )

	.dataa(!\master|phy_rx_data_reg~0_combout ),
	.datab(!\master|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.datac(!\master|phy_state_reg~24_combout ),
	.datad(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.datae(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.dataf(!\master|phy_state_reg.PHY_STATE_START_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~25 .extended_lut = "off";
defparam \master|phy_state_reg~25 .lut_mask = 64'h1155BFFF5555FFFF;
defparam \master|phy_state_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N41
dffeas \master|phy_state_reg.PHY_STATE_ACTIVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_ACTIVE .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_ACTIVE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \master|state_reg~23 (
// Equation(s):
// \master|state_reg~23_combout  = ( \master|state_reg.STATE_IDLE~q  & ( \master|cmd_ready_reg~q  & ( (\master|state_reg.STATE_START_WAIT~q  & (((!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & \master|phy_state_reg.PHY_STATE_IDLE~q )) # 
// (\master|bus_active_reg~q ))) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( \master|cmd_ready_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ((!\master|phy_state_reg.PHY_STATE_IDLE~q  & (\master|bus_active_reg~q )) # 
// (\master|phy_state_reg.PHY_STATE_IDLE~q  & ((\master|state_reg.STATE_START_WAIT~q ))))) # (\master|phy_state_reg.PHY_STATE_ACTIVE~q  & (\master|bus_active_reg~q )) ) ) ) # ( \master|state_reg.STATE_IDLE~q  & ( !\master|cmd_ready_reg~q  & ( 
// (\master|state_reg.STATE_START_WAIT~q  & (((!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & \master|phy_state_reg.PHY_STATE_IDLE~q )) # (\master|bus_active_reg~q ))) ) ) ) # ( !\master|state_reg.STATE_IDLE~q  & ( !\master|cmd_ready_reg~q  & ( 
// (\master|state_reg.STATE_START_WAIT~q  & (((!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & \master|phy_state_reg.PHY_STATE_IDLE~q )) # (\master|bus_active_reg~q ))) ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datab(!\master|bus_active_reg~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(!\master|state_reg.STATE_START_WAIT~q ),
	.datae(!\master|state_reg.STATE_IDLE~q ),
	.dataf(!\master|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_reg~23 .extended_lut = "off";
defparam \master|state_reg~23 .lut_mask = 64'h003B003B313B003B;
defparam \master|state_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N2
dffeas \master|state_reg.STATE_START_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|state_reg~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_START_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_START_WAIT .is_wysiwyg = "true";
defparam \master|state_reg.STATE_START_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N42
cyclonev_lcell_comb \master|bit_count_reg[3]~0 (
// Equation(s):
// \master|bit_count_reg[3]~0_combout  = ( !\master|state_reg.STATE_START~q  & ( (!\master|state_reg.STATE_START_WAIT~q  & (!\master|state_reg.STATE_ADDRESS_2~q  & (!\master|state_reg.STATE_ACTIVE_READ~q  & \master|state_reg.STATE_IDLE~q ))) ) )

	.dataa(!\master|state_reg.STATE_START_WAIT~q ),
	.datab(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datac(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datad(!\master|state_reg.STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\master|state_reg.STATE_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bit_count_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bit_count_reg[3]~0 .extended_lut = "off";
defparam \master|bit_count_reg[3]~0 .lut_mask = 64'h0080008000000000;
defparam \master|bit_count_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \master|Selector22~0 (
// Equation(s):
// \master|Selector22~0_combout  = ( \master|bit_count_reg [1] & ( (\master|bit_count_reg[3]~0_combout  & \master|bit_count_reg [2]) ) ) # ( !\master|bit_count_reg [1] & ( (\master|bit_count_reg[3]~0_combout  & (!\master|bit_count_reg [0] $ 
// (\master|bit_count_reg [2]))) ) )

	.dataa(!\master|bit_count_reg[3]~0_combout ),
	.datab(gnd),
	.datac(!\master|bit_count_reg [0]),
	.datad(!\master|bit_count_reg [2]),
	.datae(gnd),
	.dataf(!\master|bit_count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector22~0 .extended_lut = "off";
defparam \master|Selector22~0 .lut_mask = 64'h5005500500550055;
defparam \master|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N35
dffeas \master|bit_count_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|bit_count_reg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bit_count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master|bit_count_reg[2] .is_wysiwyg = "true";
defparam \master|bit_count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \master|state_reg~19 (
// Equation(s):
// \master|state_reg~19_combout  = ( \master|mode_stop_reg~q  & ( \master|state_reg.STATE_READ~q  & ( (!\master|bit_count_reg [2] & (!\master|bit_count_reg [0] & (!\master|bit_count_reg [1] & !\master|bit_count_reg [3]))) ) ) )

	.dataa(!\master|bit_count_reg [2]),
	.datab(!\master|bit_count_reg [0]),
	.datac(!\master|bit_count_reg [1]),
	.datad(!\master|bit_count_reg [3]),
	.datae(!\master|mode_stop_reg~q ),
	.dataf(!\master|state_reg.STATE_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_reg~19 .extended_lut = "off";
defparam \master|state_reg~19 .lut_mask = 64'h0000000000008000;
defparam \master|state_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \master|phy_state_next~4 (
// Equation(s):
// \master|phy_state_next~4_combout  = ( \master|state_reg.STATE_STOP~q  & ( !\master|Selector27~0_combout  & ( (!\master|Selector27~1_combout  & (!\master|state_reg~19_combout  & (!\master|Selector37~1_combout  & \master|phy_state_next~0_combout ))) ) ) )

	.dataa(!\master|Selector27~1_combout ),
	.datab(!\master|state_reg~19_combout ),
	.datac(!\master|Selector37~1_combout ),
	.datad(!\master|phy_state_next~0_combout ),
	.datae(!\master|state_reg.STATE_STOP~q ),
	.dataf(!\master|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_next~4 .extended_lut = "off";
defparam \master|phy_state_next~4 .lut_mask = 64'h0000008000000000;
defparam \master|phy_state_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N2
dffeas \master|phy_state_reg.PHY_STATE_STOP_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_STOP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_STOP_1 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_STOP_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \master|scl_o_reg~0 (
// Equation(s):
// \master|scl_o_reg~0_combout  = ( !\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q  & ( (!\master|phy_state_reg.PHY_STATE_STOP_1~q  & (!\master|phy_state_reg.PHY_STATE_REPEATED_START_1~q  & !\master|phy_state_reg.PHY_STATE_READ_BIT_1~q )) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_STOP_1~q ),
	.datab(gnd),
	.datac(!\master|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|scl_o_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|scl_o_reg~0 .extended_lut = "off";
defparam \master|scl_o_reg~0 .lut_mask = 64'hA000A00000000000;
defparam \master|scl_o_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \master|WideOr17~1 (
// Equation(s):
// \master|WideOr17~1_combout  = ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( (!\master|phy_state_reg.PHY_STATE_READ_BIT_2~q  & (!\master|phy_state_reg.PHY_STATE_STOP_2~q  & !\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q )) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datab(gnd),
	.datac(!\master|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|WideOr17~1 .extended_lut = "off";
defparam \master|WideOr17~1 .lut_mask = 64'hA000A00000000000;
defparam \master|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \master|scl_o_reg~1 (
// Equation(s):
// \master|scl_o_reg~1_combout  = ( \master|scl_o_reg~q  & ( \master|WideOr17~0_combout  & ( (\KEY[0]~input_o  & (\master|scl_o_reg~0_combout  & \master|phy_state_reg.PHY_STATE_IDLE~q )) ) ) ) # ( !\master|scl_o_reg~q  & ( \master|WideOr17~0_combout  & ( 
// (\KEY[0]~input_o  & (\master|scl_o_reg~0_combout  & (\master|phy_state_reg.PHY_STATE_IDLE~q  & \master|WideOr17~1_combout ))) ) ) ) # ( \master|scl_o_reg~q  & ( !\master|WideOr17~0_combout  & ( (\KEY[0]~input_o  & (\master|scl_o_reg~0_combout  & 
// \master|phy_state_reg.PHY_STATE_IDLE~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\master|scl_o_reg~0_combout ),
	.datac(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(!\master|WideOr17~1_combout ),
	.datae(!\master|scl_o_reg~q ),
	.dataf(!\master|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|scl_o_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|scl_o_reg~1 .extended_lut = "off";
defparam \master|scl_o_reg~1 .lut_mask = 64'h0000010100010101;
defparam \master|scl_o_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N20
dffeas \master|scl_o_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|scl_o_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|scl_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|scl_o_reg .is_wysiwyg = "true";
defparam \master|scl_o_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N40
dffeas \master|scl_i_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|scl_o_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|scl_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|scl_i_reg .is_wysiwyg = "true";
defparam \master|scl_i_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \master|sda_o_reg~0 (
// Equation(s):
// \master|sda_o_reg~0_combout  = ( \master|LessThan2~1_combout  & ( \master|sda_o_reg~q  & ( \KEY[0]~input_o  ) ) ) # ( !\master|LessThan2~1_combout  & ( \master|sda_o_reg~q  & ( \KEY[0]~input_o  ) ) ) # ( !\master|LessThan2~1_combout  & ( 
// !\master|sda_o_reg~q  & ( (!\master|delay_scl_reg~q  & (\KEY[0]~input_o  & (!\master|LessThan2~2_combout  & !\master|LessThan2~0_combout ))) ) ) )

	.dataa(!\master|delay_scl_reg~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\master|LessThan2~2_combout ),
	.datad(!\master|LessThan2~0_combout ),
	.datae(!\master|LessThan2~1_combout ),
	.dataf(!\master|sda_o_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|sda_o_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|sda_o_reg~0 .extended_lut = "off";
defparam \master|sda_o_reg~0 .lut_mask = 64'h2000000033333333;
defparam \master|sda_o_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \master|Selector38~0 (
// Equation(s):
// \master|Selector38~0_combout  = ( !\master|Selector27~0_combout  & ( \master|sda_o_reg~q  & ( (!\master|state_reg~19_combout  & (\master|Selector37~1_combout  & !\master|Selector27~1_combout )) ) ) ) # ( !\master|Selector27~0_combout  & ( 
// !\master|sda_o_reg~q  & ( (!\master|state_reg~19_combout  & (!\master|Selector27~1_combout  & ((!\master|state_reg.STATE_STOP~q ) # (\master|Selector37~1_combout )))) ) ) )

	.dataa(!\master|state_reg~19_combout ),
	.datab(!\master|state_reg.STATE_STOP~q ),
	.datac(!\master|Selector37~1_combout ),
	.datad(!\master|Selector27~1_combout ),
	.datae(!\master|Selector27~0_combout ),
	.dataf(!\master|sda_o_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector38~0 .extended_lut = "off";
defparam \master|Selector38~0 .lut_mask = 64'h8A0000000A000000;
defparam \master|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \master|Selector38~1 (
// Equation(s):
// \master|Selector38~1_combout  = ( \master|bit_count_reg [1] & ( \master|bit_count_reg [2] & ( (\master|addr_reg [1] & (!\master|bit_count_reg [0] & \master|state_reg.STATE_ADDRESS_1~q )) ) ) ) # ( !\master|bit_count_reg [1] & ( \master|bit_count_reg [2] & 
// ( (\master|addr_reg [1] & \master|state_reg.STATE_ADDRESS_1~q ) ) ) ) # ( \master|bit_count_reg [1] & ( !\master|bit_count_reg [2] & ( (\master|addr_reg [1] & (\master|bit_count_reg [0] & \master|state_reg.STATE_ADDRESS_1~q )) ) ) ) # ( 
// !\master|bit_count_reg [1] & ( !\master|bit_count_reg [2] & ( (!\master|bit_count_reg [3] & (\master|addr_reg [1] & (\master|bit_count_reg [0] & \master|state_reg.STATE_ADDRESS_1~q ))) ) ) )

	.dataa(!\master|bit_count_reg [3]),
	.datab(!\master|addr_reg [1]),
	.datac(!\master|bit_count_reg [0]),
	.datad(!\master|state_reg.STATE_ADDRESS_1~q ),
	.datae(!\master|bit_count_reg [1]),
	.dataf(!\master|bit_count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector38~1 .extended_lut = "off";
defparam \master|Selector38~1 .lut_mask = 64'h0002000300330030;
defparam \master|Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \master|Selector38~2 (
// Equation(s):
// \master|Selector38~2_combout  = ( \master|Selector27~0_combout  & ( \master|addr_reg [1] & ( (!\master|state_reg~19_combout  & (!\master|Selector38~1_combout  & ((!\master|Selector27~1_combout ) # (\KEY[1]~input_o )))) ) ) ) # ( 
// !\master|Selector27~0_combout  & ( \master|addr_reg [1] & ( (!\master|state_reg~19_combout  & ((!\master|Selector27~1_combout ) # ((!\master|Selector38~1_combout  & \KEY[1]~input_o )))) ) ) ) # ( \master|Selector27~0_combout  & ( !\master|addr_reg [1] & ( 
// (!\master|state_reg~19_combout  & (!\master|Selector38~1_combout  & !\master|Selector27~1_combout )) ) ) ) # ( !\master|Selector27~0_combout  & ( !\master|addr_reg [1] & ( (!\master|state_reg~19_combout  & !\master|Selector27~1_combout ) ) ) )

	.dataa(!\master|state_reg~19_combout ),
	.datab(!\master|Selector38~1_combout ),
	.datac(!\master|Selector27~1_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\master|Selector27~0_combout ),
	.dataf(!\master|addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector38~2 .extended_lut = "off";
defparam \master|Selector38~2 .lut_mask = 64'hA0A08080A0A88088;
defparam \master|Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \master|Selector38~3 (
// Equation(s):
// \master|Selector38~3_combout  = ( \master|Selector20~0_combout  & ( \master|sda_o_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_STOP_2~q  & \master|phy_state_reg.PHY_STATE_IDLE~q ) ) ) ) # ( !\master|Selector20~0_combout  & ( \master|sda_o_reg~q  & ( 
// (!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & !\master|phy_state_reg.PHY_STATE_STOP_2~q ) ) ) ) # ( \master|Selector20~0_combout  & ( !\master|sda_o_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_STOP_2~q  & (\master|phy_state_reg.PHY_STATE_IDLE~q  & 
// ((\master|phy_state_reg.PHY_STATE_ACTIVE~q ) # (\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q )))) ) ) ) # ( !\master|Selector20~0_combout  & ( !\master|sda_o_reg~q  & ( (!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & 
// (!\master|phy_state_reg.PHY_STATE_STOP_2~q  & ((!\master|phy_state_reg.PHY_STATE_IDLE~q ) # (\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q )))) ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datab(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datae(!\master|Selector20~0_combout ),
	.dataf(!\master|sda_o_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector38~3 .extended_lut = "off";
defparam \master|Selector38~3 .lut_mask = 64'hC0400070C0C000F0;
defparam \master|Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \master|sda_o_reg~1 (
// Equation(s):
// \master|sda_o_reg~1_combout  = ( \master|Selector38~2_combout  & ( \master|Selector38~3_combout  & ( (\master|sda_o_reg~0_combout  & ((!\master|Selector38~0_combout ) # ((!\master|phy_rx_data_reg~0_combout ) # (!\master|phy_state_reg.PHY_STATE_ACTIVE~q 
// )))) ) ) ) # ( !\master|Selector38~2_combout  & ( \master|Selector38~3_combout  & ( (\master|sda_o_reg~0_combout  & ((!\master|phy_rx_data_reg~0_combout ) # (!\master|phy_state_reg.PHY_STATE_ACTIVE~q ))) ) ) ) # ( \master|Selector38~2_combout  & ( 
// !\master|Selector38~3_combout  & ( (\master|sda_o_reg~0_combout  & !\master|phy_rx_data_reg~0_combout ) ) ) ) # ( !\master|Selector38~2_combout  & ( !\master|Selector38~3_combout  & ( (\master|sda_o_reg~0_combout  & !\master|phy_rx_data_reg~0_combout ) ) 
// ) )

	.dataa(!\master|sda_o_reg~0_combout ),
	.datab(!\master|Selector38~0_combout ),
	.datac(!\master|phy_rx_data_reg~0_combout ),
	.datad(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datae(!\master|Selector38~2_combout ),
	.dataf(!\master|Selector38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|sda_o_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|sda_o_reg~1 .extended_lut = "off";
defparam \master|sda_o_reg~1 .lut_mask = 64'h5050505055505554;
defparam \master|sda_o_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N14
dffeas \master|sda_o_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|sda_o_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|sda_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|sda_o_reg .is_wysiwyg = "true";
defparam \master|sda_o_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N34
dffeas \master|sda_i_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|sda_o_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|sda_i_reg .is_wysiwyg = "true";
defparam \master|sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N4
dffeas \master|last_sda_i_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|sda_i_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|last_sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|last_sda_i_reg .is_wysiwyg = "true";
defparam \master|last_sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \master|bus_active_reg~0 (
// Equation(s):
// \master|bus_active_reg~0_combout  = ( \master|last_sda_i_reg~q  & ( (\master|bus_active_reg~q  & ((\master|sda_i_reg~q ) # (\master|scl_i_reg~q ))) ) ) # ( !\master|last_sda_i_reg~q  & ( ((!\master|scl_i_reg~q  & \master|sda_i_reg~q )) # 
// (\master|bus_active_reg~q ) ) )

	.dataa(!\master|bus_active_reg~q ),
	.datab(gnd),
	.datac(!\master|scl_i_reg~q ),
	.datad(!\master|sda_i_reg~q ),
	.datae(gnd),
	.dataf(!\master|last_sda_i_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bus_active_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bus_active_reg~0 .extended_lut = "off";
defparam \master|bus_active_reg~0 .lut_mask = 64'h55F555F505550555;
defparam \master|bus_active_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N56
dffeas \master|bus_active_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|bus_active_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bus_active_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|bus_active_reg .is_wysiwyg = "true";
defparam \master|bus_active_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \master|Selector20~0 (
// Equation(s):
// \master|Selector20~0_combout  = ( !\master|state_reg.STATE_START~q  & ( ((!\master|state_reg.STATE_START_WAIT~q  & ((!\master|cmd_ready_reg~q ) # (\master|state_reg.STATE_IDLE~q )))) # (\master|bus_active_reg~q ) ) )

	.dataa(!\master|bus_active_reg~q ),
	.datab(!\master|state_reg.STATE_IDLE~q ),
	.datac(!\master|cmd_ready_reg~q ),
	.datad(!\master|state_reg.STATE_START_WAIT~q ),
	.datae(gnd),
	.dataf(!\master|state_reg.STATE_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector20~0 .extended_lut = "off";
defparam \master|Selector20~0 .lut_mask = 64'hF755F75500000000;
defparam \master|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \master|phy_state_reg~23 (
// Equation(s):
// \master|phy_state_reg~23_combout  = ( \master|phy_rx_data_reg~0_combout  & ( (!\master|phy_state_reg.PHY_STATE_STOP_3~q  & (\KEY[0]~input_o  & ((!\master|Selector20~0_combout ) # (\master|phy_state_reg.PHY_STATE_IDLE~q )))) ) ) # ( 
// !\master|phy_rx_data_reg~0_combout  & ( (\master|phy_state_reg.PHY_STATE_IDLE~q  & \KEY[0]~input_o ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|Selector20~0_combout ),
	.datac(!\master|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\master|phy_rx_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~23 .extended_lut = "off";
defparam \master|phy_state_reg~23 .lut_mask = 64'h0055005500D000D0;
defparam \master|phy_state_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N29
dffeas \master|phy_state_reg.PHY_STATE_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_IDLE .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \master|data_out_valid_reg~0 (
// Equation(s):
// \master|data_out_valid_reg~0_combout  = ( \master|Selector37~0_combout  & ( (\KEY[0]~input_o  & (\master|state_reg.STATE_READ~q  & ((!\master|phy_state_reg.PHY_STATE_IDLE~q ) # (\master|phy_state_reg.PHY_STATE_ACTIVE~q )))) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\master|state_reg.STATE_READ~q ),
	.datae(gnd),
	.dataf(!\master|Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|data_out_valid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|data_out_valid_reg~0 .extended_lut = "off";
defparam \master|data_out_valid_reg~0 .lut_mask = 64'h00000000000B000B;
defparam \master|data_out_valid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N32
dffeas \master|data_out_valid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|data_out_valid_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|data_out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|data_out_valid_reg .is_wysiwyg = "true";
defparam \master|data_out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \master|Selector38~4 (
// Equation(s):
// \master|Selector38~4_combout  = ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( \master|phy_state_reg.PHY_STATE_IDLE~q  ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector38~4 .extended_lut = "off";
defparam \master|Selector38~4 .lut_mask = 64'h5555555500000000;
defparam \master|Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \master|cmd_ready_reg~0 (
// Equation(s):
// \master|cmd_ready_reg~0_combout  = ( \KEY[0]~input_o  & ( !\master|Selector38~4_combout  & ( (!\master|cmd_ready_reg~q  & ((!\master|state_reg.STATE_IDLE~q ) # ((!\master|data_out_valid_reg~q  & \master|state_reg.STATE_ACTIVE_READ~q )))) ) ) )

	.dataa(!\master|cmd_ready_reg~q ),
	.datab(!\master|data_out_valid_reg~q ),
	.datac(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datad(!\master|state_reg.STATE_IDLE~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\master|Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|cmd_ready_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|cmd_ready_reg~0 .extended_lut = "off";
defparam \master|cmd_ready_reg~0 .lut_mask = 64'h0000AA0800000000;
defparam \master|cmd_ready_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N44
dffeas \master|cmd_ready_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|cmd_ready_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|cmd_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|cmd_ready_reg .is_wysiwyg = "true";
defparam \master|cmd_ready_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \master|state_reg~21 (
// Equation(s):
// \master|state_reg~21_combout  = ( \master|state_reg.STATE_ACTIVE_READ~q  & ( \master|mode_stop_reg~q  & ( (!\master|cmd_ready_reg~q ) # (\master|Selector38~4_combout ) ) ) ) # ( \master|state_reg.STATE_ACTIVE_READ~q  & ( !\master|mode_stop_reg~q  & ( 
// (!\master|cmd_ready_reg~q ) # (((\master|state_reg.STATE_READ~q  & \master|Selector37~0_combout )) # (\master|Selector38~4_combout )) ) ) ) # ( !\master|state_reg.STATE_ACTIVE_READ~q  & ( !\master|mode_stop_reg~q  & ( (!\master|Selector38~4_combout  & 
// (\master|state_reg.STATE_READ~q  & \master|Selector37~0_combout )) ) ) )

	.dataa(!\master|cmd_ready_reg~q ),
	.datab(!\master|Selector38~4_combout ),
	.datac(!\master|state_reg.STATE_READ~q ),
	.datad(!\master|Selector37~0_combout ),
	.datae(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.dataf(!\master|mode_stop_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|state_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|state_reg~21 .extended_lut = "off";
defparam \master|state_reg~21 .lut_mask = 64'h000CBBBF0000BBBB;
defparam \master|state_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N47
dffeas \master|state_reg.STATE_ACTIVE_READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|state_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|state_reg.STATE_ACTIVE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|state_reg.STATE_ACTIVE_READ .is_wysiwyg = "true";
defparam \master|state_reg.STATE_ACTIVE_READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \master|Selector24~0 (
// Equation(s):
// \master|Selector24~0_combout  = ( !\master|state_reg.STATE_START_WAIT~q  & ( !\master|bit_count_reg [0] & ( (!\master|state_reg.STATE_ACTIVE_READ~q  & (!\master|state_reg.STATE_START~q  & (!\master|state_reg.STATE_ADDRESS_2~q  & 
// \master|state_reg.STATE_IDLE~q ))) ) ) )

	.dataa(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datab(!\master|state_reg.STATE_START~q ),
	.datac(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datad(!\master|state_reg.STATE_IDLE~q ),
	.datae(!\master|state_reg.STATE_START_WAIT~q ),
	.dataf(!\master|bit_count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector24~0 .extended_lut = "off";
defparam \master|Selector24~0 .lut_mask = 64'h0080000000000000;
defparam \master|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N17
dffeas \master|bit_count_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|bit_count_reg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bit_count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master|bit_count_reg[0] .is_wysiwyg = "true";
defparam \master|bit_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N27
cyclonev_lcell_comb \master|Selector23~0 (
// Equation(s):
// \master|Selector23~0_combout  = ( \master|bit_count_reg[3]~0_combout  & ( !\master|bit_count_reg [0] $ (\master|bit_count_reg [1]) ) )

	.dataa(!\master|bit_count_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|bit_count_reg [1]),
	.datae(gnd),
	.dataf(!\master|bit_count_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector23~0 .extended_lut = "off";
defparam \master|Selector23~0 .lut_mask = 64'h00000000AA55AA55;
defparam \master|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N29
dffeas \master|bit_count_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|bit_count_reg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bit_count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master|bit_count_reg[1] .is_wysiwyg = "true";
defparam \master|bit_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \master|Selector27~0 (
// Equation(s):
// \master|Selector27~0_combout  = ( \master|bit_count_reg [2] & ( \master|state_reg.STATE_ADDRESS_1~q  ) ) # ( !\master|bit_count_reg [2] & ( (\master|state_reg.STATE_ADDRESS_1~q  & (((\master|bit_count_reg [3]) # (\master|bit_count_reg [0])) # 
// (\master|bit_count_reg [1]))) ) )

	.dataa(!\master|bit_count_reg [1]),
	.datab(!\master|bit_count_reg [0]),
	.datac(!\master|bit_count_reg [3]),
	.datad(!\master|state_reg.STATE_ADDRESS_1~q ),
	.datae(gnd),
	.dataf(!\master|bit_count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|Selector27~0 .extended_lut = "off";
defparam \master|Selector27~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \master|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \master|phy_state_next~3 (
// Equation(s):
// \master|phy_state_next~3_combout  = ( !\master|state_reg~19_combout  & ( (!\master|Selector27~0_combout  & (\master|phy_state_next~0_combout  & (!\master|Selector27~1_combout  & \master|Selector37~1_combout ))) ) )

	.dataa(!\master|Selector27~0_combout ),
	.datab(!\master|phy_state_next~0_combout ),
	.datac(!\master|Selector27~1_combout ),
	.datad(!\master|Selector37~1_combout ),
	.datae(gnd),
	.dataf(!\master|state_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_next~3 .extended_lut = "off";
defparam \master|phy_state_next~3 .lut_mask = 64'h0020002000000000;
defparam \master|phy_state_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N38
dffeas \master|phy_state_reg.PHY_STATE_READ_BIT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_1 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N21
cyclonev_lcell_comb \master|phy_state_reg~32 (
// Equation(s):
// \master|phy_state_reg~32_combout  = ( \KEY[0]~input_o  & ( \master|phy_state_reg.PHY_STATE_READ_BIT_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_state_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_state_reg~32 .extended_lut = "off";
defparam \master|phy_state_reg~32 .lut_mask = 64'h0000000000FF00FF;
defparam \master|phy_state_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N23
dffeas \master|phy_state_reg.PHY_STATE_READ_BIT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_state_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master|scl_o_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_2 .is_wysiwyg = "true";
defparam \master|phy_state_reg.PHY_STATE_READ_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \master|phy_rx_data_reg~1 (
// Equation(s):
// \master|phy_rx_data_reg~1_combout  = ( \master|sda_i_reg~q  & ( (\master|phy_rx_data_reg~q  & ((!\master|phy_state_reg.PHY_STATE_READ_BIT_2~q ) # (!\master|phy_rx_data_reg~0_combout ))) ) ) # ( !\master|sda_i_reg~q  & ( 
// ((\master|phy_state_reg.PHY_STATE_READ_BIT_2~q  & \master|phy_rx_data_reg~0_combout )) # (\master|phy_rx_data_reg~q ) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datab(gnd),
	.datac(!\master|phy_rx_data_reg~0_combout ),
	.datad(!\master|phy_rx_data_reg~q ),
	.datae(gnd),
	.dataf(!\master|sda_i_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|phy_rx_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|phy_rx_data_reg~1 .extended_lut = "off";
defparam \master|phy_rx_data_reg~1 .lut_mask = 64'h05FF05FF00FA00FA;
defparam \master|phy_rx_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N52
dffeas \master|phy_rx_data_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|phy_rx_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|phy_rx_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|phy_rx_data_reg .is_wysiwyg = "true";
defparam \master|phy_rx_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \master|data_out_last_reg~0 (
// Equation(s):
// \master|data_out_last_reg~0_combout  = ( \master|state_reg.STATE_READ~q  & ( \master|Selector37~0_combout  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q ) # (\master|phy_state_reg.PHY_STATE_ACTIVE~q ) ) ) )

	.dataa(gnd),
	.datab(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(gnd),
	.datae(!\master|state_reg.STATE_READ~q ),
	.dataf(!\master|Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|data_out_last_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|data_out_last_reg~0 .extended_lut = "off";
defparam \master|data_out_last_reg~0 .lut_mask = 64'h000000000000F3F3;
defparam \master|data_out_last_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N58
dffeas \master|data_out_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|phy_rx_data_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|data_out_last_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|data_out_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master|data_out_reg[0] .is_wysiwyg = "true";
defparam \master|data_out_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( count[0] ) + ( VCC ) + ( !VCC ))
// \Add0~38  = CARRY(( count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!count[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N32
dffeas \count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( count[1] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N35
dffeas \count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( count[2] ) + ( GND ) + ( \Add0~42  ))
// \Add0~34  = CARRY(( count[2] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N38
dffeas \count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( count[3] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count[4] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( count[4] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!count[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N44
dffeas \count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( count[5] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N47
dffeas \count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( count[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~46  = CARRY(( count[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( count[7] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( count[7] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N53
dffeas \count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( count[8] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( count[8] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N56
dffeas \count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( count[9] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( count[9] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N59
dffeas \count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( count[10] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( count[10] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N2
dffeas \count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( count[11] ) + ( GND ) + ( \Add0~62  ))
// \Add0~18  = CARRY(( count[11] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N5
dffeas \count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count[12] ) + ( GND ) + ( \Add0~18  ))
// \Add0~10  = CARRY(( count[12] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!count[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N8
dffeas \count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count[13] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( count[13] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N11
dffeas \count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( count[14] ) + ( GND ) + ( \Add0~14  ))
// \Add0~74  = CARRY(( count[14] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!count[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N14
dffeas \count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( count[15] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( count[15] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N17
dffeas \count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( count[16] ) + ( GND ) + ( \Add0~78  ))
// \Add0~90  = CARRY(( count[16] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N20
dffeas \count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( count[17] ) + ( GND ) + ( \Add0~90  ))
// \Add0~70  = CARRY(( count[17] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N23
dffeas \count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( count[18] ) + ( GND ) + ( \Add0~70  ))
// \Add0~86  = CARRY(( count[18] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N26
dffeas \count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( count[19] ) + ( GND ) + ( \Add0~86  ))
// \Add0~66  = CARRY(( count[19] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N29
dffeas \count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( count[20] ) + ( GND ) + ( \Add0~66  ))
// \Add0~82  = CARRY(( count[20] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(!count[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N32
dffeas \count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( count[16] & ( (!count[20] & ((!count[19]) # ((!count[17] & !count[18])))) ) ) # ( !count[16] & ( (!count[20] & ((!count[18]) # (!count[19]))) ) )

	.dataa(!count[17]),
	.datab(!count[20]),
	.datac(!count[18]),
	.datad(!count[19]),
	.datae(gnd),
	.dataf(!count[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hCCC0CCC0CC80CC80;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N57
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( count[14] & ( (count[17] & (count[15] & count[19])) ) )

	.dataa(!count[17]),
	.datab(gnd),
	.datac(!count[15]),
	.datad(!count[19]),
	.datae(gnd),
	.dataf(!count[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000050005;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count[21] ) + ( GND ) + ( \Add0~82  ))
// \Add0~6  = CARRY(( count[21] ) + ( GND ) + ( \Add0~82  ))

	.dataa(!count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N35
dffeas \count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( count[8] & ( count[6] & ( (count[10] & (count[9] & count[7])) ) ) )

	.dataa(!count[10]),
	.datab(!count[9]),
	.datac(!count[7]),
	.datad(gnd),
	.datae(!count[8]),
	.dataf(!count[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0000000000000101;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !count[0] & ( !count[3] & ( (!count[2] & (!count[4] & !count[1])) ) ) )

	.dataa(!count[2]),
	.datab(!count[4]),
	.datac(!count[1]),
	.datad(gnd),
	.datae(!count[0]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !count[12] & ( \LessThan0~0_combout  & ( (!count[13] & ((!\LessThan0~1_combout ) # ((!count[11]) # (!count[5])))) ) ) ) # ( !count[12] & ( !\LessThan0~0_combout  & ( (!count[13] & ((!\LessThan0~1_combout ) # (!count[11]))) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!count[11]),
	.datac(!count[5]),
	.datad(!count[13]),
	.datae(!count[12]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hEE000000FE000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N36
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count[22] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N38
dffeas \count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( count[22] & ( !\master|cmd_ready_reg~q  & ( (count[21] & ((!\LessThan0~4_combout ) # ((\LessThan0~3_combout  & !\LessThan0~2_combout )))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\LessThan0~3_combout ),
	.datac(!count[21]),
	.datad(!\LessThan0~2_combout ),
	.datae(!count[22]),
	.dataf(!\master|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h00000B0A00000000;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb LED0(
// Equation(s):
// \LED0~combout  = ( \LED0~combout  & ( !\comb~0_combout  ) ) # ( !\LED0~combout  & ( (\master|cmd_ready_reg~q  & !\comb~0_combout ) ) )

	.dataa(!\master|cmd_ready_reg~q ),
	.datab(gnd),
	.datac(!\comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LED0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam LED0.extended_lut = "off";
defparam LED0.lut_mask = 64'h50505050F0F0F0F0;
defparam LED0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \master|data_in_ready_reg~0 (
// Equation(s):
// \master|data_in_ready_reg~0_combout  = ( \master|state_reg.STATE_WRITE_1~q  & ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( \KEY[0]~input_o  ) ) ) # ( !\master|state_reg.STATE_WRITE_1~q  & ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( 
// (\master|state_reg.STATE_ADDRESS_2~q  & (!\master|addr_reg [1] & \KEY[0]~input_o )) ) ) ) # ( \master|state_reg.STATE_WRITE_1~q  & ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( (!\master|phy_state_reg.PHY_STATE_IDLE~q  & \KEY[0]~input_o ) ) ) ) # ( 
// !\master|state_reg.STATE_WRITE_1~q  & ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( (\master|state_reg.STATE_ADDRESS_2~q  & (!\master|addr_reg [1] & (!\master|phy_state_reg.PHY_STATE_IDLE~q  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datab(!\master|addr_reg [1]),
	.datac(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\master|state_reg.STATE_WRITE_1~q ),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|data_in_ready_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|data_in_ready_reg~0 .extended_lut = "off";
defparam \master|data_in_ready_reg~0 .lut_mask = 64'h004000F0004400FF;
defparam \master|data_in_ready_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N49
dffeas \master|data_in_ready_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|data_in_ready_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|data_in_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|data_in_ready_reg .is_wysiwyg = "true";
defparam \master|data_in_ready_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N7
dffeas \master|data_out_last_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\master|mode_stop_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master|data_out_last_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|data_out_last_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|data_out_last_reg .is_wysiwyg = "true";
defparam \master|data_out_last_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N36
cyclonev_lcell_comb \master|busy_reg~0 (
// Equation(s):
// \master|busy_reg~0_combout  = ( \master|state_reg.STATE_ACTIVE_READ~q  & ( (!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & \master|phy_state_reg.PHY_STATE_IDLE~q ) ) ) # ( !\master|state_reg.STATE_ACTIVE_READ~q  & ( 
// ((!\master|phy_state_reg.PHY_STATE_ACTIVE~q  & \master|phy_state_reg.PHY_STATE_IDLE~q )) # (\master|state_reg.STATE_IDLE~q ) ) )

	.dataa(gnd),
	.datab(!\master|state_reg.STATE_IDLE~q ),
	.datac(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datad(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\master|state_reg.STATE_ACTIVE_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|busy_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|busy_reg~0 .extended_lut = "off";
defparam \master|busy_reg~0 .lut_mask = 64'h33F333F300F000F0;
defparam \master|busy_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N37
dffeas \master|busy_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|busy_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|busy_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|busy_reg .is_wysiwyg = "true";
defparam \master|busy_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \master|bus_control_next~0 (
// Equation(s):
// \master|bus_control_next~0_combout  = ( \master|phy_state_reg.PHY_STATE_START_2~q  & ( (\master|bus_control_reg~q ) # (\master|phy_rx_data_reg~0_combout ) ) ) # ( !\master|phy_state_reg.PHY_STATE_START_2~q  & ( (\master|bus_control_reg~q  & 
// ((!\master|phy_rx_data_reg~0_combout ) # (!\master|phy_state_reg.PHY_STATE_STOP_3~q ))) ) )

	.dataa(gnd),
	.datab(!\master|phy_rx_data_reg~0_combout ),
	.datac(!\master|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datad(!\master|bus_control_reg~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_START_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|bus_control_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|bus_control_next~0 .extended_lut = "off";
defparam \master|bus_control_next~0 .lut_mask = 64'h00FC00FC33FF33FF;
defparam \master|bus_control_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N49
dffeas \master|bus_control_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|bus_control_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|bus_control_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|bus_control_reg .is_wysiwyg = "true";
defparam \master|bus_control_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \master|missed_ack_reg~0 (
// Equation(s):
// \master|missed_ack_reg~0_combout  = ( \master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( (\master|state_reg.STATE_ADDRESS_2~q  & (\KEY[0]~input_o  & \master|phy_rx_data_reg~q )) ) ) # ( !\master|phy_state_reg.PHY_STATE_ACTIVE~q  & ( 
// (!\master|phy_state_reg.PHY_STATE_IDLE~q  & (\master|state_reg.STATE_ADDRESS_2~q  & (\KEY[0]~input_o  & \master|phy_rx_data_reg~q ))) ) )

	.dataa(!\master|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\master|state_reg.STATE_ADDRESS_2~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\master|phy_rx_data_reg~q ),
	.datae(gnd),
	.dataf(!\master|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master|missed_ack_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master|missed_ack_reg~0 .extended_lut = "off";
defparam \master|missed_ack_reg~0 .lut_mask = 64'h0002000200030003;
defparam \master|missed_ack_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N1
dffeas \master|missed_ack_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\master|missed_ack_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master|missed_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master|missed_ack_reg .is_wysiwyg = "true";
defparam \master|missed_ack_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
