
// Library name: project
// Cell name: strongARM_tb
// View name: schematic
V0 (net1 0) vsource dc=vdd type=dc
V3 (Vin2 0) vsource type=pulse val0=vdd/2 val1=vdd/2 period=1 delay=3u
V2 (Vin1 0) vsource type=pulse val0=vdd/2 val1=vdd/2 period=8u delay=5u
V1 (CLK 0) vsource type=pulse val0=0 val1=vdd period=4u delay=2u
I0 (CLK 0 net1 Vin1 Vin2 outn outp) strongARM_alib
