xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Dec 30, 2025 at 01:44:37 CST
xrun
	-f filelist.txt
		typedefs.sv
		alu.sv
		control.sv
		counter.sv
		register.sv
		scale_mux.sv
		mem.sv
		cpu.sv
		cpu_test.sv
	-access rwc
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
Recompiling... reason: file './alu.sv' is newer than expected.
	expected: Mon Dec 29 17:01:05 2025
	actual:   Tue Dec 30 01:43:06 2025
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmvlog: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
file: alu.sv
	module worklib.alu:sv
		errors: 0, warnings: 0
file: control.sv
	module worklib.control:sv
		errors: 0, warnings: 0
file: counter.sv
	module worklib.counter:sv
		errors: 0, warnings: 0
file: register.sv
	module worklib.register:sv
		errors: 0, warnings: 0
file: scale_mux.sv
	module worklib.scale_mux:sv
		errors: 0, warnings: 0
file: mem.sv
	module worklib.mem:sv
		errors: 0, warnings: 0
file: cpu.sv
	module worklib.cpu:sv
		errors: 0, warnings: 0
file: cpu_test.sv
	module worklib.cpu_test:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 12
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmelab: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		typedefs
		$unit_0x282303d7
		cpu_test
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmvlog_cg: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
		worklib.control:sv <0x4ba6c7bd>
			streams:   6, words:  5188
		worklib.scale_mux:sv <0x31241699>
			streams:   1, words:   259
		worklib.alu:sv <0x5bb9aafb>
			streams:   5, words:  2446
		worklib.counter:sv <0x747fc6a3>
			streams:   2, words:   652
		worklib.register:sv <0x023903b7>
			streams:   2, words:   497
		worklib.cpu_test:sv <0x315a2491>
			streams:  14, words: 16987
		worklib.mem:sv <0x6b268804>
			streams:   4, words:  1415
		worklib.cpu:sv <0x12dabf11>
			streams:  30, words:  6902
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   9       8
		Verilog packages:          1       1
		Registers:                46      45
		Scalar wires:             38       -
		Vectored wires:           25       -
		Always blocks:            12      11
		Initial blocks:            3       3
		Cont. assignments:         3       7
		Pseudo assignments:       36      36
		Compilation units:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.cpu_test:sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmsim: *W,DLCVAR (/home/grads/s/shenyuchun/cds.lib,13): cds.lib Invalid environment variable ''.
Loading snapshot worklib.cpu_test:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> run

****************************************
THE FOLLOWING DEBUG TASKS ARE AVAILABLE:
1- The basic CPU diagnostic.            
2- The advanced CPU diagnostic.         
3- The Fibonacci program.               
****************************************

Enter ' deposit test_number # ; run' 

Simulation stopped via $stop(1) at time 0 FS + 0
./cpu_test.sv:70         $stop; // wait for test number
xcelium> deposit test_number 1; run
CPUtest1 - BASIC CPU DIAGNOSTIC PROGRAM 

THIS TEST SHOULD HALT WITH THE PC AT 17 hex

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: ./control.sv, line = 42, pos = 12
           Scope: cpu_test.cpu1.cntl
            Time: 0 FS + 3

     TIME       PC    INSTR    OP   ADR   DATA

  ----------    --    -----    --   ---   ----

     95.0 ns    00    JMP      7    00     xx     fe
    255.0 ns    1e    JMP      7    1e     00     e3
    415.0 ns    03    LDA      5    03     00     ba
    575.0 ns    04    SKZ      1    04     00     20
    735.0 ns    06    LDA      5    06     00     bb
    895.0 ns    07    SKZ      1    07     ff     20
   1055.0 ns    08    JMP      7    08     ff     ea
   1215.0 ns    0a    STO      6    0a     ff     dc
   1375.0 ns    0b    LDA      5    0b     ff     ba
   1535.0 ns    0c    STO      6    0c     00     dc
   1695.0 ns    0d    LDA      5    0d     00     bc
   1855.0 ns    0e    SKZ      1    0e     00     20
   2015.0 ns    10    XOR      4    10     00     9b
   2175.0 ns    11    SKZ      1    11     ff     20
   2335.0 ns    12    JMP      7    12     ff     f4
   2495.0 ns    14    XOR      4    14     ff     9b
   2655.0 ns    15    SKZ      1    15     00     20
   2815.0 ns    17    HLT      0    17     00     00

CPU TEST 1 PASSED

****************************************
THE FOLLOWING DEBUG TASKS ARE AVAILABLE:
1- The basic CPU diagnostic.            
2- The advanced CPU diagnostic.         
3- The Fibonacci program.               
****************************************

Enter ' deposit test_number # ; run' 

Simulation stopped via $stop(1) at time 2850 NS + 1
./cpu_test.sv:70         $stop; // wait for test number
xcelium> deposit test_number 2; run
CPUtest2 - ADVANCED CPU DIAGNOSTIC PROGRAM

THIS TEST SHOULD HALT WITH THE PC AT 10 hex

     TIME       PC    INSTR    OP   ADR   DATA

  ----------    --    -----    --   ---   ----

   2945.0 ns    00    LDA      5    00     00     bb
   3105.0 ns    01    AND      3    01     aa     7c
   3265.0 ns    02    XOR      4    02     aa     9b
   3425.0 ns    03    SKZ      1    03     00     20
   3585.0 ns    05    ADD      2    05     00     5a
   3745.0 ns    06    SKZ      1    06     01     20
   3905.0 ns    07    JMP      7    07     01     e9
   4065.0 ns    09    XOR      4    09     01     9c
   4225.0 ns    0a    ADD      2    0a     fe     5a
   4385.0 ns    0b    STO      6    0b     ff     dd
   4545.0 ns    0c    LDA      5    0c     ff     ba
   4705.0 ns    0d    ADD      2    0d     01     5d
   4865.0 ns    0e    SKZ      1    0e     00     20
   5025.0 ns    10    HLT      0    10     00     00

CPU TEST 2 PASSED

****************************************
THE FOLLOWING DEBUG TASKS ARE AVAILABLE:
1- The basic CPU diagnostic.            
2- The advanced CPU diagnostic.         
3- The Fibonacci program.               
****************************************

Enter ' deposit test_number # ; run' 

Simulation stopped via $stop(1) at time 5060 NS + 1
./cpu_test.sv:70         $stop; // wait for test number
xcelium> deposit test_number 2; run
CPUtest2 - ADVANCED CPU DIAGNOSTIC PROGRAM

THIS TEST SHOULD HALT WITH THE PC AT 10 hex

     TIME       PC    INSTR    OP   ADR   DATA

  ----------    --    -----    --   ---   ----

   5155.0 ns    00    LDA      5    00     00     bb
   5315.0 ns    01    AND      3    01     aa     7c
   5475.0 ns    02    XOR      4    02     aa     9b
   5635.0 ns    03    SKZ      1    03     00     20
   5795.0 ns    05    ADD      2    05     00     5a
   5955.0 ns    06    SKZ      1    06     01     20
   6115.0 ns    07    JMP      7    07     01     e9
   6275.0 ns    09    XOR      4    09     01     9c
   6435.0 ns    0a    ADD      2    0a     fe     5a
   6595.0 ns    0b    STO      6    0b     ff     dd
   6755.0 ns    0c    LDA      5    0c     ff     ba
   6915.0 ns    0d    ADD      2    0d     01     5d
   7075.0 ns    0e    SKZ      1    0e     00     20
   7235.0 ns    10    HLT      0    10     00     00

CPU TEST 2 PASSED

****************************************
THE FOLLOWING DEBUG TASKS ARE AVAILABLE:
1- The basic CPU diagnostic.            
2- The advanced CPU diagnostic.         
3- The Fibonacci program.               
****************************************

Enter ' deposit test_number # ; run' 

Simulation stopped via $stop(1) at time 7270 NS + 1
./cpu_test.sv:70         $stop; // wait for test number
xcelium> deposit test_number 3; run
CPUtest3 - FIBONACCI NUMBERS to 144

THIS TEST SHOULD HALT WITH THE PC AT 0C hex

     TIME       PC    INSTR    OP   ADR   DATA

  ----------    --    -----    --   ---   ----

   7365.0 ns    00    JMP      7    00     00     e3
Next Fibonacci number is   0
   7525.0 ns    03    LDA      5    03     00     bb
   7685.0 ns    04    STO      6    04     00     dc
   7845.0 ns    05    ADD      2    05     00     5a
   8005.0 ns    06    STO      6    06     01     db
   8165.0 ns    07    LDA      5    07     01     bc
   8325.0 ns    08    STO      6    08     00     da
   8485.0 ns    09    XOR      4    09     00     9d
   8645.0 ns    0a    SKZ      1    0a     90     20
   8805.0 ns    0b    JMP      7    0b     90     e3
Next Fibonacci number is   1
   8965.0 ns    03    LDA      5    03     90     bb
   9125.0 ns    04    STO      6    04     01     dc
   9285.0 ns    05    ADD      2    05     01     5a
   9445.0 ns    06    STO      6    06     01     db
   9605.0 ns    07    LDA      5    07     01     bc
   9765.0 ns    08    STO      6    08     01     da
   9925.0 ns    09    XOR      4    09     01     9d
  10085.0 ns    0a    SKZ      1    0a     91     20
  10245.0 ns    0b    JMP      7    0b     91     e3
Next Fibonacci number is   1
  10405.0 ns    03    LDA      5    03     91     bb
  10565.0 ns    04    STO      6    04     01     dc
  10725.0 ns    05    ADD      2    05     01     5a
  10885.0 ns    06    STO      6    06     02     db
  11045.0 ns    07    LDA      5    07     02     bc
  11205.0 ns    08    STO      6    08     01     da
  11365.0 ns    09    XOR      4    09     01     9d
  11525.0 ns    0a    SKZ      1    0a     91     20
  11685.0 ns    0b    JMP      7    0b     91     e3
Next Fibonacci number is   2
  11845.0 ns    03    LDA      5    03     91     bb
  12005.0 ns    04    STO      6    04     02     dc
  12165.0 ns    05    ADD      2    05     02     5a
  12325.0 ns    06    STO      6    06     03     db
  12485.0 ns    07    LDA      5    07     03     bc
  12645.0 ns    08    STO      6    08     02     da
  12805.0 ns    09    XOR      4    09     02     9d
  12965.0 ns    0a    SKZ      1    0a     92     20
  13125.0 ns    0b    JMP      7    0b     92     e3
Next Fibonacci number is   3
  13285.0 ns    03    LDA      5    03     92     bb
  13445.0 ns    04    STO      6    04     03     dc
  13605.0 ns    05    ADD      2    05     03     5a
  13765.0 ns    06    STO      6    06     05     db
  13925.0 ns    07    LDA      5    07     05     bc
  14085.0 ns    08    STO      6    08     03     da
  14245.0 ns    09    XOR      4    09     03     9d
  14405.0 ns    0a    SKZ      1    0a     93     20
  14565.0 ns    0b    JMP      7    0b     93     e3
Next Fibonacci number is   5
  14725.0 ns    03    LDA      5    03     93     bb
  14885.0 ns    04    STO      6    04     05     dc
  15045.0 ns    05    ADD      2    05     05     5a
  15205.0 ns    06    STO      6    06     08     db
  15365.0 ns    07    LDA      5    07     08     bc
  15525.0 ns    08    STO      6    08     05     da
  15685.0 ns    09    XOR      4    09     05     9d
  15845.0 ns    0a    SKZ      1    0a     95     20
  16005.0 ns    0b    JMP      7    0b     95     e3
Next Fibonacci number is   8
  16165.0 ns    03    LDA      5    03     95     bb
  16325.0 ns    04    STO      6    04     08     dc
  16485.0 ns    05    ADD      2    05     08     5a
  16645.0 ns    06    STO      6    06     0d     db
  16805.0 ns    07    LDA      5    07     0d     bc
  16965.0 ns    08    STO      6    08     08     da
  17125.0 ns    09    XOR      4    09     08     9d
  17285.0 ns    0a    SKZ      1    0a     98     20
  17445.0 ns    0b    JMP      7    0b     98     e3
Next Fibonacci number is  13
  17605.0 ns    03    LDA      5    03     98     bb
  17765.0 ns    04    STO      6    04     0d     dc
  17925.0 ns    05    ADD      2    05     0d     5a
  18085.0 ns    06    STO      6    06     15     db
  18245.0 ns    07    LDA      5    07     15     bc
  18405.0 ns    08    STO      6    08     0d     da
  18565.0 ns    09    XOR      4    09     0d     9d
  18725.0 ns    0a    SKZ      1    0a     9d     20
  18885.0 ns    0b    JMP      7    0b     9d     e3
Next Fibonacci number is  21
  19045.0 ns    03    LDA      5    03     9d     bb
  19205.0 ns    04    STO      6    04     15     dc
  19365.0 ns    05    ADD      2    05     15     5a
  19525.0 ns    06    STO      6    06     22     db
  19685.0 ns    07    LDA      5    07     22     bc
  19845.0 ns    08    STO      6    08     15     da
  20005.0 ns    09    XOR      4    09     15     9d
  20165.0 ns    0a    SKZ      1    0a     85     20
  20325.0 ns    0b    JMP      7    0b     85     e3
Next Fibonacci number is  34
  20485.0 ns    03    LDA      5    03     85     bb
  20645.0 ns    04    STO      6    04     22     dc
  20805.0 ns    05    ADD      2    05     22     5a
  20965.0 ns    06    STO      6    06     37     db
  21125.0 ns    07    LDA      5    07     37     bc
  21285.0 ns    08    STO      6    08     22     da
  21445.0 ns    09    XOR      4    09     22     9d
  21605.0 ns    0a    SKZ      1    0a     b2     20
  21765.0 ns    0b    JMP      7    0b     b2     e3
Next Fibonacci number is  55
  21925.0 ns    03    LDA      5    03     b2     bb
  22085.0 ns    04    STO      6    04     37     dc
  22245.0 ns    05    ADD      2    05     37     5a
  22405.0 ns    06    STO      6    06     59     db
  22565.0 ns    07    LDA      5    07     59     bc
  22725.0 ns    08    STO      6    08     37     da
  22885.0 ns    09    XOR      4    09     37     9d
  23045.0 ns    0a    SKZ      1    0a     a7     20
  23205.0 ns    0b    JMP      7    0b     a7     e3
Next Fibonacci number is  89
  23365.0 ns    03    LDA      5    03     a7     bb
  23525.0 ns    04    STO      6    04     59     dc
  23685.0 ns    05    ADD      2    05     59     5a
  23845.0 ns    06    STO      6    06     90     db
  24005.0 ns    07    LDA      5    07     90     bc
  24165.0 ns    08    STO      6    08     59     da
  24325.0 ns    09    XOR      4    09     59     9d
  24485.0 ns    0a    SKZ      1    0a     c9     20
  24645.0 ns    0b    JMP      7    0b     c9     e3
Next Fibonacci number is 144
  24805.0 ns    03    LDA      5    03     c9     bb
  24965.0 ns    04    STO      6    04     90     dc
  25125.0 ns    05    ADD      2    05     90     5a
  25285.0 ns    06    STO      6    06     e9     db
  25445.0 ns    07    LDA      5    07     e9     bc
  25605.0 ns    08    STO      6    08     90     da
  25765.0 ns    09    XOR      4    09     90     9d
  25925.0 ns    0a    SKZ      1    0a     00     20
  26085.0 ns    0c    HLT      0    0c     00     00

CPU TEST 3 PASSED

****************************************
THE FOLLOWING DEBUG TASKS ARE AVAILABLE:
1- The basic CPU diagnostic.            
2- The advanced CPU diagnostic.         
3- The Fibonacci program.               
****************************************

Enter ' deposit test_number # ; run' 

Simulation stopped via $stop(1) at time 26120 NS + 1
./cpu_test.sv:70         $stop; // wait for test number
xcelium> 