ARM GAS  /tmp/ccYuIkbC.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_hal_msp.c **** /**
   3:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   5:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Src/stm32f0xx_hal_msp.c ****   *
  10:Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f0xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f0xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f0xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f0xx_hal_msp.c ****   *
  18:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f0xx_hal_msp.c ****   */
  20:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f0xx_hal_msp.c **** 
  22:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f0xx_hal_msp.c **** 
  26:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f0xx_hal_msp.c **** 
  28:Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f0xx_hal_msp.c **** 
  31:Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccYuIkbC.s 			page 2


  33:Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f0xx_hal_msp.c ****  
  36:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f0xx_hal_msp.c **** 
  38:Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f0xx_hal_msp.c **** 
  41:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f0xx_hal_msp.c **** 
  43:Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f0xx_hal_msp.c **** 
  46:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f0xx_hal_msp.c **** 
  48:Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f0xx_hal_msp.c **** 
  51:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f0xx_hal_msp.c **** 
  53:Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f0xx_hal_msp.c **** 
  58:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f0xx_hal_msp.c **** 
  60:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f0xx_hal_msp.c **** /**
  62:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f0xx_hal_msp.c ****   */
  64:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f0xx_hal_msp.c **** 
  68:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f0xx_hal_msp.c **** 
  70:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0C4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  /tmp/ccYuIkbC.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Src/stm32f0xx_hal_msp.c **** 
  73:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f0xx_hal_msp.c **** 
  75:Src/stm32f0xx_hal_msp.c ****   __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
  69              		.loc 1 75 3 view .LVU13
  70              		.loc 1 75 3 view .LVU14
  71              		.loc 1 75 3 view .LVU15
  72 0026 044A     		ldr	r2, .L2+4
  73 0028 1368     		ldr	r3, [r2]
  74 002a 1021     		movs	r1, #16
  75 002c 0B43     		orrs	r3, r1
  76 002e 1360     		str	r3, [r2]
  77              		.loc 1 75 3 view .LVU16
  76:Src/stm32f0xx_hal_msp.c **** 
  77:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Src/stm32f0xx_hal_msp.c **** 
  79:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Src/stm32f0xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU17
  79 0030 02B0     		add	sp, sp, #8
  80              		@ sp needed
  81 0032 7047     		bx	lr
  82              	.L3:
  83              		.align	2
  84              	.L2:
  85 0034 00100240 		.word	1073876992
  86 0038 00000140 		.word	1073807360
  87              		.cfi_endproc
  88              	.LFE40:
  90              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  91              		.align	1
  92              		.global	HAL_RTC_MspInit
  93              		.syntax unified
ARM GAS  /tmp/ccYuIkbC.s 			page 4


  94              		.code	16
  95              		.thumb_func
  96              		.fpu softvfp
  98              	HAL_RTC_MspInit:
  99              	.LVL0:
 100              	.LFB41:
  81:Src/stm32f0xx_hal_msp.c **** 
  82:Src/stm32f0xx_hal_msp.c **** /**
  83:Src/stm32f0xx_hal_msp.c **** * @brief RTC MSP Initialization
  84:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Src/stm32f0xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  86:Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Src/stm32f0xx_hal_msp.c **** */
  88:Src/stm32f0xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  89:Src/stm32f0xx_hal_msp.c **** {
 101              		.loc 1 89 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
  90:Src/stm32f0xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 106              		.loc 1 90 3 view .LVU19
 107              		.loc 1 90 10 is_stmt 0 view .LVU20
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 90 5 view .LVU21
 110 0002 054B     		ldr	r3, .L7
 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L6
 113              	.L4:
  91:Src/stm32f0xx_hal_msp.c ****   {
  92:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  93:Src/stm32f0xx_hal_msp.c **** 
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  95:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  97:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  98:Src/stm32f0xx_hal_msp.c **** 
  99:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 100:Src/stm32f0xx_hal_msp.c ****   }
 101:Src/stm32f0xx_hal_msp.c **** 
 102:Src/stm32f0xx_hal_msp.c **** }
 114              		.loc 1 102 1 view .LVU22
 115              		@ sp needed
 116 0008 7047     		bx	lr
 117              	.L6:
  96:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 118              		.loc 1 96 5 is_stmt 1 view .LVU23
 119 000a 044A     		ldr	r2, .L7+4
 120 000c 116A     		ldr	r1, [r2, #32]
 121 000e 8023     		movs	r3, #128
 122 0010 1B02     		lsls	r3, r3, #8
 123 0012 0B43     		orrs	r3, r1
 124 0014 1362     		str	r3, [r2, #32]
 125              		.loc 1 102 1 is_stmt 0 view .LVU24
 126 0016 F7E7     		b	.L4
 127              	.L8:
 128              		.align	2
ARM GAS  /tmp/ccYuIkbC.s 			page 5


 129              	.L7:
 130 0018 00280040 		.word	1073752064
 131 001c 00100240 		.word	1073876992
 132              		.cfi_endproc
 133              	.LFE41:
 135              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 136              		.align	1
 137              		.global	HAL_RTC_MspDeInit
 138              		.syntax unified
 139              		.code	16
 140              		.thumb_func
 141              		.fpu softvfp
 143              	HAL_RTC_MspDeInit:
 144              	.LVL1:
 145              	.LFB42:
 103:Src/stm32f0xx_hal_msp.c **** 
 104:Src/stm32f0xx_hal_msp.c **** /**
 105:Src/stm32f0xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 106:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 107:Src/stm32f0xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 108:Src/stm32f0xx_hal_msp.c **** * @retval None
 109:Src/stm32f0xx_hal_msp.c **** */
 110:Src/stm32f0xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 111:Src/stm32f0xx_hal_msp.c **** {
 146              		.loc 1 111 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 112:Src/stm32f0xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 151              		.loc 1 112 3 view .LVU26
 152              		.loc 1 112 10 is_stmt 0 view .LVU27
 153 0000 0268     		ldr	r2, [r0]
 154              		.loc 1 112 5 view .LVU28
 155 0002 054B     		ldr	r3, .L12
 156 0004 9A42     		cmp	r2, r3
 157 0006 00D0     		beq	.L11
 158              	.L9:
 113:Src/stm32f0xx_hal_msp.c ****   {
 114:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 115:Src/stm32f0xx_hal_msp.c **** 
 116:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 117:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 118:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 119:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 120:Src/stm32f0xx_hal_msp.c **** 
 121:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 122:Src/stm32f0xx_hal_msp.c ****   }
 123:Src/stm32f0xx_hal_msp.c **** 
 124:Src/stm32f0xx_hal_msp.c **** }
 159              		.loc 1 124 1 view .LVU29
 160              		@ sp needed
 161 0008 7047     		bx	lr
 162              	.L11:
 118:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 163              		.loc 1 118 5 is_stmt 1 view .LVU30
 164 000a 044A     		ldr	r2, .L12+4
ARM GAS  /tmp/ccYuIkbC.s 			page 6


 165 000c 136A     		ldr	r3, [r2, #32]
 166 000e 0449     		ldr	r1, .L12+8
 167 0010 0B40     		ands	r3, r1
 168 0012 1362     		str	r3, [r2, #32]
 169              		.loc 1 124 1 is_stmt 0 view .LVU31
 170 0014 F8E7     		b	.L9
 171              	.L13:
 172 0016 C046     		.align	2
 173              	.L12:
 174 0018 00280040 		.word	1073752064
 175 001c 00100240 		.word	1073876992
 176 0020 FF7FFFFF 		.word	-32769
 177              		.cfi_endproc
 178              	.LFE42:
 180              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 181              		.align	1
 182              		.global	HAL_TIM_Base_MspInit
 183              		.syntax unified
 184              		.code	16
 185              		.thumb_func
 186              		.fpu softvfp
 188              	HAL_TIM_Base_MspInit:
 189              	.LVL2:
 190              	.LFB43:
 125:Src/stm32f0xx_hal_msp.c **** 
 126:Src/stm32f0xx_hal_msp.c **** /**
 127:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 128:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 129:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 130:Src/stm32f0xx_hal_msp.c **** * @retval None
 131:Src/stm32f0xx_hal_msp.c **** */
 132:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 133:Src/stm32f0xx_hal_msp.c **** {
 191              		.loc 1 133 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 8
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		.loc 1 133 1 is_stmt 0 view .LVU33
 196 0000 00B5     		push	{lr}
 197              	.LCFI1:
 198              		.cfi_def_cfa_offset 4
 199              		.cfi_offset 14, -4
 200 0002 83B0     		sub	sp, sp, #12
 201              	.LCFI2:
 202              		.cfi_def_cfa_offset 16
 134:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 203              		.loc 1 134 3 is_stmt 1 view .LVU34
 204              		.loc 1 134 15 is_stmt 0 view .LVU35
 205 0004 0268     		ldr	r2, [r0]
 206              		.loc 1 134 5 view .LVU36
 207 0006 0C4B     		ldr	r3, .L17
 208 0008 9A42     		cmp	r2, r3
 209 000a 01D0     		beq	.L16
 210              	.LVL3:
 211              	.L14:
 135:Src/stm32f0xx_hal_msp.c ****   {
 136:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
ARM GAS  /tmp/ccYuIkbC.s 			page 7


 137:Src/stm32f0xx_hal_msp.c **** 
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 139:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 140:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 141:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 142:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 143:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 144:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 145:Src/stm32f0xx_hal_msp.c **** 
 146:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 147:Src/stm32f0xx_hal_msp.c ****   }
 148:Src/stm32f0xx_hal_msp.c **** 
 149:Src/stm32f0xx_hal_msp.c **** }
 212              		.loc 1 149 1 view .LVU37
 213 000c 03B0     		add	sp, sp, #12
 214              		@ sp needed
 215 000e 00BD     		pop	{pc}
 216              	.LVL4:
 217              	.L16:
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 218              		.loc 1 140 5 is_stmt 1 view .LVU38
 219              	.LBB4:
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 220              		.loc 1 140 5 view .LVU39
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 221              		.loc 1 140 5 view .LVU40
 222 0010 0A4A     		ldr	r2, .L17+4
 223 0012 9169     		ldr	r1, [r2, #24]
 224 0014 8020     		movs	r0, #128
 225              	.LVL5:
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 226              		.loc 1 140 5 is_stmt 0 view .LVU41
 227 0016 0001     		lsls	r0, r0, #4
 228 0018 0143     		orrs	r1, r0
 229 001a 9161     		str	r1, [r2, #24]
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 230              		.loc 1 140 5 is_stmt 1 view .LVU42
 231 001c 9369     		ldr	r3, [r2, #24]
 232 001e 0340     		ands	r3, r0
 233 0020 0193     		str	r3, [sp, #4]
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 234              		.loc 1 140 5 view .LVU43
 235 0022 019B     		ldr	r3, [sp, #4]
 236              	.LBE4:
 140:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 237              		.loc 1 140 5 view .LVU44
 142:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 238              		.loc 1 142 5 view .LVU45
 239 0024 0022     		movs	r2, #0
 240 0026 0021     		movs	r1, #0
 241 0028 0D20     		movs	r0, #13
 242 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 243              	.LVL6:
 143:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 244              		.loc 1 143 5 view .LVU46
 245 002e 0D20     		movs	r0, #13
 246 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccYuIkbC.s 			page 8


 247              	.LVL7:
 248              		.loc 1 149 1 is_stmt 0 view .LVU47
 249 0034 EAE7     		b	.L14
 250              	.L18:
 251 0036 C046     		.align	2
 252              	.L17:
 253 0038 002C0140 		.word	1073818624
 254 003c 00100240 		.word	1073876992
 255              		.cfi_endproc
 256              	.LFE43:
 258              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_TIM_Base_MspDeInit
 261              		.syntax unified
 262              		.code	16
 263              		.thumb_func
 264              		.fpu softvfp
 266              	HAL_TIM_Base_MspDeInit:
 267              	.LVL8:
 268              	.LFB44:
 150:Src/stm32f0xx_hal_msp.c **** 
 151:Src/stm32f0xx_hal_msp.c **** /**
 152:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 153:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 154:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 155:Src/stm32f0xx_hal_msp.c **** * @retval None
 156:Src/stm32f0xx_hal_msp.c **** */
 157:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 158:Src/stm32f0xx_hal_msp.c **** {
 269              		.loc 1 158 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		.loc 1 158 1 is_stmt 0 view .LVU49
 274 0000 10B5     		push	{r4, lr}
 275              	.LCFI3:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 4, -8
 278              		.cfi_offset 14, -4
 159:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 279              		.loc 1 159 3 is_stmt 1 view .LVU50
 280              		.loc 1 159 15 is_stmt 0 view .LVU51
 281 0002 0268     		ldr	r2, [r0]
 282              		.loc 1 159 5 view .LVU52
 283 0004 064B     		ldr	r3, .L22
 284 0006 9A42     		cmp	r2, r3
 285 0008 00D0     		beq	.L21
 286              	.LVL9:
 287              	.L19:
 160:Src/stm32f0xx_hal_msp.c ****   {
 161:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 162:Src/stm32f0xx_hal_msp.c **** 
 163:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 164:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 166:Src/stm32f0xx_hal_msp.c **** 
 167:Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
ARM GAS  /tmp/ccYuIkbC.s 			page 9


 168:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 169:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 170:Src/stm32f0xx_hal_msp.c **** 
 171:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 172:Src/stm32f0xx_hal_msp.c ****   }
 173:Src/stm32f0xx_hal_msp.c **** 
 174:Src/stm32f0xx_hal_msp.c **** }
 288              		.loc 1 174 1 view .LVU53
 289              		@ sp needed
 290 000a 10BD     		pop	{r4, pc}
 291              	.LVL10:
 292              	.L21:
 165:Src/stm32f0xx_hal_msp.c **** 
 293              		.loc 1 165 5 is_stmt 1 view .LVU54
 294 000c 054A     		ldr	r2, .L22+4
 295 000e 9369     		ldr	r3, [r2, #24]
 296 0010 0549     		ldr	r1, .L22+8
 297 0012 0B40     		ands	r3, r1
 298 0014 9361     		str	r3, [r2, #24]
 168:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 299              		.loc 1 168 5 view .LVU55
 300 0016 0D20     		movs	r0, #13
 301              	.LVL11:
 168:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 302              		.loc 1 168 5 is_stmt 0 view .LVU56
 303 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 304              	.LVL12:
 305              		.loc 1 174 1 view .LVU57
 306 001c F5E7     		b	.L19
 307              	.L23:
 308 001e C046     		.align	2
 309              	.L22:
 310 0020 002C0140 		.word	1073818624
 311 0024 00100240 		.word	1073876992
 312 0028 FFF7FFFF 		.word	-2049
 313              		.cfi_endproc
 314              	.LFE44:
 316              		.text
 317              	.Letext0:
 318              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 319              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 320              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 321              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 322              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 323              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 324              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rtc.h"
 325              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 326              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 327              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccYuIkbC.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccYuIkbC.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccYuIkbC.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccYuIkbC.s:85     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccYuIkbC.s:91     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccYuIkbC.s:98     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccYuIkbC.s:130    .text.HAL_RTC_MspInit:0000000000000018 $d
     /tmp/ccYuIkbC.s:136    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccYuIkbC.s:143    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccYuIkbC.s:174    .text.HAL_RTC_MspDeInit:0000000000000018 $d
     /tmp/ccYuIkbC.s:181    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccYuIkbC.s:188    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccYuIkbC.s:253    .text.HAL_TIM_Base_MspInit:0000000000000038 $d
     /tmp/ccYuIkbC.s:259    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccYuIkbC.s:266    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccYuIkbC.s:310    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
