{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632830344626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632830344626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 17:29:04 2021 " "Processing started: Tue Sep 28 17:29:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632830344626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830344626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SequenceGenerator -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SequenceGenerator -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830344626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632830344856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632830344856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SequenceGeneratorStructural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SequenceGeneratorStructural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceGeneratorStructural-struct " "Found design unit 1: SequenceGeneratorStructural-struct" {  } { { "SequenceGeneratorStructural.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorStructural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359192 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceGeneratorStructural " "Found entity 1: SequenceGeneratorStructural" {  } { { "SequenceGeneratorStructural.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorStructural.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359194 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359195 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SequenceGeneratorBehavioural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SequenceGeneratorBehavioural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceGeneratorBehavioural-beh " "Found design unit 1: SequenceGeneratorBehavioural-beh" {  } { { "SequenceGeneratorBehavioural.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorBehavioural.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceGeneratorBehavioural " "Found entity 1: SequenceGeneratorBehavioural" {  } { { "SequenceGeneratorBehavioural.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorBehavioural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flipflops.vhd 5 2 " "Found 5 design units, including 2 entities, in source file Flipflops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipflops " "Found design unit 1: Flipflops" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFlipFlop0-beh " "Found design unit 2: DFlipFlop0-beh" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DFlipFlop1-beh " "Found design unit 3: DFlipFlop1-beh" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop0 " "Found entity 1: DFlipFlop0" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop1 " "Found entity 2: DFlipFlop1" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/DUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359197 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/DUT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632830359198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632830359263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceGeneratorStructural SequenceGeneratorStructural:add_instance " "Elaborating entity \"SequenceGeneratorStructural\" for hierarchy \"SequenceGeneratorStructural:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/DUT.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830359267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop0 SequenceGeneratorStructural:add_instance\|DFlipFlop0:dff_2 " "Elaborating entity \"DFlipFlop0\" for hierarchy \"SequenceGeneratorStructural:add_instance\|DFlipFlop0:dff_2\"" {  } { { "SequenceGeneratorStructural.vhd" "dff_2" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorStructural.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830359277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop1 SequenceGeneratorStructural:add_instance\|DFlipFlop1:dff_1 " "Elaborating entity \"DFlipFlop1\" for hierarchy \"SequenceGeneratorStructural:add_instance\|DFlipFlop1:dff_1\"" {  } { { "SequenceGeneratorStructural.vhd" "dff_1" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/SequenceGeneratorStructural.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632830359278 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Flipflops.vhd" "" { Text "/home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SequenceGenerator/Flipflops.vhd" 40 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632830359621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632830359632 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632830359632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632830359632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632830359632 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632830359658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632830359658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632830359694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 17:29:19 2021 " "Processing ended: Tue Sep 28 17:29:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632830359694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632830359694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632830359694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632830359694 ""}
