#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 31 17:58:44 2025
# Process ID: 15356
# Current directory: C:/Users/TO0009NG/SC3050_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12604 C:\Users\TO0009NG\SC3050_lab1\SC3050_lab1.xpr
# Log file: C:/Users/TO0009NG/SC3050_lab1/vivado.log
# Journal file: C:/Users/TO0009NG/SC3050_lab1\vivado.jou
# Running On: HZ-009, OS: Windows, CPU Frequency: 1995 MHz, CPU Physical cores: 6, Host memory: 17178 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.523 ; gain = 334.207
update_compile_order -fileset sources_1
set_property top alu_tb_file_io [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/multiplier.dcp
launch_runs synth_1 -jobs 3
[Sun Aug 31 18:14:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Aug 31 18:16:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
INFO: [Device 21-403] Loading part xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.840 ; gain = 557.633
report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 18:20:19 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : alu
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 4.239ns (69.983%)  route 1.818ns (30.017%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  a_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.646     1.483    a_IBUF[1]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.588 r  out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.328 r  out_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.519     2.847    data0[7]
                         LUT6 (Prop_lut6_I5_O)        0.250     3.097 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     3.742    out_OBUF[7]
                         OBUF (Prop_obuf_I_O)         2.315     6.057 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.057    out[7]
                                                                      r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------




close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/alu.dcp
launch_runs synth_1 -jobs 3
[Sun Aug 31 18:23:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2123.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 18:25:05 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : alu
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 4.435ns (70.924%)  route 1.818ns (29.076%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  a_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.646     1.483    a_IBUF[1]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.588 r  out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.524 r  out_OBUF[15]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.043    data0[15]
                         LUT6 (Prop_lut6_I5_O)        0.250     3.293 r  out_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     3.938    out_OBUF[15]
                         OBUF (Prop_obuf_I_O)         2.315     6.253 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.253    out[15]
                                                                      r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/alu.dcp
launch_runs synth_1 -jobs 3
[Sun Aug 31 18:26:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2183.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 18:28:16 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : alu
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 4.827ns (72.639%)  route 1.818ns (27.361%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  a_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.646     1.483    a_IBUF[1]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.588 r  out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     2.916 r  out_OBUF[31]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.435    data0[31]
                         LUT6 (Prop_lut6_I5_O)        0.250     3.685 r  out_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     4.330    out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         2.315     6.645 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.645    out[31]
                                                                      r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------




reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.srcs/utils_1/imports/synth_1/adder.dcp with file C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/alu.dcp
launch_runs synth_1 -jobs 3
[Sun Aug 31 18:29:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2183.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing -max_paths 1 -delay_type max
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 31 18:31:17 2025
| Host         : HZ-009 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 1 -delay_type max
| Design       : alu
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 5.611ns (75.526%)  route 1.818ns (24.474%))
  Logic Levels:           20  (CARRY4=16 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
                         IBUF (Prop_ibuf_I_O)         0.837     0.837 r  a_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.646     1.483    a_IBUF[1]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.588 r  out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.588    out_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.045 r  out_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.053    out_OBUF[3]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.151 r  out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    out_OBUF[7]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.249 r  out_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    out_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.347 r  out_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.347    out_OBUF[15]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.445 r  out_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.445    out_OBUF[19]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.543 r  out_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    out_OBUF[23]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.641 r  out_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.641    out_OBUF[27]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.739 r  out_OBUF[31]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.739    out_OBUF[31]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.837 r  out_OBUF[35]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.837    out_OBUF[35]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.935 r  out_OBUF[39]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.935    out_OBUF[39]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.033 r  out_OBUF[43]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.033    out_OBUF[43]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.131 r  out_OBUF[47]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.131    out_OBUF[47]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.229 r  out_OBUF[51]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.229    out_OBUF[51]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.327 r  out_OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.327    out_OBUF[55]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.425 r  out_OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.425    out_OBUF[59]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     3.700 r  out_OBUF[63]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.519     4.219    data0[63]
                         LUT6 (Prop_lut6_I5_O)        0.250     4.469 r  out_OBUF[63]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     5.114    out_OBUF[63]
                         OBUF (Prop_obuf_I_O)         2.315     7.429 r  out_OBUF[63]_inst/O
                         net (fo=0)                   0.000     7.429    out[63]
                                                                      r  out[63] (OUT)
  -------------------------------------------------------------------    -------------------




set_property top alu_tb_file_io [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_tb_file_io'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb_file_io' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_file_io_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TO0009NG/Lab1_codes/alutest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb_file_io
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_file_io_behav xil_defaultlib.alu_tb_file_io xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_file_io_behav xil_defaultlib.alu_tb_file_io xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3755] too many parameters for module instance 'A0' [C:/Users/TO0009NG/Lab1_codes/alutest.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb_file_io
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_file_io_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2210.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TO0009NG/SC3050_lab1/SC3050_lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_file_io_behav -key {Behavioral:sim_1:Functional:alu_tb_file_io} -tclbatch {alu_tb_file_io.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_tb_file_io.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/TO0009NG/Lab1_codes/alutest.v" Line 49
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2247.547 ; gain = 33.977
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_file_io_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.547 ; gain = 37.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 18:46:19 2025...
