<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.07.15.01:12:06"
 outputDirectory="F:/sgmii_pcs_share/sgmii_pcs_share/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX048H2F34I2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="control_port" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="reg_data_out" direction="output" role="readdata" width="32" />
   <port name="reg_rd" direction="input" role="read" width="1" />
   <port name="reg_data_in" direction="input" role="writedata" width="32" />
   <port name="reg_wr" direction="input" role="write" width="1" />
   <port name="reg_busy" direction="output" role="waitrequest" width="1" />
   <port name="reg_addr" direction="input" role="address" width="10" />
  </interface>
  <interface name="control_port_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mac_misc_connection_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="magic_wakeup_0"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="magic_sleep_n_0"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port name="tx_crc_fwd_0" direction="input" role="tx_crc_fwd" width="1" />
  </interface>
  <interface name="mac_misc_connection_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="magic_wakeup_1"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="magic_sleep_n_1"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port name="tx_crc_fwd_1" direction="input" role="tx_crc_fwd" width="1" />
  </interface>
  <interface name="mac_misc_connection_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="magic_wakeup_2"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="magic_sleep_n_2"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port name="tx_crc_fwd_2" direction="input" role="tx_crc_fwd" width="1" />
  </interface>
  <interface name="mac_misc_connection_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="magic_wakeup_3"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="magic_sleep_n_3"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port name="tx_crc_fwd_3" direction="input" role="tx_crc_fwd" width="1" />
  </interface>
  <interface name="mac_rx_clock_connection_0" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_rx_clk_0" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_rx_clock_connection_1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_rx_clk_1" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_rx_clock_connection_2" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_rx_clk_2" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_rx_clock_connection_3" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_rx_clk_3" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_tx_clock_connection_0" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_tx_clk_0" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_tx_clock_connection_1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_tx_clk_1" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_tx_clock_connection_2" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_tx_clk_2" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mac_tx_clock_connection_3" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mac_tx_clk_3" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pcs_ref_clk_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="receive_0" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_0" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_rx_data_0" direction="output" role="data" width="8" />
   <port name="data_rx_eop_0" direction="output" role="endofpacket" width="1" />
   <port name="data_rx_error_0" direction="output" role="error" width="5" />
   <port name="data_rx_ready_0" direction="input" role="ready" width="1" />
   <port
       name="data_rx_sop_0"
       direction="output"
       role="startofpacket"
       width="1" />
   <port name="data_rx_valid_0" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_1" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_1" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_rx_data_1" direction="output" role="data" width="8" />
   <port name="data_rx_eop_1" direction="output" role="endofpacket" width="1" />
   <port name="data_rx_error_1" direction="output" role="error" width="5" />
   <port name="data_rx_ready_1" direction="input" role="ready" width="1" />
   <port
       name="data_rx_sop_1"
       direction="output"
       role="startofpacket"
       width="1" />
   <port name="data_rx_valid_1" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_2" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_2" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_rx_data_2" direction="output" role="data" width="8" />
   <port name="data_rx_eop_2" direction="output" role="endofpacket" width="1" />
   <port name="data_rx_error_2" direction="output" role="error" width="5" />
   <port name="data_rx_ready_2" direction="input" role="ready" width="1" />
   <port
       name="data_rx_sop_2"
       direction="output"
       role="startofpacket"
       width="1" />
   <port name="data_rx_valid_2" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_3" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_3" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_rx_data_3" direction="output" role="data" width="8" />
   <port name="data_rx_eop_3" direction="output" role="endofpacket" width="1" />
   <port name="data_rx_error_3" direction="output" role="error" width="5" />
   <port name="data_rx_ready_3" direction="input" role="ready" width="1" />
   <port
       name="data_rx_sop_3"
       direction="output"
       role="startofpacket"
       width="1" />
   <port name="data_rx_valid_3" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_fifo_status" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="receive_fifo_status_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="2" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="rx_afull_data" direction="input" role="data" width="2" />
   <port name="rx_afull_valid" direction="input" role="valid" width="1" />
   <port name="rx_afull_channel" direction="input" role="channel" width="2" />
  </interface>
  <interface name="receive_fifo_status_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_afull_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="receive_packet_type_0" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_0" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="5" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="pkt_class_data_0" direction="output" role="data" width="5" />
   <port name="pkt_class_valid_0" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_packet_type_1" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_1" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="5" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="pkt_class_data_1" direction="output" role="data" width="5" />
   <port name="pkt_class_valid_1" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_packet_type_2" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_2" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="5" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="pkt_class_data_2" direction="output" role="data" width="5" />
   <port name="pkt_class_valid_2" direction="output" role="valid" width="1" />
  </interface>
  <interface name="receive_packet_type_3" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="mac_rx_clock_connection_3" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="5" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="pkt_class_data_3" direction="output" role="data" width="5" />
   <port name="pkt_class_valid_3" direction="output" role="valid" width="1" />
  </interface>
  <interface name="reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="serdes_control_connection_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_recovclkout_0" direction="output" role="export" width="1" />
  </interface>
  <interface name="serdes_control_connection_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_recovclkout_1" direction="output" role="export" width="1" />
  </interface>
  <interface name="serdes_control_connection_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_recovclkout_2" direction="output" role="export" width="1" />
  </interface>
  <interface name="serdes_control_connection_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_recovclkout_3" direction="output" role="export" width="1" />
  </interface>
  <interface name="serial_connection_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rxp_0" direction="input" role="rxp_0" width="1" />
   <port name="txp_0" direction="output" role="txp_0" width="1" />
  </interface>
  <interface name="serial_connection_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rxp_1" direction="input" role="rxp_1" width="1" />
   <port name="txp_1" direction="output" role="txp_1" width="1" />
  </interface>
  <interface name="serial_connection_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rxp_2" direction="input" role="rxp_2" width="1" />
   <port name="txp_2" direction="output" role="txp_2" width="1" />
  </interface>
  <interface name="serial_connection_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rxp_3" direction="input" role="rxp_3" width="1" />
   <port name="txp_3" direction="output" role="txp_3" width="1" />
  </interface>
  <interface name="status_led_connection_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_crs_0" direction="output" role="crs" width="1" />
   <port name="led_link_0" direction="output" role="link" width="1" />
   <port
       name="led_panel_link_0"
       direction="output"
       role="panel_link"
       width="1" />
   <port name="led_col_0" direction="output" role="col" width="1" />
   <port name="led_an_0" direction="output" role="an" width="1" />
   <port name="led_char_err_0" direction="output" role="char_err" width="1" />
   <port name="led_disp_err_0" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="status_led_connection_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_crs_1" direction="output" role="crs" width="1" />
   <port name="led_link_1" direction="output" role="link" width="1" />
   <port
       name="led_panel_link_1"
       direction="output"
       role="panel_link"
       width="1" />
   <port name="led_col_1" direction="output" role="col" width="1" />
   <port name="led_an_1" direction="output" role="an" width="1" />
   <port name="led_char_err_1" direction="output" role="char_err" width="1" />
   <port name="led_disp_err_1" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="status_led_connection_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_crs_2" direction="output" role="crs" width="1" />
   <port name="led_link_2" direction="output" role="link" width="1" />
   <port
       name="led_panel_link_2"
       direction="output"
       role="panel_link"
       width="1" />
   <port name="led_col_2" direction="output" role="col" width="1" />
   <port name="led_an_2" direction="output" role="an" width="1" />
   <port name="led_char_err_2" direction="output" role="char_err" width="1" />
   <port name="led_disp_err_2" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="status_led_connection_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_crs_3" direction="output" role="crs" width="1" />
   <port name="led_link_3" direction="output" role="link" width="1" />
   <port
       name="led_panel_link_3"
       direction="output"
       role="panel_link"
       width="1" />
   <port name="led_col_3" direction="output" role="col" width="1" />
   <port name="led_an_3" direction="output" role="an" width="1" />
   <port name="led_char_err_3" direction="output" role="char_err" width="1" />
   <port name="led_disp_err_3" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="transmit_0" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="mac_tx_clock_connection_0" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_tx_data_0" direction="input" role="data" width="8" />
   <port name="data_tx_eop_0" direction="input" role="endofpacket" width="1" />
   <port name="data_tx_error_0" direction="input" role="error" width="1" />
   <port name="data_tx_ready_0" direction="output" role="ready" width="1" />
   <port name="data_tx_sop_0" direction="input" role="startofpacket" width="1" />
   <port name="data_tx_valid_0" direction="input" role="valid" width="1" />
  </interface>
  <interface name="transmit_1" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="mac_tx_clock_connection_1" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_tx_data_1" direction="input" role="data" width="8" />
   <port name="data_tx_eop_1" direction="input" role="endofpacket" width="1" />
   <port name="data_tx_error_1" direction="input" role="error" width="1" />
   <port name="data_tx_ready_1" direction="output" role="ready" width="1" />
   <port name="data_tx_sop_1" direction="input" role="startofpacket" width="1" />
   <port name="data_tx_valid_1" direction="input" role="valid" width="1" />
  </interface>
  <interface name="transmit_2" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="mac_tx_clock_connection_2" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_tx_data_2" direction="input" role="data" width="8" />
   <port name="data_tx_eop_2" direction="input" role="endofpacket" width="1" />
   <port name="data_tx_error_2" direction="input" role="error" width="1" />
   <port name="data_tx_ready_2" direction="output" role="ready" width="1" />
   <port name="data_tx_sop_2" direction="input" role="startofpacket" width="1" />
   <port name="data_tx_valid_2" direction="input" role="valid" width="1" />
  </interface>
  <interface name="transmit_3" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="mac_tx_clock_connection_3" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="data_tx_data_3" direction="input" role="data" width="8" />
   <port name="data_tx_eop_3" direction="input" role="endofpacket" width="1" />
   <port name="data_tx_error_3" direction="input" role="error" width="1" />
   <port name="data_tx_ready_3" direction="output" role="ready" width="1" />
   <port name="data_tx_sop_3" direction="input" role="startofpacket" width="1" />
   <port name="data_tx_valid_3" direction="input" role="valid" width="1" />
  </interface>
 </perimeter>
 <entity kind="sgmii_pcs_share" version="1.0" name="sgmii_pcs_share">
  <parameter name="AUTO_GENERATION_ID" value="1594746715" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_RECEIVE_FIFO_STATUS_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\synth\sgmii_pcs_share.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\synth\sgmii_pcs_share_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\synth\sgmii_pcs_share.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\synth\sgmii_pcs_share_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="F:/sgmii_pcs_share/sgmii_pcs_share.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/altera_eth_tse_fifoless_mac_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_channel_adapter/altera_eth_tse_channel_adapter_hw.tcl" />
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_eth_tse_191_mnifhha"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_fifoless_mac"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_channel_adapter"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_id6gcay"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_446yfoq"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_xvdv7pi"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_hbfz3py"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse"
   version="19.1"
   name="sgmii_pcs_share_altera_eth_tse_191_mnifhha">
  <parameter name="enable_clk_sharing" value="true" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="false" />
  <parameter name="deviceFamily" value="ARRIA10" />
  <parameter name="core_version" value="4865" />
  <parameter name="useMDIO" value="false" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="false" />
  <parameter name="AUTO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="stat_cnt_ena" value="false" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_PCS" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="max_channels" value="4" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Arria 10" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4865" />
  <parameter name="transceiver_type" value="LVDS_IO" />
  <parameter name="isUsePCS" value="true" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="false" />
  <parameter name="ing_fifo" value="2048" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_191\synth\sgmii_pcs_share_altera_eth_tse_191_mnifhha.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_191\synth\sgmii_pcs_share_altera_eth_tse_191_mnifhha_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_191\synth\sgmii_pcs_share_altera_eth_tse_191_mnifhha.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_191\synth\sgmii_pcs_share_altera_eth_tse_191_mnifhha_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/altera_eth_tse_fifoless_mac_hw.tcl" />
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_channel_adapter/altera_eth_tse_channel_adapter_hw.tcl" />
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sgmii_pcs_share" as="eth_tse_0" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_eth_tse_191_mnifhha"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_fifoless_mac"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_channel_adapter"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_id6gcay"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_446yfoq"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_xvdv7pi"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_hbfz3py"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_avalon_arbiter"
   version="19.1"
   name="altera_eth_tse_avalon_arbiter">
  <parameter name="MAX_CHANNELS" value="4" />
  <parameter name="MAC_ONLY" value="false" />
  <parameter name="SLAVE_ADDR_WIDTH" value="10" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_avalon_arbiter_191\synth\altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_avalon_arbiter_191\synth\altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="avalon_arbiter" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_avalon_arbiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_channel_adapter"
   version="19.1"
   name="altera_eth_tse_channel_adapter">
  <parameter name="MAX_CHANNELS" value="4" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_channel_adapter_191\synth\altera_eth_tse_channel_adapter.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_channel_adapter_191\synth\altera_eth_tse_channel_adapter.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_channel_adapter/altera_eth_tse_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="channel_adapter" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_channel_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_fifoless_mac"
   version="19.1"
   name="altera_eth_tse_fifoless_mac">
  <parameter name="CORE_VERSION" value="4865" />
  <parameter name="use_register_sharing" value="true" />
  <parameter name="ENABLE_TIMESTAMPING" value="false" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="true" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="false" />
  <parameter name="ENABLE_MDIO" value="false" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="MAC_ONLY" value="false" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="ENABLE_PTP_1STEP" value="false" />
  <parameter name="STAT_CNT_ENA" value="false" />
  <parameter name="ENABLE_REG_SHARING" value="false" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="false" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="FINGERPRINT_WIDTH" value="4" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_fifoless_mac.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_hashing.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_host_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_register_map.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_fifoless_mac.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_fifoless_mac.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_hashing.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_host_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_register_map.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_fifoless_mac_191\synth\altera_eth_tse_fifoless_mac.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/altera_eth_tse_fifoless_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="i_tse_fifoless_mac_0,i_tse_fifoless_mac_1,i_tse_fifoless_mac_2,i_tse_fifoless_mac_3" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_fifoless_mac"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_pcs_pma_nf_lvds"
   version="19.1"
   name="altera_eth_tse_pcs_pma_nf_lvds">
  <parameter name="enable_use_internal_fifo" value="false" />
  <parameter name="ENABLE_TIMESTAMPING" value="false" />
  <parameter name="connect_to_mac" value="true" />
  <parameter name="DEV_VERSION" value="4865" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="ENABLE_CLK_SHARING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="PHY_IDENTIFIER" value="0" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_SGMII" value="false" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="ENABLE_REV_LOOPBACK" value="false" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_align_sync.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_dec_func.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_clk_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_align_sync.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_dec_func.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_clk_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_pcs_pma_nf_lvds_191\synth\altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="i_tse_pcs_0,i_tse_pcs_1,i_tse_pcs_2,i_tse_pcs_3" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="19.1"
   name="sgmii_pcs_share_altera_lvds_191_xvdv7pi">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX048H2F34I2SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="4" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_xvdv7pi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_xvdv7pi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_xvdv7pi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_xvdv7pi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="i_lvdsio_rx_0" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_xvdv7pi"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_hbfz3py"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="19.1"
   name="sgmii_pcs_share_altera_lvds_191_id6gcay">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX048H2F34I2SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="4" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_id6gcay.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_id6gcay_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_id6gcay.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_191\synth\sgmii_pcs_share_altera_lvds_191_id6gcay_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/intelfpga/19.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="i_lvdsio_tx_0" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_191_id6gcay"</message>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_446yfoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_nf_lvds_terminator"
   version="19.1"
   name="altera_eth_tse_nf_lvds_terminator">
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="NUM_CHANNELS" value="4" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_eth_tse_nf_lvds_terminator_191\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="i_lvdsio_terminator_0" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_reset_controller_191\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sgmii_pcs_share_altera_eth_tse_191_mnifhha"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005,rst_controller_006,rst_controller_007,rst_controller_008,rst_controller_009" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="19.1"
   name="sgmii_pcs_share_altera_lvds_core20_191_hbfz3py">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm3" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="SERDES_DPA_MODE" value="dpa_mode_cdr" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX048H2F34I2SG" />
  <parameter name="NUM_CHANNELS" value="4" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="0" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_hbfz3py.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_hbfz3py.sdc"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sdc_util.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_hbfz3py.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_hbfz3py.sdc"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sdc_util.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sgmii_pcs_share_altera_lvds_191_xvdv7pi" as="core" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_hbfz3py"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="19.1"
   name="sgmii_pcs_share_altera_lvds_core20_191_446yfoq">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm3" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="SERDES_DPA_MODE" value="tx_mode" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX048H2F34I2SG" />
  <parameter name="NUM_CHANNELS" value="4" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="341" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX048H2F34I2SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_446yfoq.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_446yfoq.sdc"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sdc_util.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_446yfoq.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sgmii_pcs_share_altera_lvds_core20_191_446yfoq.sdc"
       attributes="" />
   <file
       path="F:\sgmii_pcs_share\sgmii_pcs_share\altera_lvds_core20_191\synth\sdc_util.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/19.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/19.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sgmii_pcs_share_altera_lvds_191_id6gcay" as="core" />
  <messages>
   <message level="Info" culprit="sgmii_pcs_share">"Generating: sgmii_pcs_share_altera_lvds_core20_191_446yfoq"</message>
  </messages>
 </entity>
</deploy>
