{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 21:39:34 2017 " "Info: Processing started: Fri Apr 21 21:39:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg11 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg10 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg9 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg8 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg7 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg6 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg5 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg4 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg3 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg2 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg1 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\] " "Info: Detected gated clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 374 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg10 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg9 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg8 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg7 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg6 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg5 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg4 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg3 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg2 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg1 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg11 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg10 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg9 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg8 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg7 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg6 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg5 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg4 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg3 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg2 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg1 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg0 " "Info: Detected ripple clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 334 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[15\] " "Info: Detected gated clock \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_5pi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_5pi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|inst25~0 " "Info: Detected gated clock \"CU:inst2\|inst25~0\" as buffer" {  } { { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|inst25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0 " "Info: Detected gated clock \"CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/decode_e9f.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[1\] " "Info: Detected gated clock \"CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[1\]\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/decode_e9f.tdf" 42 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_decode5:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_5pi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_5pi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|lpm_counter3:inst3\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CU:inst2\|inst25 " "Info: Detected gated clock \"CU:inst2\|inst25\" as buffer" {  } { { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst2\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLC memory CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0 register CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\] 104.45 MHz 9.574 ns Internal " "Info: Clock \"CLC\" has Internal fmax of 104.45 MHz between source memory \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0\" and destination register \"CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\]\" (period= 9.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.543 ns + Longest memory register " "Info: + Longest memory to register delay is 4.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0 1 MEM M4K_X8_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\] 2 MEM M4K_X8_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.272 ns) 2.912 ns CU:inst2\|inst25~0 3 COMB LCCOMB_X9_Y10_N28 1 " "Info: 3: + IC(0.790 ns) + CELL(0.272 ns) = 2.912 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2\|inst25~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.053 ns) 3.317 ns CU:inst2\|inst25~1 4 COMB LCCOMB_X9_Y10_N26 1 " "Info: 4: + IC(0.352 ns) + CELL(0.053 ns) = 3.317 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2\|inst25~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { CU:inst2|inst25~0 CU:inst2|inst25~1 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 3.565 ns CU:inst2\|inst25 5 COMB LCCOMB_X9_Y10_N24 21 " "Info: 5: + IC(0.195 ns) + CELL(0.053 ns) = 3.565 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2\|inst25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { CU:inst2|inst25~1 CU:inst2|inst25 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.746 ns) 4.543 ns CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\] 6 REG LCFF_X9_Y10_N1 18 " "Info: 6: + IC(0.232 ns) + CELL(0.746 ns) = 4.543 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 18; REG Node = 'CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { CU:inst2|inst25 CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_0ci.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_0ci.tdf" 114 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 65.46 % ) " "Info: Total cell delay = 2.974 ns ( 65.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 34.54 % ) " "Info: Total interconnect delay = 1.569 ns ( 34.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.543 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.790ns 0.352ns 0.195ns 0.232ns } { 0.000ns 1.850ns 0.272ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"CLC\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 53 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\] 3 REG LCFF_X9_Y10_N1 18 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 18; REG Node = 'CU:inst2\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0ci:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CLC~clkctrl CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_0ci.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_0ci.tdf" 114 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLC CLC~clkctrl CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.506 ns - Longest memory " "Info: - Longest clock path from clock \"CLC\" to source memory is 2.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 53 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.481 ns) 2.506 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0 2 MEM M4K_X8_Y11 1 " "Info: 2: + IC(1.171 ns) + CELL(0.481 ns) = 2.506 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 53.27 % ) " "Info: Total cell delay = 1.335 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 46.73 % ) " "Info: Total interconnect delay = 1.171 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.854ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLC CLC~clkctrl CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.854ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_0ci.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_0ci.tdf" 114 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } } { "db/cntr_0ci.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_0ci.tdf" 114 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.543 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.790ns 0.352ns 0.195ns 0.232ns } { 0.000ns 1.850ns 0.272ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { CLC CLC~clkctrl CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.854ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLC 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLC\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] CLC 4.29 ns " "Info: Found hold time violation between source  pin or register \"CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination pin or register \"CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]\" for clock \"CLC\" (Hold time is 4.29 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.412 ns + Largest " "Info: + Largest clock skew is 6.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 8.879 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to destination register is 8.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 53 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.617 ns) 2.642 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11 2 MEM M4K_X8_Y11 1 " "Info: 2: + IC(1.171 ns) + CELL(0.617 ns) = 2.642 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 4.492 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\] 3 MEM M4K_X8_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.492 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.272 ns) 5.554 ns CU:inst2\|inst25~0 4 COMB LCCOMB_X9_Y10_N28 1 " "Info: 4: + IC(0.790 ns) + CELL(0.272 ns) = 5.554 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2\|inst25~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.053 ns) 5.959 ns CU:inst2\|inst25~1 5 COMB LCCOMB_X9_Y10_N26 1 " "Info: 5: + IC(0.352 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2\|inst25~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { CU:inst2|inst25~0 CU:inst2|inst25~1 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 6.207 ns CU:inst2\|inst25 6 COMB LCCOMB_X9_Y10_N24 21 " "Info: 6: + IC(0.195 ns) + CELL(0.053 ns) = 6.207 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2\|inst25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { CU:inst2|inst25~1 CU:inst2|inst25 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.000 ns) 7.609 ns CU:inst2\|inst25~clkctrl 7 COMB CLKCTRL_G2 3 " "Info: 7: + IC(1.402 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CU:inst2\|inst25~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { CU:inst2|inst25 CU:inst2|inst25~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 8.879 ns CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 8 REG LCFF_X18_Y11_N5 5 " "Info: 8: + IC(0.652 ns) + CELL(0.618 ns) = 8.879 ns; Loc. = LCFF_X18_Y11_N5; Fanout = 5; REG Node = 'CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.317 ns ( 48.62 % ) " "Info: Total cell delay = 4.317 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.562 ns ( 51.38 % ) " "Info: Total interconnect delay = 4.562 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|inst25~clkctrl {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 0.790ns 0.352ns 0.195ns 1.402ns 0.652ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.272ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"CLC\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 53 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 240 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 240; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X17_Y11_N1 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 1; REG Node = 'CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|inst25~clkctrl {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 0.790ns 0.352ns 0.195ns 1.402ns 0.652ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.272ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.177 ns - Shortest register register " "Info: - Shortest register to register delay is 2.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X17_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 1; REG Node = 'CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X17_Y11_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'CASH:inst\|TAG_MEM:inst\|TAG:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_60h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cmpr_60h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.053 ns) 0.590 ns CASH:inst\|TAG_MEM:inst\|inst5~0 3 COMB LCCOMB_X18_Y11_N24 7 " "Info: 3: + IC(0.296 ns) + CELL(0.053 ns) = 0.590 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 7; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] CASH:inst|TAG_MEM:inst|inst5~0 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 688 880 944 768 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.346 ns) 1.219 ns CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 4 COMB LCCOMB_X18_Y11_N30 3 " "Info: 4: + IC(0.283 ns) + CELL(0.346 ns) = 1.219 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 3; COMB Node = 'CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 2.177 ns CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 5 REG LCFF_X18_Y11_N5 5 " "Info: 5: + IC(0.212 ns) + CELL(0.746 ns) = 2.177 ns; Loc. = LCFF_X18_Y11_N5; Fanout = 5; REG Node = 'CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 63.67 % ) " "Info: Total cell delay = 1.386 ns ( 63.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.791 ns ( 36.33 % ) " "Info: Total interconnect delay = 0.791 ns ( 36.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.177 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.296ns 0.283ns 0.212ns } { 0.000ns 0.241ns 0.053ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|inst25~clkctrl {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 0.790ns 0.352ns 0.195ns 1.402ns 0.652ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.272ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] CASH:inst|TAG_MEM:inst|inst5~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.177 ns" { CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} CASH:inst|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] {} CASH:inst|TAG_MEM:inst|inst5~0 {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.296ns 0.283ns 0.212ns } { 0.000ns 0.241ns 0.053ns 0.346ns 0.746ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC HIT CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 13.840 ns register " "Info: tco from clock \"CLC\" to destination pin \"HIT\" through register \"CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" is 13.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 8.879 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to source register is 8.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 53 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 53; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.617 ns) 2.642 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11 2 MEM M4K_X8_Y11 1 " "Info: 2: + IC(1.171 ns) + CELL(0.617 ns) = 2.642 ns; Loc. = M4K_X8_Y11; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a14~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 4.492 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\] 3 MEM M4K_X8_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 4.492 ns; Loc. = M4K_X8_Y11; Fanout = 2; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.272 ns) 5.554 ns CU:inst2\|inst25~0 4 COMB LCCOMB_X9_Y10_N28 1 " "Info: 4: + IC(0.790 ns) + CELL(0.272 ns) = 5.554 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'CU:inst2\|inst25~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.053 ns) 5.959 ns CU:inst2\|inst25~1 5 COMB LCCOMB_X9_Y10_N26 1 " "Info: 5: + IC(0.352 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'CU:inst2\|inst25~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { CU:inst2|inst25~0 CU:inst2|inst25~1 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 6.207 ns CU:inst2\|inst25 6 COMB LCCOMB_X9_Y10_N24 21 " "Info: 6: + IC(0.195 ns) + CELL(0.053 ns) = 6.207 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 21; COMB Node = 'CU:inst2\|inst25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { CU:inst2|inst25~1 CU:inst2|inst25 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.000 ns) 7.609 ns CU:inst2\|inst25~clkctrl 7 COMB CLKCTRL_G2 3 " "Info: 7: + IC(1.402 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'CU:inst2\|inst25~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { CU:inst2|inst25 CU:inst2|inst25~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 616 2064 2128 664 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 8.879 ns CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 8 REG LCFF_X18_Y11_N1 6 " "Info: 8: + IC(0.652 ns) + CELL(0.618 ns) = 8.879 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 6; REG Node = 'CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.317 ns ( 48.62 % ) " "Info: Total cell delay = 4.317 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.562 ns ( 51.38 % ) " "Info: Total interconnect delay = 4.562 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|inst25~clkctrl {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 0.790ns 0.352ns 0.195ns 1.402ns 0.652ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.272ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.867 ns + Longest register pin " "Info: + Longest register to pin delay is 4.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y11_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 6; REG Node = 'CASH:inst\|TAG_MEM:inst\|lpm_counter10:inst25\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.225 ns) 0.531 ns CASH:inst\|TAG_MEM:inst\|inst35~0 2 COMB LCCOMB_X18_Y11_N28 1 " "Info: 2: + IC(0.306 ns) + CELL(0.225 ns) = 0.531 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 1; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst35~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CASH:inst|TAG_MEM:inst|inst35~0 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 808 1080 1144 856 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(2.154 ns) 4.867 ns HIT 3 PIN PIN_G22 0 " "Info: 3: + IC(2.182 ns) + CELL(2.154 ns) = 4.867 ns; Loc. = PIN_G22; Fanout = 0; PIN Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { CASH:inst|TAG_MEM:inst|inst35~0 HIT } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 96 1000 1176 112 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.379 ns ( 48.88 % ) " "Info: Total cell delay = 2.379 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 51.12 % ) " "Info: Total interconnect delay = 2.488 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CASH:inst|TAG_MEM:inst|inst35~0 HIT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.867 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CASH:inst|TAG_MEM:inst|inst35~0 {} HIT {} } { 0.000ns 0.306ns 2.182ns } { 0.000ns 0.225ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { CLC CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] CU:inst2|inst25~0 CU:inst2|inst25~1 CU:inst2|inst25 CU:inst2|inst25~clkctrl CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { CLC {} CLC~combout {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a14~porta_address_reg11 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[14] {} CU:inst2|inst25~0 {} CU:inst2|inst25~1 {} CU:inst2|inst25 {} CU:inst2|inst25~clkctrl {} CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.171ns 0.000ns 0.790ns 0.352ns 0.195ns 1.402ns 0.652ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.272ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] CASH:inst|TAG_MEM:inst|inst35~0 HIT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.867 ns" { CASH:inst|TAG_MEM:inst|lpm_counter10:inst25|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} CASH:inst|TAG_MEM:inst|inst35~0 {} HIT {} } { 0.000ns 0.306ns 2.182ns } { 0.000ns 0.225ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 21:39:34 2017 " "Info: Processing ended: Fri Apr 21 21:39:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
