// Seed: 200891030
module module_0 (
    input supply0 module_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4
);
  logic [-1  ==  1 : 1] id_6, id_7;
  wire id_8;
  always force id_7 = {1, id_7} == id_7;
  logic id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd32
) (
    input tri0 id_0,
    input tri0 _id_1,
    input supply1 id_2,
    input wand id_3
    , id_17,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input wand id_14,
    output uwire id_15
);
  assign id_17[id_1] = 1 ** -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_10
  );
endmodule
