
*** Running vivado
    with args -log system_axis_red_pitaya_dac_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axis_red_pitaya_dac_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_axis_red_pitaya_dac_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/BenMillward/Desktop/Complete_setup/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_folder/Xilinix/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/BenMillward/Desktop/Complete_setup/tmp/CUP_conrolled_PID/CUP_conrolled_PID.cache/ip 
Command: synth_design -top system_axis_red_pitaya_dac_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axis_red_pitaya_dac_0_0' [c:/Users/BenMillward/Desktop/Complete_setup/tmp/CUP_conrolled_PID/CUP_conrolled_PID.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/synth/system_axis_red_pitaya_dac_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_dac' [c:/Users/BenMillward/Desktop/Complete_setup/tmp/CUP_conrolled_PID/CUP_conrolled_PID.gen/sources_1/bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [E:/FPGA_folder/Xilinix/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [E:/FPGA_folder/Xilinix/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74748]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_dac' (0#1) [c:/Users/BenMillward/Desktop/Complete_setup/tmp/CUP_conrolled_PID/CUP_conrolled_PID.gen/sources_1/bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_red_pitaya_dac_0_0' (0#1) [c:/Users/BenMillward/Desktop/Complete_setup/tmp/CUP_conrolled_PID/CUP_conrolled_PID.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/synth/system_axis_red_pitaya_dac_0_0.v:53]
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module axis_red_pitaya_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module axis_red_pitaya_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[15] in module axis_red_pitaya_dac is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module axis_red_pitaya_dac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1303.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1303.695 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
