ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_stm32f7xx.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SystemInit,"ax",%progbits
  17              		.align	1
  18              		.global	SystemInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	SystemInit:
  26              	.LFB141:
  27              		.file 1 "Core/Src/system_stm32f7xx.c"
   1:Core/Src/system_stm32f7xx.c **** /**
   2:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f7xx.c ****   * @file    system_stm32f7xx.c
   4:Core/Src/system_stm32f7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f7xx.c ****   * @brief   CMSIS Cortex-M7 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f7xx.c ****   *
   7:Core/Src/system_stm32f7xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f7xx.c ****   *   user application:
   9:Core/Src/system_stm32f7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f7xx.c ****   *                      the "startup_stm32f7xx.s" file.
  12:Core/Src/system_stm32f7xx.c ****   *
  13:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f7xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32f7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f7xx.c ****   *                                     
  17:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f7xx.c ****   *
  21:Core/Src/system_stm32f7xx.c ****   *
  22:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32f7xx.c ****   * @attention
  24:Core/Src/system_stm32f7xx.c ****   *
  25:Core/Src/system_stm32f7xx.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  26:Core/Src/system_stm32f7xx.c ****   *
  27:Core/Src/system_stm32f7xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:Core/Src/system_stm32f7xx.c ****   * are permitted provided that the following conditions are met:
  29:Core/Src/system_stm32f7xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:Core/Src/system_stm32f7xx.c ****   *      this list of conditions and the following disclaimer.
  31:Core/Src/system_stm32f7xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 2


  32:Core/Src/system_stm32f7xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:Core/Src/system_stm32f7xx.c ****   *      and/or other materials provided with the distribution.
  34:Core/Src/system_stm32f7xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:Core/Src/system_stm32f7xx.c ****   *      may be used to endorse or promote products derived from this software
  36:Core/Src/system_stm32f7xx.c ****   *      without specific prior written permission.
  37:Core/Src/system_stm32f7xx.c ****   *
  38:Core/Src/system_stm32f7xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:Core/Src/system_stm32f7xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:Core/Src/system_stm32f7xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:Core/Src/system_stm32f7xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:Core/Src/system_stm32f7xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:Core/Src/system_stm32f7xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:Core/Src/system_stm32f7xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:Core/Src/system_stm32f7xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:Core/Src/system_stm32f7xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:Core/Src/system_stm32f7xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:Core/Src/system_stm32f7xx.c ****   *
  49:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  50:Core/Src/system_stm32f7xx.c ****   */
  51:Core/Src/system_stm32f7xx.c **** 
  52:Core/Src/system_stm32f7xx.c **** /** @addtogroup CMSIS
  53:Core/Src/system_stm32f7xx.c ****   * @{
  54:Core/Src/system_stm32f7xx.c ****   */
  55:Core/Src/system_stm32f7xx.c **** 
  56:Core/Src/system_stm32f7xx.c **** /** @addtogroup stm32f7xx_system
  57:Core/Src/system_stm32f7xx.c ****   * @{
  58:Core/Src/system_stm32f7xx.c ****   */  
  59:Core/Src/system_stm32f7xx.c ****   
  60:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Includes
  61:Core/Src/system_stm32f7xx.c ****   * @{
  62:Core/Src/system_stm32f7xx.c ****   */
  63:Core/Src/system_stm32f7xx.c **** 
  64:Core/Src/system_stm32f7xx.c **** #include "stm32f7xx.h"
  65:Core/Src/system_stm32f7xx.c **** 
  66:Core/Src/system_stm32f7xx.c **** #if !defined  (HSE_VALUE) 
  67:Core/Src/system_stm32f7xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  68:Core/Src/system_stm32f7xx.c **** #endif /* HSE_VALUE */
  69:Core/Src/system_stm32f7xx.c **** 
  70:Core/Src/system_stm32f7xx.c **** #if !defined  (HSI_VALUE)
  71:Core/Src/system_stm32f7xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  72:Core/Src/system_stm32f7xx.c **** #endif /* HSI_VALUE */
  73:Core/Src/system_stm32f7xx.c **** 
  74:Core/Src/system_stm32f7xx.c **** /**
  75:Core/Src/system_stm32f7xx.c ****   * @}
  76:Core/Src/system_stm32f7xx.c ****   */
  77:Core/Src/system_stm32f7xx.c **** 
  78:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_TypesDefinitions
  79:Core/Src/system_stm32f7xx.c ****   * @{
  80:Core/Src/system_stm32f7xx.c ****   */
  81:Core/Src/system_stm32f7xx.c **** 
  82:Core/Src/system_stm32f7xx.c **** /**
  83:Core/Src/system_stm32f7xx.c ****   * @}
  84:Core/Src/system_stm32f7xx.c ****   */
  85:Core/Src/system_stm32f7xx.c **** 
  86:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Defines
  87:Core/Src/system_stm32f7xx.c ****   * @{
  88:Core/Src/system_stm32f7xx.c ****   */
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 3


  89:Core/Src/system_stm32f7xx.c **** 
  90:Core/Src/system_stm32f7xx.c **** /************************* Miscellaneous Configuration ************************/
  91:Core/Src/system_stm32f7xx.c **** 
  92:Core/Src/system_stm32f7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  93:Core/Src/system_stm32f7xx.c ****      Internal SRAM. */
  94:Core/Src/system_stm32f7xx.c **** /* #define VECT_TAB_SRAM */
  95:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
  96:Core/Src/system_stm32f7xx.c ****                                    This value must be a multiple of 0x200. */
  97:Core/Src/system_stm32f7xx.c **** /******************************************************************************/
  98:Core/Src/system_stm32f7xx.c **** 
  99:Core/Src/system_stm32f7xx.c **** /**
 100:Core/Src/system_stm32f7xx.c ****   * @}
 101:Core/Src/system_stm32f7xx.c ****   */
 102:Core/Src/system_stm32f7xx.c **** 
 103:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Macros
 104:Core/Src/system_stm32f7xx.c ****   * @{
 105:Core/Src/system_stm32f7xx.c ****   */
 106:Core/Src/system_stm32f7xx.c **** 
 107:Core/Src/system_stm32f7xx.c **** /**
 108:Core/Src/system_stm32f7xx.c ****   * @}
 109:Core/Src/system_stm32f7xx.c ****   */
 110:Core/Src/system_stm32f7xx.c **** 
 111:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Variables
 112:Core/Src/system_stm32f7xx.c ****   * @{
 113:Core/Src/system_stm32f7xx.c ****   */
 114:Core/Src/system_stm32f7xx.c **** 
 115:Core/Src/system_stm32f7xx.c ****   /* This variable is updated in three ways:
 116:Core/Src/system_stm32f7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 117:Core/Src/system_stm32f7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 118:Core/Src/system_stm32f7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 119:Core/Src/system_stm32f7xx.c ****          Note: If you use this function to configure the system clock; then there
 120:Core/Src/system_stm32f7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 121:Core/Src/system_stm32f7xx.c ****                variable is updated automatically.
 122:Core/Src/system_stm32f7xx.c ****   */
 123:Core/Src/system_stm32f7xx.c ****   uint32_t SystemCoreClock = 16000000;
 124:Core/Src/system_stm32f7xx.c ****   const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 125:Core/Src/system_stm32f7xx.c ****   const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 126:Core/Src/system_stm32f7xx.c **** 
 127:Core/Src/system_stm32f7xx.c **** /**
 128:Core/Src/system_stm32f7xx.c ****   * @}
 129:Core/Src/system_stm32f7xx.c ****   */
 130:Core/Src/system_stm32f7xx.c **** 
 131:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_FunctionPrototypes
 132:Core/Src/system_stm32f7xx.c ****   * @{
 133:Core/Src/system_stm32f7xx.c ****   */
 134:Core/Src/system_stm32f7xx.c **** 
 135:Core/Src/system_stm32f7xx.c **** /**
 136:Core/Src/system_stm32f7xx.c ****   * @}
 137:Core/Src/system_stm32f7xx.c ****   */
 138:Core/Src/system_stm32f7xx.c **** 
 139:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Functions
 140:Core/Src/system_stm32f7xx.c ****   * @{
 141:Core/Src/system_stm32f7xx.c ****   */
 142:Core/Src/system_stm32f7xx.c **** 
 143:Core/Src/system_stm32f7xx.c **** /**
 144:Core/Src/system_stm32f7xx.c ****   * @brief  Setup the microcontroller system
 145:Core/Src/system_stm32f7xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 4


 146:Core/Src/system_stm32f7xx.c ****   *         SystemFrequency variable.
 147:Core/Src/system_stm32f7xx.c ****   * @param  None
 148:Core/Src/system_stm32f7xx.c ****   * @retval None
 149:Core/Src/system_stm32f7xx.c ****   */
 150:Core/Src/system_stm32f7xx.c **** void SystemInit(void)
 151:Core/Src/system_stm32f7xx.c **** {
  28              		.loc 1 151 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 10B4     		push	{r4}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 4, -4
 152:Core/Src/system_stm32f7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 153:Core/Src/system_stm32f7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 154:Core/Src/system_stm32f7xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  37              		.loc 1 154 5 view .LVU1
  38              		.loc 1 154 16 is_stmt 0 view .LVU2
  39 0002 0F4A     		ldr	r2, .L3
  40 0004 D2F88830 		ldr	r3, [r2, #136]
  41 0008 43F47003 		orr	r3, r3, #15728640
  42 000c C2F88830 		str	r3, [r2, #136]
 155:Core/Src/system_stm32f7xx.c ****   #endif
 156:Core/Src/system_stm32f7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 157:Core/Src/system_stm32f7xx.c ****   /* Set HSION bit */
 158:Core/Src/system_stm32f7xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  43              		.loc 1 158 3 is_stmt 1 view .LVU3
  44              		.loc 1 158 11 is_stmt 0 view .LVU4
  45 0010 0C4B     		ldr	r3, .L3+4
  46 0012 1968     		ldr	r1, [r3]
  47 0014 41F00101 		orr	r1, r1, #1
  48 0018 1960     		str	r1, [r3]
 159:Core/Src/system_stm32f7xx.c **** 
 160:Core/Src/system_stm32f7xx.c ****   /* Reset CFGR register */
 161:Core/Src/system_stm32f7xx.c ****   RCC->CFGR = 0x00000000;
  49              		.loc 1 161 3 is_stmt 1 view .LVU5
  50              		.loc 1 161 13 is_stmt 0 view .LVU6
  51 001a 0020     		movs	r0, #0
  52 001c 9860     		str	r0, [r3, #8]
 162:Core/Src/system_stm32f7xx.c **** 
 163:Core/Src/system_stm32f7xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 164:Core/Src/system_stm32f7xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  53              		.loc 1 164 3 is_stmt 1 view .LVU7
  54              		.loc 1 164 11 is_stmt 0 view .LVU8
  55 001e 1C68     		ldr	r4, [r3]
  56 0020 0949     		ldr	r1, .L3+8
  57 0022 2140     		ands	r1, r1, r4
  58 0024 1960     		str	r1, [r3]
 165:Core/Src/system_stm32f7xx.c **** 
 166:Core/Src/system_stm32f7xx.c ****   /* Reset PLLCFGR register */
 167:Core/Src/system_stm32f7xx.c ****   RCC->PLLCFGR = 0x24003010;
  59              		.loc 1 167 3 is_stmt 1 view .LVU9
  60              		.loc 1 167 16 is_stmt 0 view .LVU10
  61 0026 0949     		ldr	r1, .L3+12
  62 0028 5960     		str	r1, [r3, #4]
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 5


 168:Core/Src/system_stm32f7xx.c **** 
 169:Core/Src/system_stm32f7xx.c ****   /* Reset HSEBYP bit */
 170:Core/Src/system_stm32f7xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  63              		.loc 1 170 3 is_stmt 1 view .LVU11
  64              		.loc 1 170 11 is_stmt 0 view .LVU12
  65 002a 1968     		ldr	r1, [r3]
  66 002c 21F48021 		bic	r1, r1, #262144
  67 0030 1960     		str	r1, [r3]
 171:Core/Src/system_stm32f7xx.c **** 
 172:Core/Src/system_stm32f7xx.c ****   /* Disable all interrupts */
 173:Core/Src/system_stm32f7xx.c ****   RCC->CIR = 0x00000000;
  68              		.loc 1 173 3 is_stmt 1 view .LVU13
  69              		.loc 1 173 12 is_stmt 0 view .LVU14
  70 0032 D860     		str	r0, [r3, #12]
 174:Core/Src/system_stm32f7xx.c **** 
 175:Core/Src/system_stm32f7xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 176:Core/Src/system_stm32f7xx.c **** #ifdef VECT_TAB_SRAM
 177:Core/Src/system_stm32f7xx.c ****   SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 178:Core/Src/system_stm32f7xx.c **** #else
 179:Core/Src/system_stm32f7xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  71              		.loc 1 179 3 is_stmt 1 view .LVU15
  72              		.loc 1 179 13 is_stmt 0 view .LVU16
  73 0034 4FF00063 		mov	r3, #134217728
  74 0038 9360     		str	r3, [r2, #8]
 180:Core/Src/system_stm32f7xx.c **** #endif
 181:Core/Src/system_stm32f7xx.c **** }
  75              		.loc 1 181 1 view .LVU17
  76 003a 5DF8044B 		ldr	r4, [sp], #4
  77              	.LCFI1:
  78              		.cfi_restore 4
  79              		.cfi_def_cfa_offset 0
  80 003e 7047     		bx	lr
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 0040 00ED00E0 		.word	-536810240
  85 0044 00380240 		.word	1073887232
  86 0048 FFFFF6FE 		.word	-17367041
  87 004c 10300024 		.word	603992080
  88              		.cfi_endproc
  89              	.LFE141:
  91              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  92              		.align	1
  93              		.global	SystemCoreClockUpdate
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv5-d16
  99              	SystemCoreClockUpdate:
 100              	.LFB142:
 182:Core/Src/system_stm32f7xx.c **** 
 183:Core/Src/system_stm32f7xx.c **** /**
 184:Core/Src/system_stm32f7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 185:Core/Src/system_stm32f7xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 186:Core/Src/system_stm32f7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 187:Core/Src/system_stm32f7xx.c ****   *         other parameters.
 188:Core/Src/system_stm32f7xx.c ****   *           
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 6


 189:Core/Src/system_stm32f7xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 190:Core/Src/system_stm32f7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 191:Core/Src/system_stm32f7xx.c ****   *         based on this variable will be incorrect.         
 192:Core/Src/system_stm32f7xx.c ****   *     
 193:Core/Src/system_stm32f7xx.c ****   * @note   - The system frequency computed by this function is not the real 
 194:Core/Src/system_stm32f7xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 195:Core/Src/system_stm32f7xx.c ****   *           constant and the selected clock source:
 196:Core/Src/system_stm32f7xx.c ****   *             
 197:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 198:Core/Src/system_stm32f7xx.c ****   *                                              
 199:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 200:Core/Src/system_stm32f7xx.c ****   *                          
 201:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 202:Core/Src/system_stm32f7xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 203:Core/Src/system_stm32f7xx.c ****   *         
 204:Core/Src/system_stm32f7xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 205:Core/Src/system_stm32f7xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 206:Core/Src/system_stm32f7xx.c ****   *             in voltage and temperature.   
 207:Core/Src/system_stm32f7xx.c ****   *    
 208:Core/Src/system_stm32f7xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 209:Core/Src/system_stm32f7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 210:Core/Src/system_stm32f7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 211:Core/Src/system_stm32f7xx.c ****   *              have wrong result.
 212:Core/Src/system_stm32f7xx.c ****   *                
 213:Core/Src/system_stm32f7xx.c ****   *         - The result of this function could be not correct when using fractional
 214:Core/Src/system_stm32f7xx.c ****   *           value for HSE crystal.
 215:Core/Src/system_stm32f7xx.c ****   *     
 216:Core/Src/system_stm32f7xx.c ****   * @param  None
 217:Core/Src/system_stm32f7xx.c ****   * @retval None
 218:Core/Src/system_stm32f7xx.c ****   */
 219:Core/Src/system_stm32f7xx.c **** void SystemCoreClockUpdate(void)
 220:Core/Src/system_stm32f7xx.c **** {
 101              		.loc 1 220 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 221:Core/Src/system_stm32f7xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 106              		.loc 1 221 3 view .LVU19
 107              	.LVL0:
 222:Core/Src/system_stm32f7xx.c ****   
 223:Core/Src/system_stm32f7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 224:Core/Src/system_stm32f7xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 108              		.loc 1 224 3 view .LVU20
 109              		.loc 1 224 12 is_stmt 0 view .LVU21
 110 0000 224B     		ldr	r3, .L13
 111 0002 9B68     		ldr	r3, [r3, #8]
 112              		.loc 1 224 7 view .LVU22
 113 0004 03F00C03 		and	r3, r3, #12
 114              	.LVL1:
 225:Core/Src/system_stm32f7xx.c **** 
 226:Core/Src/system_stm32f7xx.c ****   switch (tmp)
 115              		.loc 1 226 3 is_stmt 1 view .LVU23
 116 0008 042B     		cmp	r3, #4
 117 000a 14D0     		beq	.L6
 118 000c 082B     		cmp	r3, #8
 119 000e 16D0     		beq	.L7
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 7


 120 0010 1BB1     		cbz	r3, .L12
 227:Core/Src/system_stm32f7xx.c ****   {
 228:Core/Src/system_stm32f7xx.c ****     case 0x00:  /* HSI used as system clock source */
 229:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
 230:Core/Src/system_stm32f7xx.c ****       break;
 231:Core/Src/system_stm32f7xx.c ****     case 0x04:  /* HSE used as system clock source */
 232:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSE_VALUE;
 233:Core/Src/system_stm32f7xx.c ****       break;
 234:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 235:Core/Src/system_stm32f7xx.c **** 
 236:Core/Src/system_stm32f7xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 237:Core/Src/system_stm32f7xx.c ****          SYSCLK = PLL_VCO / PLL_P
 238:Core/Src/system_stm32f7xx.c ****          */    
 239:Core/Src/system_stm32f7xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 240:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 241:Core/Src/system_stm32f7xx.c ****       
 242:Core/Src/system_stm32f7xx.c ****       if (pllsource != 0)
 243:Core/Src/system_stm32f7xx.c ****       {
 244:Core/Src/system_stm32f7xx.c ****         /* HSE used as PLL clock source */
 245:Core/Src/system_stm32f7xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 246:Core/Src/system_stm32f7xx.c ****       }
 247:Core/Src/system_stm32f7xx.c ****       else
 248:Core/Src/system_stm32f7xx.c ****       {
 249:Core/Src/system_stm32f7xx.c ****         /* HSI used as PLL clock source */
 250:Core/Src/system_stm32f7xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 251:Core/Src/system_stm32f7xx.c ****       }
 252:Core/Src/system_stm32f7xx.c **** 
 253:Core/Src/system_stm32f7xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 254:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 255:Core/Src/system_stm32f7xx.c ****       break;
 256:Core/Src/system_stm32f7xx.c ****     default:
 257:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
 121              		.loc 1 257 7 view .LVU24
 122              		.loc 1 257 23 is_stmt 0 view .LVU25
 123 0012 1F4B     		ldr	r3, .L13+4
 124              	.LVL2:
 125              		.loc 1 257 23 view .LVU26
 126 0014 1F4A     		ldr	r2, .L13+8
 127 0016 1A60     		str	r2, [r3]
 258:Core/Src/system_stm32f7xx.c ****       break;
 128              		.loc 1 258 7 is_stmt 1 view .LVU27
 129 0018 02E0     		b	.L9
 130              	.LVL3:
 131              	.L12:
 229:Core/Src/system_stm32f7xx.c ****       break;
 132              		.loc 1 229 7 view .LVU28
 229:Core/Src/system_stm32f7xx.c ****       break;
 133              		.loc 1 229 23 is_stmt 0 view .LVU29
 134 001a 1D4B     		ldr	r3, .L13+4
 135              	.LVL4:
 229:Core/Src/system_stm32f7xx.c ****       break;
 136              		.loc 1 229 23 view .LVU30
 137 001c 1D4A     		ldr	r2, .L13+8
 138 001e 1A60     		str	r2, [r3]
 230:Core/Src/system_stm32f7xx.c ****     case 0x04:  /* HSE used as system clock source */
 139              		.loc 1 230 7 is_stmt 1 view .LVU31
 140              	.LVL5:
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 8


 141              	.L9:
 259:Core/Src/system_stm32f7xx.c ****   }
 260:Core/Src/system_stm32f7xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 261:Core/Src/system_stm32f7xx.c ****   /* Get HCLK prescaler */
 262:Core/Src/system_stm32f7xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 142              		.loc 1 262 3 view .LVU32
 143              		.loc 1 262 28 is_stmt 0 view .LVU33
 144 0020 1A4B     		ldr	r3, .L13
 145 0022 9B68     		ldr	r3, [r3, #8]
 146              		.loc 1 262 52 view .LVU34
 147 0024 C3F30313 		ubfx	r3, r3, #4, #4
 148              		.loc 1 262 22 view .LVU35
 149 0028 1B4A     		ldr	r2, .L13+12
 150 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 151              	.LVL6:
 263:Core/Src/system_stm32f7xx.c ****   /* HCLK frequency */
 264:Core/Src/system_stm32f7xx.c ****   SystemCoreClock >>= tmp;
 152              		.loc 1 264 3 is_stmt 1 view .LVU36
 153              		.loc 1 264 19 is_stmt 0 view .LVU37
 154 002c 184A     		ldr	r2, .L13+4
 155 002e 1368     		ldr	r3, [r2]
 156 0030 CB40     		lsrs	r3, r3, r1
 157 0032 1360     		str	r3, [r2]
 265:Core/Src/system_stm32f7xx.c **** }
 158              		.loc 1 265 1 view .LVU38
 159 0034 7047     		bx	lr
 160              	.LVL7:
 161              	.L6:
 232:Core/Src/system_stm32f7xx.c ****       break;
 162              		.loc 1 232 7 is_stmt 1 view .LVU39
 232:Core/Src/system_stm32f7xx.c ****       break;
 163              		.loc 1 232 23 is_stmt 0 view .LVU40
 164 0036 164B     		ldr	r3, .L13+4
 165              	.LVL8:
 232:Core/Src/system_stm32f7xx.c ****       break;
 166              		.loc 1 232 23 view .LVU41
 167 0038 164A     		ldr	r2, .L13+8
 168 003a 1A60     		str	r2, [r3]
 233:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 169              		.loc 1 233 7 is_stmt 1 view .LVU42
 170 003c F0E7     		b	.L9
 171              	.LVL9:
 172              	.L7:
 239:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 173              		.loc 1 239 7 view .LVU43
 239:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 174              		.loc 1 239 23 is_stmt 0 view .LVU44
 175 003e 134B     		ldr	r3, .L13
 176              	.LVL10:
 239:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 177              		.loc 1 239 23 view .LVU45
 178 0040 5A68     		ldr	r2, [r3, #4]
 179              	.LVL11:
 240:Core/Src/system_stm32f7xx.c ****       
 180              		.loc 1 240 7 is_stmt 1 view .LVU46
 240:Core/Src/system_stm32f7xx.c ****       
 181              		.loc 1 240 17 is_stmt 0 view .LVU47
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 9


 182 0042 5B68     		ldr	r3, [r3, #4]
 240:Core/Src/system_stm32f7xx.c ****       
 183              		.loc 1 240 12 view .LVU48
 184 0044 03F03F03 		and	r3, r3, #63
 185              	.LVL12:
 242:Core/Src/system_stm32f7xx.c ****       {
 186              		.loc 1 242 7 is_stmt 1 view .LVU49
 242:Core/Src/system_stm32f7xx.c ****       {
 187              		.loc 1 242 10 is_stmt 0 view .LVU50
 188 0048 12F4800F 		tst	r2, #4194304
 189 004c 13D0     		beq	.L10
 245:Core/Src/system_stm32f7xx.c ****       }
 190              		.loc 1 245 9 is_stmt 1 view .LVU51
 245:Core/Src/system_stm32f7xx.c ****       }
 191              		.loc 1 245 29 is_stmt 0 view .LVU52
 192 004e 114A     		ldr	r2, .L13+8
 193              	.LVL13:
 245:Core/Src/system_stm32f7xx.c ****       }
 194              		.loc 1 245 29 view .LVU53
 195 0050 B2FBF3F2 		udiv	r2, r2, r3
 245:Core/Src/system_stm32f7xx.c ****       }
 196              		.loc 1 245 44 view .LVU54
 197 0054 0D4B     		ldr	r3, .L13
 198              	.LVL14:
 245:Core/Src/system_stm32f7xx.c ****       }
 199              		.loc 1 245 44 view .LVU55
 200 0056 5B68     		ldr	r3, [r3, #4]
 245:Core/Src/system_stm32f7xx.c ****       }
 201              		.loc 1 245 74 view .LVU56
 202 0058 C3F38813 		ubfx	r3, r3, #6, #9
 245:Core/Src/system_stm32f7xx.c ****       }
 203              		.loc 1 245 16 view .LVU57
 204 005c 03FB02F3 		mul	r3, r3, r2
 205              	.LVL15:
 206              	.L11:
 253:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 207              		.loc 1 253 7 is_stmt 1 view .LVU58
 253:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 208              		.loc 1 253 20 is_stmt 0 view .LVU59
 209 0060 0A4A     		ldr	r2, .L13
 210 0062 5268     		ldr	r2, [r2, #4]
 253:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 211              		.loc 1 253 50 view .LVU60
 212 0064 C2F30142 		ubfx	r2, r2, #16, #2
 253:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 213              		.loc 1 253 62 view .LVU61
 214 0068 0132     		adds	r2, r2, #1
 253:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 215              		.loc 1 253 12 view .LVU62
 216 006a 5200     		lsls	r2, r2, #1
 217              	.LVL16:
 254:Core/Src/system_stm32f7xx.c ****       break;
 218              		.loc 1 254 7 is_stmt 1 view .LVU63
 254:Core/Src/system_stm32f7xx.c ****       break;
 219              		.loc 1 254 31 is_stmt 0 view .LVU64
 220 006c B3FBF2F3 		udiv	r3, r3, r2
 221              	.LVL17:
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 10


 254:Core/Src/system_stm32f7xx.c ****       break;
 222              		.loc 1 254 23 view .LVU65
 223 0070 074A     		ldr	r2, .L13+4
 224              	.LVL18:
 254:Core/Src/system_stm32f7xx.c ****       break;
 225              		.loc 1 254 23 view .LVU66
 226 0072 1360     		str	r3, [r2]
 255:Core/Src/system_stm32f7xx.c ****     default:
 227              		.loc 1 255 7 is_stmt 1 view .LVU67
 228 0074 D4E7     		b	.L9
 229              	.LVL19:
 230              	.L10:
 250:Core/Src/system_stm32f7xx.c ****       }
 231              		.loc 1 250 9 view .LVU68
 250:Core/Src/system_stm32f7xx.c ****       }
 232              		.loc 1 250 29 is_stmt 0 view .LVU69
 233 0076 074A     		ldr	r2, .L13+8
 234              	.LVL20:
 250:Core/Src/system_stm32f7xx.c ****       }
 235              		.loc 1 250 29 view .LVU70
 236 0078 B2FBF3F2 		udiv	r2, r2, r3
 250:Core/Src/system_stm32f7xx.c ****       }
 237              		.loc 1 250 44 view .LVU71
 238 007c 034B     		ldr	r3, .L13
 239              	.LVL21:
 250:Core/Src/system_stm32f7xx.c ****       }
 240              		.loc 1 250 44 view .LVU72
 241 007e 5B68     		ldr	r3, [r3, #4]
 250:Core/Src/system_stm32f7xx.c ****       }
 242              		.loc 1 250 74 view .LVU73
 243 0080 C3F38813 		ubfx	r3, r3, #6, #9
 250:Core/Src/system_stm32f7xx.c ****       }
 244              		.loc 1 250 16 view .LVU74
 245 0084 03FB02F3 		mul	r3, r3, r2
 246              	.LVL22:
 250:Core/Src/system_stm32f7xx.c ****       }
 247              		.loc 1 250 16 view .LVU75
 248 0088 EAE7     		b	.L11
 249              	.L14:
 250 008a 00BF     		.align	2
 251              	.L13:
 252 008c 00380240 		.word	1073887232
 253 0090 00000000 		.word	.LANCHOR0
 254 0094 0024F400 		.word	16000000
 255 0098 00000000 		.word	.LANCHOR1
 256              		.cfi_endproc
 257              	.LFE142:
 259              		.global	APBPrescTable
 260              		.global	AHBPrescTable
 261              		.global	SystemCoreClock
 262              		.section	.data.SystemCoreClock,"aw"
 263              		.align	2
 264              		.set	.LANCHOR0,. + 0
 267              	SystemCoreClock:
 268 0000 0024F400 		.word	16000000
 269              		.section	.rodata.AHBPrescTable,"a"
 270              		.align	2
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 11


 271              		.set	.LANCHOR1,. + 0
 274              	AHBPrescTable:
 275 0000 00       		.byte	0
 276 0001 00       		.byte	0
 277 0002 00       		.byte	0
 278 0003 00       		.byte	0
 279 0004 00       		.byte	0
 280 0005 00       		.byte	0
 281 0006 00       		.byte	0
 282 0007 00       		.byte	0
 283 0008 01       		.byte	1
 284 0009 02       		.byte	2
 285 000a 03       		.byte	3
 286 000b 04       		.byte	4
 287 000c 06       		.byte	6
 288 000d 07       		.byte	7
 289 000e 08       		.byte	8
 290 000f 09       		.byte	9
 291              		.section	.rodata.APBPrescTable,"a"
 292              		.align	2
 295              	APBPrescTable:
 296 0000 00       		.byte	0
 297 0001 00       		.byte	0
 298 0002 00       		.byte	0
 299 0003 00       		.byte	0
 300 0004 01       		.byte	1
 301 0005 02       		.byte	2
 302 0006 03       		.byte	3
 303 0007 04       		.byte	4
 304              		.text
 305              	.Letext0:
 306              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/machine/_de
 307              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 308              		.file 4 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Include/c
 309              		.file 5 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Device/ST
 310              		.file 6 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/CMSIS/Device/ST
 311              		.file 7 "/Users/jeannine.shiu/STM32Cube/Repository/STM32Cube_FW_F7_V1.15.0/Drivers/STM32F7xx_HAL_D
ARM GAS  /var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f7xx.c
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:17     .text.SystemInit:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:25     .text.SystemInit:0000000000000000 SystemInit
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:84     .text.SystemInit:0000000000000040 $d
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:92     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:99     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:252    .text.SystemCoreClockUpdate:000000000000008c $d
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:295    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:274    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:267    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:263    .data.SystemCoreClock:0000000000000000 $d
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:270    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/gy/djtlh36967g6qz60tx0ltrsw0000gn/T//ccvljGQI.s:292    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
