least-to-most/modules/Fsm_serialdata.v:10: syntax error
least-to-most/modules/Fsm_serialdata.v:10: error: Invalid module instantiation
least-to-most/modules/Fsm_serialdata.v:18: syntax error
least-to-most/modules/Fsm_serialdata.v:18: error: Invalid module instantiation
Module file path: least-to-most/modules/Fsm_serialdata.v
Testbench file path: hdlbits_testbenches/Fsm_serialdata_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'least-to-most/simulations/Fsm_serialdata_sim', 'least-to-most/modules/Fsm_serialdata.v', 'hdlbits_testbenches/Fsm_serialdata_0_tb.v']' returned non-zero exit status 4.
