# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:55 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:57:55 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:55 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:57:56 on Oct 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:57 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/register.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 21:57:58 on Oct 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:03 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:58:04 on Oct 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/9bitadder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:04 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/9bitadder.sv 
# -- Compiling module ninebitadder
# 
# Top level modules:
# 	ninebitadder
# End time: 21:58:04 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:04 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:58:04 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:04 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/flip_flop.sv 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 21:58:04 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:04 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/joey3/Desktop/ECE385/lab5" C:/Users/joey3/Desktop/ECE385/lab5/top_level.sv 
# -- Compiling module top_level
# ** Error: (vlog-13069) C:/Users/joey3/Desktop/ECE385/lab5/top_level.sv(51): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 21:58:05 on Oct 01,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab5_run_msim_rtl_verilog.do line 15
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/joey3/Desktop/ECE385/lab5 {C:/Users/joey3/Desktop/ECE385/lab5/top_level.sv}"
