J. T. -Y. Chang , E. J. McCluskey, Quantitative analysis of very-low-voltage testing, Proceedings of the 14th IEEE VLSI Test Symposium, p.332, April 28-May 01, 1996
Piero Franco , William D. Farwell , Robert L. Stokes , Edward J. McCluskey, An Experimental Chip to Evaluate Test Techniques: Chip and Experiment Design, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.653-662, October 21-25, 1995
I. Hamzaoglu , J. H. Patel, Test set compaction algorithms for combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.8, p.957-963, November 2006[doi>10.1109/43.856980]
Li, J. C. M., Chang, J. T.-Y., Tseng, C. W., and McCluskey, E. J. 1999. ELF35 experiment-chip and experiment design. CRC Technical Report, 99--3.
Lsi Logic. 1997. G-10p Celled Based ASIC Product.
Siyad C. Ma , Piero Franco , Edward J. McCluskey, An Experimental Chip to Evaluate Test Techniques: Experiment Results, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.663-672, October 21-25, 1995
E. J. McCluskey , Ahmad Al-Yamani , James C. -M Li , Chao-Wen Tseng , Erik Volkerink , Francois-Fabien Ferhani , Edward Li , Subhasish Mitra, ELF-Murphy Data on Defects and Test Sets, Proceedings of the 22nd IEEE VLSI Test Symposium, p.16, April 25-29, 2004
Edward J. McCluskey , Chao-Wen Tseng, Stuck-Fault Tests vs. Actual Defects, Proceedings of the 2000 IEEE International Test Conference, p.336, October 03-05, 2000
Mei, K. C. 1975. Dominance relations of stuck-at and bridging faults in logic networks, Ph.D. dissertation, Stanford University, Stanford, CA.
