Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:54:18 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[15]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[1]/Q (SDFFR_X1)                          0.08       0.08 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.08 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.08 r
  recoding_block_1/U4/ZN (XNOR2_X1)                       0.07       0.15 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.15 r
  recoding_block_1/MUX_X/U2/Z (BUF_X1)                    0.05       0.20 r
  recoding_block_1/MUX_X/U24/Z (MUX2_X1)                  0.07       0.27 f
  recoding_block_1/MUX_X/o[19] (mux2_n_bit25_3)           0.00       0.27 f
  recoding_block_1/MUX_0/i1[19] (mux2_n_bit25_2)          0.00       0.27 f
  recoding_block_1/MUX_0/U34/Z (MUX2_X1)                  0.07       0.34 f
  recoding_block_1/MUX_0/o[19] (mux2_n_bit25_2)           0.00       0.34 f
  recoding_block_1/x_absY[19] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.34 f
  bitwiseInverterX_1/dataIn[19] (bitwiseInv_n_bit25_1)
                                                          0.00       0.34 f
  bitwiseInverterX_1/U13/ZN (XNOR2_X1)                    0.05       0.40 r
  bitwiseInverterX_1/dataOut[19] (bitwiseInv_n_bit25_1)
                                                          0.00       0.40 r
  lv4_c21_FA_0/i1 (fullAdder_139)                         0.00       0.40 r
  lv4_c21_FA_0/HA_0/i1 (halfAdder_279)                    0.00       0.40 r
  lv4_c21_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       0.48 r
  lv4_c21_FA_0/HA_0/s (halfAdder_279)                     0.00       0.48 r
  lv4_c21_FA_0/HA_1/i1 (halfAdder_278)                    0.00       0.48 r
  lv4_c21_FA_0/HA_1/U1/Z (XOR2_X1)                        0.08       0.56 r
  lv4_c21_FA_0/HA_1/s (halfAdder_278)                     0.00       0.56 r
  lv4_c21_FA_0/s (fullAdder_139)                          0.00       0.56 r
  lv3_c21_FA_0/i0 (fullAdder_118)                         0.00       0.56 r
  lv3_c21_FA_0/HA_0/i0 (halfAdder_237)                    0.00       0.56 r
  lv3_c21_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.64 r
  lv3_c21_FA_0/HA_0/s (halfAdder_237)                     0.00       0.64 r
  lv3_c21_FA_0/HA_1/i1 (halfAdder_236)                    0.00       0.64 r
  lv3_c21_FA_0/HA_1/U2/ZN (AND2_X1)                       0.05       0.68 r
  lv3_c21_FA_0/HA_1/co (halfAdder_236)                    0.00       0.68 r
  lv3_c21_FA_0/U1/ZN (OR2_X1)                             0.04       0.72 r
  lv3_c21_FA_0/co (fullAdder_118)                         0.00       0.72 r
  lv2_c22_FA_0/i0 (fullAdder_78)                          0.00       0.72 r
  lv2_c22_FA_0/HA_0/i0 (halfAdder_157)                    0.00       0.72 r
  lv2_c22_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.79 r
  lv2_c22_FA_0/HA_0/s (halfAdder_157)                     0.00       0.79 r
  lv2_c22_FA_0/HA_1/i1 (halfAdder_156)                    0.00       0.79 r
  lv2_c22_FA_0/HA_1/U1/Z (XOR2_X1)                        0.08       0.87 r
  lv2_c22_FA_0/HA_1/s (halfAdder_156)                     0.00       0.87 r
  lv2_c22_FA_0/s (fullAdder_78)                           0.00       0.87 r
  lv1_c22_FA_0/i1 (fullAdder_43)                          0.00       0.87 r
  lv1_c22_FA_0/HA_0/i1 (halfAdder_87)                     0.00       0.87 r
  lv1_c22_FA_0/HA_0/U4/Z (XOR2_X1)                        0.08       0.95 r
  lv1_c22_FA_0/HA_0/s (halfAdder_87)                      0.00       0.95 r
  lv1_c22_FA_0/HA_1/i1 (halfAdder_86)                     0.00       0.95 r
  lv1_c22_FA_0/HA_1/U1/Z (XOR2_X1)                        0.08       1.03 r
  lv1_c22_FA_0/HA_1/s (halfAdder_86)                      0.00       1.03 r
  lv1_c22_FA_0/s (fullAdder_43)                           0.00       1.03 r
  lv0_c22_FA_0/i1 (fullAdder_22)                          0.00       1.03 r
  lv0_c22_FA_0/HA_0/i1 (halfAdder_45)                     0.00       1.03 r
  lv0_c22_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       1.11 r
  lv0_c22_FA_0/HA_0/s (halfAdder_45)                      0.00       1.11 r
  lv0_c22_FA_0/HA_1/i1 (halfAdder_44)                     0.00       1.11 r
  lv0_c22_FA_0/HA_1/U2/ZN (XNOR2_X1)                      0.07       1.18 r
  lv0_c22_FA_0/HA_1/s (halfAdder_44)                      0.00       1.18 r
  lv0_c22_FA_0/s (fullAdder_22)                           0.00       1.18 r
  add_3003/B[1] (mbeDadda_mult_wRegs_DW01_add_0)          0.00       1.18 r
  add_3003/U422/ZN (NOR2_X1)                              0.03       1.21 f
  add_3003/U313/ZN (OAI21_X1)                             0.05       1.26 r
  add_3003/U465/ZN (AOI21_X1)                             0.04       1.30 f
  add_3003/U353/ZN (OAI21_X1)                             0.06       1.35 r
  add_3003/U346/ZN (AOI21_X1)                             0.04       1.39 f
  add_3003/U323/ZN (OAI21_X1)                             0.07       1.47 r
  add_3003/U557/ZN (AOI21_X1)                             0.04       1.51 f
  add_3003/U451/ZN (XNOR2_X1)                             0.06       1.56 f
  add_3003/SUM[16] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.56 f
  p_reg_out/D[15] (reg_N24_0)                             0.00       1.56 f
  p_reg_out/U36/ZN (NAND2_X1)                             0.03       1.59 r
  p_reg_out/U38/ZN (NAND2_X1)                             0.02       1.62 f
  p_reg_out/Q_reg[15]/D (DFFR_X1)                         0.01       1.62 f
  data arrival time                                                  1.62

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[15]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.73


1
