
CAN_BUS_THX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000caa8  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800caa8  0c00caa8  00014aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000310  0800cab8  0c00cab8  00014ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00020000  2**0
                  ALLOC
  4 .bss          00000694  20000800  20000800  00020000  2**2
                  ALLOC
  5 .data         00001340  20000ea0  0c00cdd0  00018ea0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000560  00000000  00000000  0001a1e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008405  00000000  00000000  0001a740  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000183c  00000000  00000000  00022b45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00009444  00000000  00000000  00024381  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000014e8  00000000  00000000  0002d7c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00099d6b  00000000  00000000  0002ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001655  00000000  00000000  000c8a1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003e0  00000000  00000000  000ca070  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000009cd  00000000  00000000  000ca450  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001a87a  00000000  00000000  000cae1d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 f7 14 00 08 07 15 00 08     ... ............
 8000010:	17 15 00 08 27 15 00 08 37 15 00 08 00 00 00 00     ....'...7.......
	...
 800002c:	47 15 00 08 57 15 00 08 00 00 00 00 67 15 00 08     G...W.......g...
 800003c:	77 15 00 08 87 15 00 08 97 15 00 08 a7 15 00 08     w...............
 800004c:	b7 15 00 08 c7 15 00 08 d7 15 00 08 e7 15 00 08     ................
 800005c:	f7 15 00 08 07 16 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 17 16 00 08 00 00 00 00 27 16 00 08     ............'...
 800007c:	37 16 00 08 47 16 00 08 57 16 00 08 67 16 00 08     7...G...W...g...
 800008c:	77 16 00 08 87 16 00 08 97 16 00 08 a7 16 00 08     w...............
 800009c:	b7 16 00 08 c7 16 00 08 d7 16 00 08 e7 16 00 08     ................
 80000ac:	f7 16 00 08 07 17 00 08 17 17 00 08 27 17 00 08     ............'...
 80000bc:	37 17 00 08 47 17 00 08 57 17 00 08 67 17 00 08     7...G...W...g...
 80000cc:	77 17 00 08 87 17 00 08 97 17 00 08 a7 17 00 08     w...............
 80000dc:	b7 17 00 08 c7 17 00 08 d7 17 00 08 e7 17 00 08     ................
 80000ec:	f7 17 00 08 07 18 00 08 17 18 00 08 27 18 00 08     ............'...
 80000fc:	37 18 00 08 47 18 00 08 55 18 00 08 63 18 00 08     7...G...U...c...
 800010c:	71 18 00 08 7f 18 00 08 8d 18 00 08 9b 18 00 08     q...............
 800011c:	a9 18 00 08 b7 18 00 08 c5 18 00 08 d3 18 00 08     ................
 800012c:	e1 18 00 08 ef 18 00 08 fd 18 00 08 0b 19 00 08     ................
 800013c:	19 19 00 08 27 19 00 08 35 19 00 08 43 19 00 08     ....'...5...C...
 800014c:	51 19 00 08 5f 19 00 08 6d 19 00 08 7b 19 00 08     Q..._...m...{...
 800015c:	89 19 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 97 19 00 08 a5 19 00 08 b3 19 00 08     ................
 800017c:	c1 19 00 08 cf 19 00 08 dd 19 00 08 eb 19 00 08     ................
 800018c:	f9 19 00 08 07 1a 00 08 15 1a 00 08 23 1a 00 08     ............#...
 800019c:	31 1a 00 08 3f 1a 00 08 4d 1a 00 08 5b 1a 00 08     1...?...M...[...
 80001ac:	69 1a 00 08 77 1a 00 08 85 1a 00 08 93 1a 00 08     i...w...........
 80001bc:	a1 1a 00 08 af 1a 00 08 bd 1a 00 08 cb 1a 00 08     ................
 80001cc:	d9 1a 00 08 e7 1a 00 08 f5 1a 00 08 03 1b 00 08     ................
 80001dc:	00 00 00 00 11 1b 00 08 1f 1b 00 08 2d 1b 00 08     ............-...
 80001ec:	3b 1b 00 08 49 1b 00 08 00 00 00 00 57 1b 00 08     ;...I.......W...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08001d21 	.word	0x08001d21

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	0800441d 	.word	0x0800441d

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491a      	ldr	r1, [pc, #104]	; (8000288 <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1a      	ldr	r2, [pc, #104]	; (800028c <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 800d 	beq.w	8000242 <SKIPCOPY>

08000228 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000228:	ea4f 0292 	mov.w	r2, r2, lsr #2

0800022c <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 800022c:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 800022e:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 8000230:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 8000232:	f000 8006 	beq.w	8000242 <SKIPCOPY>
   ADD R0,#4
 8000236:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 800023a:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 800023e:	f7ff bff5 	b.w	800022c <COPYLOOP>

08000242 <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000242:	4813      	ldr	r0, [pc, #76]	; (8000290 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000244:	4913      	ldr	r1, [pc, #76]	; (8000294 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000246:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000248:	f000 800c 	beq.w	8000264 <SKIPCLEAR>

0800024c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800024c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000250:	f04f 0200 	mov.w	r2, #0

08000254 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000254:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000256:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000258:	f000 8004 	beq.w	8000264 <SKIPCLEAR>
   ADD R0,#4
 800025c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000260:	f7ff bff8 	b.w	8000254 <CLEARLOOP>

08000264 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000264:	480c      	ldr	r0, [pc, #48]	; (8000298 <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 8000266:	490d      	ldr	r1, [pc, #52]	; (800029c <SKIPCLEAR+0x38>)
   STR R0,[R1]
 8000268:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800026a:	480d      	ldr	r0, [pc, #52]	; (80002a0 <SKIPCLEAR+0x3c>)
   BLX R0
 800026c:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800026e:	480d      	ldr	r0, [pc, #52]	; (80002a4 <SKIPCLEAR+0x40>)
   BLX R0
 8000270:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000272:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002a8 <SKIPCLEAR+0x44>
   MOV R0,#0
 8000276:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800027a:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800027e:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002ac <SKIPCLEAR+0x48>
 8000282:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000284:	0c00cdd0 	.word	0x0c00cdd0
   LDR R1, =__Xmc4500_sData
 8000288:	20000ea0 	.word	0x20000ea0
   LDR R2, =__Xmc4500_Data_Size
 800028c:	00001340 	.word	0x00001340
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000290:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000294:	00000694 	.word	0x00000694
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000298:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 800029c:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002a0:	08001dbd 	.word	0x08001dbd
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002a4:	08005c85 	.word	0x08005c85
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002a8:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002ac:	080002b5 	.word	0x080002b5
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002b0:	bf00      	nop
     BX LR
 80002b2:	4770      	bx	lr

080002b4 <main>:

uint8_t Get_PID(uint16_t TimeToWait,uint8_t Mode_Req,uint8_t PID_Req,uint8_t ShowOP);
uint8_t Get_VIN(uint8_t TimeToWait);
//CAN001_MessageHandleType CanTxMsgObj;
int main(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b084      	sub	sp, #16
 80002b8:	af00      	add	r7, sp, #0


	uint8_t Btn1;
//	uint8_t VIN_Supp[] = "VIN NOT Supported.... \n\r";
//	uint8_t CALID_Supp[] = "CALID NOT Supported...\n\r";
	uint8_t ECU_Index=0;
 80002ba:	f04f 0300 	mov.w	r3, #0
 80002be:	73fb      	strb	r3, [r7, #15]

	DAVE_Init();			// Initialization of DAVE Apps
 80002c0:	f004 f894 	bl	80043ec <DAVE_Init>
    TimerId = SYSTM001_CreateTimer(50,SYSTM001_ONE_SHOT,TimerInt,NULL);
 80002c4:	f04f 0032 	mov.w	r0, #50	; 0x32
 80002c8:	f04f 0100 	mov.w	r1, #0
 80002cc:	f241 121d 	movw	r2, #4381	; 0x111d
 80002d0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002d4:	f04f 0300 	mov.w	r3, #0
 80002d8:	f003 fa9a 	bl	8003810 <SYSTM001_CreateTimer>
 80002dc:	4602      	mov	r2, r0
 80002de:	f640 238c 	movw	r3, #2700	; 0xa8c
 80002e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e6:	601a      	str	r2, [r3, #0]
//    TimerId1Sec = SYSTM001_CreateTimer(2000,SYSTM001_PERIODIC,TimerOneSec,NULL);
    Timer_WaitId=SYSTM001_CreateTimer(4000,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
 80002e8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80002ec:	f04f 0100 	mov.w	r1, #0
 80002f0:	f241 3259 	movw	r2, #4953	; 0x1359
 80002f4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002f8:	f04f 0300 	mov.w	r3, #0
 80002fc:	f003 fa88 	bl	8003810 <SYSTM001_CreateTimer>
 8000300:	4602      	mov	r2, r0
 8000302:	f640 037c 	movw	r3, #2172	; 0x87c
 8000306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800030a:	601a      	str	r2, [r3, #0]



    CanTxMsgObj.Identifier=FUNC_PID_REQUEST;
 800030c:	f640 1314 	movw	r3, #2324	; 0x914
 8000310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000314:	f240 72df 	movw	r2, #2015	; 0x7df
 8000318:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.DataLength=8;
 800031a:	f640 1314 	movw	r3, #2324	; 0x914
 800031e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000322:	f04f 0208 	mov.w	r2, #8
 8000326:	729a      	strb	r2, [r3, #10]
	CanTxMsgObj.data[0]=Data[0];
 8000328:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	781a      	ldrb	r2, [r3, #0]
 8000332:	f640 1314 	movw	r3, #2324	; 0x914
 8000336:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033a:	72da      	strb	r2, [r3, #11]
	CanTxMsgObj.data[1]=Data[1];
 800033c:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000344:	785a      	ldrb	r2, [r3, #1]
 8000346:	f640 1314 	movw	r3, #2324	; 0x914
 800034a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034e:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data[2];
 8000350:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000354:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000358:	789a      	ldrb	r2, [r3, #2]
 800035a:	f640 1314 	movw	r3, #2324	; 0x914
 800035e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000362:	735a      	strb	r2, [r3, #13]
	CanTxMsgObj.data[3]=Data[3];
 8000364:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036c:	78da      	ldrb	r2, [r3, #3]
 800036e:	f640 1314 	movw	r3, #2324	; 0x914
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	739a      	strb	r2, [r3, #14]
	CanTxMsgObj.data[4]=Data[4];
 8000378:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800037c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000380:	791a      	ldrb	r2, [r3, #4]
 8000382:	f640 1314 	movw	r3, #2324	; 0x914
 8000386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800038a:	73da      	strb	r2, [r3, #15]
	CanTxMsgObj.data[5]=Data[5];
 800038c:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000394:	795a      	ldrb	r2, [r3, #5]
 8000396:	f640 1314 	movw	r3, #2324	; 0x914
 800039a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039e:	741a      	strb	r2, [r3, #16]
	CanTxMsgObj.data[6]=Data[6];
 80003a0:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	799a      	ldrb	r2, [r3, #6]
 80003aa:	f640 1314 	movw	r3, #2324	; 0x914
 80003ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b2:	745a      	strb	r2, [r3, #17]
	CanTxMsgObj.data[7]=Data[7];
 80003b4:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003bc:	79da      	ldrb	r2, [r3, #7]
 80003be:	f640 1314 	movw	r3, #2324	; 0x914
 80003c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c6:	749a      	strb	r2, [r3, #18]
	CanTxMsgObj.IDExten=STANDARDTYPE;
 80003c8:	f640 1314 	movw	r3, #2324	; 0x914
 80003cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d0:	f04f 0200 	mov.w	r2, #0
 80003d4:	721a      	strb	r2, [r3, #8]
	CanTxMsgObj.MsgObjEN=CAN001_ENABLE;
 80003d6:	f640 1314 	movw	r3, #2324	; 0x914
 80003da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003de:	f04f 0201 	mov.w	r2, #1
 80003e2:	74da      	strb	r2, [r3, #19]
	CanTxMsgObj.MsgObjType=TRANSMSGOBJ;
 80003e4:	f640 1314 	movw	r3, #2324	; 0x914
 80003e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ec:	f04f 0201 	mov.w	r2, #1
 80003f0:	751a      	strb	r2, [r3, #20]
	CanTxMsgObj.IDMask=0x00;
 80003f2:	f640 1314 	movw	r3, #2324	; 0x914
 80003f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fa:	f04f 0200 	mov.w	r2, #0
 80003fe:	605a      	str	r2, [r3, #4]
	CanTxMsgObj.IDExten=0x00;
 8000400:	f640 1314 	movw	r3, #2324	; 0x914
 8000404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000408:	f04f 0200 	mov.w	r2, #0
 800040c:	721a      	strb	r2, [r3, #8]

	status=CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 800040e:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8000412:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000416:	f640 1114 	movw	r1, #2324	; 0x914
 800041a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800041e:	f04f 0201 	mov.w	r2, #1
 8000422:	f004 fe47 	bl	80050b4 <CAN001_ConfigMsgObj>
 8000426:	60b8      	str	r0, [r7, #8]
	  /* Update data value to be transmitted by  Node "Request" in message object 1 (LM01) with ID 0x255 */
	  CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data);
 8000428:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 800042c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000430:	f04f 0101 	mov.w	r1, #1
 8000434:	f04f 0208 	mov.w	r2, #8
 8000438:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800043c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000440:	f005 f82a 	bl	8005498 <CAN001_UpdateMODataRegisters>
	  /* Send Data frame with ID 0x255 on chip internal CAN bus (Loop-Back Mode) */
//	  status=CAN001_SendDataFrame(&CAN001_Handle0,1); //

	  Btn1 = IO004_ReadPin(IO004_Handle1);
 8000444:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8000448:	f6c0 0300 	movt	r3, #2048	; 0x800
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000450:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8000454:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000458:	785b      	ldrb	r3, [r3, #1]
 800045a:	fa22 f303 	lsr.w	r3, r2, r3
 800045e:	b2db      	uxtb	r3, r3
 8000460:	f003 0301 	and.w	r3, r3, #1
 8000464:	71fb      	strb	r3, [r7, #7]
	  IO004_SetOutputValue(IO004_Handle0,1);
 8000466:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 800046a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800046e:	685a      	ldr	r2, [r3, #4]
 8000470:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8000474:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000478:	785b      	ldrb	r3, [r3, #1]
 800047a:	f04f 0101 	mov.w	r1, #1
 800047e:	fa01 f303 	lsl.w	r3, r1, r3
 8000482:	6053      	str	r3, [r2, #4]
	  IO004_SetOutputValue(IO004_Handle2,1);
 8000484:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8000488:	f6c0 0300 	movt	r3, #2048	; 0x800
 800048c:	685a      	ldr	r2, [r3, #4]
 800048e:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8000492:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000496:	785b      	ldrb	r3, [r3, #1]
 8000498:	f04f 0101 	mov.w	r1, #1
 800049c:	fa01 f303 	lsl.w	r3, r1, r3
 80004a0:	6053      	str	r3, [r2, #4]
		if(is_pid_supported(FUEL_LEVEL, MODE_CURR_DATA,0)||(is_pid_supported(FUEL_LEVEL, MODE_CURR_DATA,1)))
			print_Uart("PID2F=1 \n\r");
		else
			print_Uart("PID2F=0 \n\r");
#else
		  print_Uart("Sniffer \n\r");
 80004a2:	f64c 20b8 	movw	r0, #51896	; 0xcab8
 80004a6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80004aa:	f000 ff75 	bl	8001398 <print_Uart>
			//print_Uart("M9 P00 \n\r");
				Get_PID(500,MODE_CURR_DATA,RUNTIME_START,PRINT_VEHICAL_DATA);
				delay();
		  }
#endif
	  }
 80004ae:	e7fe      	b.n	80004ae <main+0x1fa>

080004b0 <CAN0_1_IRQHandler>:
 *    }
 */
// CAN RX INTERRUPT ISR
void EventHandlerCAN001_0()

	{
 80004b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80004b4:	b089      	sub	sp, #36	; 0x24
 80004b6:	af08      	add	r7, sp, #32
//		{
//			/* Clear the flag */
//			CAN001_ClearMOFlagStatus(&CAN001_Handle0,1,TRANSMIT_PENDING);
//		}
		/* Check receive pending status in LMO2 */
		if(CAN001_GetMOFlagStatus(&CAN001_Handle0,2,RECEIVE_PENDING) == CAN_SET)
 80004b8:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 80004bc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80004c0:	f04f 0102 	mov.w	r1, #2
 80004c4:	f04f 0201 	mov.w	r2, #1
 80004c8:	f005 f896 	bl	80055f8 <CAN001_GetMOFlagStatus>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	f040 814c 	bne.w	800076c <CAN0_1_IRQHandler+0x2bc>
		{
			/* Clear the flag */
			CAN001_ClearMOFlagStatus(&CAN001_Handle0,2,RECEIVE_PENDING);
 80004d4:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 80004d8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80004dc:	f04f 0102 	mov.w	r1, #2
 80004e0:	f04f 0201 	mov.w	r2, #1
 80004e4:	f005 f904 	bl	80056f0 <CAN001_ClearMOFlagStatus>
			/* Read the received Message object and stores in variable CanRecMsgObj */
			CAN001_ReadMsgObj(&CAN001_Handle0,&CanRecMsgObj[CAN_RX_Pkt_Count],2);
 80004e8:	f640 0313 	movw	r3, #2067	; 0x813
 80004ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	461a      	mov	r2, r3
 80004f4:	4613      	mov	r3, r2
 80004f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80004fa:	189b      	adds	r3, r3, r2
 80004fc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000500:	f640 0284 	movw	r2, #2180	; 0x884
 8000504:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000508:	189b      	adds	r3, r3, r2
 800050a:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 800050e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000512:	4619      	mov	r1, r3
 8000514:	f04f 0202 	mov.w	r2, #2
 8000518:	f004 febc 	bl	8005294 <CAN001_ReadMsgObj>
				CAN_RX_Pkt_Count++;
//				if(	CAN_RX_Pkt_Count)
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
 800051c:	f640 0313 	movw	r3, #2067	; 0x813
 8000520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	4619      	mov	r1, r3
 8000528:	f640 0284 	movw	r2, #2180	; 0x884
 800052c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000530:	460b      	mov	r3, r1
 8000532:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000536:	185b      	adds	r3, r3, r1
 8000538:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800053c:	18d3      	adds	r3, r2, r3
 800053e:	f103 030a 	add.w	r3, r3, #10
 8000542:	78db      	ldrb	r3, [r3, #3]
 8000544:	2b0c      	cmp	r3, #12
 8000546:	f000 8111 	beq.w	800076c <CAN0_1_IRQHandler+0x2bc>
 800054a:	f640 0313 	movw	r3, #2067	; 0x813
 800054e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4619      	mov	r1, r3
 8000556:	f640 0284 	movw	r2, #2180	; 0x884
 800055a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800055e:	460b      	mov	r3, r1
 8000560:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000564:	185b      	adds	r3, r3, r1
 8000566:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800056a:	18d3      	adds	r3, r2, r3
 800056c:	f103 0309 	add.w	r3, r3, #9
 8000570:	78db      	ldrb	r3, [r3, #3]
 8000572:	2b41      	cmp	r3, #65	; 0x41
 8000574:	d116      	bne.n	80005a4 <CAN0_1_IRQHandler+0xf4>
 8000576:	f640 0313 	movw	r3, #2067	; 0x813
 800057a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	4619      	mov	r1, r3
 8000582:	f640 0284 	movw	r2, #2180	; 0x884
 8000586:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800058a:	460b      	mov	r3, r1
 800058c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000590:	185b      	adds	r3, r3, r1
 8000592:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000596:	18d3      	adds	r3, r2, r3
 8000598:	f103 0309 	add.w	r3, r3, #9
 800059c:	78db      	ldrb	r3, [r3, #3]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	f000 80e4 	beq.w	800076c <CAN0_1_IRQHandler+0x2bc>
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 80005a4:	f640 0313 	movw	r3, #2067	; 0x813
 80005a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	4619      	mov	r1, r3
 80005b0:	f640 0284 	movw	r2, #2180	; 0x884
 80005b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80005b8:	460b      	mov	r3, r1
 80005ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005be:	185b      	adds	r3, r3, r1
 80005c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80005c4:	18d3      	adds	r3, r2, r3
 80005c6:	681d      	ldr	r5, [r3, #0]
 80005c8:	f640 0313 	movw	r3, #2067	; 0x813
 80005cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	4619      	mov	r1, r3
 80005d4:	f640 0284 	movw	r2, #2180	; 0x884
 80005d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80005dc:	460b      	mov	r3, r1
 80005de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005e2:	185b      	adds	r3, r3, r1
 80005e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80005e8:	18d3      	adds	r3, r2, r3
 80005ea:	f103 0308 	add.w	r3, r3, #8
 80005ee:	78db      	ldrb	r3, [r3, #3]
 80005f0:	461c      	mov	r4, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 80005f2:	f640 0313 	movw	r3, #2067	; 0x813
 80005f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	4619      	mov	r1, r3
 80005fe:	f640 0284 	movw	r2, #2180	; 0x884
 8000602:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000606:	460b      	mov	r3, r1
 8000608:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800060c:	185b      	adds	r3, r3, r1
 800060e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000612:	18d3      	adds	r3, r2, r3
 8000614:	f103 0309 	add.w	r3, r3, #9
 8000618:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 800061a:	4699      	mov	r9, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 800061c:	f640 0313 	movw	r3, #2067	; 0x813
 8000620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	4619      	mov	r1, r3
 8000628:	f640 0284 	movw	r2, #2180	; 0x884
 800062c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000630:	460b      	mov	r3, r1
 8000632:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000636:	185b      	adds	r3, r3, r1
 8000638:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800063c:	18d3      	adds	r3, r2, r3
 800063e:	f103 030a 	add.w	r3, r3, #10
 8000642:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000644:	4698      	mov	r8, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 8000646:	f640 0313 	movw	r3, #2067	; 0x813
 800064a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	4619      	mov	r1, r3
 8000652:	f640 0284 	movw	r2, #2180	; 0x884
 8000656:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800065a:	460b      	mov	r3, r1
 800065c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000660:	185b      	adds	r3, r3, r1
 8000662:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000666:	18d3      	adds	r3, r2, r3
 8000668:	f103 030b 	add.w	r3, r3, #11
 800066c:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 800066e:	469c      	mov	ip, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 8000670:	f640 0313 	movw	r3, #2067	; 0x813
 8000674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	4619      	mov	r1, r3
 800067c:	f640 0284 	movw	r2, #2180	; 0x884
 8000680:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000684:	460b      	mov	r3, r1
 8000686:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800068a:	185b      	adds	r3, r3, r1
 800068c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000690:	18d3      	adds	r3, r2, r3
 8000692:	f103 030c 	add.w	r3, r3, #12
 8000696:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000698:	469e      	mov	lr, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 800069a:	f640 0313 	movw	r3, #2067	; 0x813
 800069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	4619      	mov	r1, r3
 80006a6:	f640 0284 	movw	r2, #2180	; 0x884
 80006aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80006ae:	460b      	mov	r3, r1
 80006b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006b4:	185b      	adds	r3, r3, r1
 80006b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80006ba:	18d3      	adds	r3, r2, r3
 80006bc:	f103 030d 	add.w	r3, r3, #13
 80006c0:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 80006c2:	461e      	mov	r6, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
 80006c4:	f640 0313 	movw	r3, #2067	; 0x813
 80006c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4619      	mov	r1, r3
 80006d0:	f640 0284 	movw	r2, #2180	; 0x884
 80006d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80006d8:	460b      	mov	r3, r1
 80006da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006de:	185b      	adds	r3, r3, r1
 80006e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80006e4:	18d3      	adds	r3, r2, r3
 80006e6:	f103 030e 	add.w	r3, r3, #14
 80006ea:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 80006ec:	4618      	mov	r0, r3
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
					CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
 80006ee:	f640 0313 	movw	r3, #2067	; 0x813
 80006f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	f640 0284 	movw	r2, #2180	; 0x884
 80006fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000702:	460b      	mov	r3, r1
 8000704:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000708:	185b      	adds	r3, r3, r1
 800070a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	f103 030f 	add.w	r3, r3, #15
 8000714:	78db      	ldrb	r3, [r3, #3]
			}
#endif
#ifdef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].data[2]!=0x0C) && ((CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x41) || (CanRecMsgObj[CAN_RX_Pkt_Count].data[1]!=0x01)))
			{
			sprintf(&Sniffer_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000716:	f8cd 9000 	str.w	r9, [sp]
 800071a:	f8cd 8004 	str.w	r8, [sp, #4]
 800071e:	f8cd c008 	str.w	ip, [sp, #8]
 8000722:	f8cd e00c 	str.w	lr, [sp, #12]
 8000726:	9604      	str	r6, [sp, #16]
 8000728:	9005      	str	r0, [sp, #20]
 800072a:	9306      	str	r3, [sp, #24]
 800072c:	f640 1064 	movw	r0, #2404	; 0x964
 8000730:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000734:	f64c 21c4 	movw	r1, #51908	; 0xcac4
 8000738:	f6c0 0100 	movt	r1, #2048	; 0x800
 800073c:	462a      	mov	r2, r5
 800073e:	4623      	mov	r3, r4
 8000740:	f005 fbae 	bl	8005ea0 <sprintf>
					CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],\
					CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
			UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&Sniffer_Buffer, (uint32_t)strlen(Sniffer_Buffer)+1);
 8000744:	f640 1064 	movw	r0, #2404	; 0x964
 8000748:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800074c:	f005 fbd0 	bl	8005ef0 <strlen>
 8000750:	4603      	mov	r3, r0
 8000752:	f103 0301 	add.w	r3, r3, #1
 8000756:	f64c 3090 	movw	r0, #52112	; 0xcb90
 800075a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800075e:	f640 1164 	movw	r1, #2404	; 0x964
 8000762:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000766:	461a      	mov	r2, r3
 8000768:	f002 fcb6 	bl	80030d8 <UART001_WriteDataBytes>
#endif
//			ECU_Test[ECU_Index].Uconnection=TRUE;
			//temp++;
		}
		/* Check for Node error */
		if(CAN001_GetNodeFlagStatus(&CAN001_Handle0,CAN001_ALERT_STATUS) == CAN_SET)
 800076c:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8000770:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000774:	f04f 0120 	mov.w	r1, #32
 8000778:	f004 ff6e 	bl	8005658 <CAN001_GetNodeFlagStatus>
 800077c:	4603      	mov	r3, r0
 800077e:	2b01      	cmp	r3, #1
 8000780:	d10e      	bne.n	80007a0 <CAN0_1_IRQHandler+0x2f0>
		{
			/* Clear the flag */
			CAN001_ClearNodeFlagStatus(&CAN001_Handle0,CAN001_ALERT_STATUS);
 8000782:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8000786:	f6c0 0000 	movt	r0, #2048	; 0x800
 800078a:	f04f 0120 	mov.w	r1, #32
 800078e:	f004 ffe5 	bl	800575c <CAN001_ClearNodeFlagStatus>
			CAN_Rx_Flag=CAN_PACKET_RX_ERROR;
 8000792:	f640 0311 	movw	r3, #2065	; 0x811
 8000796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800079a:	f04f 0202 	mov.w	r2, #2
 800079e:	701a      	strb	r2, [r3, #0]
		}
	}
 80007a0:	f107 0704 	add.w	r7, r7, #4
 80007a4:	46bd      	mov	sp, r7
 80007a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80007aa:	bf00      	nop
 80007ac:	0000      	movs	r0, r0
	...

080007b0 <delay>:
void delay(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
for(double i=0;i<5000;i++);
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	f04f 0300 	mov.w	r3, #0
 80007be:	e9c7 2300 	strd	r2, r3, [r7]
 80007c2:	e00d      	b.n	80007e0 <delay+0x30>
 80007c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80007c8:	f04f 0200 	mov.w	r2, #0
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80007d4:	f005 f81c 	bl	8005810 <__adddf3>
 80007d8:	4602      	mov	r2, r0
 80007da:	460b      	mov	r3, r1
 80007dc:	e9c7 2300 	strd	r2, r3, [r7]
 80007e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80007e4:	a306      	add	r3, pc, #24	; (adr r3, 8000800 <delay+0x50>)
 80007e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007ea:	f005 fa23 	bl	8005c34 <__aeabi_dcmplt>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d1e7      	bne.n	80007c4 <delay+0x14>
}
 80007f4:	f107 0708 	add.w	r7, r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	f3af 8000 	nop.w
 8000800:	00000000 	.word	0x00000000
 8000804:	40b38800 	.word	0x40b38800

08000808 <StoreData>:

uint8_t StoreData(uint8_t Pid)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]

	uint8_t Data_Rx[8];
	uint8_t Error=1;
 8000812:	f04f 0301 	mov.w	r3, #1
 8000816:	75fb      	strb	r3, [r7, #23]
	uint8_t ECU_Index=0;
 8000818:	f04f 0300 	mov.w	r3, #0
 800081c:	75bb      	strb	r3, [r7, #22]
	memcpy(Data_Rx,&CanRecMsgObj[CAN_RX_Pkt_Count].data[0],8);
 800081e:	f640 0313 	movw	r3, #2067	; 0x813
 8000822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	461a      	mov	r2, r3
 800082a:	4613      	mov	r3, r2
 800082c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000830:	189b      	adds	r3, r3, r2
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	f103 0208 	add.w	r2, r3, #8
 800083a:	f640 0384 	movw	r3, #2180	; 0x884
 800083e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000842:	18d3      	adds	r3, r2, r3
 8000844:	f103 0203 	add.w	r2, r3, #3
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	6810      	ldr	r0, [r2, #0]
 800084e:	6851      	ldr	r1, [r2, #4]
 8000850:	c303      	stmia	r3!, {r0, r1}
	if(CAN_Rx_Flag==CAN_PACKET_RX_ERROR)
 8000852:	f640 0311 	movw	r3, #2065	; 0x811
 8000856:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d104      	bne.n	800086a <StoreData+0x62>
		return Error=CAN_PACKET_RX_ERROR;
 8000860:	f04f 0302 	mov.w	r3, #2
 8000864:	75fb      	strb	r3, [r7, #23]
 8000866:	7dfb      	ldrb	r3, [r7, #23]
 8000868:	e2f2      	b.n	8000e50 <StoreData+0x648>
		//UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
	else
		{
			ECU_Val=CanRecMsgObj[CAN_RX_Pkt_Count].Identifier;
 800086a:	f640 0313 	movw	r3, #2067	; 0x813
 800086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	4619      	mov	r1, r3
 8000876:	f640 0284 	movw	r2, #2180	; 0x884
 800087a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800087e:	460b      	mov	r3, r1
 8000880:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000884:	185b      	adds	r3, r3, r1
 8000886:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088a:	18d3      	adds	r3, r2, r3
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	b29a      	uxth	r2, r3
 8000890:	f640 2388 	movw	r3, #2696	; 0xa88
 8000894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000898:	801a      	strh	r2, [r3, #0]
			ECU_Index=ECU_Val-0x7E8;
 800089a:	f640 2388 	movw	r3, #2696	; 0xa88
 800089e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	f103 0318 	add.w	r3, r3, #24
 80008aa:	75bb      	strb	r3, [r7, #22]
			ECU_Test[ECU_Index].ECU_Add=ECU_Val;
 80008ac:	7db9      	ldrb	r1, [r7, #22]
 80008ae:	f640 2388 	movw	r3, #2696	; 0xa88
 80008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008b6:	881a      	ldrh	r2, [r3, #0]
 80008b8:	f640 1388 	movw	r3, #2440	; 0x988
 80008bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c0:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 80008c4:	185b      	adds	r3, r3, r1
 80008c6:	805a      	strh	r2, [r3, #2]
			Data_Len=Data_Rx[0];
 80008c8:	7b3a      	ldrb	r2, [r7, #12]
 80008ca:	f640 132c 	movw	r3, #2348	; 0x92c
 80008ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d2:	701a      	strb	r2, [r3, #0]
			MODE_Val=(Data_Rx[1]-0x40);
 80008d4:	7b7b      	ldrb	r3, [r7, #13]
 80008d6:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
 80008da:	b2da      	uxtb	r2, r3
 80008dc:	f640 1382 	movw	r3, #2434	; 0x982
 80008e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008e4:	701a      	strb	r2, [r3, #0]
			PID_Val=Data_Rx[2];
 80008e6:	7bba      	ldrb	r2, [r7, #14]
 80008e8:	f640 0380 	movw	r3, #2176	; 0x880
 80008ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f0:	701a      	strb	r2, [r3, #0]

			if(MODE_Val==MODE_CURR_DATA)
 80008f2:	f640 1382 	movw	r3, #2434	; 0x982
 80008f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	f040 817a 	bne.w	8000bf6 <StoreData+0x3ee>
			{
				switch (PID_Val)//PID query Message is same in response
 8000902:	f640 0380 	movw	r3, #2176	; 0x880
 8000906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b40      	cmp	r3, #64	; 0x40
 800090e:	f200 8162 	bhi.w	8000bd6 <StoreData+0x3ce>
 8000912:	a201      	add	r2, pc, #4	; (adr r2, 8000918 <StoreData+0x110>)
 8000914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000918:	08000a1d 	.word	0x08000a1d
 800091c:	08000bd7 	.word	0x08000bd7
 8000920:	08000bd7 	.word	0x08000bd7
 8000924:	08000bd7 	.word	0x08000bd7
 8000928:	08000bd7 	.word	0x08000bd7
 800092c:	08000ab9 	.word	0x08000ab9
 8000930:	08000bd7 	.word	0x08000bd7
 8000934:	08000bd7 	.word	0x08000bd7
 8000938:	08000bd7 	.word	0x08000bd7
 800093c:	08000bd7 	.word	0x08000bd7
 8000940:	08000bd7 	.word	0x08000bd7
 8000944:	08000bd7 	.word	0x08000bd7
 8000948:	08000b1b 	.word	0x08000b1b
 800094c:	08000b53 	.word	0x08000b53
 8000950:	08000bd7 	.word	0x08000bd7
 8000954:	08000bd7 	.word	0x08000bd7
 8000958:	08000bd7 	.word	0x08000bd7
 800095c:	08000bd7 	.word	0x08000bd7
 8000960:	08000bd7 	.word	0x08000bd7
 8000964:	08000bd7 	.word	0x08000bd7
 8000968:	08000bd7 	.word	0x08000bd7
 800096c:	08000bd7 	.word	0x08000bd7
 8000970:	08000bd7 	.word	0x08000bd7
 8000974:	08000bd7 	.word	0x08000bd7
 8000978:	08000bd7 	.word	0x08000bd7
 800097c:	08000bd7 	.word	0x08000bd7
 8000980:	08000bd7 	.word	0x08000bd7
 8000984:	08000bd7 	.word	0x08000bd7
 8000988:	08000ad9 	.word	0x08000ad9
 800098c:	08000bd7 	.word	0x08000bd7
 8000990:	08000bd7 	.word	0x08000bd7
 8000994:	08000ba1 	.word	0x08000ba1
 8000998:	08000a51 	.word	0x08000a51
 800099c:	08000bd7 	.word	0x08000bd7
 80009a0:	08000bd7 	.word	0x08000bd7
 80009a4:	08000bd7 	.word	0x08000bd7
 80009a8:	08000bd7 	.word	0x08000bd7
 80009ac:	08000bd7 	.word	0x08000bd7
 80009b0:	08000bd7 	.word	0x08000bd7
 80009b4:	08000bd7 	.word	0x08000bd7
 80009b8:	08000bd7 	.word	0x08000bd7
 80009bc:	08000bd7 	.word	0x08000bd7
 80009c0:	08000bd7 	.word	0x08000bd7
 80009c4:	08000bd7 	.word	0x08000bd7
 80009c8:	08000bd7 	.word	0x08000bd7
 80009cc:	08000bd7 	.word	0x08000bd7
 80009d0:	08000bd7 	.word	0x08000bd7
 80009d4:	08000b6d 	.word	0x08000b6d
 80009d8:	08000bd7 	.word	0x08000bd7
 80009dc:	08000bd7 	.word	0x08000bd7
 80009e0:	08000bd7 	.word	0x08000bd7
 80009e4:	08000bd7 	.word	0x08000bd7
 80009e8:	08000bd7 	.word	0x08000bd7
 80009ec:	08000bd7 	.word	0x08000bd7
 80009f0:	08000bd7 	.word	0x08000bd7
 80009f4:	08000bd7 	.word	0x08000bd7
 80009f8:	08000bd7 	.word	0x08000bd7
 80009fc:	08000bd7 	.word	0x08000bd7
 8000a00:	08000bd7 	.word	0x08000bd7
 8000a04:	08000bd7 	.word	0x08000bd7
 8000a08:	08000bd7 	.word	0x08000bd7
 8000a0c:	08000bd7 	.word	0x08000bd7
 8000a10:	08000bd7 	.word	0x08000bd7
 8000a14:	08000bd7 	.word	0x08000bd7
 8000a18:	08000a85 	.word	0x08000a85
				{
				case PID_SUPPORT00:
					ECU_Test[ECU_Index].pid01to20_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000a1c:	7db9      	ldrb	r1, [r7, #22]
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000a24:	7c3b      	ldrb	r3, [r7, #16]
 8000a26:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	7c7b      	ldrb	r3, [r7, #17]
 8000a2e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000a32:	431a      	orrs	r2, r3
 8000a34:	7cbb      	ldrb	r3, [r7, #18]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	461a      	mov	r2, r3
 8000a3a:	f640 1388 	movw	r3, #2440	; 0x988
 8000a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a42:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000a46:	185b      	adds	r3, r3, r1
 8000a48:	f103 0304 	add.w	r3, r3, #4
 8000a4c:	601a      	str	r2, [r3, #0]
					break;
 8000a4e:	e1fe      	b.n	8000e4e <StoreData+0x646>
				case PID_SUPPORT20:
					ECU_Test[ECU_Index].pid21to40_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000a50:	7db9      	ldrb	r1, [r7, #22]
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
 8000a54:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000a58:	7c3b      	ldrb	r3, [r7, #16]
 8000a5a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	7c7b      	ldrb	r3, [r7, #17]
 8000a62:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000a66:	431a      	orrs	r2, r3
 8000a68:	7cbb      	ldrb	r3, [r7, #18]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	f640 1388 	movw	r3, #2440	; 0x988
 8000a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a76:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000a7a:	185b      	adds	r3, r3, r1
 8000a7c:	f103 0308 	add.w	r3, r3, #8
 8000a80:	601a      	str	r2, [r3, #0]
					break;
 8000a82:	e1e4      	b.n	8000e4e <StoreData+0x646>
				case PID_SUPPORT40:
					ECU_Test[ECU_Index].pid41to60_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000a84:	7db9      	ldrb	r1, [r7, #22]
 8000a86:	7bfb      	ldrb	r3, [r7, #15]
 8000a88:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000a8c:	7c3b      	ldrb	r3, [r7, #16]
 8000a8e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000a92:	431a      	orrs	r2, r3
 8000a94:	7c7b      	ldrb	r3, [r7, #17]
 8000a96:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000a9a:	431a      	orrs	r2, r3
 8000a9c:	7cbb      	ldrb	r3, [r7, #18]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	f640 1388 	movw	r3, #2440	; 0x988
 8000aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aaa:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000aae:	185b      	adds	r3, r3, r1
 8000ab0:	f103 030c 	add.w	r3, r3, #12
 8000ab4:	601a      	str	r2, [r3, #0]
					break;
 8000ab6:	e1ca      	b.n	8000e4e <StoreData+0x646>
				case COOLANT_TEMP:
					ECU_Test[ECU_Index].Coolant_Temp=(Data_Rx[3]-40);
 8000ab8:	7db9      	ldrb	r1, [r7, #22]
 8000aba:	7bfb      	ldrb	r3, [r7, #15]
 8000abc:	f1a3 0328 	sub.w	r3, r3, #40	; 0x28
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	f640 1388 	movw	r3, #2440	; 0x988
 8000ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aca:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000ace:	185b      	adds	r3, r3, r1
 8000ad0:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000ad4:	715a      	strb	r2, [r3, #5]
					break;
 8000ad6:	e1ba      	b.n	8000e4e <StoreData+0x646>
				case OBD_STD:
					memcpy(ECU_Test[ECU_Index].ODB_Std,&obd_std_strings[Data_Rx[3]],10);
 8000ad8:	7dbb      	ldrb	r3, [r7, #22]
 8000ada:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000ade:	f103 0210 	add.w	r2, r3, #16
 8000ae2:	f640 1388 	movw	r3, #2440	; 0x988
 8000ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aea:	18d3      	adds	r3, r2, r3
 8000aec:	f103 0104 	add.w	r1, r3, #4
 8000af0:	7bfb      	ldrb	r3, [r7, #15]
 8000af2:	461a      	mov	r2, r3
 8000af4:	4613      	mov	r3, r2
 8000af6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000afa:	189b      	adds	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	f241 72a0 	movw	r2, #6048	; 0x17a0
 8000b04:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b08:	189a      	adds	r2, r3, r2
 8000b0a:	460b      	mov	r3, r1
 8000b0c:	6810      	ldr	r0, [r2, #0]
 8000b0e:	6851      	ldr	r1, [r2, #4]
 8000b10:	6018      	str	r0, [r3, #0]
 8000b12:	6059      	str	r1, [r3, #4]
 8000b14:	8912      	ldrh	r2, [r2, #8]
 8000b16:	811a      	strh	r2, [r3, #8]
					break;
 8000b18:	e199      	b.n	8000e4e <StoreData+0x646>
				case ENGINE_RPM:
					ECU_Test[ECU_Index].Engine_RPM=(float)(((Data_Rx[3]*256)+Data_Rx[4])/4);
 8000b1a:	7dba      	ldrb	r2, [r7, #22]
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	ea4f 2103 	mov.w	r1, r3, lsl #8
 8000b22:	7c3b      	ldrb	r3, [r7, #16]
 8000b24:	18cb      	adds	r3, r1, r3
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	da01      	bge.n	8000b2e <StoreData+0x326>
 8000b2a:	f103 0303 	add.w	r3, r3, #3
 8000b2e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8000b32:	ee07 3a10 	vmov	s14, r3
 8000b36:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000b3a:	f640 1388 	movw	r3, #2440	; 0x988
 8000b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b42:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8000b46:	189b      	adds	r3, r3, r2
 8000b48:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000b4c:	edc3 7a00 	vstr	s15, [r3]
					break;
 8000b50:	e17d      	b.n	8000e4e <StoreData+0x646>
				case VEHICLE_SPEED:
					ECU_Test[ECU_Index].Vehicle_speed=Data_Rx[3];
 8000b52:	7db9      	ldrb	r1, [r7, #22]
 8000b54:	7bfa      	ldrb	r2, [r7, #15]
 8000b56:	f640 1388 	movw	r3, #2440	; 0x988
 8000b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b5e:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000b62:	185b      	adds	r3, r3, r1
 8000b64:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000b68:	711a      	strb	r2, [r3, #4]
					break;
 8000b6a:	e170      	b.n	8000e4e <StoreData+0x646>
				case FUEL_LEVEL:
					ECU_Test[ECU_Index].Feul_Level=(float)(((float)Data_Rx[3]*100)/255);//A*100/255
 8000b6c:	7dba      	ldrb	r2, [r7, #22]
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	ee07 3a90 	vmov	s15, r3
 8000b74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b78:	eddf 7ab8 	vldr	s15, [pc, #736]	; 8000e5c <StoreData+0x654>
 8000b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b80:	eddf 7ab7 	vldr	s15, [pc, #732]	; 8000e60 <StoreData+0x658>
 8000b84:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000b88:	f640 1388 	movw	r3, #2440	; 0x988
 8000b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b90:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8000b94:	189b      	adds	r3, r3, r2
 8000b96:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8000b9a:	edc3 7a00 	vstr	s15, [r3]
					break;
 8000b9e:	e156      	b.n	8000e4e <StoreData+0x646>
				case RUNTIME_START:
					ECU_Test[ECU_Index].Engine_Run_Time=(float)((Data_Rx[3]*256)+Data_Rx[4]);//A*100/255
 8000ba0:	7db9      	ldrb	r1, [r7, #22]
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8000ba8:	7c3b      	ldrb	r3, [r7, #16]
 8000baa:	18d3      	adds	r3, r2, r3
 8000bac:	ee07 3a10 	vmov	s14, r3
 8000bb0:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000bb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bb8:	ee17 3a90 	vmov	r3, s15
 8000bbc:	b29a      	uxth	r2, r3
 8000bbe:	f640 1388 	movw	r3, #2440	; 0x988
 8000bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bc6:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000bca:	185b      	adds	r3, r3, r1
 8000bcc:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8000bd0:	80da      	strh	r2, [r3, #6]
					break;
 8000bd2:	bf00      	nop
 8000bd4:	e13b      	b.n	8000e4e <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8000bd6:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000bda:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bde:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8000be2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000be6:	f04f 0210 	mov.w	r2, #16
 8000bea:	f002 fa75 	bl	80030d8 <UART001_WriteDataBytes>
					Error=MODE_CURR_DATA;
 8000bee:	f04f 0301 	mov.w	r3, #1
 8000bf2:	75fb      	strb	r3, [r7, #23]
 8000bf4:	e12b      	b.n	8000e4e <StoreData+0x646>
				}
			}
		else if(MODE_Val==MODE_REQ_VIN)
 8000bf6:	f640 1382 	movw	r3, #2434	; 0x982
 8000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b09      	cmp	r3, #9
 8000c02:	d131      	bne.n	8000c68 <StoreData+0x460>
		{
			switch (PID_Val)//PID query Message is same in response
 8000c04:	f640 0380 	movw	r3, #2176	; 0x880
 8000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d11a      	bne.n	8000c48 <StoreData+0x440>
			{
			case PID_SUPPORT00:
				ECU_Test[ECU_Index].pid01to20M09_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000c12:	7db9      	ldrb	r1, [r7, #22]
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
 8000c16:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000c1a:	7c3b      	ldrb	r3, [r7, #16]
 8000c1c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000c20:	431a      	orrs	r2, r3
 8000c22:	7c7b      	ldrb	r3, [r7, #17]
 8000c24:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000c28:	431a      	orrs	r2, r3
 8000c2a:	7cbb      	ldrb	r3, [r7, #18]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	461a      	mov	r2, r3
 8000c30:	f640 1388 	movw	r3, #2440	; 0x988
 8000c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c38:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000c3c:	185b      	adds	r3, r3, r1
 8000c3e:	f103 0310 	add.w	r3, r3, #16
 8000c42:	601a      	str	r2, [r3, #0]
				break;
 8000c44:	bf00      	nop
 8000c46:	e102      	b.n	8000e4e <StoreData+0x646>
			default:
				UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8000c48:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000c4c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c50:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8000c54:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000c58:	f04f 0210 	mov.w	r2, #16
 8000c5c:	f002 fa3c 	bl	80030d8 <UART001_WriteDataBytes>
				Error=MODE_REQ_VIN;
 8000c60:	f04f 0309 	mov.w	r3, #9
 8000c64:	75fb      	strb	r3, [r7, #23]
 8000c66:	e0f2      	b.n	8000e4e <StoreData+0x646>
			}
		}
		else if(Data_Len&0x10)// First Frame for VIN Check
 8000c68:	f640 132c 	movw	r3, #2348	; 0x92c
 8000c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	f003 0310 	and.w	r3, r3, #16
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d02e      	beq.n	8000cd8 <StoreData+0x4d0>
		{
			if(Pid==VIN_NUM)
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d116      	bne.n	8000cae <StoreData+0x4a6>
			memcpy(ECU_Test[ECU_Index].VIN_Num,&Data_Rx[2],6);
 8000c80:	7dbb      	ldrb	r3, [r7, #22]
 8000c82:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000c86:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8000c8a:	f640 1388 	movw	r3, #2440	; 0x988
 8000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c92:	18d3      	adds	r3, r2, r3
 8000c94:	f103 0204 	add.w	r2, r3, #4
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	f103 0302 	add.w	r3, r3, #2
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	f04f 0206 	mov.w	r2, #6
 8000ca8:	f005 f836 	bl	8005d18 <memcpy>
 8000cac:	e0cf      	b.n	8000e4e <StoreData+0x646>
			else
			memcpy(ECU_Test[ECU_Index].CAL_Id,&Data_Rx[2],6);
 8000cae:	7dbb      	ldrb	r3, [r7, #22]
 8000cb0:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000cb4:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8000cb8:	f640 1388 	movw	r3, #2440	; 0x988
 8000cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc0:	18d2      	adds	r2, r2, r3
 8000cc2:	f107 030c 	add.w	r3, r7, #12
 8000cc6:	f103 0302 	add.w	r3, r3, #2
 8000cca:	4610      	mov	r0, r2
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f04f 0206 	mov.w	r2, #6
 8000cd2:	f005 f821 	bl	8005d18 <memcpy>
 8000cd6:	e0ba      	b.n	8000e4e <StoreData+0x646>
		}
		else if(Data_Len&0x20)
 8000cd8:	f640 132c 	movw	r3, #2348	; 0x92c
 8000cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f003 0320 	and.w	r3, r3, #32
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 80b1 	beq.w	8000e4e <StoreData+0x646>
		{
			if(Pid==VIN_NUM)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d15a      	bne.n	8000da8 <StoreData+0x5a0>
				switch (Data_Len)
 8000cf2:	f640 132c 	movw	r3, #2348	; 0x92c
 8000cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b22      	cmp	r3, #34	; 0x22
 8000cfe:	d018      	beq.n	8000d32 <StoreData+0x52a>
 8000d00:	2b23      	cmp	r3, #35	; 0x23
 8000d02:	d02b      	beq.n	8000d5c <StoreData+0x554>
 8000d04:	2b21      	cmp	r3, #33	; 0x21
 8000d06:	d13f      	bne.n	8000d88 <StoreData+0x580>
				{
				case 0x21:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6],&Data_Rx[0],8);
 8000d08:	7dbb      	ldrb	r3, [r7, #22]
 8000d0a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000d0e:	f103 0256 	add.w	r2, r3, #86	; 0x56
 8000d12:	f640 1388 	movw	r3, #2440	; 0x988
 8000d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d1a:	18d3      	adds	r3, r2, r3
 8000d1c:	f103 0204 	add.w	r2, r3, #4
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	4610      	mov	r0, r2
 8000d26:	4619      	mov	r1, r3
 8000d28:	f04f 0208 	mov.w	r2, #8
 8000d2c:	f004 fff4 	bl	8005d18 <memcpy>
					break;
 8000d30:	e08d      	b.n	8000e4e <StoreData+0x646>
				case 0x22:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6+8],&Data_Rx[0],8);
 8000d32:	7dbb      	ldrb	r3, [r7, #22]
 8000d34:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000d38:	f103 025e 	add.w	r2, r3, #94	; 0x5e
 8000d3c:	f640 1388 	movw	r3, #2440	; 0x988
 8000d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d44:	18d3      	adds	r3, r2, r3
 8000d46:	f103 0204 	add.w	r2, r3, #4
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	4610      	mov	r0, r2
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 0208 	mov.w	r2, #8
 8000d56:	f004 ffdf 	bl	8005d18 <memcpy>
					break;
 8000d5a:	e078      	b.n	8000e4e <StoreData+0x646>
				case 0x23:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6+8+8],&Data_Rx[0],8);
 8000d5c:	7dbb      	ldrb	r3, [r7, #22]
 8000d5e:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000d62:	f103 0266 	add.w	r2, r3, #102	; 0x66
 8000d66:	f640 1388 	movw	r3, #2440	; 0x988
 8000d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d6e:	18d3      	adds	r3, r2, r3
 8000d70:	f103 0204 	add.w	r2, r3, #4
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	4610      	mov	r0, r2
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f04f 0208 	mov.w	r2, #8
 8000d80:	f004 ffca 	bl	8005d18 <memcpy>
					break;
 8000d84:	bf00      	nop
 8000d86:	e062      	b.n	8000e4e <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8000d88:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000d8c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000d90:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8000d94:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000d98:	f04f 0210 	mov.w	r2, #16
 8000d9c:	f002 f99c 	bl	80030d8 <UART001_WriteDataBytes>
					Error=MODE_REQ_VIN;
 8000da0:	f04f 0309 	mov.w	r3, #9
 8000da4:	75fb      	strb	r3, [r7, #23]
 8000da6:	e052      	b.n	8000e4e <StoreData+0x646>
				}
			else
			switch (Data_Len)
 8000da8:	f640 132c 	movw	r3, #2348	; 0x92c
 8000dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b22      	cmp	r3, #34	; 0x22
 8000db4:	d016      	beq.n	8000de4 <StoreData+0x5dc>
 8000db6:	2b23      	cmp	r3, #35	; 0x23
 8000db8:	d027      	beq.n	8000e0a <StoreData+0x602>
 8000dba:	2b21      	cmp	r3, #33	; 0x21
 8000dbc:	d138      	bne.n	8000e30 <StoreData+0x628>
				{
				case 0x21:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6],&Data_Rx[0],8);
 8000dbe:	7dbb      	ldrb	r3, [r7, #22]
 8000dc0:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000dc4:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 8000dc8:	f640 1388 	movw	r3, #2440	; 0x988
 8000dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd0:	18d2      	adds	r2, r2, r3
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	4610      	mov	r0, r2
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f04f 0208 	mov.w	r2, #8
 8000dde:	f004 ff9b 	bl	8005d18 <memcpy>
					break;
 8000de2:	e034      	b.n	8000e4e <StoreData+0x646>
				case 0x22:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6+8],&Data_Rx[0],8);
 8000de4:	7dbb      	ldrb	r3, [r7, #22]
 8000de6:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000dea:	f103 0276 	add.w	r2, r3, #118	; 0x76
 8000dee:	f640 1388 	movw	r3, #2440	; 0x988
 8000df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000df6:	18d2      	adds	r2, r2, r3
 8000df8:	f107 030c 	add.w	r3, r7, #12
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f04f 0208 	mov.w	r2, #8
 8000e04:	f004 ff88 	bl	8005d18 <memcpy>
					break;
 8000e08:	e021      	b.n	8000e4e <StoreData+0x646>
				case 0x23:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6+8+8],&Data_Rx[0],8);
 8000e0a:	7dbb      	ldrb	r3, [r7, #22]
 8000e0c:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000e10:	f103 027e 	add.w	r2, r3, #126	; 0x7e
 8000e14:	f640 1388 	movw	r3, #2440	; 0x988
 8000e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e1c:	18d2      	adds	r2, r2, r3
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	4610      	mov	r0, r2
 8000e24:	4619      	mov	r1, r3
 8000e26:	f04f 0208 	mov.w	r2, #8
 8000e2a:	f004 ff75 	bl	8005d18 <memcpy>
					break;
 8000e2e:	e00e      	b.n	8000e4e <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8000e30:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000e34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000e38:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8000e3c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000e40:	f04f 0210 	mov.w	r2, #16
 8000e44:	f002 f948 	bl	80030d8 <UART001_WriteDataBytes>
					Error=MODE_REQ_VIN;
 8000e48:	f04f 0309 	mov.w	r3, #9
 8000e4c:	75fb      	strb	r3, [r7, #23]
				}
		}

		return Error;
 8000e4e:	7dfb      	ldrb	r3, [r7, #23]
		}//first Else Ends here.
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	f107 0718 	add.w	r7, r7, #24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	42c80000 	.word	0x42c80000
 8000e60:	437f0000 	.word	0x437f0000

08000e64 <PrintData>:
void PrintData(uint8_t Param,uint8_t ECU_Index)
{
 8000e64:	b5b0      	push	{r4, r5, r7, lr}
 8000e66:	b092      	sub	sp, #72	; 0x48
 8000e68:	af02      	add	r7, sp, #8
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	71fa      	strb	r2, [r7, #7]
 8000e70:	71bb      	strb	r3, [r7, #6]
	char buffer[50];
	switch(Param)
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d006      	beq.n	8000e86 <PrintData+0x22>
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	f000 80c5 	beq.w	8001008 <PrintData+0x1a4>
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f000 8146 	beq.w	8001110 <PrintData+0x2ac>
 8000e84:	e137      	b.n	80010f6 <PrintData+0x292>
	{
	case PRINT_NOTHING:
		break;
	case PRINT_ECU_INFO:
		sprintf(&buffer[0],"ECU=x%.2X,PID_00=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid01to20_support);
 8000e86:	79ba      	ldrb	r2, [r7, #6]
 8000e88:	f640 1388 	movw	r3, #2440	; 0x988
 8000e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e90:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8000e94:	189b      	adds	r3, r3, r2
 8000e96:	885b      	ldrh	r3, [r3, #2]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	79b9      	ldrb	r1, [r7, #6]
 8000e9c:	f640 1388 	movw	r3, #2440	; 0x988
 8000ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ea4:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000ea8:	185b      	adds	r3, r3, r1
 8000eaa:	f103 0304 	add.w	r3, r3, #4
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f107 010c 	add.w	r1, r7, #12
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	f64c 21fc 	movw	r1, #51964	; 0xcafc
 8000eba:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000ebe:	f004 ffef 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8000ec2:	f107 030c 	add.w	r3, r7, #12
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f005 f812 	bl	8005ef0 <strlen>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	f103 0301 	add.w	r3, r3, #1
 8000ed2:	f107 020c 	add.w	r2, r7, #12
 8000ed6:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000eda:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	f002 f8f9 	bl	80030d8 <UART001_WriteDataBytes>
		delay();
 8000ee6:	f7ff fc63 	bl	80007b0 <delay>
		sprintf(&buffer[0],"ECU=x%.2X,PID_20=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid21to40_support);
 8000eea:	79ba      	ldrb	r2, [r7, #6]
 8000eec:	f640 1388 	movw	r3, #2440	; 0x988
 8000ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ef4:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8000ef8:	189b      	adds	r3, r3, r2
 8000efa:	885b      	ldrh	r3, [r3, #2]
 8000efc:	461a      	mov	r2, r3
 8000efe:	79b9      	ldrb	r1, [r7, #6]
 8000f00:	f640 1388 	movw	r3, #2440	; 0x988
 8000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f08:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000f0c:	185b      	adds	r3, r3, r1
 8000f0e:	f103 0308 	add.w	r3, r3, #8
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f107 010c 	add.w	r1, r7, #12
 8000f18:	4608      	mov	r0, r1
 8000f1a:	f64c 3118 	movw	r1, #51992	; 0xcb18
 8000f1e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000f22:	f004 ffbd 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f004 ffe0 	bl	8005ef0 <strlen>
 8000f30:	4603      	mov	r3, r0
 8000f32:	f103 0301 	add.w	r3, r3, #1
 8000f36:	f107 020c 	add.w	r2, r7, #12
 8000f3a:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000f3e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000f42:	4611      	mov	r1, r2
 8000f44:	461a      	mov	r2, r3
 8000f46:	f002 f8c7 	bl	80030d8 <UART001_WriteDataBytes>
		delay();
 8000f4a:	f7ff fc31 	bl	80007b0 <delay>
		sprintf(&buffer[0],"ECU=x%.2X,PID_M9=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid01to20M09_support);
 8000f4e:	79ba      	ldrb	r2, [r7, #6]
 8000f50:	f640 1388 	movw	r3, #2440	; 0x988
 8000f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f58:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8000f5c:	189b      	adds	r3, r3, r2
 8000f5e:	885b      	ldrh	r3, [r3, #2]
 8000f60:	461a      	mov	r2, r3
 8000f62:	79b9      	ldrb	r1, [r7, #6]
 8000f64:	f640 1388 	movw	r3, #2440	; 0x988
 8000f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f6c:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000f70:	185b      	adds	r3, r3, r1
 8000f72:	f103 0310 	add.w	r3, r3, #16
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f107 010c 	add.w	r1, r7, #12
 8000f7c:	4608      	mov	r0, r1
 8000f7e:	f64c 3134 	movw	r1, #52020	; 0xcb34
 8000f82:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000f86:	f004 ff8b 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 ffae 	bl	8005ef0 <strlen>
 8000f94:	4603      	mov	r3, r0
 8000f96:	f103 0301 	add.w	r3, r3, #1
 8000f9a:	f107 020c 	add.w	r2, r7, #12
 8000f9e:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000fa2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	461a      	mov	r2, r3
 8000faa:	f002 f895 	bl	80030d8 <UART001_WriteDataBytes>
		delay();
 8000fae:	f7ff fbff 	bl	80007b0 <delay>
		sprintf(&buffer[0],"VIN=%s\r\n",ECU_Test[ECU_Index].VIN_Num);
 8000fb2:	79bb      	ldrb	r3, [r7, #6]
 8000fb4:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000fb8:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8000fbc:	f640 1388 	movw	r3, #2440	; 0x988
 8000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc4:	18d3      	adds	r3, r2, r3
 8000fc6:	f103 0304 	add.w	r3, r3, #4
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	4610      	mov	r0, r2
 8000fd0:	f64c 3150 	movw	r1, #52048	; 0xcb50
 8000fd4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000fd8:	461a      	mov	r2, r3
 8000fda:	f004 ff61 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f004 ff84 	bl	8005ef0 <strlen>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	f103 0301 	add.w	r3, r3, #1
 8000fee:	f107 020c 	add.w	r2, r7, #12
 8000ff2:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8000ff6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	f002 f86b 	bl	80030d8 <UART001_WriteDataBytes>
		delay();
 8001002:	f7ff fbd5 	bl	80007b0 <delay>
//		sprintf(&buffer[0],"CAL ID=%s\r\n",ECU_Test[ECU_Index].CAL_Id);
//		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
		break;
 8001006:	e084      	b.n	8001112 <PrintData+0x2ae>
	case PRINT_VEHICAL_DATA:

		sprintf(&buffer[0],"RPM=%.2f,\tSPD=%d Km/h\r\n",ECU_Test[ECU_Index].Engine_RPM,ECU_Test[ECU_Index].Vehicle_speed);
 8001008:	79ba      	ldrb	r2, [r7, #6]
 800100a:	f640 1388 	movw	r3, #2440	; 0x988
 800100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001012:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001016:	189b      	adds	r3, r3, r2
 8001018:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f004 fd54 	bl	8005acc <__aeabi_f2d>
 8001024:	4604      	mov	r4, r0
 8001026:	460d      	mov	r5, r1
 8001028:	79ba      	ldrb	r2, [r7, #6]
 800102a:	f640 1388 	movw	r3, #2440	; 0x988
 800102e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001032:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001036:	189b      	adds	r3, r3, r2
 8001038:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800103c:	791b      	ldrb	r3, [r3, #4]
 800103e:	461a      	mov	r2, r3
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	9200      	str	r2, [sp, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f64c 315c 	movw	r1, #52060	; 0xcb5c
 800104c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001050:	4622      	mov	r2, r4
 8001052:	462b      	mov	r3, r5
 8001054:	f004 ff24 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	4618      	mov	r0, r3
 800105e:	f004 ff47 	bl	8005ef0 <strlen>
 8001062:	4603      	mov	r3, r0
 8001064:	f103 0301 	add.w	r3, r3, #1
 8001068:	f107 020c 	add.w	r2, r7, #12
 800106c:	f64c 3090 	movw	r0, #52112	; 0xcb90
 8001070:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001074:	4611      	mov	r1, r2
 8001076:	461a      	mov	r2, r3
 8001078:	f002 f82e 	bl	80030d8 <UART001_WriteDataBytes>
		delay();
 800107c:	f7ff fb98 	bl	80007b0 <delay>
		sprintf(&buffer[0],"FUEL=%.2f L,\tRUNTIME=%d s\r\n",ECU_Test[ECU_Index].Feul_Level,ECU_Test[ECU_Index].Engine_Run_Time);
 8001080:	79ba      	ldrb	r2, [r7, #6]
 8001082:	f640 1388 	movw	r3, #2440	; 0x988
 8001086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800108a:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 800108e:	189b      	adds	r3, r3, r2
 8001090:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f004 fd18 	bl	8005acc <__aeabi_f2d>
 800109c:	4604      	mov	r4, r0
 800109e:	460d      	mov	r5, r1
 80010a0:	79ba      	ldrb	r2, [r7, #6]
 80010a2:	f640 1388 	movw	r3, #2440	; 0x988
 80010a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010aa:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 80010ae:	189b      	adds	r3, r3, r2
 80010b0:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80010b4:	88db      	ldrh	r3, [r3, #6]
 80010b6:	461a      	mov	r2, r3
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	9200      	str	r2, [sp, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f64c 3174 	movw	r1, #52084	; 0xcb74
 80010c4:	f6c0 0100 	movt	r1, #2048	; 0x800
 80010c8:	4622      	mov	r2, r4
 80010ca:	462b      	mov	r3, r5
 80010cc:	f004 fee8 	bl	8005ea0 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 ff0b 	bl	8005ef0 <strlen>
 80010da:	4603      	mov	r3, r0
 80010dc:	f103 0301 	add.w	r3, r3, #1
 80010e0:	f107 020c 	add.w	r2, r7, #12
 80010e4:	f64c 3090 	movw	r0, #52112	; 0xcb90
 80010e8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010ec:	4611      	mov	r1, r2
 80010ee:	461a      	mov	r2, r3
 80010f0:	f001 fff2 	bl	80030d8 <UART001_WriteDataBytes>
		break;
 80010f4:	e00d      	b.n	8001112 <PrintData+0x2ae>
	default:
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 80010f6:	f64c 3090 	movw	r0, #52112	; 0xcb90
 80010fa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010fe:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8001102:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001106:	f04f 0210 	mov.w	r2, #16
 800110a:	f001 ffe5 	bl	80030d8 <UART001_WriteDataBytes>
 800110e:	e000      	b.n	8001112 <PrintData+0x2ae>
{
	char buffer[50];
	switch(Param)
	{
	case PRINT_NOTHING:
		break;
 8001110:	bf00      	nop
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
		break;
	default:
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
	}
}
 8001112:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8001116:	46bd      	mov	sp, r7
 8001118:	bdb0      	pop	{r4, r5, r7, pc}
 800111a:	bf00      	nop

0800111c <TimerInt>:
void TimerInt(void * args) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	IO004_TogglePin(IO004_Handle2);
 8001124:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8001128:	f6c0 0300 	movt	r3, #2048	; 0x800
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8001132:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800113c:	fa01 f303 	lsl.w	r3, r1, r3
 8001140:	6053      	str	r3, [r2, #4]
	Timer_Flag=TRUE;//	while(!);
 8001142:	f640 0301 	movw	r3, #2049	; 0x801
 8001146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800114a:	f04f 0201 	mov.w	r2, #1
 800114e:	701a      	strb	r2, [r3, #0]
	CanTxMsgObj.Identifier=PID_REQUEST;
 8001150:	f640 1314 	movw	r3, #2324	; 0x914
 8001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001158:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800115c:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.data[1]=Data_Control_Frame[1];
 800115e:	f641 039c 	movw	r3, #6300	; 0x189c
 8001162:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001166:	785a      	ldrb	r2, [r3, #1]
 8001168:	f640 1314 	movw	r3, #2324	; 0x914
 800116c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001170:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data_Control_Frame[2];
 8001172:	f641 039c 	movw	r3, #6300	; 0x189c
 8001176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117a:	789a      	ldrb	r2, [r3, #2]
 800117c:	f640 1314 	movw	r3, #2324	; 0x914
 8001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001184:	735a      	strb	r2, [r3, #13]
	CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 8001186:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 800118a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800118e:	f640 1114 	movw	r1, #2324	; 0x914
 8001192:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001196:	f04f 0201 	mov.w	r2, #1
 800119a:	f003 ff8b 	bl	80050b4 <CAN001_ConfigMsgObj>

	CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data_Control_Frame);
 800119e:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 80011a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011a6:	f04f 0101 	mov.w	r1, #1
 80011aa:	f04f 0208 	mov.w	r2, #8
 80011ae:	f641 039c 	movw	r3, #6300	; 0x189c
 80011b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b6:	f004 f96f 	bl	8005498 <CAN001_UpdateMODataRegisters>
	CAN001_SendDataFrame(&CAN001_Handle0,1); //
 80011ba:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 80011be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011c2:	f04f 0101 	mov.w	r1, #1
 80011c6:	f003 ffcd 	bl	8005164 <CAN001_SendDataFrame>
	SYSTM001_StopTimer(TimerId);
 80011ca:	f640 238c 	movw	r3, #2700	; 0xa8c
 80011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f002 fc45 	bl	8003a64 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerId);
 80011da:	f640 238c 	movw	r3, #2700	; 0xa8c
 80011de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f002 fc85 	bl	8003af4 <SYSTM001_DeleteTimer>
    TimerId = SYSTM001_CreateTimer(100,SYSTM001_ONE_SHOT,TimerInt,NULL);
 80011ea:	f04f 0064 	mov.w	r0, #100	; 0x64
 80011ee:	f04f 0100 	mov.w	r1, #0
 80011f2:	f241 121d 	movw	r2, #4381	; 0x111d
 80011f6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80011fa:	f04f 0300 	mov.w	r3, #0
 80011fe:	f002 fb07 	bl	8003810 <SYSTM001_CreateTimer>
 8001202:	4602      	mov	r2, r0
 8001204:	f640 238c 	movw	r3, #2700	; 0xa8c
 8001208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120c:	601a      	str	r2, [r3, #0]
}
 800120e:	f107 0708 	add.w	r7, r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop

08001218 <Get_PID>:
//	CAN_Tx_FLAG=TRUE;
//	time_secs++;
//	}

uint8_t Get_PID(uint16_t TimeToWait,uint8_t Mode_Req,uint8_t PID_Req,uint8_t ShowOP)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	80f8      	strh	r0, [r7, #6]
 8001220:	7179      	strb	r1, [r7, #5]
 8001222:	713a      	strb	r2, [r7, #4]
 8001224:	70fb      	strb	r3, [r7, #3]
	//Check IF VIN is Supported
	//SEND GETVIN
	//WAIT till get reply or timer expires
	//	  //Send  VIN Number Query
	uint8_t Error;
	uint8_t Data_Rx_Flag=FALSE;
 8001226:	f04f 0300 	mov.w	r3, #0
 800122a:	73bb      	strb	r3, [r7, #14]
	//ECU_Test[ECU_Index].ID_Req=PID_Req;	//so we can differentiate bw VIN & CALID
	Data[1]=Mode_Req;
 800122c:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001234:	797a      	ldrb	r2, [r7, #5]
 8001236:	705a      	strb	r2, [r3, #1]
	Data[2]=PID_Req;
 8001238:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001240:	793a      	ldrb	r2, [r7, #4]
 8001242:	709a      	strb	r2, [r3, #2]
	CanTxMsgObj.Identifier=FUNC_PID_REQUEST;
 8001244:	f640 1314 	movw	r3, #2324	; 0x914
 8001248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800124c:	f240 72df 	movw	r2, #2015	; 0x7df
 8001250:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.data[1]=Data[1];
 8001252:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8001256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125a:	785a      	ldrb	r2, [r3, #1]
 800125c:	f640 1314 	movw	r3, #2324	; 0x914
 8001260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001264:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data[2];
 8001266:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800126e:	789a      	ldrb	r2, [r3, #2]
 8001270:	f640 1314 	movw	r3, #2324	; 0x914
 8001274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001278:	735a      	strb	r2, [r3, #13]
	CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 800127a:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 800127e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001282:	f640 1114 	movw	r1, #2324	; 0x914
 8001286:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800128a:	f04f 0201 	mov.w	r2, #1
 800128e:	f003 ff11 	bl	80050b4 <CAN001_ConfigMsgObj>

	CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data);
 8001292:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8001296:	f6c0 0000 	movt	r0, #2048	; 0x800
 800129a:	f04f 0101 	mov.w	r1, #1
 800129e:	f04f 0208 	mov.w	r2, #8
 80012a2:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80012a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012aa:	f004 f8f5 	bl	8005498 <CAN001_UpdateMODataRegisters>
	CAN001_SendDataFrame(&CAN001_Handle0,1);
 80012ae:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 80012b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012b6:	f04f 0101 	mov.w	r1, #1
 80012ba:	f003 ff53 	bl	8005164 <CAN001_SendDataFrame>

	Timer_WaitId = SYSTM001_CreateTimer(TimeToWait,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f04f 0100 	mov.w	r1, #0
 80012c6:	f241 3259 	movw	r2, #4953	; 0x1359
 80012ca:	f6c0 0200 	movt	r2, #2048	; 0x800
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	f002 fa9d 	bl	8003810 <SYSTM001_CreateTimer>
 80012d6:	4602      	mov	r2, r0
 80012d8:	f640 037c 	movw	r3, #2172	; 0x87c
 80012dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e0:	601a      	str	r2, [r3, #0]
	Timer_Wait_Expired=FALSE;
 80012e2:	f640 0300 	movw	r3, #2048	; 0x800
 80012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
	SYSTM001_StartTimer (Timer_WaitId);
 80012f0:	f640 037c 	movw	r3, #2172	; 0x87c
 80012f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 fb58 	bl	80039b0 <SYSTM001_StartTimer>

	while(!Timer_Wait_Expired)
 8001300:	e01c      	b.n	800133c <Get_PID+0x124>
	{
		if(CAN_RX_Pkt_Count)
 8001302:	f640 0313 	movw	r3, #2067	; 0x813
 8001306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d015      	beq.n	800133c <Get_PID+0x124>
		{
			Data_Rx_Flag=TRUE;
 8001310:	f04f 0301 	mov.w	r3, #1
 8001314:	73bb      	strb	r3, [r7, #14]
			CAN_RX_Pkt_Count--;
 8001316:	f640 0313 	movw	r3, #2067	; 0x813
 800131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	f103 33ff 	add.w	r3, r3, #4294967295
 8001324:	b2da      	uxtb	r2, r3
 8001326:	f640 0313 	movw	r3, #2067	; 0x813
 800132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800132e:	701a      	strb	r2, [r3, #0]
			Error=StoreData(PID_Req);
 8001330:	793b      	ldrb	r3, [r7, #4]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fa68 	bl	8000808 <StoreData>
 8001338:	4603      	mov	r3, r0
 800133a:	73fb      	strb	r3, [r7, #15]

	Timer_WaitId = SYSTM001_CreateTimer(TimeToWait,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
	Timer_Wait_Expired=FALSE;
	SYSTM001_StartTimer (Timer_WaitId);

	while(!Timer_Wait_Expired)
 800133c:	f640 0300 	movw	r3, #2048	; 0x800
 8001340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0db      	beq.n	8001302 <Get_PID+0xea>
		{
			PrintData(PRINT_VEHICAL_DATA,0);
		}
	}
#endif
	return Error;
 800134a:	7bfb      	ldrb	r3, [r7, #15]
}
 800134c:	4618      	mov	r0, r3
 800134e:	f107 0710 	add.w	r7, r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop

08001358 <TimerWaitISR>:

void TimerWaitISR (void * args)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	Timer_Wait_Expired=TRUE;
 8001360:	f640 0300 	movw	r3, #2048	; 0x800
 8001364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001368:	f04f 0201 	mov.w	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
	SYSTM001_StopTimer(Timer_WaitId);
 800136e:	f640 037c 	movw	r3, #2172	; 0x87c
 8001372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f002 fb73 	bl	8003a64 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(Timer_WaitId);
 800137e:	f640 037c 	movw	r3, #2172	; 0x87c
 8001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f002 fbb3 	bl	8003af4 <SYSTM001_DeleteTimer>
}
 800138e:	f107 0708 	add.w	r7, r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop

08001398 <print_Uart>:
void print_Uart(char Str[])
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
char string[20];
uint8_t length;
length=strlen(Str);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f004 fda5 	bl	8005ef0 <strlen>
 80013a6:	4603      	mov	r3, r0
 80013a8:	77fb      	strb	r3, [r7, #31]
memcpy(&string[0],&Str[0],length);
 80013aa:	7ffb      	ldrb	r3, [r7, #31]
 80013ac:	f107 0208 	add.w	r2, r7, #8
 80013b0:	4610      	mov	r0, r2
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	461a      	mov	r2, r3
 80013b6:	f004 fcaf 	bl	8005d18 <memcpy>
UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&string, (uint32_t)sizeof(string)/2);
 80013ba:	f107 0308 	add.w	r3, r7, #8
 80013be:	f64c 3090 	movw	r0, #52112	; 0xcb90
 80013c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80013c6:	4619      	mov	r1, r3
 80013c8:	f04f 020a 	mov.w	r2, #10
 80013cc:	f001 fe84 	bl	80030d8 <UART001_WriteDataBytes>
}
 80013d0:	f107 0720 	add.w	r7, r7, #32
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <is_pid_supported>:


bool is_pid_supported(unsigned char pid, unsigned char mode,uint8_t ECU_Index)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4613      	mov	r3, r2
 80013e0:	4602      	mov	r2, r0
 80013e2:	71fa      	strb	r2, [r7, #7]
 80013e4:	460a      	mov	r2, r1
 80013e6:	71ba      	strb	r2, [r7, #6]
 80013e8:	717b      	strb	r3, [r7, #5]
	  if(pid==0)
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d102      	bne.n	80013f6 <is_pid_supported+0x1e>
		return TRUE;
 80013f0:	f04f 0301 	mov.w	r3, #1
 80013f4:	e078      	b.n	80014e8 <is_pid_supported+0x110>
	  else if(mode==MODE_CURR_DATA)
 80013f6:	79bb      	ldrb	r3, [r7, #6]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d156      	bne.n	80014aa <is_pid_supported+0xd2>
	  {
	  if(pid<=0x20)
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	2b20      	cmp	r3, #32
 8001400:	d819      	bhi.n	8001436 <is_pid_supported+0x5e>
	  {
		if(1L<<(uint8_t)(0x20-pid) & ECU_Test[ECU_Index].pid01to20_support)
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f1c3 0320 	rsb	r3, r3, #32
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f04f 0201 	mov.w	r2, #1
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	461a      	mov	r2, r3
 8001414:	7979      	ldrb	r1, [r7, #5]
 8001416:	f640 1388 	movw	r3, #2440	; 0x988
 800141a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800141e:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001422:	185b      	adds	r3, r3, r1
 8001424:	f103 0304 	add.w	r3, r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4013      	ands	r3, r2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d059      	beq.n	80014e4 <is_pid_supported+0x10c>
		  return TRUE;
 8001430:	f04f 0301 	mov.w	r3, #1
 8001434:	e058      	b.n	80014e8 <is_pid_supported+0x110>
	  }
	  else
	  if(pid<=0x40)
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	2b40      	cmp	r3, #64	; 0x40
 800143a:	d819      	bhi.n	8001470 <is_pid_supported+0x98>
	  {
		if(1L<<(uint8_t)(0x40-pid) & ECU_Test[ECU_Index].pid21to40_support)
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001442:	b2db      	uxtb	r3, r3
 8001444:	f04f 0201 	mov.w	r2, #1
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	461a      	mov	r2, r3
 800144e:	7979      	ldrb	r1, [r7, #5]
 8001450:	f640 1388 	movw	r3, #2440	; 0x988
 8001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001458:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 800145c:	185b      	adds	r3, r3, r1
 800145e:	f103 0308 	add.w	r3, r3, #8
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4013      	ands	r3, r2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d03c      	beq.n	80014e4 <is_pid_supported+0x10c>
		  return TRUE;
 800146a:	f04f 0301 	mov.w	r3, #1
 800146e:	e03b      	b.n	80014e8 <is_pid_supported+0x110>
	  }
	  else
	  if(pid<=0x60)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b60      	cmp	r3, #96	; 0x60
 8001474:	d836      	bhi.n	80014e4 <is_pid_supported+0x10c>
	  {
		if(1L<<(uint8_t)(0x60-pid) & ECU_Test[ECU_Index].pid41to60_support)
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 800147c:	b2db      	uxtb	r3, r3
 800147e:	f04f 0201 	mov.w	r2, #1
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	461a      	mov	r2, r3
 8001488:	7979      	ldrb	r1, [r7, #5]
 800148a:	f640 1388 	movw	r3, #2440	; 0x988
 800148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001492:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001496:	185b      	adds	r3, r3, r1
 8001498:	f103 030c 	add.w	r3, r3, #12
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4013      	ands	r3, r2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d01f      	beq.n	80014e4 <is_pid_supported+0x10c>
		  return TRUE;
 80014a4:	f04f 0301 	mov.w	r3, #1
 80014a8:	e01e      	b.n	80014e8 <is_pid_supported+0x110>
	  }
  }
  else
  if( mode==MODE_REQ_VIN)
 80014aa:	79bb      	ldrb	r3, [r7, #6]
 80014ac:	2b09      	cmp	r3, #9
 80014ae:	d119      	bne.n	80014e4 <is_pid_supported+0x10c>
  {
		if(1L<<(uint8_t)(0x20-pid) & ECU_Test[ECU_Index].pid01to20M09_support)
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	f1c3 0320 	rsb	r3, r3, #32
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	f04f 0201 	mov.w	r2, #1
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	461a      	mov	r2, r3
 80014c2:	7979      	ldrb	r1, [r7, #5]
 80014c4:	f640 1388 	movw	r3, #2440	; 0x988
 80014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014cc:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 80014d0:	185b      	adds	r3, r3, r1
 80014d2:	f103 0310 	add.w	r3, r3, #16
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4013      	ands	r3, r2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d002      	beq.n	80014e4 <is_pid_supported+0x10c>
			  return TRUE;
 80014de:	f04f 0301 	mov.w	r3, #1
 80014e2:	e001      	b.n	80014e8 <is_pid_supported+0x110>
  }
  return FALSE;
 80014e4:	f04f 0300 	mov.w	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	f107 070c 	add.w	r7, r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80014f4:	e7fe      	b.n	80014f4 <NMI_Handler>

080014f6 <NMI_Handler_Veneer>:
 80014f6:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8001b68 <GPDMA1_0_IRQHandler_Veneer+0x12>
 80014fa:	b500      	push	{lr}
 80014fc:	b081      	sub	sp, #4
 80014fe:	4780      	blx	r0
 8001500:	b001      	add	sp, #4
 8001502:	bd00      	pop	{pc}

08001504 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8001504:	e7fe      	b.n	8001504 <HardFault_Handler>

08001506 <HardFault_Handler_Veneer>:
 8001506:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8001b6c <GPDMA1_0_IRQHandler_Veneer+0x16>
 800150a:	b500      	push	{lr}
 800150c:	b081      	sub	sp, #4
 800150e:	4780      	blx	r0
 8001510:	b001      	add	sp, #4
 8001512:	bd00      	pop	{pc}

08001514 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8001514:	e7fe      	b.n	8001514 <MemManage_Handler>

08001516 <MemManage_Handler_Veneer>:
 8001516:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8001b70 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 800151a:	b500      	push	{lr}
 800151c:	b081      	sub	sp, #4
 800151e:	4780      	blx	r0
 8001520:	b001      	add	sp, #4
 8001522:	bd00      	pop	{pc}

08001524 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8001524:	e7fe      	b.n	8001524 <BusFault_Handler>

08001526 <BusFault_Handler_Veneer>:
 8001526:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8001b74 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 800152a:	b500      	push	{lr}
 800152c:	b081      	sub	sp, #4
 800152e:	4780      	blx	r0
 8001530:	b001      	add	sp, #4
 8001532:	bd00      	pop	{pc}

08001534 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8001534:	e7fe      	b.n	8001534 <UsageFault_Handler>

08001536 <UsageFault_Handler_Veneer>:
 8001536:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8001b78 <GPDMA1_0_IRQHandler_Veneer+0x22>
 800153a:	b500      	push	{lr}
 800153c:	b081      	sub	sp, #4
 800153e:	4780      	blx	r0
 8001540:	b001      	add	sp, #4
 8001542:	bd00      	pop	{pc}

08001544 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8001544:	e7fe      	b.n	8001544 <SVC_Handler>

08001546 <SVC_Handler_Veneer>:
 8001546:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8001b7c <GPDMA1_0_IRQHandler_Veneer+0x26>
 800154a:	b500      	push	{lr}
 800154c:	b081      	sub	sp, #4
 800154e:	4780      	blx	r0
 8001550:	b001      	add	sp, #4
 8001552:	bd00      	pop	{pc}

08001554 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8001554:	e7fe      	b.n	8001554 <DebugMon_Handler>

08001556 <DebugMon_Handler_Veneer>:
 8001556:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8001b80 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800155a:	b500      	push	{lr}
 800155c:	b081      	sub	sp, #4
 800155e:	4780      	blx	r0
 8001560:	b001      	add	sp, #4
 8001562:	bd00      	pop	{pc}

08001564 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8001564:	e7fe      	b.n	8001564 <PendSV_Handler>

08001566 <PendSV_Handler_Veneer>:
 8001566:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8001b84 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800156a:	b500      	push	{lr}
 800156c:	b081      	sub	sp, #4
 800156e:	4780      	blx	r0
 8001570:	b001      	add	sp, #4
 8001572:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8001574:	e7fe      	b.n	8001574 <PendSV_Handler_Veneer+0xe>

08001576 <SysTick_Handler_Veneer>:
 8001576:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8001b88 <GPDMA1_0_IRQHandler_Veneer+0x32>
 800157a:	b500      	push	{lr}
 800157c:	b081      	sub	sp, #4
 800157e:	4780      	blx	r0
 8001580:	b001      	add	sp, #4
 8001582:	bd00      	pop	{pc}

08001584 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8001584:	e7fe      	b.n	8001584 <SCU_0_IRQHandler>

08001586 <SCU_0_IRQHandler_Veneer>:
 8001586:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8001b8c <GPDMA1_0_IRQHandler_Veneer+0x36>
 800158a:	b500      	push	{lr}
 800158c:	b081      	sub	sp, #4
 800158e:	4780      	blx	r0
 8001590:	b001      	add	sp, #4
 8001592:	bd00      	pop	{pc}

08001594 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8001594:	e7fe      	b.n	8001594 <ERU0_0_IRQHandler>

08001596 <ERU0_0_IRQHandler_Veneer>:
 8001596:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8001b90 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800159a:	b500      	push	{lr}
 800159c:	b081      	sub	sp, #4
 800159e:	4780      	blx	r0
 80015a0:	b001      	add	sp, #4
 80015a2:	bd00      	pop	{pc}

080015a4 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80015a4:	e7fe      	b.n	80015a4 <ERU0_1_IRQHandler>

080015a6 <ERU0_1_IRQHandler_Veneer>:
 80015a6:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8001b94 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 80015aa:	b500      	push	{lr}
 80015ac:	b081      	sub	sp, #4
 80015ae:	4780      	blx	r0
 80015b0:	b001      	add	sp, #4
 80015b2:	bd00      	pop	{pc}

080015b4 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80015b4:	e7fe      	b.n	80015b4 <ERU0_2_IRQHandler>

080015b6 <ERU0_2_IRQHandler_Veneer>:
 80015b6:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8001b98 <GPDMA1_0_IRQHandler_Veneer+0x42>
 80015ba:	b500      	push	{lr}
 80015bc:	b081      	sub	sp, #4
 80015be:	4780      	blx	r0
 80015c0:	b001      	add	sp, #4
 80015c2:	bd00      	pop	{pc}

080015c4 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80015c4:	e7fe      	b.n	80015c4 <ERU0_3_IRQHandler>

080015c6 <ERU0_3_IRQHandler_Veneer>:
 80015c6:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8001b9c <GPDMA1_0_IRQHandler_Veneer+0x46>
 80015ca:	b500      	push	{lr}
 80015cc:	b081      	sub	sp, #4
 80015ce:	4780      	blx	r0
 80015d0:	b001      	add	sp, #4
 80015d2:	bd00      	pop	{pc}

080015d4 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80015d4:	e7fe      	b.n	80015d4 <ERU1_0_IRQHandler>

080015d6 <ERU1_0_IRQHandler_Veneer>:
 80015d6:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8001ba0 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 80015da:	b500      	push	{lr}
 80015dc:	b081      	sub	sp, #4
 80015de:	4780      	blx	r0
 80015e0:	b001      	add	sp, #4
 80015e2:	bd00      	pop	{pc}

080015e4 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80015e4:	e7fe      	b.n	80015e4 <ERU1_1_IRQHandler>

080015e6 <ERU1_1_IRQHandler_Veneer>:
 80015e6:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8001ba4 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80015ea:	b500      	push	{lr}
 80015ec:	b081      	sub	sp, #4
 80015ee:	4780      	blx	r0
 80015f0:	b001      	add	sp, #4
 80015f2:	bd00      	pop	{pc}

080015f4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80015f4:	e7fe      	b.n	80015f4 <ERU1_2_IRQHandler>

080015f6 <ERU1_2_IRQHandler_Veneer>:
 80015f6:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8001ba8 <GPDMA1_0_IRQHandler_Veneer+0x52>
 80015fa:	b500      	push	{lr}
 80015fc:	b081      	sub	sp, #4
 80015fe:	4780      	blx	r0
 8001600:	b001      	add	sp, #4
 8001602:	bd00      	pop	{pc}

08001604 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8001604:	e7fe      	b.n	8001604 <ERU1_3_IRQHandler>

08001606 <ERU1_3_IRQHandler_Veneer>:
 8001606:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8001bac <GPDMA1_0_IRQHandler_Veneer+0x56>
 800160a:	b500      	push	{lr}
 800160c:	b081      	sub	sp, #4
 800160e:	4780      	blx	r0
 8001610:	b001      	add	sp, #4
 8001612:	bd00      	pop	{pc}

08001614 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8001614:	e7fe      	b.n	8001614 <PMU0_0_IRQHandler>

08001616 <PMU0_0_IRQHandler_Veneer>:
 8001616:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8001bb0 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 800161a:	b500      	push	{lr}
 800161c:	b081      	sub	sp, #4
 800161e:	4780      	blx	r0
 8001620:	b001      	add	sp, #4
 8001622:	bd00      	pop	{pc}

08001624 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8001624:	e7fe      	b.n	8001624 <VADC0_C0_0_IRQHandler>

08001626 <VADC0_C0_0_IRQHandler_Veneer>:
 8001626:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8001bb4 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 800162a:	b500      	push	{lr}
 800162c:	b081      	sub	sp, #4
 800162e:	4780      	blx	r0
 8001630:	b001      	add	sp, #4
 8001632:	bd00      	pop	{pc}

08001634 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8001634:	e7fe      	b.n	8001634 <VADC0_C0_1_IRQHandler>

08001636 <VADC0_C0_1_IRQHandler_Veneer>:
 8001636:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8001bb8 <GPDMA1_0_IRQHandler_Veneer+0x62>
 800163a:	b500      	push	{lr}
 800163c:	b081      	sub	sp, #4
 800163e:	4780      	blx	r0
 8001640:	b001      	add	sp, #4
 8001642:	bd00      	pop	{pc}

08001644 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8001644:	e7fe      	b.n	8001644 <VADC0_C0_2_IRQHandler>

08001646 <VADC0_C0_2_IRQHandler_Veneer>:
 8001646:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8001bbc <GPDMA1_0_IRQHandler_Veneer+0x66>
 800164a:	b500      	push	{lr}
 800164c:	b081      	sub	sp, #4
 800164e:	4780      	blx	r0
 8001650:	b001      	add	sp, #4
 8001652:	bd00      	pop	{pc}

08001654 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8001654:	e7fe      	b.n	8001654 <VADC0_C0_3_IRQHandler>

08001656 <VADC0_C0_3_IRQHandler_Veneer>:
 8001656:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8001bc0 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800165a:	b500      	push	{lr}
 800165c:	b081      	sub	sp, #4
 800165e:	4780      	blx	r0
 8001660:	b001      	add	sp, #4
 8001662:	bd00      	pop	{pc}

08001664 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8001664:	e7fe      	b.n	8001664 <VADC0_G0_0_IRQHandler>

08001666 <VADC0_G0_0_IRQHandler_Veneer>:
 8001666:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8001bc4 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800166a:	b500      	push	{lr}
 800166c:	b081      	sub	sp, #4
 800166e:	4780      	blx	r0
 8001670:	b001      	add	sp, #4
 8001672:	bd00      	pop	{pc}

08001674 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8001674:	e7fe      	b.n	8001674 <VADC0_G0_1_IRQHandler>

08001676 <VADC0_G0_1_IRQHandler_Veneer>:
 8001676:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8001bc8 <GPDMA1_0_IRQHandler_Veneer+0x72>
 800167a:	b500      	push	{lr}
 800167c:	b081      	sub	sp, #4
 800167e:	4780      	blx	r0
 8001680:	b001      	add	sp, #4
 8001682:	bd00      	pop	{pc}

08001684 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8001684:	e7fe      	b.n	8001684 <VADC0_G0_2_IRQHandler>

08001686 <VADC0_G0_2_IRQHandler_Veneer>:
 8001686:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8001bcc <GPDMA1_0_IRQHandler_Veneer+0x76>
 800168a:	b500      	push	{lr}
 800168c:	b081      	sub	sp, #4
 800168e:	4780      	blx	r0
 8001690:	b001      	add	sp, #4
 8001692:	bd00      	pop	{pc}

08001694 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8001694:	e7fe      	b.n	8001694 <VADC0_G0_3_IRQHandler>

08001696 <VADC0_G0_3_IRQHandler_Veneer>:
 8001696:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8001bd0 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800169a:	b500      	push	{lr}
 800169c:	b081      	sub	sp, #4
 800169e:	4780      	blx	r0
 80016a0:	b001      	add	sp, #4
 80016a2:	bd00      	pop	{pc}

080016a4 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80016a4:	e7fe      	b.n	80016a4 <VADC0_G1_0_IRQHandler>

080016a6 <VADC0_G1_0_IRQHandler_Veneer>:
 80016a6:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8001bd4 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 80016aa:	b500      	push	{lr}
 80016ac:	b081      	sub	sp, #4
 80016ae:	4780      	blx	r0
 80016b0:	b001      	add	sp, #4
 80016b2:	bd00      	pop	{pc}

080016b4 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80016b4:	e7fe      	b.n	80016b4 <VADC0_G1_1_IRQHandler>

080016b6 <VADC0_G1_1_IRQHandler_Veneer>:
 80016b6:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8001bd8 <GPDMA1_0_IRQHandler_Veneer+0x82>
 80016ba:	b500      	push	{lr}
 80016bc:	b081      	sub	sp, #4
 80016be:	4780      	blx	r0
 80016c0:	b001      	add	sp, #4
 80016c2:	bd00      	pop	{pc}

080016c4 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80016c4:	e7fe      	b.n	80016c4 <VADC0_G1_2_IRQHandler>

080016c6 <VADC0_G1_2_IRQHandler_Veneer>:
 80016c6:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8001bdc <GPDMA1_0_IRQHandler_Veneer+0x86>
 80016ca:	b500      	push	{lr}
 80016cc:	b081      	sub	sp, #4
 80016ce:	4780      	blx	r0
 80016d0:	b001      	add	sp, #4
 80016d2:	bd00      	pop	{pc}

080016d4 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80016d4:	e7fe      	b.n	80016d4 <VADC0_G1_3_IRQHandler>

080016d6 <VADC0_G1_3_IRQHandler_Veneer>:
 80016d6:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8001be0 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 80016da:	b500      	push	{lr}
 80016dc:	b081      	sub	sp, #4
 80016de:	4780      	blx	r0
 80016e0:	b001      	add	sp, #4
 80016e2:	bd00      	pop	{pc}

080016e4 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80016e4:	e7fe      	b.n	80016e4 <VADC0_G2_0_IRQHandler>

080016e6 <VADC0_G2_0_IRQHandler_Veneer>:
 80016e6:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8001be4 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80016ea:	b500      	push	{lr}
 80016ec:	b081      	sub	sp, #4
 80016ee:	4780      	blx	r0
 80016f0:	b001      	add	sp, #4
 80016f2:	bd00      	pop	{pc}

080016f4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80016f4:	e7fe      	b.n	80016f4 <VADC0_G2_1_IRQHandler>

080016f6 <VADC0_G2_1_IRQHandler_Veneer>:
 80016f6:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8001be8 <GPDMA1_0_IRQHandler_Veneer+0x92>
 80016fa:	b500      	push	{lr}
 80016fc:	b081      	sub	sp, #4
 80016fe:	4780      	blx	r0
 8001700:	b001      	add	sp, #4
 8001702:	bd00      	pop	{pc}

08001704 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8001704:	e7fe      	b.n	8001704 <VADC0_G2_2_IRQHandler>

08001706 <VADC0_G2_2_IRQHandler_Veneer>:
 8001706:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8001bec <GPDMA1_0_IRQHandler_Veneer+0x96>
 800170a:	b500      	push	{lr}
 800170c:	b081      	sub	sp, #4
 800170e:	4780      	blx	r0
 8001710:	b001      	add	sp, #4
 8001712:	bd00      	pop	{pc}

08001714 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8001714:	e7fe      	b.n	8001714 <VADC0_G2_3_IRQHandler>

08001716 <VADC0_G2_3_IRQHandler_Veneer>:
 8001716:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8001bf0 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 800171a:	b500      	push	{lr}
 800171c:	b081      	sub	sp, #4
 800171e:	4780      	blx	r0
 8001720:	b001      	add	sp, #4
 8001722:	bd00      	pop	{pc}

08001724 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8001724:	e7fe      	b.n	8001724 <VADC0_G3_0_IRQHandler>

08001726 <VADC0_G3_0_IRQHandler_Veneer>:
 8001726:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8001bf4 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 800172a:	b500      	push	{lr}
 800172c:	b081      	sub	sp, #4
 800172e:	4780      	blx	r0
 8001730:	b001      	add	sp, #4
 8001732:	bd00      	pop	{pc}

08001734 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8001734:	e7fe      	b.n	8001734 <VADC0_G3_1_IRQHandler>

08001736 <VADC0_G3_1_IRQHandler_Veneer>:
 8001736:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8001bf8 <GPDMA1_0_IRQHandler_Veneer+0xa2>
 800173a:	b500      	push	{lr}
 800173c:	b081      	sub	sp, #4
 800173e:	4780      	blx	r0
 8001740:	b001      	add	sp, #4
 8001742:	bd00      	pop	{pc}

08001744 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8001744:	e7fe      	b.n	8001744 <VADC0_G3_2_IRQHandler>

08001746 <VADC0_G3_2_IRQHandler_Veneer>:
 8001746:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8001bfc <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800174a:	b500      	push	{lr}
 800174c:	b081      	sub	sp, #4
 800174e:	4780      	blx	r0
 8001750:	b001      	add	sp, #4
 8001752:	bd00      	pop	{pc}

08001754 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8001754:	e7fe      	b.n	8001754 <VADC0_G3_3_IRQHandler>

08001756 <VADC0_G3_3_IRQHandler_Veneer>:
 8001756:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8001c00 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800175a:	b500      	push	{lr}
 800175c:	b081      	sub	sp, #4
 800175e:	4780      	blx	r0
 8001760:	b001      	add	sp, #4
 8001762:	bd00      	pop	{pc}

08001764 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8001764:	e7fe      	b.n	8001764 <DSD0_0_IRQHandler>

08001766 <DSD0_0_IRQHandler_Veneer>:
 8001766:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8001c04 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800176a:	b500      	push	{lr}
 800176c:	b081      	sub	sp, #4
 800176e:	4780      	blx	r0
 8001770:	b001      	add	sp, #4
 8001772:	bd00      	pop	{pc}

08001774 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8001774:	e7fe      	b.n	8001774 <DSD0_1_IRQHandler>

08001776 <DSD0_1_IRQHandler_Veneer>:
 8001776:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8001c08 <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800177a:	b500      	push	{lr}
 800177c:	b081      	sub	sp, #4
 800177e:	4780      	blx	r0
 8001780:	b001      	add	sp, #4
 8001782:	bd00      	pop	{pc}

08001784 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8001784:	e7fe      	b.n	8001784 <DSD0_2_IRQHandler>

08001786 <DSD0_2_IRQHandler_Veneer>:
 8001786:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8001c0c <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800178a:	b500      	push	{lr}
 800178c:	b081      	sub	sp, #4
 800178e:	4780      	blx	r0
 8001790:	b001      	add	sp, #4
 8001792:	bd00      	pop	{pc}

08001794 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8001794:	e7fe      	b.n	8001794 <DSD0_3_IRQHandler>

08001796 <DSD0_3_IRQHandler_Veneer>:
 8001796:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8001c10 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800179a:	b500      	push	{lr}
 800179c:	b081      	sub	sp, #4
 800179e:	4780      	blx	r0
 80017a0:	b001      	add	sp, #4
 80017a2:	bd00      	pop	{pc}

080017a4 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80017a4:	e7fe      	b.n	80017a4 <DSD0_4_IRQHandler>

080017a6 <DSD0_4_IRQHandler_Veneer>:
 80017a6:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8001c14 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 80017aa:	b500      	push	{lr}
 80017ac:	b081      	sub	sp, #4
 80017ae:	4780      	blx	r0
 80017b0:	b001      	add	sp, #4
 80017b2:	bd00      	pop	{pc}

080017b4 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80017b4:	e7fe      	b.n	80017b4 <DSD0_5_IRQHandler>

080017b6 <DSD0_5_IRQHandler_Veneer>:
 80017b6:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8001c18 <GPDMA1_0_IRQHandler_Veneer+0xc2>
 80017ba:	b500      	push	{lr}
 80017bc:	b081      	sub	sp, #4
 80017be:	4780      	blx	r0
 80017c0:	b001      	add	sp, #4
 80017c2:	bd00      	pop	{pc}

080017c4 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80017c4:	e7fe      	b.n	80017c4 <DSD0_6_IRQHandler>

080017c6 <DSD0_6_IRQHandler_Veneer>:
 80017c6:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8001c1c <GPDMA1_0_IRQHandler_Veneer+0xc6>
 80017ca:	b500      	push	{lr}
 80017cc:	b081      	sub	sp, #4
 80017ce:	4780      	blx	r0
 80017d0:	b001      	add	sp, #4
 80017d2:	bd00      	pop	{pc}

080017d4 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80017d4:	e7fe      	b.n	80017d4 <DSD0_7_IRQHandler>

080017d6 <DSD0_7_IRQHandler_Veneer>:
 80017d6:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8001c20 <GPDMA1_0_IRQHandler_Veneer+0xca>
 80017da:	b500      	push	{lr}
 80017dc:	b081      	sub	sp, #4
 80017de:	4780      	blx	r0
 80017e0:	b001      	add	sp, #4
 80017e2:	bd00      	pop	{pc}

080017e4 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80017e4:	e7fe      	b.n	80017e4 <DAC0_0_IRQHandler>

080017e6 <DAC0_0_IRQHandler_Veneer>:
 80017e6:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8001c24 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80017ea:	b500      	push	{lr}
 80017ec:	b081      	sub	sp, #4
 80017ee:	4780      	blx	r0
 80017f0:	b001      	add	sp, #4
 80017f2:	bd00      	pop	{pc}

080017f4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80017f4:	e7fe      	b.n	80017f4 <DAC0_1_IRQHandler>

080017f6 <DAC0_1_IRQHandler_Veneer>:
 80017f6:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8001c28 <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80017fa:	b500      	push	{lr}
 80017fc:	b081      	sub	sp, #4
 80017fe:	4780      	blx	r0
 8001800:	b001      	add	sp, #4
 8001802:	bd00      	pop	{pc}

08001804 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8001804:	e7fe      	b.n	8001804 <CCU40_0_IRQHandler>

08001806 <CCU40_0_IRQHandler_Veneer>:
 8001806:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8001c2c <GPDMA1_0_IRQHandler_Veneer+0xd6>
 800180a:	b500      	push	{lr}
 800180c:	b081      	sub	sp, #4
 800180e:	4780      	blx	r0
 8001810:	b001      	add	sp, #4
 8001812:	bd00      	pop	{pc}

08001814 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8001814:	e7fe      	b.n	8001814 <CCU40_1_IRQHandler>

08001816 <CCU40_1_IRQHandler_Veneer>:
 8001816:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8001c30 <GPDMA1_0_IRQHandler_Veneer+0xda>
 800181a:	b500      	push	{lr}
 800181c:	b081      	sub	sp, #4
 800181e:	4780      	blx	r0
 8001820:	b001      	add	sp, #4
 8001822:	bd00      	pop	{pc}

08001824 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8001824:	e7fe      	b.n	8001824 <CCU40_2_IRQHandler>

08001826 <CCU40_2_IRQHandler_Veneer>:
 8001826:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8001c34 <GPDMA1_0_IRQHandler_Veneer+0xde>
 800182a:	b500      	push	{lr}
 800182c:	b081      	sub	sp, #4
 800182e:	4780      	blx	r0
 8001830:	b001      	add	sp, #4
 8001832:	bd00      	pop	{pc}

08001834 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8001834:	e7fe      	b.n	8001834 <CCU40_3_IRQHandler>

08001836 <CCU40_3_IRQHandler_Veneer>:
 8001836:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8001c38 <GPDMA1_0_IRQHandler_Veneer+0xe2>
 800183a:	b500      	push	{lr}
 800183c:	b081      	sub	sp, #4
 800183e:	4780      	blx	r0
 8001840:	b001      	add	sp, #4
 8001842:	bd00      	pop	{pc}

08001844 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8001844:	e7fe      	b.n	8001844 <CCU41_0_IRQHandler>

08001846 <CCU41_0_IRQHandler_Veneer>:
 8001846:	48fd      	ldr	r0, [pc, #1012]	; (8001c3c <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 8001848:	b500      	push	{lr}
 800184a:	b081      	sub	sp, #4
 800184c:	4780      	blx	r0
 800184e:	b001      	add	sp, #4
 8001850:	bd00      	pop	{pc}

08001852 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8001852:	e7fe      	b.n	8001852 <CCU41_1_IRQHandler>

08001854 <CCU41_1_IRQHandler_Veneer>:
 8001854:	48fa      	ldr	r0, [pc, #1000]	; (8001c40 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 8001856:	b500      	push	{lr}
 8001858:	b081      	sub	sp, #4
 800185a:	4780      	blx	r0
 800185c:	b001      	add	sp, #4
 800185e:	bd00      	pop	{pc}

08001860 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8001860:	e7fe      	b.n	8001860 <CCU41_2_IRQHandler>

08001862 <CCU41_2_IRQHandler_Veneer>:
 8001862:	48f8      	ldr	r0, [pc, #992]	; (8001c44 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8001864:	b500      	push	{lr}
 8001866:	b081      	sub	sp, #4
 8001868:	4780      	blx	r0
 800186a:	b001      	add	sp, #4
 800186c:	bd00      	pop	{pc}

0800186e <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800186e:	e7fe      	b.n	800186e <CCU41_3_IRQHandler>

08001870 <CCU41_3_IRQHandler_Veneer>:
 8001870:	48f5      	ldr	r0, [pc, #980]	; (8001c48 <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8001872:	b500      	push	{lr}
 8001874:	b081      	sub	sp, #4
 8001876:	4780      	blx	r0
 8001878:	b001      	add	sp, #4
 800187a:	bd00      	pop	{pc}

0800187c <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800187c:	e7fe      	b.n	800187c <CCU42_0_IRQHandler>

0800187e <CCU42_0_IRQHandler_Veneer>:
 800187e:	48f3      	ldr	r0, [pc, #972]	; (8001c4c <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8001880:	b500      	push	{lr}
 8001882:	b081      	sub	sp, #4
 8001884:	4780      	blx	r0
 8001886:	b001      	add	sp, #4
 8001888:	bd00      	pop	{pc}

0800188a <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800188a:	e7fe      	b.n	800188a <CCU42_1_IRQHandler>

0800188c <CCU42_1_IRQHandler_Veneer>:
 800188c:	48f0      	ldr	r0, [pc, #960]	; (8001c50 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 800188e:	b500      	push	{lr}
 8001890:	b081      	sub	sp, #4
 8001892:	4780      	blx	r0
 8001894:	b001      	add	sp, #4
 8001896:	bd00      	pop	{pc}

08001898 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8001898:	e7fe      	b.n	8001898 <CCU42_2_IRQHandler>

0800189a <CCU42_2_IRQHandler_Veneer>:
 800189a:	48ee      	ldr	r0, [pc, #952]	; (8001c54 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 800189c:	b500      	push	{lr}
 800189e:	b081      	sub	sp, #4
 80018a0:	4780      	blx	r0
 80018a2:	b001      	add	sp, #4
 80018a4:	bd00      	pop	{pc}

080018a6 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 80018a6:	e7fe      	b.n	80018a6 <CCU42_3_IRQHandler>

080018a8 <CCU42_3_IRQHandler_Veneer>:
 80018a8:	48eb      	ldr	r0, [pc, #940]	; (8001c58 <GPDMA1_0_IRQHandler_Veneer+0x102>)
 80018aa:	b500      	push	{lr}
 80018ac:	b081      	sub	sp, #4
 80018ae:	4780      	blx	r0
 80018b0:	b001      	add	sp, #4
 80018b2:	bd00      	pop	{pc}

080018b4 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 80018b4:	e7fe      	b.n	80018b4 <CCU43_0_IRQHandler>

080018b6 <CCU43_0_IRQHandler_Veneer>:
 80018b6:	48e9      	ldr	r0, [pc, #932]	; (8001c5c <GPDMA1_0_IRQHandler_Veneer+0x106>)
 80018b8:	b500      	push	{lr}
 80018ba:	b081      	sub	sp, #4
 80018bc:	4780      	blx	r0
 80018be:	b001      	add	sp, #4
 80018c0:	bd00      	pop	{pc}

080018c2 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 80018c2:	e7fe      	b.n	80018c2 <CCU43_1_IRQHandler>

080018c4 <CCU43_1_IRQHandler_Veneer>:
 80018c4:	48e6      	ldr	r0, [pc, #920]	; (8001c60 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 80018c6:	b500      	push	{lr}
 80018c8:	b081      	sub	sp, #4
 80018ca:	4780      	blx	r0
 80018cc:	b001      	add	sp, #4
 80018ce:	bd00      	pop	{pc}

080018d0 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80018d0:	e7fe      	b.n	80018d0 <CCU43_2_IRQHandler>

080018d2 <CCU43_2_IRQHandler_Veneer>:
 80018d2:	48e4      	ldr	r0, [pc, #912]	; (8001c64 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 80018d4:	b500      	push	{lr}
 80018d6:	b081      	sub	sp, #4
 80018d8:	4780      	blx	r0
 80018da:	b001      	add	sp, #4
 80018dc:	bd00      	pop	{pc}

080018de <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80018de:	e7fe      	b.n	80018de <CCU43_3_IRQHandler>

080018e0 <CCU43_3_IRQHandler_Veneer>:
 80018e0:	48e1      	ldr	r0, [pc, #900]	; (8001c68 <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80018e2:	b500      	push	{lr}
 80018e4:	b081      	sub	sp, #4
 80018e6:	4780      	blx	r0
 80018e8:	b001      	add	sp, #4
 80018ea:	bd00      	pop	{pc}

080018ec <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80018ec:	e7fe      	b.n	80018ec <CCU80_0_IRQHandler>

080018ee <CCU80_0_IRQHandler_Veneer>:
 80018ee:	48df      	ldr	r0, [pc, #892]	; (8001c6c <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80018f0:	b500      	push	{lr}
 80018f2:	b081      	sub	sp, #4
 80018f4:	4780      	blx	r0
 80018f6:	b001      	add	sp, #4
 80018f8:	bd00      	pop	{pc}

080018fa <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80018fa:	e7fe      	b.n	80018fa <CCU80_1_IRQHandler>

080018fc <CCU80_1_IRQHandler_Veneer>:
 80018fc:	48dc      	ldr	r0, [pc, #880]	; (8001c70 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80018fe:	b500      	push	{lr}
 8001900:	b081      	sub	sp, #4
 8001902:	4780      	blx	r0
 8001904:	b001      	add	sp, #4
 8001906:	bd00      	pop	{pc}

08001908 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8001908:	e7fe      	b.n	8001908 <CCU80_2_IRQHandler>

0800190a <CCU80_2_IRQHandler_Veneer>:
 800190a:	48da      	ldr	r0, [pc, #872]	; (8001c74 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 800190c:	b500      	push	{lr}
 800190e:	b081      	sub	sp, #4
 8001910:	4780      	blx	r0
 8001912:	b001      	add	sp, #4
 8001914:	bd00      	pop	{pc}

08001916 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8001916:	e7fe      	b.n	8001916 <CCU80_3_IRQHandler>

08001918 <CCU80_3_IRQHandler_Veneer>:
 8001918:	48d7      	ldr	r0, [pc, #860]	; (8001c78 <GPDMA1_0_IRQHandler_Veneer+0x122>)
 800191a:	b500      	push	{lr}
 800191c:	b081      	sub	sp, #4
 800191e:	4780      	blx	r0
 8001920:	b001      	add	sp, #4
 8001922:	bd00      	pop	{pc}

08001924 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8001924:	e7fe      	b.n	8001924 <CCU81_0_IRQHandler>

08001926 <CCU81_0_IRQHandler_Veneer>:
 8001926:	48d5      	ldr	r0, [pc, #852]	; (8001c7c <GPDMA1_0_IRQHandler_Veneer+0x126>)
 8001928:	b500      	push	{lr}
 800192a:	b081      	sub	sp, #4
 800192c:	4780      	blx	r0
 800192e:	b001      	add	sp, #4
 8001930:	bd00      	pop	{pc}

08001932 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8001932:	e7fe      	b.n	8001932 <CCU81_1_IRQHandler>

08001934 <CCU81_1_IRQHandler_Veneer>:
 8001934:	48d2      	ldr	r0, [pc, #840]	; (8001c80 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 8001936:	b500      	push	{lr}
 8001938:	b081      	sub	sp, #4
 800193a:	4780      	blx	r0
 800193c:	b001      	add	sp, #4
 800193e:	bd00      	pop	{pc}

08001940 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8001940:	e7fe      	b.n	8001940 <CCU81_2_IRQHandler>

08001942 <CCU81_2_IRQHandler_Veneer>:
 8001942:	48d0      	ldr	r0, [pc, #832]	; (8001c84 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8001944:	b500      	push	{lr}
 8001946:	b081      	sub	sp, #4
 8001948:	4780      	blx	r0
 800194a:	b001      	add	sp, #4
 800194c:	bd00      	pop	{pc}

0800194e <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800194e:	e7fe      	b.n	800194e <CCU81_3_IRQHandler>

08001950 <CCU81_3_IRQHandler_Veneer>:
 8001950:	48cd      	ldr	r0, [pc, #820]	; (8001c88 <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8001952:	b500      	push	{lr}
 8001954:	b081      	sub	sp, #4
 8001956:	4780      	blx	r0
 8001958:	b001      	add	sp, #4
 800195a:	bd00      	pop	{pc}

0800195c <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800195c:	e7fe      	b.n	800195c <POSIF0_0_IRQHandler>

0800195e <POSIF0_0_IRQHandler_Veneer>:
 800195e:	48cb      	ldr	r0, [pc, #812]	; (8001c8c <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8001960:	b500      	push	{lr}
 8001962:	b081      	sub	sp, #4
 8001964:	4780      	blx	r0
 8001966:	b001      	add	sp, #4
 8001968:	bd00      	pop	{pc}

0800196a <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800196a:	e7fe      	b.n	800196a <POSIF0_1_IRQHandler>

0800196c <POSIF0_1_IRQHandler_Veneer>:
 800196c:	48c8      	ldr	r0, [pc, #800]	; (8001c90 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 800196e:	b500      	push	{lr}
 8001970:	b081      	sub	sp, #4
 8001972:	4780      	blx	r0
 8001974:	b001      	add	sp, #4
 8001976:	bd00      	pop	{pc}

08001978 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8001978:	e7fe      	b.n	8001978 <POSIF1_0_IRQHandler>

0800197a <POSIF1_0_IRQHandler_Veneer>:
 800197a:	48c6      	ldr	r0, [pc, #792]	; (8001c94 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 800197c:	b500      	push	{lr}
 800197e:	b081      	sub	sp, #4
 8001980:	4780      	blx	r0
 8001982:	b001      	add	sp, #4
 8001984:	bd00      	pop	{pc}

08001986 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8001986:	e7fe      	b.n	8001986 <POSIF1_1_IRQHandler>

08001988 <POSIF1_1_IRQHandler_Veneer>:
 8001988:	48c3      	ldr	r0, [pc, #780]	; (8001c98 <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800198a:	b500      	push	{lr}
 800198c:	b081      	sub	sp, #4
 800198e:	4780      	blx	r0
 8001990:	b001      	add	sp, #4
 8001992:	bd00      	pop	{pc}

08001994 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8001994:	e7fe      	b.n	8001994 <CAN0_0_IRQHandler>

08001996 <CAN0_0_IRQHandler_Veneer>:
 8001996:	48c1      	ldr	r0, [pc, #772]	; (8001c9c <GPDMA1_0_IRQHandler_Veneer+0x146>)
 8001998:	b500      	push	{lr}
 800199a:	b081      	sub	sp, #4
 800199c:	4780      	blx	r0
 800199e:	b001      	add	sp, #4
 80019a0:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 80019a2:	e7fe      	b.n	80019a2 <CAN0_0_IRQHandler_Veneer+0xc>

080019a4 <CAN0_1_IRQHandler_Veneer>:
 80019a4:	48be      	ldr	r0, [pc, #760]	; (8001ca0 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 80019a6:	b500      	push	{lr}
 80019a8:	b081      	sub	sp, #4
 80019aa:	4780      	blx	r0
 80019ac:	b001      	add	sp, #4
 80019ae:	bd00      	pop	{pc}

080019b0 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 80019b0:	e7fe      	b.n	80019b0 <CAN0_2_IRQHandler>

080019b2 <CAN0_2_IRQHandler_Veneer>:
 80019b2:	48bc      	ldr	r0, [pc, #752]	; (8001ca4 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 80019b4:	b500      	push	{lr}
 80019b6:	b081      	sub	sp, #4
 80019b8:	4780      	blx	r0
 80019ba:	b001      	add	sp, #4
 80019bc:	bd00      	pop	{pc}

080019be <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 80019be:	e7fe      	b.n	80019be <CAN0_3_IRQHandler>

080019c0 <CAN0_3_IRQHandler_Veneer>:
 80019c0:	48b9      	ldr	r0, [pc, #740]	; (8001ca8 <GPDMA1_0_IRQHandler_Veneer+0x152>)
 80019c2:	b500      	push	{lr}
 80019c4:	b081      	sub	sp, #4
 80019c6:	4780      	blx	r0
 80019c8:	b001      	add	sp, #4
 80019ca:	bd00      	pop	{pc}

080019cc <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80019cc:	e7fe      	b.n	80019cc <CAN0_4_IRQHandler>

080019ce <CAN0_4_IRQHandler_Veneer>:
 80019ce:	48b7      	ldr	r0, [pc, #732]	; (8001cac <GPDMA1_0_IRQHandler_Veneer+0x156>)
 80019d0:	b500      	push	{lr}
 80019d2:	b081      	sub	sp, #4
 80019d4:	4780      	blx	r0
 80019d6:	b001      	add	sp, #4
 80019d8:	bd00      	pop	{pc}

080019da <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80019da:	e7fe      	b.n	80019da <CAN0_5_IRQHandler>

080019dc <CAN0_5_IRQHandler_Veneer>:
 80019dc:	48b4      	ldr	r0, [pc, #720]	; (8001cb0 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 80019de:	b500      	push	{lr}
 80019e0:	b081      	sub	sp, #4
 80019e2:	4780      	blx	r0
 80019e4:	b001      	add	sp, #4
 80019e6:	bd00      	pop	{pc}

080019e8 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80019e8:	e7fe      	b.n	80019e8 <CAN0_6_IRQHandler>

080019ea <CAN0_6_IRQHandler_Veneer>:
 80019ea:	48b2      	ldr	r0, [pc, #712]	; (8001cb4 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80019ec:	b500      	push	{lr}
 80019ee:	b081      	sub	sp, #4
 80019f0:	4780      	blx	r0
 80019f2:	b001      	add	sp, #4
 80019f4:	bd00      	pop	{pc}

080019f6 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80019f6:	e7fe      	b.n	80019f6 <CAN0_7_IRQHandler>

080019f8 <CAN0_7_IRQHandler_Veneer>:
 80019f8:	48af      	ldr	r0, [pc, #700]	; (8001cb8 <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80019fa:	b500      	push	{lr}
 80019fc:	b081      	sub	sp, #4
 80019fe:	4780      	blx	r0
 8001a00:	b001      	add	sp, #4
 8001a02:	bd00      	pop	{pc}

08001a04 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8001a04:	e7fe      	b.n	8001a04 <USIC0_0_IRQHandler>

08001a06 <USIC0_0_IRQHandler_Veneer>:
 8001a06:	48ad      	ldr	r0, [pc, #692]	; (8001cbc <GPDMA1_0_IRQHandler_Veneer+0x166>)
 8001a08:	b500      	push	{lr}
 8001a0a:	b081      	sub	sp, #4
 8001a0c:	4780      	blx	r0
 8001a0e:	b001      	add	sp, #4
 8001a10:	bd00      	pop	{pc}

08001a12 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8001a12:	e7fe      	b.n	8001a12 <USIC0_1_IRQHandler>

08001a14 <USIC0_1_IRQHandler_Veneer>:
 8001a14:	48aa      	ldr	r0, [pc, #680]	; (8001cc0 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 8001a16:	b500      	push	{lr}
 8001a18:	b081      	sub	sp, #4
 8001a1a:	4780      	blx	r0
 8001a1c:	b001      	add	sp, #4
 8001a1e:	bd00      	pop	{pc}

08001a20 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8001a20:	e7fe      	b.n	8001a20 <USIC0_2_IRQHandler>

08001a22 <USIC0_2_IRQHandler_Veneer>:
 8001a22:	48a8      	ldr	r0, [pc, #672]	; (8001cc4 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 8001a24:	b500      	push	{lr}
 8001a26:	b081      	sub	sp, #4
 8001a28:	4780      	blx	r0
 8001a2a:	b001      	add	sp, #4
 8001a2c:	bd00      	pop	{pc}

08001a2e <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8001a2e:	e7fe      	b.n	8001a2e <USIC0_3_IRQHandler>

08001a30 <USIC0_3_IRQHandler_Veneer>:
 8001a30:	48a5      	ldr	r0, [pc, #660]	; (8001cc8 <GPDMA1_0_IRQHandler_Veneer+0x172>)
 8001a32:	b500      	push	{lr}
 8001a34:	b081      	sub	sp, #4
 8001a36:	4780      	blx	r0
 8001a38:	b001      	add	sp, #4
 8001a3a:	bd00      	pop	{pc}

08001a3c <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8001a3c:	e7fe      	b.n	8001a3c <USIC0_4_IRQHandler>

08001a3e <USIC0_4_IRQHandler_Veneer>:
 8001a3e:	48a3      	ldr	r0, [pc, #652]	; (8001ccc <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8001a40:	b500      	push	{lr}
 8001a42:	b081      	sub	sp, #4
 8001a44:	4780      	blx	r0
 8001a46:	b001      	add	sp, #4
 8001a48:	bd00      	pop	{pc}

08001a4a <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8001a4a:	e7fe      	b.n	8001a4a <USIC0_5_IRQHandler>

08001a4c <USIC0_5_IRQHandler_Veneer>:
 8001a4c:	48a0      	ldr	r0, [pc, #640]	; (8001cd0 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8001a4e:	b500      	push	{lr}
 8001a50:	b081      	sub	sp, #4
 8001a52:	4780      	blx	r0
 8001a54:	b001      	add	sp, #4
 8001a56:	bd00      	pop	{pc}

08001a58 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8001a58:	e7fe      	b.n	8001a58 <USIC1_0_IRQHandler>

08001a5a <USIC1_0_IRQHandler_Veneer>:
 8001a5a:	489e      	ldr	r0, [pc, #632]	; (8001cd4 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8001a5c:	b500      	push	{lr}
 8001a5e:	b081      	sub	sp, #4
 8001a60:	4780      	blx	r0
 8001a62:	b001      	add	sp, #4
 8001a64:	bd00      	pop	{pc}

08001a66 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8001a66:	e7fe      	b.n	8001a66 <USIC1_1_IRQHandler>

08001a68 <USIC1_1_IRQHandler_Veneer>:
 8001a68:	489b      	ldr	r0, [pc, #620]	; (8001cd8 <GPDMA1_0_IRQHandler_Veneer+0x182>)
 8001a6a:	b500      	push	{lr}
 8001a6c:	b081      	sub	sp, #4
 8001a6e:	4780      	blx	r0
 8001a70:	b001      	add	sp, #4
 8001a72:	bd00      	pop	{pc}

08001a74 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8001a74:	e7fe      	b.n	8001a74 <USIC1_2_IRQHandler>

08001a76 <USIC1_2_IRQHandler_Veneer>:
 8001a76:	4899      	ldr	r0, [pc, #612]	; (8001cdc <GPDMA1_0_IRQHandler_Veneer+0x186>)
 8001a78:	b500      	push	{lr}
 8001a7a:	b081      	sub	sp, #4
 8001a7c:	4780      	blx	r0
 8001a7e:	b001      	add	sp, #4
 8001a80:	bd00      	pop	{pc}

08001a82 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8001a82:	e7fe      	b.n	8001a82 <USIC1_3_IRQHandler>

08001a84 <USIC1_3_IRQHandler_Veneer>:
 8001a84:	4896      	ldr	r0, [pc, #600]	; (8001ce0 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 8001a86:	b500      	push	{lr}
 8001a88:	b081      	sub	sp, #4
 8001a8a:	4780      	blx	r0
 8001a8c:	b001      	add	sp, #4
 8001a8e:	bd00      	pop	{pc}

08001a90 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8001a90:	e7fe      	b.n	8001a90 <USIC1_4_IRQHandler>

08001a92 <USIC1_4_IRQHandler_Veneer>:
 8001a92:	4894      	ldr	r0, [pc, #592]	; (8001ce4 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8001a94:	b500      	push	{lr}
 8001a96:	b081      	sub	sp, #4
 8001a98:	4780      	blx	r0
 8001a9a:	b001      	add	sp, #4
 8001a9c:	bd00      	pop	{pc}

08001a9e <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8001a9e:	e7fe      	b.n	8001a9e <USIC1_5_IRQHandler>

08001aa0 <USIC1_5_IRQHandler_Veneer>:
 8001aa0:	4891      	ldr	r0, [pc, #580]	; (8001ce8 <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8001aa2:	b500      	push	{lr}
 8001aa4:	b081      	sub	sp, #4
 8001aa6:	4780      	blx	r0
 8001aa8:	b001      	add	sp, #4
 8001aaa:	bd00      	pop	{pc}

08001aac <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8001aac:	e7fe      	b.n	8001aac <USIC2_0_IRQHandler>

08001aae <USIC2_0_IRQHandler_Veneer>:
 8001aae:	488f      	ldr	r0, [pc, #572]	; (8001cec <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8001ab0:	b500      	push	{lr}
 8001ab2:	b081      	sub	sp, #4
 8001ab4:	4780      	blx	r0
 8001ab6:	b001      	add	sp, #4
 8001ab8:	bd00      	pop	{pc}

08001aba <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8001aba:	e7fe      	b.n	8001aba <USIC2_1_IRQHandler>

08001abc <USIC2_1_IRQHandler_Veneer>:
 8001abc:	488c      	ldr	r0, [pc, #560]	; (8001cf0 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8001abe:	b500      	push	{lr}
 8001ac0:	b081      	sub	sp, #4
 8001ac2:	4780      	blx	r0
 8001ac4:	b001      	add	sp, #4
 8001ac6:	bd00      	pop	{pc}

08001ac8 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8001ac8:	e7fe      	b.n	8001ac8 <USIC2_2_IRQHandler>

08001aca <USIC2_2_IRQHandler_Veneer>:
 8001aca:	488a      	ldr	r0, [pc, #552]	; (8001cf4 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 8001acc:	b500      	push	{lr}
 8001ace:	b081      	sub	sp, #4
 8001ad0:	4780      	blx	r0
 8001ad2:	b001      	add	sp, #4
 8001ad4:	bd00      	pop	{pc}

08001ad6 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8001ad6:	e7fe      	b.n	8001ad6 <USIC2_3_IRQHandler>

08001ad8 <USIC2_3_IRQHandler_Veneer>:
 8001ad8:	4887      	ldr	r0, [pc, #540]	; (8001cf8 <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 8001ada:	b500      	push	{lr}
 8001adc:	b081      	sub	sp, #4
 8001ade:	4780      	blx	r0
 8001ae0:	b001      	add	sp, #4
 8001ae2:	bd00      	pop	{pc}

08001ae4 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8001ae4:	e7fe      	b.n	8001ae4 <USIC2_4_IRQHandler>

08001ae6 <USIC2_4_IRQHandler_Veneer>:
 8001ae6:	4885      	ldr	r0, [pc, #532]	; (8001cfc <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 8001ae8:	b500      	push	{lr}
 8001aea:	b081      	sub	sp, #4
 8001aec:	4780      	blx	r0
 8001aee:	b001      	add	sp, #4
 8001af0:	bd00      	pop	{pc}

08001af2 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8001af2:	e7fe      	b.n	8001af2 <USIC2_5_IRQHandler>

08001af4 <USIC2_5_IRQHandler_Veneer>:
 8001af4:	4882      	ldr	r0, [pc, #520]	; (8001d00 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 8001af6:	b500      	push	{lr}
 8001af8:	b081      	sub	sp, #4
 8001afa:	4780      	blx	r0
 8001afc:	b001      	add	sp, #4
 8001afe:	bd00      	pop	{pc}

08001b00 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8001b00:	e7fe      	b.n	8001b00 <LEDTS0_0_IRQHandler>

08001b02 <LEDTS0_0_IRQHandler_Veneer>:
 8001b02:	4880      	ldr	r0, [pc, #512]	; (8001d04 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 8001b04:	b500      	push	{lr}
 8001b06:	b081      	sub	sp, #4
 8001b08:	4780      	blx	r0
 8001b0a:	b001      	add	sp, #4
 8001b0c:	bd00      	pop	{pc}

08001b0e <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8001b0e:	e7fe      	b.n	8001b0e <FCE0_0_IRQHandler>

08001b10 <FCE0_0_IRQHandler_Veneer>:
 8001b10:	487d      	ldr	r0, [pc, #500]	; (8001d08 <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 8001b12:	b500      	push	{lr}
 8001b14:	b081      	sub	sp, #4
 8001b16:	4780      	blx	r0
 8001b18:	b001      	add	sp, #4
 8001b1a:	bd00      	pop	{pc}

08001b1c <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8001b1c:	e7fe      	b.n	8001b1c <GPDMA0_0_IRQHandler>

08001b1e <GPDMA0_0_IRQHandler_Veneer>:
 8001b1e:	487b      	ldr	r0, [pc, #492]	; (8001d0c <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 8001b20:	b500      	push	{lr}
 8001b22:	b081      	sub	sp, #4
 8001b24:	4780      	blx	r0
 8001b26:	b001      	add	sp, #4
 8001b28:	bd00      	pop	{pc}

08001b2a <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8001b2a:	e7fe      	b.n	8001b2a <SDMMC0_0_IRQHandler>

08001b2c <SDMMC0_0_IRQHandler_Veneer>:
 8001b2c:	4878      	ldr	r0, [pc, #480]	; (8001d10 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8001b2e:	b500      	push	{lr}
 8001b30:	b081      	sub	sp, #4
 8001b32:	4780      	blx	r0
 8001b34:	b001      	add	sp, #4
 8001b36:	bd00      	pop	{pc}

08001b38 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8001b38:	e7fe      	b.n	8001b38 <USB0_0_IRQHandler>

08001b3a <USB0_0_IRQHandler_Veneer>:
 8001b3a:	4876      	ldr	r0, [pc, #472]	; (8001d14 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8001b3c:	b500      	push	{lr}
 8001b3e:	b081      	sub	sp, #4
 8001b40:	4780      	blx	r0
 8001b42:	b001      	add	sp, #4
 8001b44:	bd00      	pop	{pc}

08001b46 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8001b46:	e7fe      	b.n	8001b46 <ETH0_0_IRQHandler>

08001b48 <ETH0_0_IRQHandler_Veneer>:
 8001b48:	4873      	ldr	r0, [pc, #460]	; (8001d18 <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 8001b4a:	b500      	push	{lr}
 8001b4c:	b081      	sub	sp, #4
 8001b4e:	4780      	blx	r0
 8001b50:	b001      	add	sp, #4
 8001b52:	bd00      	pop	{pc}

08001b54 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8001b54:	e7fe      	b.n	8001b54 <GPDMA1_0_IRQHandler>

08001b56 <GPDMA1_0_IRQHandler_Veneer>:
 8001b56:	4871      	ldr	r0, [pc, #452]	; (8001d1c <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 8001b58:	b500      	push	{lr}
 8001b5a:	b081      	sub	sp, #4
 8001b5c:	4780      	blx	r0
 8001b5e:	b001      	add	sp, #4
 8001b60:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8001b62:	f04f 0001 	mov.w	r0, #1
    BX LR
 8001b66:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8001b68:	080014f5 	.word	0x080014f5
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8001b6c:	08001505 	.word	0x08001505
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8001b70:	08001515 	.word	0x08001515
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8001b74:	08001525 	.word	0x08001525
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8001b78:	08001535 	.word	0x08001535
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8001b7c:	08001545 	.word	0x08001545
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8001b80:	08001555 	.word	0x08001555
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8001b84:	08001565 	.word	0x08001565
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8001b88:	08003751 	.word	0x08003751
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8001b8c:	08001585 	.word	0x08001585
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8001b90:	08001595 	.word	0x08001595
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8001b94:	080015a5 	.word	0x080015a5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8001b98:	080015b5 	.word	0x080015b5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8001b9c:	080015c5 	.word	0x080015c5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8001ba0:	080015d5 	.word	0x080015d5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8001ba4:	080015e5 	.word	0x080015e5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8001ba8:	080015f5 	.word	0x080015f5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8001bac:	08001605 	.word	0x08001605
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8001bb0:	08001615 	.word	0x08001615
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8001bb4:	08001625 	.word	0x08001625
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8001bb8:	08001635 	.word	0x08001635
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8001bbc:	08001645 	.word	0x08001645
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8001bc0:	08001655 	.word	0x08001655
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8001bc4:	08001665 	.word	0x08001665
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8001bc8:	08001675 	.word	0x08001675
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8001bcc:	08001685 	.word	0x08001685
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8001bd0:	08001695 	.word	0x08001695
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8001bd4:	080016a5 	.word	0x080016a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8001bd8:	080016b5 	.word	0x080016b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8001bdc:	080016c5 	.word	0x080016c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8001be0:	080016d5 	.word	0x080016d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8001be4:	080016e5 	.word	0x080016e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8001be8:	080016f5 	.word	0x080016f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8001bec:	08001705 	.word	0x08001705
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8001bf0:	08001715 	.word	0x08001715
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8001bf4:	08001725 	.word	0x08001725
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8001bf8:	08001735 	.word	0x08001735
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8001bfc:	08001745 	.word	0x08001745
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8001c00:	08001755 	.word	0x08001755
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8001c04:	08001765 	.word	0x08001765
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8001c08:	08001775 	.word	0x08001775
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8001c0c:	08001785 	.word	0x08001785
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8001c10:	08001795 	.word	0x08001795
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8001c14:	080017a5 	.word	0x080017a5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8001c18:	080017b5 	.word	0x080017b5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8001c1c:	080017c5 	.word	0x080017c5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8001c20:	080017d5 	.word	0x080017d5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8001c24:	080017e5 	.word	0x080017e5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8001c28:	080017f5 	.word	0x080017f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8001c2c:	08001805 	.word	0x08001805
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8001c30:	08001815 	.word	0x08001815
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8001c34:	08001825 	.word	0x08001825
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8001c38:	08001835 	.word	0x08001835
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8001c3c:	08001845 	.word	0x08001845
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8001c40:	08001853 	.word	0x08001853
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8001c44:	08001861 	.word	0x08001861
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8001c48:	0800186f 	.word	0x0800186f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8001c4c:	0800187d 	.word	0x0800187d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8001c50:	0800188b 	.word	0x0800188b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8001c54:	08001899 	.word	0x08001899
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8001c58:	080018a7 	.word	0x080018a7
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8001c5c:	080018b5 	.word	0x080018b5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8001c60:	080018c3 	.word	0x080018c3
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8001c64:	080018d1 	.word	0x080018d1
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8001c68:	080018df 	.word	0x080018df
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8001c6c:	080018ed 	.word	0x080018ed
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8001c70:	080018fb 	.word	0x080018fb
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8001c74:	08001909 	.word	0x08001909
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8001c78:	08001917 	.word	0x08001917
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8001c7c:	08001925 	.word	0x08001925
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8001c80:	08001933 	.word	0x08001933
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8001c84:	08001941 	.word	0x08001941
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8001c88:	0800194f 	.word	0x0800194f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8001c8c:	0800195d 	.word	0x0800195d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8001c90:	0800196b 	.word	0x0800196b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8001c94:	08001979 	.word	0x08001979
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8001c98:	08001987 	.word	0x08001987
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8001c9c:	08001995 	.word	0x08001995
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8001ca0:	080004b1 	.word	0x080004b1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8001ca4:	080019b1 	.word	0x080019b1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8001ca8:	080019bf 	.word	0x080019bf
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8001cac:	080019cd 	.word	0x080019cd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8001cb0:	080019db 	.word	0x080019db
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8001cb4:	080019e9 	.word	0x080019e9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8001cb8:	080019f7 	.word	0x080019f7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8001cbc:	08001a05 	.word	0x08001a05
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8001cc0:	08001a13 	.word	0x08001a13
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8001cc4:	08001a21 	.word	0x08001a21
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8001cc8:	08001a2f 	.word	0x08001a2f
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8001ccc:	08001a3d 	.word	0x08001a3d
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8001cd0:	08001a4b 	.word	0x08001a4b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8001cd4:	08001a59 	.word	0x08001a59
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8001cd8:	08001a67 	.word	0x08001a67
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8001cdc:	08001a75 	.word	0x08001a75
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8001ce0:	08001a83 	.word	0x08001a83
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8001ce4:	08001a91 	.word	0x08001a91
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8001ce8:	08001a9f 	.word	0x08001a9f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8001cec:	08001aad 	.word	0x08001aad
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8001cf0:	08001abb 	.word	0x08001abb
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8001cf4:	08001ac9 	.word	0x08001ac9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8001cf8:	08001ad7 	.word	0x08001ad7
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8001cfc:	08001ae5 	.word	0x08001ae5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8001d00:	08001af3 	.word	0x08001af3
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8001d04:	08001b01 	.word	0x08001b01
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8001d08:	08001b0f 	.word	0x08001b0f
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8001d0c:	08001b1d 	.word	0x08001b1d
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8001d10:	08001b2b 	.word	0x08001b2b
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8001d14:	08001b39 	.word	0x08001b39
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8001d18:	08001b47 	.word	0x08001b47
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8001d1c:	08001b55 	.word	0x08001b55

08001d20 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8001d26:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001d2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001d2e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8001d32:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001d36:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8001d3a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001d3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8001d42:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001d46:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001d4a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8001d4e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001d52:	6952      	ldr	r2, [r2, #20]
 8001d54:	f022 0208 	bic.w	r2, r2, #8
 8001d58:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8001d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001d62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d66:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001d6a:	6852      	ldr	r2, [r2, #4]
 8001d6c:	f022 0201 	bic.w	r2, r2, #1
 8001d70:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8001d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d76:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8001d7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d7e:	f103 0314 	add.w	r3, r3, #20
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f023 030f 	bic.w	r3, r3, #15
 8001d8c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f043 0303 	orr.w	r3, r3, #3
 8001d94:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8001d96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d9a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001da4:	f103 0314 	add.w	r3, r3, #20
 8001da8:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8001daa:	f000 f8ab 	bl	8001f04 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8001dae:	f000 f805 	bl	8001dbc <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8001db2:	f107 0708 	add.w	r7, r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop

08001dbc <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8001dc2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001dc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dd0:	f040 8089 	bne.w	8001ee6 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8001dd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8001dd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8088 	beq.w	8001ef8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8001de8:	f244 7310 	movw	r3, #18192	; 0x4710
 8001dec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001df6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001dfa:	f103 0301 	add.w	r3, r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8001e00:	f244 7310 	movw	r3, #18192	; 0x4710
 8001e04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001e0e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001e12:	f103 0301 	add.w	r3, r3, #1
 8001e16:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8001e18:	f244 7310 	movw	r3, #18192	; 0x4710
 8001e1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001e26:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001e2a:	f103 0301 	add.w	r3, r3, #1
 8001e2e:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8001e30:	f244 7310 	movw	r3, #18192	; 0x4710
 8001e34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d028      	beq.n	8001e94 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8001e42:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8001e46:	f2c0 136e 	movt	r3, #366	; 0x16e
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e50:	68ba      	ldr	r2, [r7, #8]
 8001e52:	fb02 f303 	mul.w	r3, r2, r3
 8001e56:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e60:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e68:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8001e6a:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001e78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f103 0301 	add.w	r3, r3, #1
 8001e84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e88:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	e031      	b.n	8001ef8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8001e94:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8001e98:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	fb02 f303 	mul.w	r3, r2, r3
 8001ea8:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eb2:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eba:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8001ebc:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001eca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	f103 0301 	add.w	r3, r3, #1
 8001ed6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eda:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	e008      	b.n	8001ef8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8001ee6:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8001eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eee:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8001ef2:	f2c0 126e 	movt	r2, #366	; 0x16e
 8001ef6:	601a      	str	r2, [r3, #0]
}


}
 8001ef8:	f107 0714 	add.w	r7, r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop

08001f04 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8001f0a:	f002 fe0f 	bl	8004b2c <AllowPLLInitByStartup>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 8255 	beq.w	80023c0 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8001f16:	f244 7310 	movw	r3, #18192	; 0x4710
 8001f1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	f04f 0302 	mov.w	r3, #2
 8001f24:	f2c0 0301 	movt	r3, #1
 8001f28:	4013      	ands	r3, r2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00d      	beq.n	8001f4a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8001f2e:	f244 7310 	movw	r3, #18192	; 0x4710
 8001f32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f36:	f244 7210 	movw	r2, #18192	; 0x4710
 8001f3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001f3e:	6852      	ldr	r2, [r2, #4]
 8001f40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f44:	f022 0202 	bic.w	r2, r2, #2
 8001f48:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8001f4a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8001f4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d072      	beq.n	8002042 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8001f5c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8001f60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f64:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8001f68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001f6c:	6852      	ldr	r2, [r2, #4]
 8001f6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001f72:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8001f74:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8001f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f7c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8001f80:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001f84:	6852      	ldr	r2, [r2, #4]
 8001f86:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f8a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8001f8c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001f90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001f94:	f244 7210 	movw	r2, #18192	; 0x4710
 8001f98:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001f9c:	68d2      	ldr	r2, [r2, #12]
 8001f9e:	f022 0201 	bic.w	r2, r2, #1
 8001fa2:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8001fa4:	f244 7310 	movw	r3, #18192	; 0x4710
 8001fa8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001fac:	f244 7210 	movw	r2, #18192	; 0x4710
 8001fb0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001fb4:	6852      	ldr	r2, [r2, #4]
 8001fb6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001fba:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001fbc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001fc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001fc4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001fc8:	f2c0 024c 	movt	r2, #76	; 0x4c
 8001fcc:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001fce:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001fd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fdc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001fe0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001fe4:	f04f 0205 	mov.w	r2, #5
 8001fe8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8001fea:	f244 7310 	movw	r3, #18192	; 0x4710
 8001fee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001ff8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001ffc:	d008      	beq.n	8002010 <SystemClockSetup+0x10c>
 8001ffe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002002:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	f240 13f3 	movw	r3, #499	; 0x1f3
 800200c:	429a      	cmp	r2, r3
 800200e:	d8ec      	bhi.n	8001fea <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002010:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002014:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002018:	f24e 0210 	movw	r2, #57360	; 0xe010
 800201c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002020:	6812      	ldr	r2, [r2, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8002028:	f244 7310 	movw	r3, #18192	; 0x4710
 800202c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8002036:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800203a:	d002      	beq.n	8002042 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 800203c:	f04f 0300 	mov.w	r3, #0
 8002040:	e1c0      	b.n	80023c4 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8002042:	f244 7310 	movw	r3, #18192	; 0x4710
 8002046:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	f040 81b5 	bne.w	80023c0 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8002056:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800205a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00b      	beq.n	8002080 <SystemClockSetup+0x17c>
 8002068:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800206c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002070:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8002074:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002078:	68d2      	ldr	r2, [r2, #12]
 800207a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800207e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8002080:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002084:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8002088:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8002090:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8002094:	fba3 1302 	umull	r1, r3, r3, r2
 8002098:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800209c:	f103 33ff 	add.w	r3, r3, #4294967295
 80020a0:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80020a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80020a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80020aa:	f244 7210 	movw	r2, #18192	; 0x4710
 80020ae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80020b2:	6852      	ldr	r2, [r2, #4]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80020ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80020be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80020c2:	f244 7210 	movw	r2, #18192	; 0x4710
 80020c6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80020ca:	6852      	ldr	r2, [r2, #4]
 80020cc:	f042 0210 	orr.w	r2, r2, #16
 80020d0:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80020d2:	f244 7210 	movw	r2, #18192	; 0x4710
 80020d6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80020e0:	f644 7301 	movw	r3, #20225	; 0x4f01
 80020e4:	f2c0 1300 	movt	r3, #256	; 0x100
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80020ec:	f244 7310 	movw	r3, #18192	; 0x4710
 80020f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80020f4:	f244 7210 	movw	r2, #18192	; 0x4710
 80020f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80020fc:	6852      	ldr	r2, [r2, #4]
 80020fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002102:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8002104:	f244 7310 	movw	r3, #18192	; 0x4710
 8002108:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800210c:	f244 7210 	movw	r2, #18192	; 0x4710
 8002110:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002114:	6852      	ldr	r2, [r2, #4]
 8002116:	f022 0210 	bic.w	r2, r2, #16
 800211a:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 800211c:	f244 7310 	movw	r3, #18192	; 0x4710
 8002120:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002124:	f244 7210 	movw	r2, #18192	; 0x4710
 8002128:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800212c:	6852      	ldr	r2, [r2, #4]
 800212e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002132:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8002134:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002138:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800213c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8002140:	f2c0 024c 	movt	r2, #76	; 0x4c
 8002144:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8002146:	f24e 0310 	movw	r3, #57360	; 0xe010
 800214a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002154:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002158:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800215c:	f04f 0205 	mov.w	r2, #5
 8002160:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8002162:	bf00      	nop
 8002164:	f244 7310 	movw	r3, #18192	; 0x4710
 8002168:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	2b00      	cmp	r3, #0
 8002174:	d108      	bne.n	8002188 <SystemClockSetup+0x284>
 8002176:	f24e 0310 	movw	r3, #57360	; 0xe010
 800217a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	f240 13f3 	movw	r3, #499	; 0x1f3
 8002184:	429a      	cmp	r2, r3
 8002186:	d8ed      	bhi.n	8002164 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002188:	f24e 0310 	movw	r3, #57360	; 0xe010
 800218c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002190:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002194:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002198:	6812      	ldr	r2, [r2, #0]
 800219a:	f022 0201 	bic.w	r2, r2, #1
 800219e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80021a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80021a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d04e      	beq.n	8002250 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80021b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80021b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021ba:	f244 7210 	movw	r2, #18192	; 0x4710
 80021be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80021c2:	6852      	ldr	r2, [r2, #4]
 80021c4:	f022 0201 	bic.w	r2, r2, #1
 80021c8:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 80021ca:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80021ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80021d8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80021dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80021e6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80021ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80021f4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80021f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80021fc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8002200:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002204:	68d2      	ldr	r2, [r2, #12]
 8002206:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800220a:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800220c:	f244 7310 	movw	r3, #18192	; 0x4710
 8002210:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002214:	f244 7210 	movw	r2, #18192	; 0x4710
 8002218:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800221c:	6852      	ldr	r2, [r2, #4]
 800221e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002222:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8002224:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002228:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800222c:	f240 5245 	movw	r2, #1349	; 0x545
 8002230:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8002232:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002236:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002240:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002244:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002248:	f04f 0205 	mov.w	r2, #5
 800224c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800224e:	e002      	b.n	8002256 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	e0b6      	b.n	80023c4 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8002256:	f24e 0310 	movw	r3, #57360	; 0xe010
 800225a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	2b63      	cmp	r3, #99	; 0x63
 8002262:	d8f8      	bhi.n	8002256 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002264:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002268:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800226c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002270:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800227c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002280:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8002284:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800228c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8002290:	f2c0 131e 	movt	r3, #286	; 0x11e
 8002294:	fba3 1302 	umull	r1, r3, r3, r2
 8002298:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800229c:	f103 33ff 	add.w	r3, r3, #4294967295
 80022a0:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80022a2:	f244 7210 	movw	r2, #18192	; 0x4710
 80022a6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80022b0:	f644 7301 	movw	r3, #20225	; 0x4f01
 80022b4:	f2c0 1300 	movt	r3, #256	; 0x100
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80022bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80022c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022c4:	f640 421b 	movw	r2, #3099	; 0xc1b
 80022c8:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80022ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80022ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022d8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80022dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022e0:	f04f 0205 	mov.w	r2, #5
 80022e4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80022e6:	bf00      	nop
 80022e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80022ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b63      	cmp	r3, #99	; 0x63
 80022f4:	d8f8      	bhi.n	80022e8 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80022f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80022fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80022fe:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002302:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	f022 0201 	bic.w	r2, r2, #1
 800230c:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800230e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002312:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8002316:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800231e:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8002322:	f2c0 03be 	movt	r3, #190	; 0xbe
 8002326:	fba3 1302 	umull	r1, r3, r3, r2
 800232a:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800232e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002332:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8002334:	f244 7210 	movw	r2, #18192	; 0x4710
 8002338:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8002342:	f644 7301 	movw	r3, #20225	; 0x4f01
 8002346:	f2c0 1300 	movt	r3, #256	; 0x100
 800234a:	430b      	orrs	r3, r1
 800234c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800234e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002352:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002356:	f241 3223 	movw	r2, #4899	; 0x1323
 800235a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800235c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002360:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800236a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800236e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002372:	f04f 0205 	mov.w	r2, #5
 8002376:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8002378:	bf00      	nop
 800237a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800237e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b63      	cmp	r3, #99	; 0x63
 8002386:	d8f8      	bhi.n	800237a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002388:	f24e 0310 	movw	r3, #57360	; 0xe010
 800238c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002390:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002394:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	f022 0201 	bic.w	r2, r2, #1
 800239e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80023a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80023a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80023a8:	f644 7201 	movw	r2, #20225	; 0x4f01
 80023ac:	f2c0 1203 	movt	r2, #259	; 0x103
 80023b0:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80023b2:	f244 1360 	movw	r3, #16736	; 0x4160
 80023b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80023ba:	f04f 0205 	mov.w	r2, #5
 80023be:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80023c0:	f04f 0301 	mov.w	r3, #1

}
 80023c4:	4618      	mov	r0, r3
 80023c6:	f107 0708 	add.w	r7, r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop

080023d0 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80023dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	f107 0714 	add.w	r7, r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr

080023ec <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80023f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	f107 0714 	add.w	r7, r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr

08002408 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8002414:	f04f 0300 	mov.w	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	f107 0714 	add.w	r7, r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
 return -1;
 8002430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002434:	4618      	mov	r0, r3
 8002436:	f107 0714 	add.w	r7, r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
 return -1;
 8002444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <_fstat+0x16>
  return -1;
 8002460:	f04f 33ff 	mov.w	r3, #4294967295
 8002464:	e001      	b.n	800246a <_fstat+0x1a>
 else
  return -2;
 8002466:	f06f 0301 	mvn.w	r3, #1
}
 800246a:	4618      	mov	r0, r3
 800246c:	f107 070c 	add.w	r7, r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop

08002478 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
 if (old == new)
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d102      	bne.n	8002490 <_link+0x18>
  return -1;
 800248a:	f04f 33ff 	mov.w	r3, #4294967295
 800248e:	e001      	b.n	8002494 <_link+0x1c>
 else
  return -2;
 8002490:	f06f 0301 	mvn.w	r3, #1
}
 8002494:	4618      	mov	r0, r3
 8002496:	f107 070c 	add.w	r7, r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 return -1;
 80024a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	f107 070c 	add.w	r7, r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80024c0:	f64d 6320 	movw	r3, #56864	; 0xde20
 80024c4:	f2c0 0300 	movt	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80024ca:	f640 031c 	movw	r3, #2076	; 0x81c
 80024ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d114      	bne.n	8002502 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80024d8:	f640 031c 	movw	r3, #2076	; 0x81c
 80024dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e0:	f242 12e0 	movw	r2, #8672	; 0x21e0
 80024e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80024e8:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80024ea:	f640 031c 	movw	r3, #2076	; 0x81c
 80024ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	18d2      	adds	r2, r2, r3
 80024f8:	f640 0320 	movw	r3, #2080	; 0x820
 80024fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002500:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8002502:	f640 031c 	movw	r3, #2076	; 0x81c
 8002506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800250e:	f640 031c 	movw	r3, #2076	; 0x81c
 8002512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	18d3      	adds	r3, r2, r3
 800251e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8002522:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8002526:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8002528:	f640 0320 	movw	r3, #2080	; 0x820
 800252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	429a      	cmp	r2, r3
 8002536:	d302      	bcc.n	800253e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	e006      	b.n	800254c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800253e:	f640 031c 	movw	r3, #2076	; 0x81c
 8002542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800254a:	693b      	ldr	r3, [r7, #16]
 }
}
 800254c:	4618      	mov	r0, r3
 800254e:	f107 071c 	add.w	r7, r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 return -1;
 8002560:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002564:	4618      	mov	r0, r3
 8002566:	f107 070c 	add.w	r7, r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 return -1;
 8002578:	f04f 33ff 	mov.w	r3, #4294967295
}
 800257c:	4618      	mov	r0, r3
 800257e:	f107 070c 	add.w	r7, r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002596:	4618      	mov	r0, r3
 8002598:	f107 070c 	add.w	r7, r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop

080025a4 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
 return -1;
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
 return -1;
 80025b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025bc:	4618      	mov	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80025cc:	e7fe      	b.n	80025cc <_exit+0x8>
 80025ce:	bf00      	nop

080025d0 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop

080025dc <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80025e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	f107 070c 	add.w	r7, r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f023 0202 	bic.w	r2, r3, #2
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f043 0203 	orr.w	r2, r3, #3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	691a      	ldr	r2, [r3, #16]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002632:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002636:	431a      	orrs	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002646:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800264a:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002652:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8002656:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800265a:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002660:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800266c:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 800266e:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002670:	431a      	orrs	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800267a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	8b9b      	ldrh	r3, [r3, #28]
 800268a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800268e:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	8b9b      	ldrh	r3, [r3, #28]
 8002696:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800269a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 800269e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026aa:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	7d5b      	ldrb	r3, [r3, #21]
 80026ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80026be:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026ca:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 80026ce:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80026d0:	4313      	orrs	r3, r2
 80026d2:	f043 0201 	orr.w	r2, r3, #1
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d005      	beq.n	8002706 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002714:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7f9b      	ldrb	r3, [r3, #30]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00e      	beq.n	8002742 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002730:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8002734:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002738:	431a      	orrs	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8002740:	e005      	b.n	800274e <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002746:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	7fdb      	ldrb	r3, [r3, #31]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00f      	beq.n	8002776 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002762:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8002766:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800276a:	4313      	orrs	r3, r2
 800276c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	7d9b      	ldrb	r3, [r3, #22]
 800277e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002782:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002786:	4313      	orrs	r3, r2
 8002788:	f043 0202 	orr.w	r2, r3, #2
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8002790:	f107 0714 	add.w	r7, r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop

0800279c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6852      	ldr	r2, [r2, #4]
 80027ac:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80027b2:	f04f 0001 	mov.w	r0, #1
 80027b6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ba:	430a      	orrs	r2, r1
 80027bc:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	7a1b      	ldrb	r3, [r3, #8]
 80027c2:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b03      	cmp	r3, #3
 80027c8:	d810      	bhi.n	80027ec <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	6852      	ldr	r2, [r2, #4]
 80027d2:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80027da:	f102 0203 	add.w	r2, r2, #3
 80027de:	f04f 0018 	mov.w	r0, #24
 80027e2:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80027e6:	430a      	orrs	r2, r1
 80027e8:	611a      	str	r2, [r3, #16]
 80027ea:	e04f      	b.n	800288c <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d917      	bls.n	8002822 <UART001_lConfigTXPin+0x86>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b07      	cmp	r3, #7
 80027f6:	d814      	bhi.n	8002822 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f1a3 0304 	sub.w	r3, r3, #4
 80027fe:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6852      	ldr	r2, [r2, #4]
 8002808:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002810:	f102 0203 	add.w	r2, r2, #3
 8002814:	f04f 0018 	mov.w	r0, #24
 8002818:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800281c:	430a      	orrs	r2, r1
 800281e:	615a      	str	r2, [r3, #20]
 8002820:	e034      	b.n	800288c <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b07      	cmp	r3, #7
 8002826:	d917      	bls.n	8002858 <UART001_lConfigTXPin+0xbc>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2b0b      	cmp	r3, #11
 800282c:	d814      	bhi.n	8002858 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1a3 0308 	sub.w	r3, r3, #8
 8002834:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6852      	ldr	r2, [r2, #4]
 800283e:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002840:	68fa      	ldr	r2, [r7, #12]
 8002842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002846:	f102 0203 	add.w	r2, r2, #3
 800284a:	f04f 0018 	mov.w	r0, #24
 800284e:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002852:	430a      	orrs	r2, r1
 8002854:	619a      	str	r2, [r3, #24]
 8002856:	e019      	b.n	800288c <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b0b      	cmp	r3, #11
 800285c:	d916      	bls.n	800288c <UART001_lConfigTXPin+0xf0>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2b0f      	cmp	r3, #15
 8002862:	d813      	bhi.n	800288c <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f1a3 030c 	sub.w	r3, r3, #12
 800286a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6852      	ldr	r2, [r2, #4]
 8002874:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800287c:	f102 0203 	add.w	r2, r2, #3
 8002880:	f04f 0018 	mov.w	r0, #24
 8002884:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002888:	430a      	orrs	r2, r1
 800288a:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800288c:	f107 0714 	add.w	r7, r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop

08002898 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80028a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80028a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ac:	d506      	bpl.n	80028bc <UART001_labsRealType+0x24>
		return_value = -Number;
 80028ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80028b2:	eef1 7a67 	vneg.f32	s15, s15
 80028b6:	edc7 7a03 	vstr	s15, [r7, #12]
 80028ba:	e001      	b.n	80028c0 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 80028c0:	68fb      	ldr	r3, [r7, #12]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	f107 0714 	add.w	r7, r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop

080028d0 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	ed2d 8b02 	vpush	{d8}
 80028d6:	b0ae      	sub	sp, #184	; 0xb8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 80028e8:	f04f 0300 	mov.w	r3, #0
 80028ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 80028f6:	f04f 0300 	mov.w	r3, #0
 80028fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80028fe:	f04f 0300 	mov.w	r3, #0
 8002902:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 800290c:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8002910:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8002914:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002918:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800291c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002924:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002928:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 800292c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002930:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8002934:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293c:	dd12      	ble.n	8002964 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800293e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002942:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8002946:	f04f 0301 	mov.w	r3, #1
 800294a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800294e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002952:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8002954:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002958:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800295c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800295e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002962:	e007      	b.n	8002974 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800296c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002970:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800298c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002990:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8002992:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002996:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8002998:	f04f 0301 	mov.w	r3, #1
 800299c:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800299e:	f04f 0300 	mov.w	r3, #0
 80029a2:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80029a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029a8:	f103 0301 	add.w	r3, r3, #1
 80029ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80029b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029b4:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80029b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 80029be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 80029ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029d2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80029d6:	18cb      	adds	r3, r1, r3
 80029d8:	f853 2c58 	ldr.w	r2, [r3, #-88]
 80029dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029e4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80029e8:	18cb      	adds	r3, r1, r3
 80029ea:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 80029ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029f6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80029fa:	18d3      	adds	r3, r2, r3
 80029fc:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8002a00:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a08:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002a0c:	18cb      	adds	r3, r1, r3
 8002a0e:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8002a12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a1a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002a1e:	18d3      	adds	r3, r2, r3
 8002a20:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8002a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a2c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002a30:	18cb      	adds	r3, r1, r3
 8002a32:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002a36:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8002a3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a42:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002a46:	18cb      	adds	r3, r1, r3
 8002a48:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8002a4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a54:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002a58:	18d3      	adds	r3, r2, r3
 8002a5a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8002a5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a66:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002a6a:	18cb      	adds	r3, r1, r3
 8002a6c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002a70:	fbb2 f1f3 	udiv	r1, r2, r3
 8002a74:	fb03 f301 	mul.w	r3, r3, r1
 8002a78:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8002a7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a82:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002a86:	18cb      	adds	r3, r1, r3
 8002a88:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8002a8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d105      	bne.n	8002aa0 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8002a98:	f04f 0301 	mov.w	r3, #1
 8002a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a9e:	e04b      	b.n	8002b38 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002aa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002aa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002aa8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002aac:	18d3      	adds	r3, r2, r3
 8002aae:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8002ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ab6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002aba:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002abe:	18cb      	adds	r3, r1, r3
 8002ac0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002ac4:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8002ac8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002aca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002ace:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002ad2:	18cb      	adds	r3, r1, r3
 8002ad4:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002ad8:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8002ada:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ade:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002ae2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002ae6:	18cb      	adds	r3, r1, r3
 8002ae8:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8002aec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002af4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002af8:	18d3      	adds	r3, r2, r3
 8002afa:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8002afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b06:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002b0a:	18cb      	adds	r3, r1, r3
 8002b0c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002b10:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8002b14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b1a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002b1e:	18cb      	adds	r3, r1, r3
 8002b20:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8002b24:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8002b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b2e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002b32:	18cb      	adds	r3, r1, r3
 8002b34:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8002b38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b40:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8002b4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	f240 80df 	bls.w	8002d12 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8002b54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b58:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b5c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002b60:	18cb      	adds	r3, r1, r3
 8002b62:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002b66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8002b6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b72:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002b76:	18d3      	adds	r3, r2, r3
 8002b78:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002b7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8002b80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b86:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002b8a:	18cb      	adds	r3, r1, r3
 8002b8c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002b90:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002b94:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8002b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b9e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002ba2:	18cb      	adds	r3, r1, r3
 8002ba4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8002ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bac:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002bae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002bb2:	f103 33ff 	add.w	r3, r3, #4294967295
 8002bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bba:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002bbe:	18d3      	adds	r3, r2, r3
 8002bc0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002bc4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002bc6:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8002bca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002bce:	f1a3 0302 	sub.w	r3, r3, #2
 8002bd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bd6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002bda:	18cb      	adds	r3, r1, r3
 8002bdc:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002be0:	18d3      	adds	r3, r2, r3
 8002be2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8002be6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002bea:	f103 33ff 	add.w	r3, r3, #4294967295
 8002bee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bf2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002bf6:	18d3      	adds	r3, r2, r3
 8002bf8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002bfc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002bfe:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8002c02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002c08:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002c0c:	18cb      	adds	r3, r1, r3
 8002c0e:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8002c12:	18d3      	adds	r3, r2, r3
 8002c14:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8002c18:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d013      	beq.n	8002c48 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8002c20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c24:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8002c26:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8002c2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8002c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c38:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8002c3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8002c42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8002c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <UART001_lConfigureBaudRate+0x388>
 8002c50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d108      	bne.n	8002c6a <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8002c58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8002c60:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c68:	e04e      	b.n	8002d08 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8002c6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <UART001_lConfigureBaudRate+0x3aa>
 8002c72:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d108      	bne.n	8002c8c <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8002c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8002c82:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c8a:	e03d      	b.n	8002d08 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8002c8c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c94:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c9c:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002ca0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002ca4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ca8:	ee17 0a90 	vmov	r0, s15
 8002cac:	f7ff fdf4 	bl	8002898 <UART001_labsRealType>
 8002cb0:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8002cb4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002cb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002cbc:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc4:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8002cc8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002ccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cd0:	ee17 0a90 	vmov	r0, s15
 8002cd4:	f7ff fde0 	bl	8002898 <UART001_labsRealType>
 8002cd8:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002cdc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce4:	dd08      	ble.n	8002cf8 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8002ce6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002cea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8002cee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002cf6:	e007      	b.n	8002d08 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8002cf8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8002d00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8002d08:	f04f 0305 	mov.w	r3, #5
 8002d0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002d10:	e032      	b.n	8002d78 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8002d12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002d1a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002d1e:	18d3      	adds	r3, r2, r3
 8002d20:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d127      	bne.n	8002d78 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8002d28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002d30:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002d34:	18cb      	adds	r3, r1, r3
 8002d36:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002d3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8002d3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002d46:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002d4a:	18d3      	adds	r3, r2, r3
 8002d4c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002d50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8002d54:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d009      	beq.n	8002d70 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8002d5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002d60:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8002d62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8002d6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8002d70:	f04f 0305 	mov.w	r3, #5
 8002d74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8002d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d7c:	2b05      	cmp	r3, #5
 8002d7e:	f47f ae11 	bne.w	80029a4 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8002d82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002d86:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d903      	bls.n	8002d96 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8002d8e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002d92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002d9c:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8002d9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002da2:	f103 32ff 	add.w	r2, r3, #4294967295
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	601a      	str	r2, [r3, #0]
}
 8002daa:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	ecbd 8b02 	vpop	{d8}
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop

08002db8 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 8002dbe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002dc2:	f000 ff2f 	bl	8003c24 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	607b      	str	r3, [r7, #4]
 8002dcc:	e021      	b.n	8002e12 <UART001_Init+0x5a>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8002dce:	f641 03ec 	movw	r3, #6380	; 0x18ec
 8002dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ddc:	7d1b      	ldrb	r3, [r3, #20]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d109      	bne.n	8002df6 <UART001_Init+0x3e>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8002de2:	f641 03ec 	movw	r3, #6380	; 0x18ec
 8002de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff fcd3 	bl	800279c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8002df6:	f641 03ec 	movw	r3, #6380	; 0x18ec
 8002dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff fbf5 	bl	80025f4 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f103 0301 	add.w	r3, r3, #1
 8002e10:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0da      	beq.n	8002dce <UART001_Init+0x16>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8002e18:	f107 0708 	add.w	r7, r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8002e28:	f107 070c 	add.w	r7, r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop

08002e34 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b08a      	sub	sp, #40	; 0x28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	71fa      	strb	r2, [r7, #7]
 8002e40:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8002e54:	f04f 0305 	mov.w	r3, #5
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e68:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8002e6c:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002e70:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d15b      	bne.n	8002f34 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	f023 0202 	bic.w	r2, r3, #2
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8002e88:	f107 0214 	add.w	r2, r7, #20
 8002e8c:	f107 0310 	add.w	r3, r7, #16
 8002e90:	68b8      	ldr	r0, [r7, #8]
 8002e92:	4611      	mov	r1, r2
 8002e94:	461a      	mov	r2, r3
 8002e96:	f7ff fd1b 	bl	80028d0 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ea2:	f023 0303 	bic.w	r3, r3, #3
 8002ea6:	6a3a      	ldr	r2, [r7, #32]
 8002ea8:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	691a      	ldr	r2, [r3, #16]
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002eb4:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002eb8:	431a      	orrs	r2, r3
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002ec6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002eca:	6a3a      	ldr	r2, [r7, #32]
 8002ecc:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	695a      	ldr	r2, [r3, #20]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8002ed8:	f04f 0300 	mov.w	r3, #0
 8002edc:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002ee0:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8002ee8:	6a3b      	ldr	r3, [r7, #32]
 8002eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eec:	f023 0202 	bic.w	r2, r3, #2
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002ef8:	79bb      	ldrb	r3, [r7, #6]
 8002efa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002efe:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8002f02:	431a      	orrs	r2, r3
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f10:	6a3b      	ldr	r3, [r7, #32]
 8002f12:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8002f18:	79fb      	ldrb	r3, [r7, #7]
 8002f1a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f043 0202 	orr.w	r2, r3, #2
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24
 8002f32:	e002      	b.n	8002f3a <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8002f34:	f04f 0303 	mov.w	r3, #3
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop

08002f48 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8002f48:	b480      	push	{r7}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	7fdb      	ldrb	r3, [r3, #31]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01f      	beq.n	8002fa8 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002f68:	e011      	b.n	8002f8e <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	801a      	strh	r2, [r3, #0]
		Count--;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f103 33ff 	add.w	r3, r3, #4294967295
 8002f7c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f103 0301 	add.w	r3, r3, #1
 8002f84:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	f103 0302 	add.w	r3, r3, #2
 8002f8c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10c      	bne.n	8002fba <UART001_ReadDataMultiple+0x72>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1e1      	bne.n	8002f6a <UART001_ReadDataMultiple+0x22>
 8002fa6:	e008      	b.n	8002fba <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f103 0301 	add.w	r3, r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8002fba:	697b      	ldr	r3, [r7, #20]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f107 071c 	add.w	r7, r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	7fdb      	ldrb	r3, [r3, #31]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d01f      	beq.n	8003028 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002fe8:	e011      	b.n	800300e <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	701a      	strb	r2, [r3, #0]
		Count--;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ffc:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f103 0301 	add.w	r3, r3, #1
 8003004:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	f103 0301 	add.w	r3, r3, #1
 800300c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10c      	bne.n	800303a <UART001_ReadDataBytes+0x72>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1e1      	bne.n	8002fea <UART001_ReadDataBytes+0x22>
 8003026:	e008      	b.n	800303a <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	b2da      	uxtb	r2, r3
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	f103 0301 	add.w	r3, r3, #1
 8003038:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 800303a:	697b      	ldr	r3, [r7, #20]
}
 800303c:	4618      	mov	r0, r3
 800303e:	f107 071c 	add.w	r7, r7, #28
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	7f9b      	ldrb	r3, [r3, #30]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01f      	beq.n	80030a8 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8003068:	e011      	b.n	800308e <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	881b      	ldrh	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f103 33ff 	add.w	r3, r3, #4294967295
 800307c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f103 0301 	add.w	r3, r3, #1
 8003084:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f103 0302 	add.w	r3, r3, #2
 800308c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003094:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003098:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800309c:	2b00      	cmp	r3, #0
 800309e:	d113      	bne.n	80030c8 <UART001_WriteDataMultiple+0x80>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1e1      	bne.n	800306a <UART001_WriteDataMultiple+0x22>
 80030a6:	e00f      	b.n	80030c8 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d109      	bne.n	80030c8 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	881b      	ldrh	r3, [r3, #0]
 80030b8:	461a      	mov	r2, r3
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f103 0301 	add.w	r3, r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 80030c8:	697b      	ldr	r3, [r7, #20]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	f107 071c 	add.w	r7, r7, #28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop

080030d8 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 80030d8:	b480      	push	{r7}
 80030da:	b087      	sub	sp, #28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 80030e4:	f04f 0300 	mov.w	r3, #0
 80030e8:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	7f9b      	ldrb	r3, [r3, #30]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d01f      	beq.n	8003138 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80030f8:	e011      	b.n	800311e <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f103 33ff 	add.w	r3, r3, #4294967295
 800310c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f103 0301 	add.w	r3, r3, #1
 8003114:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f103 0301 	add.w	r3, r3, #1
 800311c:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003128:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800312c:	2b00      	cmp	r3, #0
 800312e:	d113      	bne.n	8003158 <UART001_WriteDataBytes+0x80>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1e1      	bne.n	80030fa <UART001_WriteDataBytes+0x22>
 8003136:	e00f      	b.n	8003158 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003140:	2b00      	cmp	r3, #0
 8003142:	d109      	bne.n	8003158 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f103 0301 	add.w	r3, r3, #1
 8003156:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8003158:	697b      	ldr	r3, [r7, #20]
}
 800315a:	4618      	mov	r0, r3
 800315c:	f107 071c 	add.w	r7, r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop

08003168 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8003174:	f04f 0301 	mov.w	r3, #1
 8003178:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800317a:	f04f 0300 	mov.w	r3, #0
 800317e:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8003186:	78fb      	ldrb	r3, [r7, #3]
 8003188:	2b0f      	cmp	r3, #15
 800318a:	d80b      	bhi.n	80031a4 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003190:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8003192:	78fb      	ldrb	r3, [r7, #3]
 8003194:	f04f 0201 	mov.w	r2, #1
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	e01f      	b.n	80031e4 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80031a4:	78fb      	ldrb	r3, [r7, #3]
 80031a6:	2b12      	cmp	r3, #18
 80031a8:	d80e      	bhi.n	80031c8 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80031b0:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 80031b8:	f04f 0201 	mov.w	r2, #1
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4013      	ands	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
 80031c6:	e00d      	b.n	80031e4 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80031ce:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 80031d0:	78fb      	ldrb	r3, [r7, #3]
 80031d2:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 80031d6:	f04f 0201 	mov.w	r2, #1
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 80031ea:	f04f 0302 	mov.w	r3, #2
 80031ee:	617b      	str	r3, [r7, #20]
  }
  return Status;
 80031f0:	697b      	ldr	r3, [r7, #20]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	f107 071c 	add.w	r7, r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop

08003200 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	460b      	mov	r3, r1
 800320a:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8003212:	78fb      	ldrb	r3, [r7, #3]
 8003214:	2b0f      	cmp	r3, #15
 8003216:	d80a      	bhi.n	800322e <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	f04f 0101 	mov.w	r1, #1
 8003222:	fa01 f303 	lsl.w	r3, r1, r3
 8003226:	431a      	orrs	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	64da      	str	r2, [r3, #76]	; 0x4c
 800322c:	e01f      	b.n	800326e <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800322e:	78fb      	ldrb	r3, [r7, #3]
 8003230:	2b12      	cmp	r3, #18
 8003232:	d80e      	bhi.n	8003252 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8003240:	f04f 0101 	mov.w	r1, #1
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	431a      	orrs	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8003250:	e00d      	b.n	800326e <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800325e:	f04f 0101 	mov.w	r1, #1
 8003262:	fa01 f303 	lsl.w	r3, r1, r3
 8003266:	431a      	orrs	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 800326e:	f107 0714 	add.w	r7, r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 800327c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003280:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800328a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 800328e:	4618      	mov	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop

08003298 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	da10      	bge.n	80032ce <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80032ac:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80032b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032b4:	79fa      	ldrb	r2, [r7, #7]
 80032b6:	f002 020f 	and.w	r2, r2, #15
 80032ba:	f1a2 0104 	sub.w	r1, r2, #4
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	b2d2      	uxtb	r2, r2
 80032c2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80032c6:	b2d2      	uxtb	r2, r2
 80032c8:	185b      	adds	r3, r3, r1
 80032ca:	761a      	strb	r2, [r3, #24]
 80032cc:	e00d      	b.n	80032ea <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80032ce:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80032d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032d6:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	b2d2      	uxtb	r2, r2
 80032de:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	185b      	adds	r3, r3, r1
 80032e6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80032ea:	f107 070c 	add.w	r7, r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr

080032f4 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b089      	sub	sp, #36	; 0x24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f1c3 0307 	rsb	r3, r3, #7
 800330e:	2b06      	cmp	r3, #6
 8003310:	bf28      	it	cs
 8003312:	2306      	movcs	r3, #6
 8003314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	f103 0306 	add.w	r3, r3, #6
 800331c:	2b06      	cmp	r3, #6
 800331e:	d903      	bls.n	8003328 <NVIC_EncodePriority+0x34>
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f103 33ff 	add.w	r3, r3, #4294967295
 8003326:	e001      	b.n	800332c <NVIC_EncodePriority+0x38>
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	f04f 0201 	mov.w	r2, #1
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	f103 33ff 	add.w	r3, r3, #4294967295
 800333c:	461a      	mov	r2, r3
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	401a      	ands	r2, r3
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f04f 0101 	mov.w	r1, #1
 800334e:	fa01 f303 	lsl.w	r3, r1, r3
 8003352:	f103 33ff 	add.w	r3, r3, #4294967295
 8003356:	4619      	mov	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 800335c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800335e:	4618      	mov	r0, r3
 8003360:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f103 32ff 	add.w	r2, r3, #4294967295
 800337a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800337e:	429a      	cmp	r2, r3
 8003380:	d902      	bls.n	8003388 <SysTick_Config+0x1c>
 8003382:	f04f 0301 	mov.w	r3, #1
 8003386:	e01d      	b.n	80033c4 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8003388:	f24e 0310 	movw	r3, #57360	; 0xe010
 800338c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	f102 32ff 	add.w	r2, r2, #4294967295
 8003396:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8003398:	f04f 30ff 	mov.w	r0, #4294967295
 800339c:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80033a0:	f7ff ff7a 	bl	8003298 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80033a4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033ac:	f04f 0200 	mov.w	r2, #0
 80033b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033ba:	f04f 0207 	mov.w	r2, #7
 80033be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80033c0:	f04f 0300 	mov.w	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	f107 0708 	add.w	r7, r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop

080033d0 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b087      	sub	sp, #28
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 80033d8:	f640 2390 	movw	r3, #2704	; 0xa90
 80033dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80033e6:	189b      	adds	r3, r3, r2
 80033e8:	f103 0308 	add.w	r3, r3, #8
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 80033f0:	f640 0324 	movw	r3, #2084	; 0x824
 80033f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10d      	bne.n	800341a <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003404:	f640 2390 	movw	r3, #2704	; 0xa90
 8003408:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800340c:	18d2      	adds	r2, r2, r3
 800340e:	f640 0324 	movw	r3, #2084	; 0x824
 8003412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	e0de      	b.n	80035d8 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800341a:	f640 0324 	movw	r3, #2084	; 0x824
 800341e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800342a:	e0d1      	b.n	80035d0 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	2b00      	cmp	r3, #0
 800343a:	f280 809c 	bge.w	8003576 <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d02e      	beq.n	80034a4 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	69da      	ldr	r2, [r3, #28]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003450:	f640 2390 	movw	r3, #2704	; 0xa90
 8003454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003458:	18cb      	adds	r3, r1, r3
 800345a:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	69da      	ldr	r2, [r3, #28]
 8003460:	f640 2390 	movw	r3, #2704	; 0xa90
 8003464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800346e:	185b      	adds	r3, r3, r1
 8003470:	f103 031c 	add.w	r3, r3, #28
 8003474:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8003476:	f640 2390 	movw	r3, #2704	; 0xa90
 800347a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003484:	189b      	adds	r3, r3, r2
 8003486:	f103 0318 	add.w	r3, r3, #24
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003494:	f640 2390 	movw	r3, #2704	; 0xa90
 8003498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800349c:	18d2      	adds	r2, r2, r3
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	61da      	str	r2, [r3, #28]
 80034a2:	e02a      	b.n	80034fa <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80034a4:	f640 0324 	movw	r3, #2084	; 0x824
 80034a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	f640 2390 	movw	r3, #2704	; 0xa90
 80034b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80034bc:	185b      	adds	r3, r3, r1
 80034be:	f103 0318 	add.w	r3, r3, #24
 80034c2:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 80034c4:	f640 0324 	movw	r3, #2084	; 0x824
 80034c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80034d4:	f640 2390 	movw	r3, #2704	; 0xa90
 80034d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034dc:	18cb      	adds	r3, r1, r3
 80034de:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80034e6:	f640 2390 	movw	r3, #2704	; 0xa90
 80034ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ee:	18d2      	adds	r2, r2, r3
 80034f0:	f640 0324 	movw	r3, #2084	; 0x824
 80034f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034f8:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 80034fa:	f640 2390 	movw	r3, #2704	; 0xa90
 80034fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003508:	189b      	adds	r3, r3, r2
 800350a:	f103 0318 	add.w	r3, r3, #24
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689a      	ldr	r2, [r3, #8]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8003516:	f640 2390 	movw	r3, #2704	; 0xa90
 800351a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003524:	185b      	adds	r3, r3, r1
 8003526:	f103 0308 	add.w	r3, r3, #8
 800352a:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 800352c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800353a:	189b      	adds	r3, r3, r2
 800353c:	f103 0318 	add.w	r3, r3, #24
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	f640 2390 	movw	r3, #2704	; 0xa90
 8003546:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003550:	185b      	adds	r3, r3, r1
 8003552:	f103 0318 	add.w	r3, r3, #24
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6899      	ldr	r1, [r3, #8]
 800355a:	f640 2390 	movw	r3, #2704	; 0xa90
 800355e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8003568:	181b      	adds	r3, r3, r0
 800356a:	f103 0308 	add.w	r3, r3, #8
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	1acb      	subs	r3, r1, r3
 8003572:	6093      	str	r3, [r2, #8]
        break;
 8003574:	e030      	b.n	80035d8 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	db26      	blt.n	80035ca <SYSTM001_lInsertTimerList+0x1fa>
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d122      	bne.n	80035ca <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8003584:	f640 2390 	movw	r3, #2704	; 0xa90
 8003588:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003592:	189b      	adds	r3, r3, r2
 8003594:	f103 031c 	add.w	r3, r3, #28
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80035a2:	f640 2390 	movw	r3, #2704	; 0xa90
 80035a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035aa:	18d2      	adds	r2, r2, r3
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	f640 2390 	movw	r3, #2704	; 0xa90
 80035b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80035c0:	185b      	adds	r3, r3, r1
 80035c2:	f103 0308 	add.w	r3, r3, #8
 80035c6:	601a      	str	r2, [r3, #0]
          break;
 80035c8:	e006      	b.n	80035d8 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f47f af2a 	bne.w	800342c <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 80035d8:	f107 071c 	add.w	r7, r7, #28
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop

080035e4 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80035f2:	f640 2390 	movw	r3, #2704	; 0xa90
 80035f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035fa:	18d3      	adds	r3, r2, r3
 80035fc:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10b      	bne.n	800361e <SYSTM001_lRemoveTimerList+0x3a>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d107      	bne.n	800361e <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 800360e:	f640 0324 	movw	r3, #2084	; 0x824
 8003612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003616:	f04f 0200 	mov.w	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	e049      	b.n	80036b2 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d11c      	bne.n	8003660 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	699a      	ldr	r2, [r3, #24]
 800362a:	f640 0324 	movw	r3, #2084	; 0x824
 800362e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003632:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8003634:	f640 0324 	movw	r3, #2084	; 0x824
 8003638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	6992      	ldr	r2, [r2, #24]
 800364c:	6891      	ldr	r1, [r2, #8]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	6892      	ldr	r2, [r2, #8]
 8003652:	188a      	adds	r2, r1, r2
 8003654:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	619a      	str	r2, [r3, #24]
 800365e:	e028      	b.n	80036b2 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	f04f 0200 	mov.w	r2, #0
 8003670:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f04f 0200 	mov.w	r2, #0
 8003678:	61da      	str	r2, [r3, #28]
 800367a:	e01a      	b.n	80036b2 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	68fa      	ldr	r2, [r7, #12]
 8003682:	6992      	ldr	r2, [r2, #24]
 8003684:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	69d2      	ldr	r2, [r2, #28]
 800368e:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	6992      	ldr	r2, [r2, #24]
 8003698:	6891      	ldr	r1, [r2, #8]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	6892      	ldr	r2, [r2, #8]
 800369e:	188a      	adds	r2, r1, r2
 80036a0:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f04f 0200 	mov.w	r2, #0
 80036b0:	61da      	str	r2, [r3, #28]
  }
}
 80036b2:	f107 0714 	add.w	r7, r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 80036c2:	f640 0324 	movw	r3, #2084	; 0x824
 80036c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80036ce:	e031      	b.n	8003734 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	791b      	ldrb	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10f      	bne.n	80036f8 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff81 	bl	80035e4 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f04f 0201 	mov.w	r2, #1
 80036e8:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6952      	ldr	r2, [r2, #20]
 80036f2:	4610      	mov	r0, r2
 80036f4:	4798      	blx	r3
 80036f6:	e017      	b.n	8003728 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	791b      	ldrb	r3, [r3, #4]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d121      	bne.n	8003744 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ff6d 	bl	80035e4 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff fe5a 	bl	80033d0 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6952      	ldr	r2, [r2, #20]
 8003724:	4610      	mov	r0, r2
 8003726:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8003728:	f640 0324 	movw	r3, #2084	; 0x824
 800372c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d005      	beq.n	8003746 <SYSTM001_lTimerHandler+0x8a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d0c6      	beq.n	80036d0 <SYSTM001_lTimerHandler+0x14>
 8003742:	e000      	b.n	8003746 <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8003744:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8003746:	f107 0708 	add.w	r7, r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop

08003750 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8003756:	f640 0324 	movw	r3, #2084	; 0x824
 800375a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8003762:	f640 032c 	movw	r3, #2092	; 0x82c
 8003766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f103 0201 	add.w	r2, r3, #1
 8003770:	f640 032c 	movw	r3, #2092	; 0x82c
 8003774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003778:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d010      	beq.n	80037a2 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d906      	bls.n	8003796 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	e005      	b.n	80037a2 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 800379e:	f7ff ff8d 	bl	80036bc <SYSTM001_lTimerHandler>
    }
  }
}
 80037a2:	f107 0708 	add.w	r7, r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop

080037ac <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80037b2:	f04f 0300 	mov.w	r3, #0
 80037b6:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 80037b8:	f640 0324 	movw	r3, #2084	; 0x824
 80037bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 80037c6:	f001 f999 	bl	8004afc <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 80037ca:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 80037ce:	f2c0 0001 	movt	r0, #1
 80037d2:	f7ff fdcb 	bl	800336c <SysTick_Config>
 80037d6:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 80037d8:	f7ff fd4e 	bl	8003278 <NVIC_GetPriorityGrouping>
 80037dc:	4603      	mov	r3, r0
 80037de:	4618      	mov	r0, r3
 80037e0:	f04f 010a 	mov.w	r1, #10
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	f7ff fd84 	bl	80032f4 <NVIC_EncodePriority>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f04f 30ff 	mov.w	r0, #4294967295
 80037f2:	4619      	mov	r1, r3
 80037f4:	f7ff fd50 	bl	8003298 <NVIC_SetPriority>
  TimerTracker = 0UL;
 80037f8:	f640 0328 	movw	r3, #2088	; 0x828
 80037fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	601a      	str	r2, [r3, #0]

}
 8003806:	f107 0708 	add.w	r7, r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop

08003810 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	603b      	str	r3, [r7, #0]
 800381c:	460b      	mov	r3, r1
 800381e:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8003820:	f04f 0300 	mov.w	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8003832:	7afb      	ldrb	r3, [r7, #11]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d005      	beq.n	8003844 <SYSTM001_CreateTimer+0x34>
 8003838:	7afb      	ldrb	r3, [r7, #11]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d002      	beq.n	8003844 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 800383e:	f04f 0301 	mov.w	r3, #1
 8003842:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d102      	bne.n	8003850 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800384a:	f04f 0301 	mov.w	r3, #1
 800384e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d102      	bne.n	800385c <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8003856:	f04f 0301 	mov.w	r3, #1
 800385a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d102      	bne.n	8003868 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8003862:	f04f 0301 	mov.w	r3, #1
 8003866:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2b00      	cmp	r3, #0
 800386c:	f040 8098 	bne.w	80039a0 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
 8003876:	e08f      	b.n	8003998 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8003878:	f640 0328 	movw	r3, #2088	; 0x828
 800387c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	fa22 f303 	lsr.w	r3, r2, r3
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d17f      	bne.n	8003990 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	f04f 0201 	mov.w	r2, #1
 8003896:	fa02 f203 	lsl.w	r2, r2, r3
 800389a:	f640 0328 	movw	r3, #2088	; 0x828
 800389e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	f640 0328 	movw	r3, #2088	; 0x828
 80038aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038ae:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80038b0:	f640 2390 	movw	r3, #2704	; 0xa90
 80038b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80038be:	189b      	adds	r3, r3, r2
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 80038c4:	f640 2390 	movw	r3, #2704	; 0xa90
 80038c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80038d2:	189b      	adds	r3, r3, r2
 80038d4:	7afa      	ldrb	r2, [r7, #11]
 80038d6:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 80038d8:	f640 2390 	movw	r3, #2704	; 0xa90
 80038dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80038e6:	189b      	adds	r3, r3, r2
 80038e8:	f04f 0201 	mov.w	r2, #1
 80038ec:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 80038f4:	f640 2390 	movw	r3, #2704	; 0xa90
 80038f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038fc:	69b9      	ldr	r1, [r7, #24]
 80038fe:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003902:	185b      	adds	r3, r3, r1
 8003904:	f103 0308 	add.w	r3, r3, #8
 8003908:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800390a:	f640 2390 	movw	r3, #2704	; 0xa90
 800390e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003918:	189b      	adds	r3, r3, r2
 800391a:	f103 030c 	add.w	r3, r3, #12
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8003922:	f640 2390 	movw	r3, #2704	; 0xa90
 8003926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003930:	189b      	adds	r3, r3, r2
 8003932:	f103 0310 	add.w	r3, r3, #16
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800393a:	f640 2390 	movw	r3, #2704	; 0xa90
 800393e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003948:	189b      	adds	r3, r3, r2
 800394a:	f103 0314 	add.w	r3, r3, #20
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8003952:	f640 2390 	movw	r3, #2704	; 0xa90
 8003956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003960:	189b      	adds	r3, r3, r2
 8003962:	f103 031c 	add.w	r3, r3, #28
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 800396c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800397a:	189b      	adds	r3, r3, r2
 800397c:	f103 0318 	add.w	r3, r3, #24
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	f103 0301 	add.w	r3, r3, #1
 800398c:	61fb      	str	r3, [r7, #28]
               break;
 800398e:	e007      	b.n	80039a0 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f103 0301 	add.w	r3, r3, #1
 8003996:	61bb      	str	r3, [r7, #24]
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2b1f      	cmp	r3, #31
 800399c:	f67f af6c 	bls.w	8003878 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80039a0:	69fb      	ldr	r3, [r7, #28]
}  
 80039a2:	4618      	mov	r0, r3
 80039a4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop

080039b0 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d902      	bls.n	80039ca <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 80039c4:	f04f 0301 	mov.w	r3, #1
 80039c8:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80039ca:	f640 0328 	movw	r3, #2088	; 0x828
 80039ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039da:	fa22 f303 	lsr.w	r3, r2, r3
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d102      	bne.n	80039ec <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80039e6:	f04f 0301 	mov.w	r3, #1
 80039ea:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f103 32ff 	add.w	r2, r3, #4294967295
 80039f2:	f640 2390 	movw	r3, #2704	; 0xa90
 80039f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039fa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80039fe:	189b      	adds	r3, r3, r2
 8003a00:	f103 0308 	add.w	r3, r3, #8
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d102      	bne.n	8003a10 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003a0a:	f04f 0301 	mov.w	r3, #1
 8003a0e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d11f      	bne.n	8003a56 <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f103 32ff 	add.w	r2, r3, #4294967295
 8003a1c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a24:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003a28:	189b      	adds	r3, r3, r2
 8003a2a:	795b      	ldrb	r3, [r3, #5]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d012      	beq.n	8003a56 <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f103 32ff 	add.w	r2, r3, #4294967295
 8003a36:	f640 2390 	movw	r3, #2704	; 0xa90
 8003a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a3e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003a42:	189b      	adds	r3, r3, r2
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fcbd 	bl	80033d0 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 8003a56:	68fb      	ldr	r3, [r7, #12]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f107 0710 	add.w	r7, r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop

08003a64 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d902      	bls.n	8003a7e <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003a78:	f04f 0301 	mov.w	r3, #1
 8003a7c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8003a7e:	f640 0328 	movw	r3, #2088	; 0x828
 8003a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d102      	bne.n	8003aa0 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003a9a:	f04f 0301 	mov.w	r3, #1
 8003a9e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d11f      	bne.n	8003ae6 <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f103 32ff 	add.w	r2, r3, #4294967295
 8003aac:	f640 2390 	movw	r3, #2704	; 0xa90
 8003ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ab4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ab8:	189b      	adds	r3, r3, r2
 8003aba:	795b      	ldrb	r3, [r3, #5]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d012      	beq.n	8003ae6 <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff fd8c 	bl	80035e4 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f103 32ff 	add.w	r2, r3, #4294967295
 8003ad2:	f640 2390 	movw	r3, #2704	; 0xa90
 8003ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ada:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ade:	189b      	adds	r3, r3, r2
 8003ae0:	f04f 0201 	mov.w	r2, #1
 8003ae4:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f107 0710 	add.w	r7, r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop

08003af4 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8003afc:	f04f 0300 	mov.w	r3, #0
 8003b00:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d902      	bls.n	8003b0e <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003b08:	f04f 0301 	mov.w	r3, #1
 8003b0c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8003b0e:	f640 0328 	movw	r3, #2088	; 0x828
 8003b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d102      	bne.n	8003b30 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003b2a:	f04f 0301 	mov.w	r3, #1
 8003b2e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d126      	bne.n	8003b84 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f103 32ff 	add.w	r2, r3, #4294967295
 8003b3c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b44:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b48:	189b      	adds	r3, r3, r2
 8003b4a:	795b      	ldrb	r3, [r3, #5]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d105      	bne.n	8003b5c <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff fd44 	bl	80035e4 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b62:	f04f 0201 	mov.w	r2, #1
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	ea6f 0203 	mvn.w	r2, r3
 8003b6e:	f640 0328 	movw	r3, #2088	; 0x828
 8003b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	401a      	ands	r2, r3
 8003b7a:	f640 0328 	movw	r3, #2088	; 0x828
 8003b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b82:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8003b84:	68fb      	ldr	r3, [r7, #12]

}
 8003b86:	4618      	mov	r0, r3
 8003b88:	f107 0710 	add.w	r7, r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8003b94:	f640 032c 	movw	r3, #2092	; 0x82c
 8003b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b9c:	681b      	ldr	r3, [r3, #0]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bc80      	pop	{r7}
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop

08003ba8 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8003bb6:	f2c0 0301 	movt	r3, #1
 8003bba:	fb03 f302 	mul.w	r3, r3, r2
 8003bbe:	60fb      	str	r3, [r7, #12]
  return Count;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f107 0714 	add.w	r7, r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop

08003bd0 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8003bd0:	b480      	push	{r7}
 8003bd2:	b087      	sub	sp, #28
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8003be4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003be8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003bec:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8003bf4:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f103 0310 	add.w	r3, r3, #16
 8003bfc:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4613      	mov	r3, r2
 8003c02:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c06:	189b      	adds	r3, r3, r2
 8003c08:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8003c0c:	18cb      	adds	r3, r1, r3
 8003c0e:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	601a      	str	r2, [r3, #0]
}
 8003c1a:	f107 071c 	add.w	r7, r7, #28
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr

08003c24 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8003c2c:	f04f 0300 	mov.w	r3, #0
 8003c30:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8003c32:	f04f 0300 	mov.w	r3, #0
 8003c36:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8003c38:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003c3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c40:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8003c48:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f103 0314 	add.w	r3, r3, #20
 8003c50:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4613      	mov	r3, r2
 8003c56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c5a:	189b      	adds	r3, r3, r2
 8003c5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8003c60:	18cb      	adds	r3, r1, r3
 8003c62:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	601a      	str	r2, [r3, #0]
}
 8003c6e:	f107 071c 	add.w	r7, r7, #28
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bc80      	pop	{r7}
 8003c76:	4770      	bx	lr

08003c78 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8003c7e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003c82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c86:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8003c94:	78fb      	ldrb	r3, [r7, #3]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	f107 070c 	add.w	r7, r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop

08003ca4 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b089      	sub	sp, #36	; 0x24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8003cac:	f04f 030f 	mov.w	r3, #15
 8003cb0:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8003cbe:	f04f 0300 	mov.w	r3, #0
 8003cc2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8003cc4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003cc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ccc:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8003cd4:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f103 030c 	add.w	r3, r3, #12
 8003cdc:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ce6:	189b      	adds	r3, r3, r2
 8003ce8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8003cec:	18cb      	adds	r3, r1, r3
 8003cee:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003cfc:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8003d04:	f04f 0301 	mov.w	r3, #1
 8003d08:	61fb      	str	r3, [r7, #28]
 8003d0a:	e002      	b.n	8003d12 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8003d12:	69fb      	ldr	r3, [r7, #28]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr

08003d20 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8003d26:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003d2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d2e:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f043 0201 	orr.w	r2, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	609a      	str	r2, [r3, #8]

}
 8003d3c:	f107 070c 	add.w	r7, r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop

08003d48 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8003d4c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003d50:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003d5a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop

08003d68 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8003d72:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003d76:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d7a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003d7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003d82:	79f9      	ldrb	r1, [r7, #7]
 8003d84:	f001 011f 	and.w	r1, r1, #31
 8003d88:	f04f 0001 	mov.w	r0, #1
 8003d8c:	fa00 f101 	lsl.w	r1, r0, r1
 8003d90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003d94:	f107 070c 	add.w	r7, r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop

08003da0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	da10      	bge.n	8003dd6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003db4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003db8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003dbc:	79fa      	ldrb	r2, [r7, #7]
 8003dbe:	f002 020f 	and.w	r2, r2, #15
 8003dc2:	f1a2 0104 	sub.w	r1, r2, #4
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	185b      	adds	r3, r3, r1
 8003dd2:	761a      	strb	r2, [r3, #24]
 8003dd4:	e00d      	b.n	8003df2 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003dd6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003dda:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003dde:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8003dea:	b2d2      	uxtb	r2, r2
 8003dec:	185b      	adds	r3, r3, r1
 8003dee:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003df2:	f107 070c 	add.w	r7, r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b089      	sub	sp, #36	; 0x24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f1c3 0307 	rsb	r3, r3, #7
 8003e16:	2b06      	cmp	r3, #6
 8003e18:	bf28      	it	cs
 8003e1a:	2306      	movcs	r3, #6
 8003e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f103 0306 	add.w	r3, r3, #6
 8003e24:	2b06      	cmp	r3, #6
 8003e26:	d903      	bls.n	8003e30 <NVIC_EncodePriority+0x34>
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003e2e:	e001      	b.n	8003e34 <NVIC_EncodePriority+0x38>
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	f04f 0201 	mov.w	r2, #1
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	f103 33ff 	add.w	r3, r3, #4294967295
 8003e44:	461a      	mov	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	401a      	ands	r2, r3
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f04f 0101 	mov.w	r1, #1
 8003e56:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003e5e:	4619      	mov	r1, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8003e64:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bc80      	pop	{r7}
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop

08003e74 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ(Handle->NodeID);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	b25b      	sxtb	r3, r3
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff ff6f 	bl	8003d68 <NVIC_EnableIRQ>
}
 8003e8a:	f107 0708 	add.w	r7, r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop

08003e94 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	607b      	str	r3, [r7, #4]
 8003ea0:	e00d      	b.n	8003ebe <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 8003ea2:	f641 03f0 	movw	r3, #6384	; 0x18f0
 8003ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 f80b 	bl	8003ecc <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f103 0301 	add.w	r3, r3, #1
 8003ebc:	607b      	str	r3, [r7, #4]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ee      	beq.n	8003ea2 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 8003ec4:	f107 0708 	add.w	r7, r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8003ecc:	b590      	push	{r4, r7, lr}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b2dc      	uxtb	r4, r3
 8003eda:	f7ff ff35 	bl	8003d48 <NVIC_GetPriorityGrouping>
 8003ede:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8003ee4:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8003eea:	4608      	mov	r0, r1
 8003eec:	4611      	mov	r1, r2
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f7ff ff84 	bl	8003dfc <NVIC_EncodePriority>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	b262      	sxtb	r2, r4
 8003ef8:	4610      	mov	r0, r2
 8003efa:	4619      	mov	r1, r3
 8003efc:	f7ff ff50 	bl	8003da0 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	78db      	ldrb	r3, [r3, #3]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d102      	bne.n	8003f0e <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff ffb3 	bl	8003e74 <NVIC002_EnableIRQ>
	}
   
}
 8003f0e:	f107 070c 	add.w	r7, r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd90      	pop	{r4, r7, pc}
 8003f16:	bf00      	nop

08003f18 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
 8003f1c:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f20:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f04f 0200 	mov.w	r2, #0
 8003f2a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8003f2c:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f30:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f3a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	f023 0307 	bic.w	r3, r3, #7
 8003f46:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8003f48:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f56:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	f043 0304 	orr.w	r3, r3, #4
 8003f62:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 8003f64:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	f64c 33c8 	movw	r3, #52168	; 0xcbc8
 8003f72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 14 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 14;
 8003f7c:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003f80:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f04f 0200 	mov.w	r2, #0
 8003f8a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD14_Msk));
 8003f8c:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003f90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003f9a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003fa6:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD14_Pos) & \
 8003fa8:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003fac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003fb6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fc2:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD14_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 19);   
 8003fc4:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003fc8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	f64c 33d0 	movw	r3, #52176	; 0xcbd0
 8003fd2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 1;
 8003fdc:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8003fe0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f04f 0200 	mov.w	r2, #0
 8003fea:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8003fec:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8003ff0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8003ffa:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004006:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8004008:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 800400c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8004016:	f6c0 0300 	movt	r3, #2048	; 0x800
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004022:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 11);   
 8004024:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8004028:	f6c0 0300 	movt	r3, #2048	; 0x800
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	f64c 33d8 	movw	r3, #52184	; 0xcbd8
 8004032:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 15;
 800403c:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 8004040:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 800404c:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 8004050:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 800405a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004062:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8004066:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle3.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8004068:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 800406c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 8004076:	f6c0 0300 	movt	r3, #2048	; 0x800
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004082:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle3.PortRegs->IOCR12 |= (0U << 27);
 8004084:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 8004088:	f6c0 0300 	movt	r3, #2048	; 0x800
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	f64c 33e0 	movw	r3, #52192	; 0xcbe0
 8004092:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	61d3      	str	r3, [r2, #28]
}
 800409c:	46bd      	mov	sp, r7
 800409e:	bc80      	pop	{r7}
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop

080040a4 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	460b      	mov	r3, r1
 80040ae:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	785b      	ldrb	r3, [r3, #1]
 80040b4:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d823      	bhi.n	8004104 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6852      	ldr	r2, [r2, #4]
 80040c4:	6911      	ldr	r1, [r2, #16]
 80040c6:	7bfa      	ldrb	r2, [r7, #15]
 80040c8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80040cc:	f102 0203 	add.w	r2, r2, #3
 80040d0:	f04f 001f 	mov.w	r0, #31
 80040d4:	fa00 f202 	lsl.w	r2, r0, r2
 80040d8:	ea6f 0202 	mvn.w	r2, r2
 80040dc:	400a      	ands	r2, r1
 80040de:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6852      	ldr	r2, [r2, #4]
 80040e8:	6911      	ldr	r1, [r2, #16]
 80040ea:	78fa      	ldrb	r2, [r7, #3]
 80040ec:	f002 001f 	and.w	r0, r2, #31
 80040f0:	7bfa      	ldrb	r2, [r7, #15]
 80040f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80040f6:	f102 0203 	add.w	r2, r2, #3
 80040fa:	fa00 f202 	lsl.w	r2, r0, r2
 80040fe:	430a      	orrs	r2, r1
 8004100:	611a      	str	r2, [r3, #16]
 8004102:	e088      	b.n	8004216 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	2b03      	cmp	r3, #3
 8004108:	d92a      	bls.n	8004160 <IO004_DisableOutputDriver+0xbc>
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	2b07      	cmp	r3, #7
 800410e:	d827      	bhi.n	8004160 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8004110:	7bfb      	ldrb	r3, [r7, #15]
 8004112:	f1a3 0304 	sub.w	r3, r3, #4
 8004116:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6852      	ldr	r2, [r2, #4]
 8004120:	6951      	ldr	r1, [r2, #20]
 8004122:	7bfa      	ldrb	r2, [r7, #15]
 8004124:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004128:	f102 0203 	add.w	r2, r2, #3
 800412c:	f04f 001f 	mov.w	r0, #31
 8004130:	fa00 f202 	lsl.w	r2, r0, r2
 8004134:	ea6f 0202 	mvn.w	r2, r2
 8004138:	400a      	ands	r2, r1
 800413a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6852      	ldr	r2, [r2, #4]
 8004144:	6951      	ldr	r1, [r2, #20]
 8004146:	78fa      	ldrb	r2, [r7, #3]
 8004148:	f002 001f 	and.w	r0, r2, #31
 800414c:	7bfa      	ldrb	r2, [r7, #15]
 800414e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004152:	f102 0203 	add.w	r2, r2, #3
 8004156:	fa00 f202 	lsl.w	r2, r0, r2
 800415a:	430a      	orrs	r2, r1
 800415c:	615a      	str	r2, [r3, #20]
 800415e:	e05a      	b.n	8004216 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b07      	cmp	r3, #7
 8004164:	d92a      	bls.n	80041bc <IO004_DisableOutputDriver+0x118>
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	2b0b      	cmp	r3, #11
 800416a:	d827      	bhi.n	80041bc <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 800416c:	7bfb      	ldrb	r3, [r7, #15]
 800416e:	f1a3 0308 	sub.w	r3, r3, #8
 8004172:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6852      	ldr	r2, [r2, #4]
 800417c:	6991      	ldr	r1, [r2, #24]
 800417e:	7bfa      	ldrb	r2, [r7, #15]
 8004180:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004184:	f102 0203 	add.w	r2, r2, #3
 8004188:	f04f 001f 	mov.w	r0, #31
 800418c:	fa00 f202 	lsl.w	r2, r0, r2
 8004190:	ea6f 0202 	mvn.w	r2, r2
 8004194:	400a      	ands	r2, r1
 8004196:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6852      	ldr	r2, [r2, #4]
 80041a0:	6991      	ldr	r1, [r2, #24]
 80041a2:	78fa      	ldrb	r2, [r7, #3]
 80041a4:	f002 001f 	and.w	r0, r2, #31
 80041a8:	7bfa      	ldrb	r2, [r7, #15]
 80041aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80041ae:	f102 0203 	add.w	r2, r2, #3
 80041b2:	fa00 f202 	lsl.w	r2, r0, r2
 80041b6:	430a      	orrs	r2, r1
 80041b8:	619a      	str	r2, [r3, #24]
 80041ba:	e02c      	b.n	8004216 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80041bc:	7bfb      	ldrb	r3, [r7, #15]
 80041be:	2b0b      	cmp	r3, #11
 80041c0:	d929      	bls.n	8004216 <IO004_DisableOutputDriver+0x172>
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
 80041c4:	2b0f      	cmp	r3, #15
 80041c6:	d826      	bhi.n	8004216 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
 80041ca:	f1a3 030c 	sub.w	r3, r3, #12
 80041ce:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6852      	ldr	r2, [r2, #4]
 80041d8:	69d1      	ldr	r1, [r2, #28]
 80041da:	7bfa      	ldrb	r2, [r7, #15]
 80041dc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80041e0:	f102 0203 	add.w	r2, r2, #3
 80041e4:	f04f 001f 	mov.w	r0, #31
 80041e8:	fa00 f202 	lsl.w	r2, r0, r2
 80041ec:	ea6f 0202 	mvn.w	r2, r2
 80041f0:	400a      	ands	r2, r1
 80041f2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6852      	ldr	r2, [r2, #4]
 80041fc:	69d1      	ldr	r1, [r2, #28]
 80041fe:	78fa      	ldrb	r2, [r7, #3]
 8004200:	f002 001f 	and.w	r0, r2, #31
 8004204:	7bfa      	ldrb	r2, [r7, #15]
 8004206:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800420a:	f102 0203 	add.w	r2, r2, #3
 800420e:	fa00 f202 	lsl.w	r2, r0, r2
 8004212:	430a      	orrs	r2, r1
 8004214:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8004216:	f107 0714 	add.w	r7, r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr

08004220 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	785b      	ldrb	r3, [r3, #1]
 8004230:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8004232:	7bfb      	ldrb	r3, [r7, #15]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d823      	bhi.n	8004280 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6852      	ldr	r2, [r2, #4]
 8004240:	6911      	ldr	r1, [r2, #16]
 8004242:	7bfa      	ldrb	r2, [r7, #15]
 8004244:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004248:	f102 0203 	add.w	r2, r2, #3
 800424c:	f04f 001f 	mov.w	r0, #31
 8004250:	fa00 f202 	lsl.w	r2, r0, r2
 8004254:	ea6f 0202 	mvn.w	r2, r2
 8004258:	400a      	ands	r2, r1
 800425a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	6852      	ldr	r2, [r2, #4]
 8004264:	6911      	ldr	r1, [r2, #16]
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	f002 001f 	and.w	r0, r2, #31
 800426c:	7bfa      	ldrb	r2, [r7, #15]
 800426e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004272:	f102 0203 	add.w	r2, r2, #3
 8004276:	fa00 f202 	lsl.w	r2, r0, r2
 800427a:	430a      	orrs	r2, r1
 800427c:	611a      	str	r2, [r3, #16]
 800427e:	e088      	b.n	8004392 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8004280:	7bfb      	ldrb	r3, [r7, #15]
 8004282:	2b03      	cmp	r3, #3
 8004284:	d92a      	bls.n	80042dc <IO004_EnableOutputDriver+0xbc>
 8004286:	7bfb      	ldrb	r3, [r7, #15]
 8004288:	2b07      	cmp	r3, #7
 800428a:	d827      	bhi.n	80042dc <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	f1a3 0304 	sub.w	r3, r3, #4
 8004292:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6852      	ldr	r2, [r2, #4]
 800429c:	6951      	ldr	r1, [r2, #20]
 800429e:	7bfa      	ldrb	r2, [r7, #15]
 80042a0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80042a4:	f102 0203 	add.w	r2, r2, #3
 80042a8:	f04f 001f 	mov.w	r0, #31
 80042ac:	fa00 f202 	lsl.w	r2, r0, r2
 80042b0:	ea6f 0202 	mvn.w	r2, r2
 80042b4:	400a      	ands	r2, r1
 80042b6:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6852      	ldr	r2, [r2, #4]
 80042c0:	6951      	ldr	r1, [r2, #20]
 80042c2:	78fa      	ldrb	r2, [r7, #3]
 80042c4:	f002 001f 	and.w	r0, r2, #31
 80042c8:	7bfa      	ldrb	r2, [r7, #15]
 80042ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80042ce:	f102 0203 	add.w	r2, r2, #3
 80042d2:	fa00 f202 	lsl.w	r2, r0, r2
 80042d6:	430a      	orrs	r2, r1
 80042d8:	615a      	str	r2, [r3, #20]
 80042da:	e05a      	b.n	8004392 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	2b07      	cmp	r3, #7
 80042e0:	d92a      	bls.n	8004338 <IO004_EnableOutputDriver+0x118>
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2b0b      	cmp	r3, #11
 80042e6:	d827      	bhi.n	8004338 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
 80042ea:	f1a3 0308 	sub.w	r3, r3, #8
 80042ee:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6852      	ldr	r2, [r2, #4]
 80042f8:	6991      	ldr	r1, [r2, #24]
 80042fa:	7bfa      	ldrb	r2, [r7, #15]
 80042fc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004300:	f102 0203 	add.w	r2, r2, #3
 8004304:	f04f 001f 	mov.w	r0, #31
 8004308:	fa00 f202 	lsl.w	r2, r0, r2
 800430c:	ea6f 0202 	mvn.w	r2, r2
 8004310:	400a      	ands	r2, r1
 8004312:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6852      	ldr	r2, [r2, #4]
 800431c:	6991      	ldr	r1, [r2, #24]
 800431e:	78fa      	ldrb	r2, [r7, #3]
 8004320:	f002 001f 	and.w	r0, r2, #31
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800432a:	f102 0203 	add.w	r2, r2, #3
 800432e:	fa00 f202 	lsl.w	r2, r0, r2
 8004332:	430a      	orrs	r2, r1
 8004334:	619a      	str	r2, [r3, #24]
 8004336:	e02c      	b.n	8004392 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b0b      	cmp	r3, #11
 800433c:	d929      	bls.n	8004392 <IO004_EnableOutputDriver+0x172>
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	2b0f      	cmp	r3, #15
 8004342:	d826      	bhi.n	8004392 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	f1a3 030c 	sub.w	r3, r3, #12
 800434a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6852      	ldr	r2, [r2, #4]
 8004354:	69d1      	ldr	r1, [r2, #28]
 8004356:	7bfa      	ldrb	r2, [r7, #15]
 8004358:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800435c:	f102 0203 	add.w	r2, r2, #3
 8004360:	f04f 001f 	mov.w	r0, #31
 8004364:	fa00 f202 	lsl.w	r2, r0, r2
 8004368:	ea6f 0202 	mvn.w	r2, r2
 800436c:	400a      	ands	r2, r1
 800436e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6852      	ldr	r2, [r2, #4]
 8004378:	69d1      	ldr	r1, [r2, #28]
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	f002 001f 	and.w	r0, r2, #31
 8004380:	7bfa      	ldrb	r2, [r7, #15]
 8004382:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004386:	f102 0203 	add.w	r2, r2, #3
 800438a:	fa00 f202 	lsl.w	r2, r0, r2
 800438e:	430a      	orrs	r2, r1
 8004390:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8004392:	f107 0714 	add.w	r7, r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f003 0307 	and.w	r3, r3, #7
 80043aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043ac:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80043b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043be:	4013      	ands	r3, r2
 80043c0:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80043cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043d4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80043d6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80043da:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	60da      	str	r2, [r3, #12]
}
 80043e2:	f107 0714 	add.w	r7, r7, #20
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bc80      	pop	{r7}
 80043ea:	4770      	bx	lr

080043ec <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 80043f0:	f04f 0001 	mov.w	r0, #1
 80043f4:	f7ff ffd2 	bl	800439c <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 80043f8:	f000 f8fa 	bl	80045f0 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 80043fc:	f000 fb7e 	bl	8004afc <CLK001_Init>
	 
	//  Initialization of app 'CAN001'		     
	CAN001_Init();
 8004400:	f000 fd96 	bl	8004f30 <CAN001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8004404:	f7ff fd88 	bl	8003f18 <IO004_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8004408:	f7ff fd44 	bl	8003e94 <NVIC002_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 800440c:	f7fe fcd4 	bl	8002db8 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8004410:	f7ff f9cc 	bl	80037ac <SYSTM001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8004414:	f000 f808 	bl	8004428 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop

0800441c <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8004420:	f000 fb6c 	bl	8004afc <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop

08004428 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
       /*        SCU Macro definitions     */                        
/*
 * CAN peripheral configuration:
 */                           
    //Node1 configuration:    
    WR_REG(CAN_NODE1->NPCR, CAN_NODE_NPCR_RXSEL_Msk, CAN_NODE_NPCR_RXSEL_Pos, RXD_SIGNAL2);
 800442e:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8004432:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004436:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 800443a:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800443e:	68d2      	ldr	r2, [r2, #12]
 8004440:	f022 0207 	bic.w	r2, r2, #7
 8004444:	f042 0202 	orr.w	r2, r2, #2
 8004448:	60da      	str	r2, [r3, #12]
                                                                                                 
    //Message object 35 configuration:
    
    WR_REG(CAN_MO35->MOIPR, CAN_MO_MOIPR_RXINP_Msk, CAN_MO_MOIPR_RXINP_Pos, SRN1);
 800444a:	f245 4360 	movw	r3, #21600	; 0x5460
 800444e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004452:	f245 4260 	movw	r2, #21600	; 0x5460
 8004456:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800445a:	6892      	ldr	r2, [r2, #8]
 800445c:	f022 0207 	bic.w	r2, r2, #7
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	609a      	str	r2, [r3, #8]
    /* Macros which makes the CAN peripheral to exit from the INITIALISATION mode to NORMAL mode */
#ifdef CAN_NODE0_ENABLE
    CAN_Handle0_NODE();
#endif
#ifdef CAN_NODE1_ENABLE    
    CAN_Handle1_NODE();
 8004466:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 800446a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800446e:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 8004472:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004476:	6812      	ldr	r2, [r2, #0]
 8004478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8004482:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004486:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 800448a:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	f022 0201 	bic.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8004496:	463b      	mov	r3, r7
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
 800449e:	f103 0304 	add.w	r3, r3, #4
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	f103 0304 	add.w	r3, r3, #4
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	f103 0304 	add.w	r3, r3, #4
 80044b6:	f04f 0200 	mov.w	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	f103 0304 	add.w	r3, r3, #4
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
 80044c6:	f103 0304 	add.w	r3, r3, #4
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	f04f 0300 	mov.w	r3, #0
 80044da:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	f003 030f 	and.w	r3, r3, #15
 80044e4:	4313      	orrs	r3, r2
 80044e6:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80044f8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80044fa:	f022 020f 	bic.w	r2, r2, #15
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004510:	69d2      	ldr	r2, [r2, #28]
 8004512:	f022 0207 	bic.w	r2, r2, #7
 8004516:	f042 0203 	orr.w	r2, r2, #3
 800451a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 800451c:	f04f 0300 	mov.w	r3, #0
 8004520:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004524:	f04f 0200 	mov.w	r2, #0
 8004528:	f2c4 0203 	movt	r2, #16387	; 0x4003
 800452c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8004530:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004534:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004538:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 800453c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	f002 010f 	and.w	r1, r2, #15
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004556:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004558:	f022 020f 	bic.w	r2, r2, #15
 800455c:	430a      	orrs	r2, r1
 800455e:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8004560:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004564:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004568:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800456c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004570:	6912      	ldr	r2, [r2, #16]
 8004572:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004576:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8004578:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800457c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004580:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8004584:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004588:	6912      	ldr	r2, [r2, #16]
 800458a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800458e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR8, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.9 : PORT1_IOCR8_PC9_PCR and PORT1_IOCR8_PC9_OE */					   
 8004590:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004594:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004598:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800459c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80045a0:	6992      	ldr	r2, [r2, #24]
 80045a2:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80045a6:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 80045aa:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR12, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P1.12 : PORT1_IOCR12_PC12_PCR and PORT1_IOCR12_PC12_OE */					   
 80045ac:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80045b0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80045b4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80045b8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80045bc:	69d2      	ldr	r2, [r2, #28]
 80045be:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80045c2:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 80045c6:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 80045c8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80045cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80045d0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80045d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80045d8:	6912      	ldr	r2, [r2, #16]
 80045da:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80045de:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 80045e2:	611a      	str	r2, [r3, #16]
					      
}
 80045e4:	f107 071c 	add.w	r7, r7, #28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bc80      	pop	{r7}
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop

080045f0 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bc80      	pop	{r7}
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop

080045fc <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8004604:	f04f 0300 	mov.w	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]
 800460a:	e007      	b.n	800461c <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800460c:	bf00      	nop
 800460e:	bf00      	nop
 8004610:	bf00      	nop
 8004612:	bf00      	nop
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f103 0301 	add.w	r3, r3, #1
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	429a      	cmp	r2, r3
 8004622:	d3f3      	bcc.n	800460c <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8004624:	f107 0714 	add.w	r7, r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop

08004630 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8004636:	f04f 0301 	mov.w	r3, #1
 800463a:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 800463c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004640:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	f04f 0302 	mov.w	r3, #2
 800464a:	f2c0 0301 	movt	r3, #1
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 800465a:	687b      	ldr	r3, [r7, #4]
}
 800465c:	4618      	mov	r0, r3
 800465e:	f107 070c 	add.w	r7, r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 800466c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004670:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 800467e:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004682:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004686:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 800468a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800468e:	6852      	ldr	r2, [r2, #4]
 8004690:	f042 0201 	orr.w	r2, r2, #1
 8004694:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8004696:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800469a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00b      	beq.n	80046c0 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80046a8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80046ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046b0:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 80046b4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80046b8:	6892      	ldr	r2, [r2, #8]
 80046ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046be:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 80046c0:	f244 7310 	movw	r3, #18192	; 0x4710
 80046c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046c8:	f244 7210 	movw	r2, #18192	; 0x4710
 80046cc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80046d0:	6852      	ldr	r2, [r2, #4]
 80046d2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80046d6:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 80046d8:	f04f 0064 	mov.w	r0, #100	; 0x64
 80046dc:	f7ff ff8e 	bl	80045fc <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80046e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80046e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046e8:	f244 7210 	movw	r2, #18192	; 0x4710
 80046ec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80046f0:	6852      	ldr	r2, [r2, #4]
 80046f2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80046f6:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop

080046fc <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8004702:	f04f 0301 	mov.w	r3, #1
 8004706:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004708:	f244 7310 	movw	r3, #18192	; 0x4710
 800470c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004710:	f244 7210 	movw	r2, #18192	; 0x4710
 8004714:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004718:	6852      	ldr	r2, [r2, #4]
 800471a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800471e:	f022 0202 	bic.w	r2, r2, #2
 8004722:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8004724:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004728:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004732:	2b00      	cmp	r3, #0
 8004734:	d054      	beq.n	80047e0 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8004736:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800473a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800473e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004742:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004746:	6852      	ldr	r2, [r2, #4]
 8004748:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800474c:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 800474e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004752:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004756:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800475a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800475e:	6852      	ldr	r2, [r2, #4]
 8004760:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004764:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8004766:	f244 7310 	movw	r3, #18192	; 0x4710
 800476a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800476e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004772:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004776:	68d2      	ldr	r2, [r2, #12]
 8004778:	f022 0201 	bic.w	r2, r2, #1
 800477c:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 800477e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004782:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004786:	f244 7210 	movw	r2, #18192	; 0x4710
 800478a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800478e:	6852      	ldr	r2, [r2, #4]
 8004790:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004794:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8004796:	f244 6350 	movw	r3, #18000	; 0x4650
 800479a:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 800479c:	f04f 000a 	mov.w	r0, #10
 80047a0:	f7ff ff2c 	bl	80045fc <CLK001_Delay>
        timeout_count--;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80047aa:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 80047ac:	f244 7310 	movw	r3, #18192	; 0x4710
 80047b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 80047ba:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80047be:	d002      	beq.n	80047c6 <CLK001_SetMainPLLClkSrc+0xca>
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1ea      	bne.n	800479c <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 80047c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80047ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80047d4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80047d8:	d002      	beq.n	80047e0 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 80047da:	f04f 0300 	mov.w	r3, #0
 80047de:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 80047e0:	687b      	ldr	r3, [r7, #4]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	f107 0708 	add.w	r7, r7, #8
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80047f2:	f04f 0301 	mov.w	r3, #1
 80047f6:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80047f8:	f244 7310 	movw	r3, #18192	; 0x4710
 80047fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	f040 8097 	bne.w	800493a <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800480c:	f640 0330 	movw	r3, #2096	; 0x830
 8004810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004814:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004818:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800481c:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 800481e:	f640 0330 	movw	r3, #2096	; 0x830
 8004822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	f649 7381 	movw	r3, #40833	; 0x9f81
 800482c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8004830:	fba3 1302 	umull	r1, r3, r3, r2
 8004834:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004838:	f103 32ff 	add.w	r2, r3, #4294967295
 800483c:	f640 0334 	movw	r3, #2100	; 0x834
 8004840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004844:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004846:	f244 7310 	movw	r3, #18192	; 0x4710
 800484a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800484e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004852:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004856:	6852      	ldr	r2, [r2, #4]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 800485e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004862:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004866:	f244 7210 	movw	r2, #18192	; 0x4710
 800486a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800486e:	6852      	ldr	r2, [r2, #4]
 8004870:	f042 0210 	orr.w	r2, r2, #16
 8004874:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004876:	f244 7310 	movw	r3, #18192	; 0x4710
 800487a:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 800487e:	f640 0234 	movw	r2, #2100	; 0x834
 8004882:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800488c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004890:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004892:	f244 7310 	movw	r3, #18192	; 0x4710
 8004896:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800489a:	f244 7210 	movw	r2, #18192	; 0x4710
 800489e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048a2:	6852      	ldr	r2, [r2, #4]
 80048a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048a8:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80048aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80048ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048b2:	f244 7210 	movw	r2, #18192	; 0x4710
 80048b6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048ba:	6852      	ldr	r2, [r2, #4]
 80048bc:	f022 0210 	bic.w	r2, r2, #16
 80048c0:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80048c2:	f244 7310 	movw	r3, #18192	; 0x4710
 80048c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048ca:	f244 7210 	movw	r2, #18192	; 0x4710
 80048ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048d2:	6852      	ldr	r2, [r2, #4]
 80048d4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80048d8:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 80048da:	f244 6350 	movw	r3, #18000	; 0x4650
 80048de:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 80048e0:	f04f 000a 	mov.w	r0, #10
 80048e4:	f7ff fe8a 	bl	80045fc <CLK001_Delay>
        timeout_count--;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80048ee:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80048f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80048f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d102      	bne.n	8004908 <CLK001_ConfigMainPLL+0x11c>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1eb      	bne.n	80048e0 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8004908:	f244 7310 	movw	r3, #18192	; 0x4710
 800490c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00c      	beq.n	8004934 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800491a:	f244 7310 	movw	r3, #18192	; 0x4710
 800491e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004922:	f244 7210 	movw	r2, #18192	; 0x4710
 8004926:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800492a:	6852      	ldr	r2, [r2, #4]
 800492c:	f022 0201 	bic.w	r2, r2, #1
 8004930:	605a      	str	r2, [r3, #4]
 8004932:	e002      	b.n	800493a <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8004934:	f04f 0300 	mov.w	r3, #0
 8004938:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800493a:	687b      	ldr	r3, [r7, #4]
}
 800493c:	4618      	mov	r0, r3
 800493e:	f107 0708 	add.w	r7, r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop

08004948 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800494e:	f04f 0301 	mov.w	r3, #1
 8004952:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004954:	f244 7310 	movw	r3, #18192	; 0x4710
 8004958:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800495c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004960:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004964:	6852      	ldr	r2, [r2, #4]
 8004966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800496a:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800496c:	f640 0330 	movw	r3, #2096	; 0x830
 8004970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004974:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004978:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800497c:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 800497e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004982:	f7ff fe3b 	bl	80045fc <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8004986:	f640 0330 	movw	r3, #2096	; 0x830
 800498a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8004994:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8004998:	f2c0 131e 	movt	r3, #286	; 0x11e
 800499c:	fba3 1302 	umull	r1, r3, r3, r2
 80049a0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80049a4:	f103 32ff 	add.w	r2, r3, #4294967295
 80049a8:	f640 0334 	movw	r3, #2100	; 0x834
 80049ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b0:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80049b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80049b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 80049ba:	f640 0234 	movw	r2, #2100	; 0x834
 80049be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80049c2:	6812      	ldr	r2, [r2, #0]
 80049c4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80049c8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80049cc:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 80049ce:	f04f 0064 	mov.w	r0, #100	; 0x64
 80049d2:	f7ff fe13 	bl	80045fc <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 80049d6:	f640 0330 	movw	r3, #2096	; 0x830
 80049da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80049e4:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80049e8:	f2c0 03be 	movt	r3, #190	; 0xbe
 80049ec:	fba3 1302 	umull	r1, r3, r3, r2
 80049f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80049f4:	f103 32ff 	add.w	r2, r3, #4294967295
 80049f8:	f640 0334 	movw	r3, #2100	; 0x834
 80049fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a00:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8004a02:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a06:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8004a0a:	f640 0234 	movw	r2, #2100	; 0x834
 8004a0e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004a12:	6812      	ldr	r2, [r2, #0]
 8004a14:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004a18:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8004a1c:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8004a1e:	f04f 0096 	mov.w	r0, #150	; 0x96
 8004a22:	f7ff fdeb 	bl	80045fc <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8004a26:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a2e:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8004a32:	f2c0 0203 	movt	r2, #3
 8004a36:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8004a38:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004a46:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d11e      	bne.n	8004a8c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8004a4e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8004a5c:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8004a60:	2b27      	cmp	r3, #39	; 0x27
 8004a62:	d113      	bne.n	8004a8c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8004a64:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10a      	bne.n	8004a8c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8004a76:	f244 7310 	movw	r3, #18192	; 0x4710
 8004a7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004a84:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8004a88:	2b03      	cmp	r3, #3
 8004a8a:	d002      	beq.n	8004a92 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8004a8c:	f04f 0300 	mov.w	r3, #0
 8004a90:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8004a92:	f244 1360 	movw	r3, #16736	; 0x4160
 8004a96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a9a:	f04f 0205 	mov.w	r2, #5
 8004a9e:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8004aa0:	687b      	ldr	r3, [r7, #4]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f107 0708 	add.w	r7, r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8004ab2:	f04f 0301 	mov.w	r3, #1
 8004ab6:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8004ab8:	f7ff fdd6 	bl	8004668 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8004abc:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004ac0:	f7ff fd9c 	bl	80045fc <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8004ac4:	f7ff fe1a 	bl	80046fc <CLK001_SetMainPLLClkSrc>
 8004ac8:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8004aca:	f7ff fe8f 	bl	80047ec <CLK001_ConfigMainPLL>
 8004ace:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8004ad0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004ad4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ad8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004adc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ae0:	68d2      	ldr	r2, [r2, #12]
 8004ae2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004ae6:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8004ae8:	f7ff ff2e 	bl	8004948 <CLK001_FreqStepupMainPLL>
 8004aec:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8004aee:	687b      	ldr	r3, [r7, #4]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	f107 0708 	add.w	r7, r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop

08004afc <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8004b08:	f7ff fd92 	bl	8004630 <CLK001_SysClk_Valid>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d105      	bne.n	8004b1e <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8004b12:	f7ff ffcb 	bl	8004aac <CLK001_SysClk_Init>
 8004b16:	4603      	mov	r3, r0
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8004b1e:	f7fd f94d 	bl	8001dbc <SystemCoreClockUpdate>
}
 8004b22:	f107 0708 	add.w	r7, r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop

08004b2c <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8004b30:	f04f 0300 	mov.w	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr

08004b3c <CANGLOBAL_Init>:
*******************************************************************************/

/*  Function to Initialize CAN Clock registers
 */
void CANGLOBAL_Init(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  static uint8_t isInitialized = 0U;
  if(isInitialized == 0U)
 8004b40:	f640 0338 	movw	r3, #2104	; 0x838
 8004b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d142      	bne.n	8004bd4 <CANGLOBAL_Init+0x98>
  {
    /* Reset MultiCAN module */	
    RESET001_DeassertReset(PER1_MCAN0);
 8004b4e:	f04f 0010 	mov.w	r0, #16
 8004b52:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8004b56:	f7ff f865 	bl	8003c24 <RESET001_DeassertReset>
    /* Enable CAN Module */
    CAN->CLC &= (uint32_t)~CAN_CLC_DISR_Msk;
 8004b5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b5e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b66:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	f022 0201 	bic.w	r2, r2, #1
 8004b70:	601a      	str	r2, [r3, #0]
    /* Select the Divider Mode */
    while((CAN->CLC & CAN_CLC_DISS_Msk))
 8004b72:	bf00      	nop
 8004b74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b78:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f6      	bne.n	8004b74 <CANGLOBAL_Init+0x38>
    {}
    CAN->FDR |= 1U <<CAN_FDR_DM_Pos;
 8004b86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b8a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004b92:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004b96:	68d2      	ldr	r2, [r2, #12]
 8004b98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b9c:	60da      	str	r2, [r3, #12]
    /* Configure step value */
    CAN->FDR |= 1023U << CAN_FDR_STEP_Pos;
 8004b9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004ba2:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004ba6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004baa:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004bae:	68d2      	ldr	r2, [r2, #12]
 8004bb0:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8004bb4:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8004bb8:	60da      	str	r2, [r3, #12]
    isInitialized++;
 8004bba:	f640 0338 	movw	r3, #2104	; 0x838
 8004bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	f103 0301 	add.w	r3, r3, #1
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	f640 0338 	movw	r3, #2104	; 0x838
 8004bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bd2:	701a      	strb	r2, [r3, #0]
  } 
}
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop

08004bd8 <CAN001_lAllocateMOtoNodeList>:
*******************************************************************************/


/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	71fa      	strb	r2, [r7, #7]
 8004be4:	71bb      	strb	r3, [r7, #6]
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8004be6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004bea:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004bee:	79fa      	ldrb	r2, [r7, #7]
 8004bf0:	f102 0201 	add.w	r2, r2, #1
 8004bf4:	ea4f 6102 	mov.w	r1, r2, lsl #24
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8004bf8:	79ba      	ldrb	r2, [r7, #6]
 8004bfa:	ea4f 4202 	mov.w	r2, r2, lsl #16
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8004bfe:	430a      	orrs	r2, r1
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8004c00:	f042 0202 	orr.w	r2, r2, #2
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8004c04:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_STATIC_MO_ALLOC));
  /* wait until panel as done the command */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8004c08:	bf00      	nop
 8004c0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c0e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004c12:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8004c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1f5      	bne.n	8004c0a <CAN001_lAllocateMOtoNodeList+0x32>
  {}
}
 8004c1e:	f107 070c 	add.w	r7, r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <CAN001_lDeallocateMsgObj>:


/* Function to deallocate MO from Node list to free list */ 
static void CAN001_lDeallocateMsgObj(uint32_t MsgObjnr)
{ 
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
	uint32_t FirstMoInList0 = 0U;
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	60fb      	str	r3, [r7, #12]
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
 8004c36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c3a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004c3e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	60fb      	str	r3, [r7, #12]
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8004c46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c4a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	ea4f 6102 	mov.w	r1, r2, lsl #24
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	ea4f 4202 	mov.w	r2, r2, lsl #16
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8004c5a:	430a      	orrs	r2, r1
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8004c5c:	f042 0204 	orr.w	r2, r2, #4
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8004c60:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_DYN_MO_DEALLOC));
    /* wait until panel as done the command */
   while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8004c64:	bf00      	nop
 8004c66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c6a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004c6e:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1f5      	bne.n	8004c66 <CAN001_lDeallocateMsgObj+0x3e>
    {}
}
 8004c7a:	f107 0714 	add.w	r7, r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <CAN001_lConfigMORegs>:

/* Function to configure message object registers */
static void CAN001_lConfigMORegs(const CAN001_MessageHandleType* MsgObjptr, uint8_t MsgObjnr)
{ 
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	70fb      	strb	r3, [r7, #3]
    CAN_MO_TypeDef* CAN_MOxRegs = GET_MO_OFFSET(MsgObjnr);
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8004c96:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8004c9a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004c9e:	60bb      	str	r3, [r7, #8]
	  uint32_t Count = 0U;
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	60fb      	str	r3, [r7, #12]
	  /* <<<DD_CAN001_nonAPI_3>>> */  
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f04f 0220 	mov.w	r2, #32
 8004cac:	61da      	str	r2, [r3, #28]
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	7a1b      	ldrb	r3, [r3, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d125      	bne.n	8004d02 <CAN001_lConfigMORegs+0x7e>
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	ea4f 4283 	mov.w	r2, r3, lsl #18
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8004cc6:	4013      	ands	r3, r2
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
 8004cc8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	619a      	str	r2, [r3, #24]
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	7a5b      	ldrb	r3, [r3, #9]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d10d      	bne.n	8004cf4 <CAN001_lConfigMORegs+0x70>
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	ea4f 4283 	mov.w	r2, r3, lsl #18
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8004ce0:	f04f 0300 	mov.w	r3, #0
 8004ce4:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8004ce8:	4013      	ands	r3, r2
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8004cea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	60da      	str	r2, [r3, #12]
 8004cf2:	e01b      	b.n	8004d2c <CAN001_lConfigMORegs+0xa8>
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)CAN_MO_MOAMR_AM_Msk & (uint32_t)MsgObjptr->IDMask));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8004cf8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	60da      	str	r2, [r3, #12]
 8004d00:	e014      	b.n	8004d2c <CAN001_lConfigMORegs+0xa8>
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8004d0a:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
      }                      
    } /* if (MsgObjptr->IDExten == STANDARDTYPE) */
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	619a      	str	r2, [r3, #24]
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	7a5b      	ldrb	r3, [r3, #9]
 8004d16:	ea4f 7343 	mov.w	r3, r3, lsl #29
 8004d1a:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8004d26:	431a      	orrs	r2, r3
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	60da      	str	r2, [r3, #12]
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
    }
      /* Check whether message object is transmit message object */
      /*<<<DD_CAN001_API_3_2>>>*/
    if (MsgObjptr->MsgObjType == TRANSMSGOBJ)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	7d1b      	ldrb	r3, [r3, #20]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d177      	bne.n	8004e24 <CAN001_lConfigMORegs+0x1a0>
  
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	7a9b      	ldrb	r3, [r3, #10]
 8004d38:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8004d3c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	601a      	str	r2, [r3, #0]
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 8004d4e:	f04f 0300 	mov.w	r3, #0
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e059      	b.n	8004e0a <CAN001_lConfigMORegs+0x186>
      {
        if(Count < 4U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b03      	cmp	r3, #3
 8004d5a:	d823      	bhi.n	8004da4 <CAN001_lConfigMORegs+0x120>
        {
          WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)((uint32_t)CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	18d3      	adds	r3, r2, r3
 8004d62:	f103 0308 	add.w	r3, r3, #8
 8004d66:	78db      	ldrb	r3, [r3, #3]
 8004d68:	461a      	mov	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004d70:	fa02 f203 	lsl.w	r2, r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004d7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d82:	401a      	ands	r2, r3
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	6919      	ldr	r1, [r3, #16]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004d8e:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8004d92:	fa00 f303 	lsl.w	r3, r0, r3
 8004d96:	ea6f 0303 	mvn.w	r3, r3
 8004d9a:	400b      	ands	r3, r1
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	611a      	str	r2, [r3, #16]
 8004da2:	e02e      	b.n	8004e02 <CAN001_lConfigMORegs+0x17e>
                                        (Count*8U),(uint32_t)MsgObjptr->data[Count]);
        }
        else
        {
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	18d3      	adds	r3, r2, r3
 8004daa:	f103 0308 	add.w	r3, r3, #8
 8004dae:	78db      	ldrb	r3, [r3, #3]
 8004db0:	461a      	mov	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8004db8:	f1a3 0304 	sub.w	r3, r3, #4
 8004dbc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004dc0:	fa02 f203 	lsl.w	r2, r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8004dca:	f1a3 0304 	sub.w	r3, r3, #4
 8004dce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004dd2:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8004dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dda:	401a      	ands	r2, r3
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	6959      	ldr	r1, [r3, #20]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8004de6:	f1a3 0304 	sub.w	r3, r3, #4
 8004dea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004dee:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8004df2:	fa00 f303 	lsl.w	r3, r0, r3
 8004df6:	ea6f 0303 	mvn.w	r3, r3
 8004dfa:	400b      	ands	r3, r1
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	615a      	str	r2, [r3, #20]
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f103 0301 	add.w	r3, r3, #1
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	7a9b      	ldrb	r3, [r3, #10]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d89f      	bhi.n	8004d56 <CAN001_lConfigMORegs+0xd2>
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                    ((Count-4U)*8U), (uint32_t)MsgObjptr->data[Count]);
        } /* if(Count < 4) */
      }  /* for(Count = 0; Count < MsgObjptr->DataLength; Count++) */
      /* Set MO as Transmit message object and set NEWDAT bit */
      CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETDIR_Msk | \
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	f04f 0300 	mov.w	r3, #0
 8004e1c:	f6c0 0308 	movt	r3, #2056	; 0x808
 8004e20:	61d3      	str	r3, [r2, #28]
 8004e22:	e003      	b.n	8004e2c <CAN001_lConfigMORegs+0x1a8>
    }/*if (MsgType == TRANSMSGOBJ)*/
    /*<<<DD_CAN001_API_3_3>>>*/
    else
    { 
      /* Set MO as Receive message object and set RXEN bit */
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e2a:	61da      	str	r2, [r3, #28]
    } /*if(MsgType == RECMSGOBJ)*/
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
  CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f04f 62d4 	mov.w	r2, #111149056	; 0x6a00000
 8004e32:	61da      	str	r2, [r3, #28]
                        CAN_MO_MOCTR_SETTXEN1_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk );
}
 8004e34:	f107 0714 	add.w	r7, r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bc80      	pop	{r7}
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop

08004e40 <CAN001_lNodeInit>:

/* This function will initialize node with the given handle */                 
static void CAN001_lNodeInit(const CAN001_HandleType* Handle)
 {
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint32_t Count  = 0U;
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo;
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 8004e4e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8004e52:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004e56:	613b      	str	r3, [r7, #16]
  /* <<<DD_CAN001_nonAPI_4>>> */
  /* Map to node register offset as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	60fb      	str	r3, [r7, #12]
 
  /* wait until panel has finished initialization */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8004e5e:	bf00      	nop
 8004e60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e64:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004e68:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8004e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f5      	bne.n	8004e60 <CAN001_lNodeInit+0x20>
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f043 0241 	orr.w	r2, r3, #65	; 0x41
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	601a      	str	r2, [r3, #0]
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	791b      	ldrb	r3, [r3, #4]
 8004e84:	ea4f 32c3 	mov.w	r2, r3, lsl #15
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	78db      	ldrb	r3, [r3, #3]
 8004e8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
 8004e90:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	789b      	ldrb	r3, [r3, #2]
 8004e96:	ea4f 2303 	mov.w	r3, r3, lsl #8
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
 8004e9a:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	785b      	ldrb	r3, [r3, #1]
 8004ea0:	ea4f 1383 	mov.w	r3, r3, lsl #6
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
 8004ea4:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
 8004eaa:	431a      	orrs	r2, r3
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	611a      	str	r2, [r3, #16]
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
  /* Check whether loop back mode is to be enabled */
  if ( Handle->LoopBackModeEn == CAN001_ENABLE)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	7b5b      	ldrb	r3, [r3, #13]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d105      	bne.n	8004ec4 <CAN001_lNodeInit+0x84>
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	60da      	str	r2, [r3, #12]
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 8004ec4:	f04f 0300 	mov.w	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	e027      	b.n	8004f1c <CAN001_lNodeInit+0xdc>
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	7b1a      	ldrb	r2, [r3, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	7b99      	ldrb	r1, [r3, #14]
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	18cb      	adds	r3, r1, r3
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	4610      	mov	r0, r2
 8004ede:	4619      	mov	r1, r3
 8004ee0:	f7ff fe7a 	bl	8004bd8 <CAN001_lAllocateMOtoNodeList>
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	7b9a      	ldrb	r2, [r3, #14]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	18d3      	adds	r3, r2, r3
 8004eee:	72fb      	strb	r3, [r7, #11]
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 8004ef0:	7afb      	ldrb	r3, [r7, #11]
 8004ef2:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8004ef6:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8004efa:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004efe:	613b      	str	r3, [r7, #16]
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	7b1b      	ldrb	r3, [r3, #12]
 8004f04:	ea4f 3243 	mov.w	r2, r3, lsl #13
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
 8004f0e:	431a      	orrs	r2, r3
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	609a      	str	r2, [r3, #8]
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f103 0301 	add.w	r3, r3, #1
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	7bdb      	ldrb	r3, [r3, #15]
 8004f20:	461a      	mov	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d8d1      	bhi.n	8004ecc <CAN001_lNodeInit+0x8c>
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
  }

}
 8004f28:	f107 0718 	add.w	r7, r7, #24
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <CAN001_Init>:
 */


/* This function will initialize node with the given handle */                 
void CAN001_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
   /* Calling CANGLOBAL App Initialization */
   CANGLOBAL_Init();
 8004f34:	f7ff fe02 	bl	8004b3c <CANGLOBAL_Init>

   /* Node1 initialization */
   CAN001_lNodeInit(&CAN001_Handle0);
 8004f38:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8004f3c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004f40:	f7ff ff7e 	bl	8004e40 <CAN001_lNodeInit>
   /* LMO1 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_1,1U);
 8004f44:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8004f48:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004f4c:	f641 01f4 	movw	r1, #6388	; 0x18f4
 8004f50:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004f54:	f04f 0201 	mov.w	r2, #1
 8004f58:	f000 f8ac 	bl	80050b4 <CAN001_ConfigMsgObj>
   /* LMO2 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_2,2U);
 8004f5c:	f64c 30e8 	movw	r0, #52200	; 0xcbe8
 8004f60:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004f64:	f641 110c 	movw	r1, #6412	; 0x190c
 8004f68:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004f6c:	f04f 0202 	mov.w	r2, #2
 8004f70:	f000 f8a0 	bl	80050b4 <CAN001_ConfigMsgObj>
   /* Enable receive interrupt */
   EnableMOInterrupt(CAN001_Handle0,(uint32_t)CAN_MO_RECEIVE_INTERRUPT,2);
 8004f74:	f64c 33e8 	movw	r3, #52200	; 0xcbe8
 8004f78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004f7c:	7b9b      	ldrb	r3, [r3, #14]
 8004f7e:	f103 0301 	add.w	r3, r3, #1
 8004f82:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004f86:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8004f8a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004f8e:	461a      	mov	r2, r3
 8004f90:	f64c 33e8 	movw	r3, #52200	; 0xcbe8
 8004f94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004f98:	7b9b      	ldrb	r3, [r3, #14]
 8004f9a:	f103 0301 	add.w	r3, r3, #1
 8004f9e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004fa2:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8004fa6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fb0:	6013      	str	r3, [r2, #0]
  
}
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <CAN001_NodeDeInit>:
       
  
/* This function will deinitialize node with the given handle */
/*<<<DD_CAN001_API_2>>>*/ 
void CAN001_NodeDeInit(const CAN001_HandleType* Handle)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b088      	sub	sp, #32
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  int32_t Count = 0;
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo;
  uint32_t*	MsgPndRegOffset = 0;
 8004fc2:	f04f 0300 	mov.w	r3, #0
 8004fc6:	61bb      	str	r3, [r7, #24]
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 8004fc8:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8004fcc:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004fd0:	617b      	str	r3, [r7, #20]
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	613b      	str	r3, [r7, #16]

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	7bdb      	ldrb	r3, [r3, #15]
 8004fdc:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	e036      	b.n	8005052 <CAN001_NodeDeInit+0x9e>
  {
	MsgNo = (uint8_t)(Handle->FirstMOMapping+(uint32_t)Count);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	7b9a      	ldrb	r2, [r3, #14]
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	18d3      	adds	r3, r2, r3
 8004fee:	73fb      	strb	r3, [r7, #15]
    /* Mapping to message object offset value*/
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8004ff6:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8004ffa:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004ffe:	617b      	str	r3, [r7, #20]
    /* Reset all message objects registers */
    CAN_MOxRegs->MOFCR =  (0x00000000U);			 		
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f04f 0200 	mov.w	r2, #0
 8005006:	601a      	str	r2, [r3, #0]
    CAN_MOxRegs->MOIPR &= (0x000000FFU);			 
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	b2da      	uxtb	r2, r3
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	609a      	str	r2, [r3, #8]
    CAN_MOxRegs->MOAMR = (0x3FFFFFFFU);			 
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005018:	60da      	str	r2, [r3, #12]
    CAN_MOxRegs->MODATAL = (0x00000000U);	
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	611a      	str	r2, [r3, #16]
    CAN_MOxRegs->MODATAH = (0x00000000U);	
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	615a      	str	r2, [r3, #20]
    CAN_MOxRegs->MOAR = (0x00000000U);   
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	619a      	str	r2, [r3, #24]
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	f640 72ff 	movw	r2, #4095	; 0xfff
 8005038:	61da      	str	r2, [r3, #28]
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	7b9b      	ldrb	r3, [r3, #14]
 800503e:	461a      	mov	r2, r3
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	18d3      	adds	r3, r2, r3
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fdef 	bl	8004c28 <CAN001_lDeallocateMsgObj>
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005050:	61fb      	str	r3, [r7, #28]
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	dac5      	bge.n	8004fe4 <CAN001_NodeDeInit+0x30>
    CAN_MOxRegs->MOAR = (0x00000000U);   
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
  }
  /* set CCE and INIT bit NCR for disconnecting the node */
  CAN_NodexRegs->NCR = (0x00000041U);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f04f 0241 	mov.w	r2, #65	; 0x41
 800505e:	601a      	str	r2, [r3, #0]
  /* reset all node registers */
  CAN_NodexRegs->NSR = (0x00000000U);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	605a      	str	r2, [r3, #4]
  CAN_NodexRegs->NPCR &= (0x0000000FU);
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f003 020f 	and.w	r2, r3, #15
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	60da      	str	r2, [r3, #12]
  CAN_NodexRegs->NECNT = (0x00600000U);
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800507a:	615a      	str	r2, [r3, #20]
  CAN_NodexRegs->NFCR = (0x00000000U);
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	619a      	str	r2, [r3, #24]
  CAN_NodexRegs->NBTR = (0x00000000U);
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f04f 0200 	mov.w	r2, #0
 800508a:	611a      	str	r2, [r3, #16]
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	7b1b      	ldrb	r3, [r3, #12]
 8005090:	461a      	mov	r2, r3
 8005092:	f245 0350 	movw	r3, #20560	; 0x5050
 8005096:	f2c1 2300 	movt	r3, #4608	; 0x1200
 800509a:	18d3      	adds	r3, r2, r3
 800509c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80050a0:	61bb      	str	r3, [r7, #24]
  (*MsgPndRegOffset) = (0x00000000U);
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	f04f 0200 	mov.w	r2, #0
 80050a8:	601a      	str	r2, [r3, #0]
  
}    
 80050aa:	f107 0720 	add.w	r7, r7, #32
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop

080050b4 <CAN001_ConfigMsgObj>:
(
  const CAN001_HandleType* Handle, 
  const CAN001_MessageHandleType* SwMsgObjptr,
  uint8_t MsgObjnr
 )
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b088      	sub	sp, #32
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
 80050c2:	f04f 0302 	mov.w	r3, #2
 80050c6:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	7b9a      	ldrb	r2, [r3, #14]
 80050cc:	79fb      	ldrb	r3, [r7, #7]
 80050ce:	18d3      	adds	r3, r2, r3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80050d6:	76fb      	strb	r3, [r7, #27]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
 80050d8:	7efb      	ldrb	r3, [r7, #27]
 80050da:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80050de:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80050e2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80050e6:	617b      	str	r3, [r7, #20]
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	7a1b      	ldrb	r3, [r3, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <CAN001_ConfigMsgObj+0x44>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	7a1b      	ldrb	r3, [r3, #8]
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d10f      	bne.n	8005118 <CAN001_ConfigMsgObj+0x64>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
    ||((SwMsgObjptr->MsgObjEN != CAN001_ENABLE) && (SwMsgObjptr->MsgObjEN != CAN001_DISABLE))
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	7cdb      	ldrb	r3, [r3, #19]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d003      	beq.n	8005108 <CAN001_ConfigMsgObj+0x54>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	7cdb      	ldrb	r3, [r3, #19]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d107      	bne.n	8005118 <CAN001_ConfigMsgObj+0x64>
    ||((SwMsgObjptr->MsgObjType != RECMSGOBJ) && (SwMsgObjptr->MsgObjType != TRANSMSGOBJ)))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	7d1b      	ldrb	r3, [r3, #20]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <CAN001_ConfigMsgObj+0x6c>
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	7d1b      	ldrb	r3, [r3, #20]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d003      	beq.n	8005120 <CAN001_ConfigMsgObj+0x6c>
  {
    Error =  (uint32_t)CAN001_INVALID_INPUT;
 8005118:	f04f 0306 	mov.w	r3, #6
 800511c:	61fb      	str	r3, [r7, #28]
 800511e:	e01a      	b.n	8005156 <CAN001_ConfigMsgObj+0xa2>
    ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message object is to be disabled */
  /*<<<DD_CAN001_API_3_1>>>*/
  else if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE)
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	7cdb      	ldrb	r3, [r3, #19]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <CAN001_ConfigMsgObj+0x84>
  {
    /* Reset MSGVAL bit */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f04f 0220 	mov.w	r2, #32
 800512e:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 8005130:	f04f 0300 	mov.w	r3, #0
 8005134:	61fb      	str	r3, [r7, #28]
 8005136:	e00e      	b.n	8005156 <CAN001_ConfigMsgObj+0xa2>
  } /* if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE) */
  else
  {
    CAN001_lConfigMORegs(SwMsgObjptr, (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U)));
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	7b9a      	ldrb	r2, [r3, #14]
 800513c:	79fb      	ldrb	r3, [r7, #7]
 800513e:	18d3      	adds	r3, r2, r3
 8005140:	b2db      	uxtb	r3, r3
 8005142:	f103 33ff 	add.w	r3, r3, #4294967295
 8005146:	b2db      	uxtb	r3, r3
 8005148:	68b8      	ldr	r0, [r7, #8]
 800514a:	4619      	mov	r1, r3
 800514c:	f7ff fd9a 	bl	8004c84 <CAN001_lConfigMORegs>
    Error = (uint32_t)DAVEApp_SUCCESS;
 8005150:	f04f 0300 	mov.w	r3, #0
 8005154:	61fb      	str	r3, [r7, #28]
  } /*if (SwMsgObjptr->MsgObjEN == CAN001_ENABLE)*/
  
  return Error;
 8005156:	69fb      	ldr	r3, [r7, #28]
}
 8005158:	4618      	mov	r0, r3
 800515a:	f107 0720 	add.w	r7, r7, #32
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop

08005164 <CAN001_SendDataFrame>:
 *  for sending data frame
 */

 
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8005170:	f04f 0305 	mov.w	r3, #5
 8005174:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	7b9a      	ldrb	r2, [r3, #14]
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	18d3      	adds	r3, r2, r3
 800517e:	b2db      	uxtb	r3, r3
 8005180:	f103 33ff 	add.w	r3, r3, #4294967295
 8005184:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8005186:	7cfb      	ldrb	r3, [r7, #19]
 8005188:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800518c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005190:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005194:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is not a transmit message object */
  /*<<<DD_CAN001_API_4_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800519e:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d003      	beq.n	80051ae <CAN001_SendDataFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80051a6:	f04f 0301 	mov.w	r3, #1
 80051aa:	617b      	str	r3, [r7, #20]
 80051ac:	e01e      	b.n	80051ec <CAN001_SendDataFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	f003 0320 	and.w	r3, r3, #32
 80051b6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d103      	bne.n	80051c6 <CAN001_SendDataFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 80051be:	f04f 0303 	mov.w	r3, #3
 80051c2:	617b      	str	r3, [r7, #20]
 80051c4:	e012      	b.n	80051ec <CAN001_SendDataFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_4_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d103      	bne.n	80051de <CAN001_SendDataFrame+0x7a>
                                                 CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 80051d6:	f04f 0304 	mov.w	r3, #4
 80051da:	617b      	str	r3, [r7, #20]
 80051dc:	e006      	b.n	80051ec <CAN001_SendDataFrame+0x88>
  }
  else
  {
    /* set TXRQ bit */
    /*<<<DD_CAN001_API_4_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051e4:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 80051ec:	697b      	ldr	r3, [r7, #20]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	f107 071c 	add.w	r7, r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop

080051fc <CAN001_SendRemoteFrame>:
 *	This function is will put a transmit request to receive message object     
 *  for sending remote frame
 */

status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	460b      	mov	r3, r1
 8005206:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = 0U;
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	7b9a      	ldrb	r2, [r3, #14]
 8005212:	78fb      	ldrb	r3, [r7, #3]
 8005214:	18d3      	adds	r3, r2, r3
 8005216:	b2db      	uxtb	r3, r3
 8005218:	f103 33ff 	add.w	r3, r3, #4294967295
 800521c:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 800521e:	7cfb      	ldrb	r3, [r7, #19]
 8005220:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005224:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005228:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800522c:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
 
  DBG002_N ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_5_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	69db      	ldr	r3, [r3, #28]
 8005232:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005236:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <CAN001_SendRemoteFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 800523e:	f04f 0301 	mov.w	r3, #1
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	e01e      	b.n	8005284 <CAN001_SendRemoteFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	f003 0320 	and.w	r3, r3, #32
 800524e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005252:	2b00      	cmp	r3, #0
 8005254:	d103      	bne.n	800525e <CAN001_SendRemoteFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    		
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 8005256:	f04f 0303 	mov.w	r3, #3
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e012      	b.n	8005284 <CAN001_SendRemoteFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_5_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005266:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800526a:	2b01      	cmp	r3, #1
 800526c:	d103      	bne.n	8005276 <CAN001_SendRemoteFrame+0x7a>
                                                CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 800526e:	f04f 0304 	mov.w	r3, #4
 8005272:	617b      	str	r3, [r7, #20]
 8005274:	e006      	b.n	8005284 <CAN001_SendRemoteFrame+0x88>
  }
  else
  {
    /* Put transmit request to message object */
    /*<<<DD_CAN001_API_5_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800527c:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 8005284:	697b      	ldr	r3, [r7, #20]
}
 8005286:	4618      	mov	r0, r3
 8005288:	f107 071c 	add.w	r7, r7, #28
 800528c:	46bd      	mov	sp, r7
 800528e:	bc80      	pop	{r7}
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop

08005294 <CAN001_ReadMsgObj>:
(
 const CAN001_HandleType* Handle,
 CAN001_MessageHandleType* SwMsgObjptr,
 uint8_t MsgObjnr
)
{
 8005294:	b480      	push	{r7}
 8005296:	b089      	sub	sp, #36	; 0x24
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	4613      	mov	r3, r2
 80052a0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 80052a2:	f04f 0305 	mov.w	r3, #5
 80052a6:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 80052a8:	f04f 0300 	mov.w	r3, #0
 80052ac:	61bb      	str	r3, [r7, #24]
  bool RxPnd = 0U;
 80052ae:	f04f 0300 	mov.w	r3, #0
 80052b2:	75fb      	strb	r3, [r7, #23]
  bool NewData = 0U;
 80052b4:	f04f 0300 	mov.w	r3, #0
 80052b8:	75bb      	strb	r3, [r7, #22]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	7b9a      	ldrb	r2, [r3, #14]
 80052be:	79fb      	ldrb	r3, [r7, #7]
 80052c0:	18d3      	adds	r3, r2, r3
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80052c8:	757b      	strb	r3, [r7, #21]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                 GET_MO_OFFSET(MsgNo);
 80052ca:	7d7b      	ldrb	r3, [r7, #21]
 80052cc:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80052d0:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80052d4:	ea4f 1343 	mov.w	r3, r3, lsl #5
  uint32_t Count = 0U;
  bool RxPnd = 0U;
  bool NewData = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80052d8:	613b      	str	r3, [r7, #16]
                 GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_6_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052e2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <CAN001_ReadMsgObj+0x5e>
                                   CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80052ea:	f04f 0301 	mov.w	r3, #1
 80052ee:	61fb      	str	r3, [r7, #28]
 80052f0:	e0ca      	b.n	8005488 <CAN001_ReadMsgObj+0x1f4>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if reception is ongoing on message object */
  /*<<<DD_CAN001_API_6_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_RXUPD_Msk, \
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d103      	bne.n	800530a <CAN001_ReadMsgObj+0x76>
                                         CAN_MO_MOSTAT_RXUPD_Pos) == 1U)
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 8005302:	f04f 0304 	mov.w	r3, #4
 8005306:	61fb      	str	r3, [r7, #28]
 8005308:	e0be      	b.n	8005488 <CAN001_ReadMsgObj+0x1f4>
  {
    /* read message parameters */
    /*<<<DD_CAN001_API_6_3>>>*/
    do
    {
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f04f 0208 	mov.w	r2, #8
 8005310:	61da      	str	r2, [r3, #28]
      if((RD_REG(CAN_MOxRegs->MOAR, CAN_MO_MOAR_IDE_Msk , \
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800531a:	ea4f 7353 	mov.w	r3, r3, lsr #29
 800531e:	2b00      	cmp	r3, #0
 8005320:	d12e      	bne.n	8005380 <CAN001_ReadMsgObj+0xec>
                         CAN_MO_MOAR_IDE_Pos)) == 0U)
      {
        SwMsgObjptr->IDExten = (uint8_t)STANDARDTYPE;
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f04f 0200 	mov.w	r2, #0
 8005328:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = (CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	f04f 0300 	mov.w	r3, #0
 8005332:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8005336:	4013      	ands	r3, r2
 8005338:	ea4f 4293 	mov.w	r2, r3, lsr #18
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	601a      	str	r2, [r3, #0]
                                                    CAN_MO_MOAR_STDID_Pos;
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005348:	ea4f 7353 	mov.w	r3, r3, lsr #29
 800534c:	b2da      	uxtb	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	725a      	strb	r2, [r3, #9]
                             CAN_MO_MOAMR_MIDE_Pos);
        if(SwMsgObjptr->IDEMask == 1U)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	7a5b      	ldrb	r3, [r3, #9]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d10b      	bne.n	8005372 <CAN001_ReadMsgObj+0xde>
        {
          SwMsgObjptr->IDMask = (CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	f04f 0300 	mov.w	r3, #0
 8005362:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8005366:	4013      	ands	r3, r2
 8005368:	ea4f 4293 	mov.w	r2, r3, lsr #18
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	605a      	str	r2, [r3, #4]
 8005370:	e01f      	b.n	80053b2 <CAN001_ReadMsgObj+0x11e>
     	                                             CAN_MO_MOAR_STDID_Pos;
        }
        else
        {
     	   SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	605a      	str	r2, [r3, #4]
 800537e:	e018      	b.n	80053b2 <CAN001_ReadMsgObj+0x11e>
        }
      }
      else
      {
        SwMsgObjptr->IDExten = (uint8_t)EXTENDEDTYPE;
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f04f 0201 	mov.w	r2, #1
 8005386:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_ID_Msk;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	601a      	str	r2, [r3, #0]
        SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	605a      	str	r2, [r3, #4]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053a8:	ea4f 7353 	mov.w	r3, r3, lsr #29
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	725a      	strb	r2, [r3, #9]
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80053ba:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	729a      	strb	r2, [r3, #10]
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	61bb      	str	r3, [r7, #24]
 80053ca:	e03b      	b.n	8005444 <CAN001_ReadMsgObj+0x1b0>
      {
        if(Count < 4U)
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	2b03      	cmp	r3, #3
 80053d0:	d816      	bhi.n	8005400 <CAN001_ReadMsgObj+0x16c>
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAL, \
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	691a      	ldr	r2, [r3, #16]
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80053dc:	f04f 01ff 	mov.w	r1, #255	; 0xff
 80053e0:	fa01 f303 	lsl.w	r3, r1, r3
 80053e4:	401a      	ands	r2, r3
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80053ec:	fa22 f303 	lsr.w	r3, r2, r3
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	68b9      	ldr	r1, [r7, #8]
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	18cb      	adds	r3, r1, r3
 80053f8:	f103 0308 	add.w	r3, r3, #8
 80053fc:	70da      	strb	r2, [r3, #3]
 80053fe:	e01d      	b.n	800543c <CAN001_ReadMsgObj+0x1a8>
                                  (CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
                                                            (Count*8U));
        }
        else
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	695a      	ldr	r2, [r3, #20]
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800540a:	f1a3 0304 	sub.w	r3, r3, #4
 800540e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005412:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005416:	fa01 f303 	lsl.w	r3, r1, r3
 800541a:	401a      	ands	r2, r3
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005422:	f1a3 0304 	sub.w	r3, r3, #4
 8005426:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800542a:	fa22 f303 	lsr.w	r3, r2, r3
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68b9      	ldr	r1, [r7, #8]
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	18cb      	adds	r3, r1, r3
 8005436:	f103 0308 	add.w	r3, r3, #8
 800543a:	70da      	strb	r2, [r3, #3]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	f103 0301 	add.w	r3, r3, #1
 8005442:	61bb      	str	r3, [r7, #24]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	7a9b      	ldrb	r3, [r3, #10]
 8005448:	461a      	mov	r2, r3
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	429a      	cmp	r2, r3
 800544e:	d8bd      	bhi.n	80053cc <CAN001_ReadMsgObj+0x138>
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
                                   (CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)) ,\
                                                            ((Count-4U)*8U));
        }
      }
      RxPnd = (bool)CHECK_RXPND_BIT();
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800545c:	75fb      	strb	r3, [r7, #23]
      NewData = (bool)CHECK_NEWDATA_BIT();
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800546a:	75bb      	strb	r3, [r7, #22]
    } while((RxPnd != 0U) && (NewData != 0U));
 800546c:	7dfb      	ldrb	r3, [r7, #23]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <CAN001_ReadMsgObj+0x1e6>
 8005472:	7dbb      	ldrb	r3, [r7, #22]
 8005474:	2b00      	cmp	r3, #0
 8005476:	f47f af48 	bne.w	800530a <CAN001_ReadMsgObj+0x76>
     SwMsgObjptr->MsgObjType = RECMSGOBJ;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f04f 0200 	mov.w	r2, #0
 8005480:	751a      	strb	r2, [r3, #20]
     Error = (uint32_t)DAVEApp_SUCCESS;
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 8005488:	69fb      	ldr	r3, [r7, #28]
}
 800548a:	4618      	mov	r0, r3
 800548c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005490:	46bd      	mov	sp, r7
 8005492:	bc80      	pop	{r7}
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop

08005498 <CAN001_UpdateMODataRegisters>:
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr,
  uint8_t DataLength, 
  const uint8_t* DataPtr
)
{
 8005498:	b480      	push	{r7}
 800549a:	b089      	sub	sp, #36	; 0x24
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	607b      	str	r3, [r7, #4]
 80054a2:	460b      	mov	r3, r1
 80054a4:	72fb      	strb	r3, [r7, #11]
 80054a6:	4613      	mov	r3, r2
 80054a8:	72bb      	strb	r3, [r7, #10]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 80054aa:	f04f 0305 	mov.w	r3, #5
 80054ae:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	61bb      	str	r3, [r7, #24]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	7b9a      	ldrb	r2, [r3, #14]
 80054ba:	7afb      	ldrb	r3, [r7, #11]
 80054bc:	18d3      	adds	r3, r2, r3
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80054c4:	75fb      	strb	r3, [r7, #23]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 80054c6:	7dfb      	ldrb	r3, [r7, #23]
 80054c8:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80054cc:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80054d0:	ea4f 1343 	mov.w	r3, r3, lsl #5
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint32_t Count = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80054d4:	613b      	str	r3, [r7, #16]
                  GET_MO_OFFSET(MsgNo);
  
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  if (DataLength > 8U)
 80054d6:	7abb      	ldrb	r3, [r7, #10]
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d903      	bls.n	80054e4 <CAN001_UpdateMODataRegisters+0x4c>
  {
    Error = (uint32_t)CAN001_INVALID_INPUT;
 80054dc:	f04f 0306 	mov.w	r3, #6
 80054e0:	61fb      	str	r3, [r7, #28]
 80054e2:	e082      	b.n	80055ea <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message object is not a transmit message object */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	69db      	ldr	r3, [r3, #28]
 80054e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d003      	beq.n	80054fc <CAN001_UpdateMODataRegisters+0x64>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80054f4:	f04f 0301 	mov.w	r3, #1
 80054f8:	61fb      	str	r3, [r7, #28]
 80054fa:	e076      	b.n	80055ea <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f04f 0220 	mov.w	r2, #32
 8005502:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8005504:	7abb      	ldrb	r3, [r7, #10]
 8005506:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800550a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005516:	431a      	orrs	r2, r3
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	601a      	str	r2, [r3, #0]
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	61bb      	str	r3, [r7, #24]
 8005522:	e055      	b.n	80055d0 <CAN001_UpdateMODataRegisters+0x138>
    {
      if(Count < 4U)
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	2b03      	cmp	r3, #3
 8005528:	d821      	bhi.n	800556e <CAN001_UpdateMODataRegisters+0xd6>
      {
        WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << (Count*8U)) , \
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	18d3      	adds	r3, r2, r3
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	461a      	mov	r2, r3
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800553a:	fa02 f203 	lsl.w	r2, r2, r3
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005544:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005548:	fa01 f303 	lsl.w	r3, r1, r3
 800554c:	401a      	ands	r2, r3
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	6919      	ldr	r1, [r3, #16]
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005558:	f04f 00ff 	mov.w	r0, #255	; 0xff
 800555c:	fa00 f303 	lsl.w	r3, r0, r3
 8005560:	ea6f 0303 	mvn.w	r3, r3
 8005564:	400b      	ands	r3, r1
 8005566:	431a      	orrs	r2, r3
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	611a      	str	r2, [r3, #16]
 800556c:	e02c      	b.n	80055c8 <CAN001_UpdateMODataRegisters+0x130>
                                        (Count*8U), (uint32_t)(*(DataPtr + Count)));
      }
      else
      {
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	18d3      	adds	r3, r2, r3
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800557e:	f1a3 0304 	sub.w	r3, r3, #4
 8005582:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005586:	fa02 f203 	lsl.w	r2, r2, r3
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005590:	f1a3 0304 	sub.w	r3, r3, #4
 8005594:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005598:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800559c:	fa01 f303 	lsl.w	r3, r1, r3
 80055a0:	401a      	ands	r2, r3
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	6959      	ldr	r1, [r3, #20]
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80055ac:	f1a3 0304 	sub.w	r3, r3, #4
 80055b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80055b4:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80055b8:	fa00 f303 	lsl.w	r3, r0, r3
 80055bc:	ea6f 0303 	mvn.w	r3, r3
 80055c0:	400b      	ands	r3, r1
 80055c2:	431a      	orrs	r2, r3
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	615a      	str	r2, [r3, #20]
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	f103 0301 	add.w	r3, r3, #1
 80055ce:	61bb      	str	r3, [r7, #24]
 80055d0:	7aba      	ldrb	r2, [r7, #10]
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d8a5      	bhi.n	8005524 <CAN001_UpdateMODataRegisters+0x8c>
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                   ((Count-4U)*8U), (uint32_t)(*(DataPtr + Count)));
      }
    }
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1, NEWDATA and RXEN */
    CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	f04f 0340 	mov.w	r3, #64	; 0x40
 80055de:	f2c0 63a8 	movt	r3, #1704	; 0x6a8
 80055e2:	61d3      	str	r3, [r2, #28]
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk | \
                        CAN_MO_MOCTR_SETNEWDAT_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_RESRTSEL_Msk);
    Error = (uint32_t)DAVEApp_SUCCESS;
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 80055ea:	69fb      	ldr	r3, [r7, #28]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bc80      	pop	{r7}
 80055f6:	4770      	bx	lr

080055f8 <CAN001_GetMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
 )
{
 80055f8:	b480      	push	{r7}
 80055fa:	b087      	sub	sp, #28
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	4613      	mov	r3, r2
 8005602:	460a      	mov	r2, r1
 8005604:	70fa      	strb	r2, [r7, #3]
 8005606:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005608:	f04f 0305 	mov.w	r3, #5
 800560c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	7b9a      	ldrb	r2, [r3, #14]
 8005612:	78fb      	ldrb	r3, [r7, #3]
 8005614:	18d3      	adds	r3, r2, r3
 8005616:	b2db      	uxtb	r3, r3
 8005618:	f103 33ff 	add.w	r3, r3, #4294967295
 800561c:	74fb      	strb	r3, [r7, #19]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 800561e:	7cfb      	ldrb	r3, [r7, #19]
 8005620:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005624:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005628:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800562c:	60fb      	str	r3, [r7, #12]
    DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    DBG002_N((NewMsgStatus != RECEIVE_PENDING) && (NewMsgStatus != TRANSMIT_PENDING) \
      && (NewMsgStatus != NEW_DATA) && (NewMsgStatus != MESSAGE_LOST));

    /* Check message object status */
    if((CAN_MOxRegs->MOSTAT & (uint32_t)NewMsgStatus) != 0U)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	78bb      	ldrb	r3, [r7, #2]
 8005634:	4013      	ands	r3, r2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <CAN001_GetMOFlagStatus+0x4a>
    {
      Status = (uint32_t)CAN_SET;
 800563a:	f04f 0301 	mov.w	r3, #1
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	e002      	b.n	8005648 <CAN001_GetMOFlagStatus+0x50>
    }
    else
    {
      Status = (uint32_t)CAN_RESET;
 8005642:	f04f 0300 	mov.w	r3, #0
 8005646:	617b      	str	r3, [r7, #20]
    }
  }while(0);

  return Status;
 8005648:	697b      	ldr	r3, [r7, #20]
}
 800564a:	4618      	mov	r0, r3
 800564c:	f107 071c 	add.w	r7, r7, #28
 8005650:	46bd      	mov	sp, r7
 8005652:	bc80      	pop	{r7}
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop

08005658 <CAN001_GetNodeFlagStatus>:
status_t CAN001_GetNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	460b      	mov	r3, r1
 8005662:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005664:	f04f 0305 	mov.w	r3, #5
 8005668:	60fb      	str	r3, [r7, #12]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	60bb      	str	r3, [r7, #8]
  DBG002_N((NewNodeStatus != CAN001_ALERT_STATUS) && (NewNodeStatus != CAN001_ERROR_WARN_STATUS) \
     && (NewNodeStatus != CAN001_BUS_OFF_STATUS) && (NewNodeStatus  != CAN001_LIST_LENGTH_ERROR)\
     && (NewNodeStatus != CAN001_LIST_OBJECT_ERROR));

  /* Check Node status */
  if ((CAN_NodexRegs->NSR & (uint32_t)NewNodeStatus) != 0U)
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	887b      	ldrh	r3, [r7, #2]
 8005676:	4013      	ands	r3, r2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d003      	beq.n	8005684 <CAN001_GetNodeFlagStatus+0x2c>
  {
    Status = (uint32_t)CAN_SET;
 800567c:	f04f 0301 	mov.w	r3, #1
 8005680:	60fb      	str	r3, [r7, #12]
 8005682:	e002      	b.n	800568a <CAN001_GetNodeFlagStatus+0x32>
  }
  else 
  {
    Status = (uint32_t)CAN_RESET;
 8005684:	f04f 0300 	mov.w	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
  }          

  return Status;
 800568a:	68fb      	ldr	r3, [r7, #12]
}
 800568c:	4618      	mov	r0, r3
 800568e:	f107 0714 	add.w	r7, r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr

08005698 <CAN001_GetMOPndRegisterBitStatus>:
status_t CAN001_GetMOPndRegisterBitStatus
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr
)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 80056a4:	f04f 0305 	mov.w	r3, #5
 80056a8:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset;
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	7b1b      	ldrb	r3, [r3, #12]
 80056ae:	461a      	mov	r2, r3
 80056b0:	f245 0350 	movw	r3, #20560	; 0x5050
 80056b4:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80056b8:	18d3      	adds	r3, r2, r3
 80056ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80056be:	60bb      	str	r3, [r7, #8]
  Status = RD_REG((*MsgPndRegOffset), (CAN_MSPND_PND_Msk << (MsgObjnr-1U)), \
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	78fb      	ldrb	r3, [r7, #3]
 80056c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80056ca:	f04f 31ff 	mov.w	r1, #4294967295
 80056ce:	fa01 f303 	lsl.w	r3, r1, r3
 80056d2:	401a      	ands	r2, r3
 80056d4:	78fb      	ldrb	r3, [r7, #3]
 80056d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80056da:	fa22 f303 	lsr.w	r3, r2, r3
 80056de:	60fb      	str	r3, [r7, #12]
                                                                  (MsgObjnr-1U));
 
  return Status;
 80056e0:	68fb      	ldr	r3, [r7, #12]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	f107 0714 	add.w	r7, r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bc80      	pop	{r7}
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop

080056f0 <CAN001_ClearMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	4613      	mov	r3, r2
 80056fa:	460a      	mov	r2, r1
 80056fc:	70fa      	strb	r2, [r7, #3]
 80056fe:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005700:	f04f 0305 	mov.w	r3, #5
 8005704:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	7b9a      	ldrb	r2, [r3, #14]
 800570a:	78fb      	ldrb	r3, [r7, #3]
 800570c:	18d3      	adds	r3, r2, r3
 800570e:	b2db      	uxtb	r3, r3
 8005710:	f103 33ff 	add.w	r3, r3, #4294967295
 8005714:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8005716:	7cfb      	ldrb	r3, [r7, #19]
 8005718:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800571c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005720:	ea4f 1343 	mov.w	r3, r3, lsl #5
)
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005724:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8005726:	78fb      	ldrb	r3, [r7, #3]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d004      	beq.n	8005736 <CAN001_ClearMOFlagStatus+0x46>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	7bdb      	ldrb	r3, [r3, #15]
 8005730:	78fa      	ldrb	r2, [r7, #3]
 8005732:	429a      	cmp	r2, r3
 8005734:	d903      	bls.n	800573e <CAN001_ClearMOFlagStatus+0x4e>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8005736:	f04f 0302 	mov.w	r3, #2
 800573a:	617b      	str	r3, [r7, #20]
 800573c:	e007      	b.n	800574e <CAN001_ClearMOFlagStatus+0x5e>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN001_CLEAR_MO_STATUS_MASK & (uint32_t)NewMsgStatus;
 800573e:	78bb      	ldrb	r3, [r7, #2]
 8005740:	f003 021b 	and.w	r2, r3, #27
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	61da      	str	r2, [r3, #28]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005748:	f04f 0300 	mov.w	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
  }
 
  return Status;
 800574e:	697b      	ldr	r3, [r7, #20]
}	
 8005750:	4618      	mov	r0, r3
 8005752:	f107 071c 	add.w	r7, r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <CAN001_ClearNodeFlagStatus>:
void CAN001_ClearNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	460b      	mov	r3, r1
 8005766:	807b      	strh	r3, [r7, #2]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	60fb      	str	r3, [r7, #12]
 
  CAN_NodexRegs->NSR &= ~((uint32_t)NewNodeStatus & \
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	887b      	ldrh	r3, [r7, #2]
 8005774:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
 8005778:	ea6f 0303 	mvn.w	r3, r3
 800577c:	401a      	ands	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	605a      	str	r2, [r3, #4]
                                              CAN001_CLEAR_NODE_STATUS_MASK); 	
 
}
 8005782:	f107 0714 	add.w	r7, r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	bc80      	pop	{r7}
 800578a:	4770      	bx	lr

0800578c <CAN001_ClearMOPndRegisterBit>:
/*  These function is used to clear message pending register bit
 *  of specific message object.
 */

status_t CAN001_ClearMOPndRegisterBit(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005798:	f04f 0305 	mov.w	r3, #5
 800579c:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset = 0;
 800579e:	f04f 0300 	mov.w	r3, #0
 80057a2:	60bb      	str	r3, [r7, #8]
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 80057a4:	78fb      	ldrb	r3, [r7, #3]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d004      	beq.n	80057b4 <CAN001_ClearMOPndRegisterBit+0x28>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	7bdb      	ldrb	r3, [r3, #15]
 80057ae:	78fa      	ldrb	r2, [r7, #3]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d903      	bls.n	80057bc <CAN001_ClearMOPndRegisterBit+0x30>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 80057b4:	f04f 0302 	mov.w	r3, #2
 80057b8:	60fb      	str	r3, [r7, #12]
 80057ba:	e01b      	b.n	80057f4 <CAN001_ClearMOPndRegisterBit+0x68>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	7b1b      	ldrb	r3, [r3, #12]
 80057c0:	461a      	mov	r2, r3
 80057c2:	f245 0350 	movw	r3, #20560	; 0x5050
 80057c6:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80057ca:	18d3      	adds	r3, r2, r3
 80057cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057d0:	60bb      	str	r3, [r7, #8]
    CLR_BIT((*MsgPndRegOffset), (MsgObjnr-1U));
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80057dc:	f04f 0101 	mov.w	r1, #1
 80057e0:	fa01 f303 	lsl.w	r3, r1, r3
 80057e4:	ea6f 0303 	mvn.w	r3, r3
 80057e8:	401a      	ands	r2, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	601a      	str	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	60fb      	str	r3, [r7, #12]
  }
 
  return Status;
 80057f4:	68fb      	ldr	r3, [r7, #12]
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	f107 0714 	add.w	r7, r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bc80      	pop	{r7}
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop

08005804 <__aeabi_drsub>:
 8005804:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005808:	e002      	b.n	8005810 <__adddf3>
 800580a:	bf00      	nop

0800580c <__aeabi_dsub>:
 800580c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005810 <__adddf3>:
 8005810:	b530      	push	{r4, r5, lr}
 8005812:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005816:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800581a:	ea94 0f05 	teq	r4, r5
 800581e:	bf08      	it	eq
 8005820:	ea90 0f02 	teqeq	r0, r2
 8005824:	bf1f      	itttt	ne
 8005826:	ea54 0c00 	orrsne.w	ip, r4, r0
 800582a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800582e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005832:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005836:	f000 80e2 	beq.w	80059fe <__adddf3+0x1ee>
 800583a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800583e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005842:	bfb8      	it	lt
 8005844:	426d      	neglt	r5, r5
 8005846:	dd0c      	ble.n	8005862 <__adddf3+0x52>
 8005848:	442c      	add	r4, r5
 800584a:	ea80 0202 	eor.w	r2, r0, r2
 800584e:	ea81 0303 	eor.w	r3, r1, r3
 8005852:	ea82 0000 	eor.w	r0, r2, r0
 8005856:	ea83 0101 	eor.w	r1, r3, r1
 800585a:	ea80 0202 	eor.w	r2, r0, r2
 800585e:	ea81 0303 	eor.w	r3, r1, r3
 8005862:	2d36      	cmp	r5, #54	; 0x36
 8005864:	bf88      	it	hi
 8005866:	bd30      	pophi	{r4, r5, pc}
 8005868:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800586c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005870:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005874:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005878:	d002      	beq.n	8005880 <__adddf3+0x70>
 800587a:	4240      	negs	r0, r0
 800587c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005880:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005884:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005888:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800588c:	d002      	beq.n	8005894 <__adddf3+0x84>
 800588e:	4252      	negs	r2, r2
 8005890:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005894:	ea94 0f05 	teq	r4, r5
 8005898:	f000 80a7 	beq.w	80059ea <__adddf3+0x1da>
 800589c:	f1a4 0401 	sub.w	r4, r4, #1
 80058a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80058a4:	db0d      	blt.n	80058c2 <__adddf3+0xb2>
 80058a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80058aa:	fa22 f205 	lsr.w	r2, r2, r5
 80058ae:	1880      	adds	r0, r0, r2
 80058b0:	f141 0100 	adc.w	r1, r1, #0
 80058b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80058b8:	1880      	adds	r0, r0, r2
 80058ba:	fa43 f305 	asr.w	r3, r3, r5
 80058be:	4159      	adcs	r1, r3
 80058c0:	e00e      	b.n	80058e0 <__adddf3+0xd0>
 80058c2:	f1a5 0520 	sub.w	r5, r5, #32
 80058c6:	f10e 0e20 	add.w	lr, lr, #32
 80058ca:	2a01      	cmp	r2, #1
 80058cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80058d0:	bf28      	it	cs
 80058d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80058d6:	fa43 f305 	asr.w	r3, r3, r5
 80058da:	18c0      	adds	r0, r0, r3
 80058dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80058e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80058e4:	d507      	bpl.n	80058f6 <__adddf3+0xe6>
 80058e6:	f04f 0e00 	mov.w	lr, #0
 80058ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80058ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80058f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80058f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80058fa:	d31b      	bcc.n	8005934 <__adddf3+0x124>
 80058fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005900:	d30c      	bcc.n	800591c <__adddf3+0x10c>
 8005902:	0849      	lsrs	r1, r1, #1
 8005904:	ea5f 0030 	movs.w	r0, r0, rrx
 8005908:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800590c:	f104 0401 	add.w	r4, r4, #1
 8005910:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005914:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005918:	f080 809a 	bcs.w	8005a50 <__adddf3+0x240>
 800591c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005920:	bf08      	it	eq
 8005922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005926:	f150 0000 	adcs.w	r0, r0, #0
 800592a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800592e:	ea41 0105 	orr.w	r1, r1, r5
 8005932:	bd30      	pop	{r4, r5, pc}
 8005934:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005938:	4140      	adcs	r0, r0
 800593a:	eb41 0101 	adc.w	r1, r1, r1
 800593e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005942:	f1a4 0401 	sub.w	r4, r4, #1
 8005946:	d1e9      	bne.n	800591c <__adddf3+0x10c>
 8005948:	f091 0f00 	teq	r1, #0
 800594c:	bf04      	itt	eq
 800594e:	4601      	moveq	r1, r0
 8005950:	2000      	moveq	r0, #0
 8005952:	fab1 f381 	clz	r3, r1
 8005956:	bf08      	it	eq
 8005958:	3320      	addeq	r3, #32
 800595a:	f1a3 030b 	sub.w	r3, r3, #11
 800595e:	f1b3 0220 	subs.w	r2, r3, #32
 8005962:	da0c      	bge.n	800597e <__adddf3+0x16e>
 8005964:	320c      	adds	r2, #12
 8005966:	dd08      	ble.n	800597a <__adddf3+0x16a>
 8005968:	f102 0c14 	add.w	ip, r2, #20
 800596c:	f1c2 020c 	rsb	r2, r2, #12
 8005970:	fa01 f00c 	lsl.w	r0, r1, ip
 8005974:	fa21 f102 	lsr.w	r1, r1, r2
 8005978:	e00c      	b.n	8005994 <__adddf3+0x184>
 800597a:	f102 0214 	add.w	r2, r2, #20
 800597e:	bfd8      	it	le
 8005980:	f1c2 0c20 	rsble	ip, r2, #32
 8005984:	fa01 f102 	lsl.w	r1, r1, r2
 8005988:	fa20 fc0c 	lsr.w	ip, r0, ip
 800598c:	bfdc      	itt	le
 800598e:	ea41 010c 	orrle.w	r1, r1, ip
 8005992:	4090      	lslle	r0, r2
 8005994:	1ae4      	subs	r4, r4, r3
 8005996:	bfa2      	ittt	ge
 8005998:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800599c:	4329      	orrge	r1, r5
 800599e:	bd30      	popge	{r4, r5, pc}
 80059a0:	ea6f 0404 	mvn.w	r4, r4
 80059a4:	3c1f      	subs	r4, #31
 80059a6:	da1c      	bge.n	80059e2 <__adddf3+0x1d2>
 80059a8:	340c      	adds	r4, #12
 80059aa:	dc0e      	bgt.n	80059ca <__adddf3+0x1ba>
 80059ac:	f104 0414 	add.w	r4, r4, #20
 80059b0:	f1c4 0220 	rsb	r2, r4, #32
 80059b4:	fa20 f004 	lsr.w	r0, r0, r4
 80059b8:	fa01 f302 	lsl.w	r3, r1, r2
 80059bc:	ea40 0003 	orr.w	r0, r0, r3
 80059c0:	fa21 f304 	lsr.w	r3, r1, r4
 80059c4:	ea45 0103 	orr.w	r1, r5, r3
 80059c8:	bd30      	pop	{r4, r5, pc}
 80059ca:	f1c4 040c 	rsb	r4, r4, #12
 80059ce:	f1c4 0220 	rsb	r2, r4, #32
 80059d2:	fa20 f002 	lsr.w	r0, r0, r2
 80059d6:	fa01 f304 	lsl.w	r3, r1, r4
 80059da:	ea40 0003 	orr.w	r0, r0, r3
 80059de:	4629      	mov	r1, r5
 80059e0:	bd30      	pop	{r4, r5, pc}
 80059e2:	fa21 f004 	lsr.w	r0, r1, r4
 80059e6:	4629      	mov	r1, r5
 80059e8:	bd30      	pop	{r4, r5, pc}
 80059ea:	f094 0f00 	teq	r4, #0
 80059ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80059f2:	bf06      	itte	eq
 80059f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80059f8:	3401      	addeq	r4, #1
 80059fa:	3d01      	subne	r5, #1
 80059fc:	e74e      	b.n	800589c <__adddf3+0x8c>
 80059fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005a02:	bf18      	it	ne
 8005a04:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005a08:	d029      	beq.n	8005a5e <__adddf3+0x24e>
 8005a0a:	ea94 0f05 	teq	r4, r5
 8005a0e:	bf08      	it	eq
 8005a10:	ea90 0f02 	teqeq	r0, r2
 8005a14:	d005      	beq.n	8005a22 <__adddf3+0x212>
 8005a16:	ea54 0c00 	orrs.w	ip, r4, r0
 8005a1a:	bf04      	itt	eq
 8005a1c:	4619      	moveq	r1, r3
 8005a1e:	4610      	moveq	r0, r2
 8005a20:	bd30      	pop	{r4, r5, pc}
 8005a22:	ea91 0f03 	teq	r1, r3
 8005a26:	bf1e      	ittt	ne
 8005a28:	2100      	movne	r1, #0
 8005a2a:	2000      	movne	r0, #0
 8005a2c:	bd30      	popne	{r4, r5, pc}
 8005a2e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005a32:	d105      	bne.n	8005a40 <__adddf3+0x230>
 8005a34:	0040      	lsls	r0, r0, #1
 8005a36:	4149      	adcs	r1, r1
 8005a38:	bf28      	it	cs
 8005a3a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005a3e:	bd30      	pop	{r4, r5, pc}
 8005a40:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005a44:	bf3c      	itt	cc
 8005a46:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8005a4a:	bd30      	popcc	{r4, r5, pc}
 8005a4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005a50:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005a54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005a58:	f04f 0000 	mov.w	r0, #0
 8005a5c:	bd30      	pop	{r4, r5, pc}
 8005a5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005a62:	bf1a      	itte	ne
 8005a64:	4619      	movne	r1, r3
 8005a66:	4610      	movne	r0, r2
 8005a68:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005a6c:	bf1c      	itt	ne
 8005a6e:	460b      	movne	r3, r1
 8005a70:	4602      	movne	r2, r0
 8005a72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005a76:	bf06      	itte	eq
 8005a78:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005a7c:	ea91 0f03 	teqeq	r1, r3
 8005a80:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005a84:	bd30      	pop	{r4, r5, pc}
 8005a86:	bf00      	nop

08005a88 <__aeabi_ui2d>:
 8005a88:	f090 0f00 	teq	r0, #0
 8005a8c:	bf04      	itt	eq
 8005a8e:	2100      	moveq	r1, #0
 8005a90:	4770      	bxeq	lr
 8005a92:	b530      	push	{r4, r5, lr}
 8005a94:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005a98:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005a9c:	f04f 0500 	mov.w	r5, #0
 8005aa0:	f04f 0100 	mov.w	r1, #0
 8005aa4:	e750      	b.n	8005948 <__adddf3+0x138>
 8005aa6:	bf00      	nop

08005aa8 <__aeabi_i2d>:
 8005aa8:	f090 0f00 	teq	r0, #0
 8005aac:	bf04      	itt	eq
 8005aae:	2100      	moveq	r1, #0
 8005ab0:	4770      	bxeq	lr
 8005ab2:	b530      	push	{r4, r5, lr}
 8005ab4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005ab8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005abc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005ac0:	bf48      	it	mi
 8005ac2:	4240      	negmi	r0, r0
 8005ac4:	f04f 0100 	mov.w	r1, #0
 8005ac8:	e73e      	b.n	8005948 <__adddf3+0x138>
 8005aca:	bf00      	nop

08005acc <__aeabi_f2d>:
 8005acc:	0042      	lsls	r2, r0, #1
 8005ace:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005ad2:	ea4f 0131 	mov.w	r1, r1, rrx
 8005ad6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8005ada:	bf1f      	itttt	ne
 8005adc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005ae0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005ae4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8005ae8:	4770      	bxne	lr
 8005aea:	f092 0f00 	teq	r2, #0
 8005aee:	bf14      	ite	ne
 8005af0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005af4:	4770      	bxeq	lr
 8005af6:	b530      	push	{r4, r5, lr}
 8005af8:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005afc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005b00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b04:	e720      	b.n	8005948 <__adddf3+0x138>
 8005b06:	bf00      	nop

08005b08 <__aeabi_ul2d>:
 8005b08:	ea50 0201 	orrs.w	r2, r0, r1
 8005b0c:	bf08      	it	eq
 8005b0e:	4770      	bxeq	lr
 8005b10:	b530      	push	{r4, r5, lr}
 8005b12:	f04f 0500 	mov.w	r5, #0
 8005b16:	e00a      	b.n	8005b2e <__aeabi_l2d+0x16>

08005b18 <__aeabi_l2d>:
 8005b18:	ea50 0201 	orrs.w	r2, r0, r1
 8005b1c:	bf08      	it	eq
 8005b1e:	4770      	bxeq	lr
 8005b20:	b530      	push	{r4, r5, lr}
 8005b22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8005b26:	d502      	bpl.n	8005b2e <__aeabi_l2d+0x16>
 8005b28:	4240      	negs	r0, r0
 8005b2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005b2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005b32:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005b36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8005b3a:	f43f aedc 	beq.w	80058f6 <__adddf3+0xe6>
 8005b3e:	f04f 0203 	mov.w	r2, #3
 8005b42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005b46:	bf18      	it	ne
 8005b48:	3203      	addne	r2, #3
 8005b4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005b4e:	bf18      	it	ne
 8005b50:	3203      	addne	r2, #3
 8005b52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8005b56:	f1c2 0320 	rsb	r3, r2, #32
 8005b5a:	fa00 fc03 	lsl.w	ip, r0, r3
 8005b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8005b62:	fa01 fe03 	lsl.w	lr, r1, r3
 8005b66:	ea40 000e 	orr.w	r0, r0, lr
 8005b6a:	fa21 f102 	lsr.w	r1, r1, r2
 8005b6e:	4414      	add	r4, r2
 8005b70:	e6c1      	b.n	80058f6 <__adddf3+0xe6>
 8005b72:	bf00      	nop

08005b74 <__gedf2>:
 8005b74:	f04f 3cff 	mov.w	ip, #4294967295
 8005b78:	e006      	b.n	8005b88 <__cmpdf2+0x4>
 8005b7a:	bf00      	nop

08005b7c <__ledf2>:
 8005b7c:	f04f 0c01 	mov.w	ip, #1
 8005b80:	e002      	b.n	8005b88 <__cmpdf2+0x4>
 8005b82:	bf00      	nop

08005b84 <__cmpdf2>:
 8005b84:	f04f 0c01 	mov.w	ip, #1
 8005b88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8005b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005b98:	bf18      	it	ne
 8005b9a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8005b9e:	d01b      	beq.n	8005bd8 <__cmpdf2+0x54>
 8005ba0:	b001      	add	sp, #4
 8005ba2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8005ba6:	bf0c      	ite	eq
 8005ba8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8005bac:	ea91 0f03 	teqne	r1, r3
 8005bb0:	bf02      	ittt	eq
 8005bb2:	ea90 0f02 	teqeq	r0, r2
 8005bb6:	2000      	moveq	r0, #0
 8005bb8:	4770      	bxeq	lr
 8005bba:	f110 0f00 	cmn.w	r0, #0
 8005bbe:	ea91 0f03 	teq	r1, r3
 8005bc2:	bf58      	it	pl
 8005bc4:	4299      	cmppl	r1, r3
 8005bc6:	bf08      	it	eq
 8005bc8:	4290      	cmpeq	r0, r2
 8005bca:	bf2c      	ite	cs
 8005bcc:	17d8      	asrcs	r0, r3, #31
 8005bce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8005bd2:	f040 0001 	orr.w	r0, r0, #1
 8005bd6:	4770      	bx	lr
 8005bd8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005bdc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005be0:	d102      	bne.n	8005be8 <__cmpdf2+0x64>
 8005be2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8005be6:	d107      	bne.n	8005bf8 <__cmpdf2+0x74>
 8005be8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005bec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005bf0:	d1d6      	bne.n	8005ba0 <__cmpdf2+0x1c>
 8005bf2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8005bf6:	d0d3      	beq.n	8005ba0 <__cmpdf2+0x1c>
 8005bf8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop

08005c00 <__aeabi_cdrcmple>:
 8005c00:	4684      	mov	ip, r0
 8005c02:	4610      	mov	r0, r2
 8005c04:	4662      	mov	r2, ip
 8005c06:	468c      	mov	ip, r1
 8005c08:	4619      	mov	r1, r3
 8005c0a:	4663      	mov	r3, ip
 8005c0c:	e000      	b.n	8005c10 <__aeabi_cdcmpeq>
 8005c0e:	bf00      	nop

08005c10 <__aeabi_cdcmpeq>:
 8005c10:	b501      	push	{r0, lr}
 8005c12:	f7ff ffb7 	bl	8005b84 <__cmpdf2>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	bf48      	it	mi
 8005c1a:	f110 0f00 	cmnmi.w	r0, #0
 8005c1e:	bd01      	pop	{r0, pc}

08005c20 <__aeabi_dcmpeq>:
 8005c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005c24:	f7ff fff4 	bl	8005c10 <__aeabi_cdcmpeq>
 8005c28:	bf0c      	ite	eq
 8005c2a:	2001      	moveq	r0, #1
 8005c2c:	2000      	movne	r0, #0
 8005c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005c32:	bf00      	nop

08005c34 <__aeabi_dcmplt>:
 8005c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005c38:	f7ff ffea 	bl	8005c10 <__aeabi_cdcmpeq>
 8005c3c:	bf34      	ite	cc
 8005c3e:	2001      	movcc	r0, #1
 8005c40:	2000      	movcs	r0, #0
 8005c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8005c46:	bf00      	nop

08005c48 <__aeabi_dcmple>:
 8005c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005c4c:	f7ff ffe0 	bl	8005c10 <__aeabi_cdcmpeq>
 8005c50:	bf94      	ite	ls
 8005c52:	2001      	movls	r0, #1
 8005c54:	2000      	movhi	r0, #0
 8005c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8005c5a:	bf00      	nop

08005c5c <__aeabi_dcmpge>:
 8005c5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005c60:	f7ff ffce 	bl	8005c00 <__aeabi_cdrcmple>
 8005c64:	bf94      	ite	ls
 8005c66:	2001      	movls	r0, #1
 8005c68:	2000      	movhi	r0, #0
 8005c6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8005c6e:	bf00      	nop

08005c70 <__aeabi_dcmpgt>:
 8005c70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005c74:	f7ff ffc4 	bl	8005c00 <__aeabi_cdrcmple>
 8005c78:	bf34      	ite	cc
 8005c7a:	2001      	movcc	r0, #1
 8005c7c:	2000      	movcs	r0, #0
 8005c7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005c82:	bf00      	nop

08005c84 <__libc_init_array>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	4f20      	ldr	r7, [pc, #128]	; (8005d08 <__libc_init_array+0x84>)
 8005c88:	4c20      	ldr	r4, [pc, #128]	; (8005d0c <__libc_init_array+0x88>)
 8005c8a:	1b38      	subs	r0, r7, r4
 8005c8c:	1087      	asrs	r7, r0, #2
 8005c8e:	d017      	beq.n	8005cc0 <__libc_init_array+0x3c>
 8005c90:	1e7a      	subs	r2, r7, #1
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	2501      	movs	r5, #1
 8005c96:	f002 0601 	and.w	r6, r2, #1
 8005c9a:	4798      	blx	r3
 8005c9c:	42af      	cmp	r7, r5
 8005c9e:	d00f      	beq.n	8005cc0 <__libc_init_array+0x3c>
 8005ca0:	b12e      	cbz	r6, 8005cae <__libc_init_array+0x2a>
 8005ca2:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8005ca6:	2502      	movs	r5, #2
 8005ca8:	4788      	blx	r1
 8005caa:	42af      	cmp	r7, r5
 8005cac:	d008      	beq.n	8005cc0 <__libc_init_array+0x3c>
 8005cae:	6860      	ldr	r0, [r4, #4]
 8005cb0:	4780      	blx	r0
 8005cb2:	3502      	adds	r5, #2
 8005cb4:	68a2      	ldr	r2, [r4, #8]
 8005cb6:	1d26      	adds	r6, r4, #4
 8005cb8:	4790      	blx	r2
 8005cba:	3408      	adds	r4, #8
 8005cbc:	42af      	cmp	r7, r5
 8005cbe:	d1f6      	bne.n	8005cae <__libc_init_array+0x2a>
 8005cc0:	4f13      	ldr	r7, [pc, #76]	; (8005d10 <__libc_init_array+0x8c>)
 8005cc2:	4c14      	ldr	r4, [pc, #80]	; (8005d14 <__libc_init_array+0x90>)
 8005cc4:	f7fc fc84 	bl	80025d0 <_init>
 8005cc8:	1b3b      	subs	r3, r7, r4
 8005cca:	109f      	asrs	r7, r3, #2
 8005ccc:	d018      	beq.n	8005d00 <__libc_init_array+0x7c>
 8005cce:	1e7d      	subs	r5, r7, #1
 8005cd0:	6821      	ldr	r1, [r4, #0]
 8005cd2:	f005 0601 	and.w	r6, r5, #1
 8005cd6:	2501      	movs	r5, #1
 8005cd8:	4788      	blx	r1
 8005cda:	42af      	cmp	r7, r5
 8005cdc:	d011      	beq.n	8005d02 <__libc_init_array+0x7e>
 8005cde:	b12e      	cbz	r6, 8005cec <__libc_init_array+0x68>
 8005ce0:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8005ce4:	2502      	movs	r5, #2
 8005ce6:	4780      	blx	r0
 8005ce8:	42af      	cmp	r7, r5
 8005cea:	d00b      	beq.n	8005d04 <__libc_init_array+0x80>
 8005cec:	6862      	ldr	r2, [r4, #4]
 8005cee:	4790      	blx	r2
 8005cf0:	3502      	adds	r5, #2
 8005cf2:	68a3      	ldr	r3, [r4, #8]
 8005cf4:	1d26      	adds	r6, r4, #4
 8005cf6:	4798      	blx	r3
 8005cf8:	3408      	adds	r4, #8
 8005cfa:	42af      	cmp	r7, r5
 8005cfc:	d1f6      	bne.n	8005cec <__libc_init_array+0x68>
 8005cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d06:	bf00      	nop
 8005d08:	0800caa8 	.word	0x0800caa8
 8005d0c:	0800caa8 	.word	0x0800caa8
 8005d10:	0800caa8 	.word	0x0800caa8
 8005d14:	0800caa8 	.word	0x0800caa8

08005d18 <memcpy>:
 8005d18:	2a0f      	cmp	r2, #15
 8005d1a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8005d1e:	f240 8095 	bls.w	8005e4c <memcpy+0x134>
 8005d22:	ea41 0300 	orr.w	r3, r1, r0
 8005d26:	079b      	lsls	r3, r3, #30
 8005d28:	f040 8092 	bne.w	8005e50 <memcpy+0x138>
 8005d2c:	680c      	ldr	r4, [r1, #0]
 8005d2e:	6004      	str	r4, [r0, #0]
 8005d30:	684d      	ldr	r5, [r1, #4]
 8005d32:	6045      	str	r5, [r0, #4]
 8005d34:	688e      	ldr	r6, [r1, #8]
 8005d36:	f1a2 0310 	sub.w	r3, r2, #16
 8005d3a:	6086      	str	r6, [r0, #8]
 8005d3c:	68cc      	ldr	r4, [r1, #12]
 8005d3e:	461d      	mov	r5, r3
 8005d40:	2d0f      	cmp	r5, #15
 8005d42:	60c4      	str	r4, [r0, #12]
 8005d44:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8005d48:	f101 0410 	add.w	r4, r1, #16
 8005d4c:	f100 0310 	add.w	r3, r0, #16
 8005d50:	d922      	bls.n	8005d98 <memcpy+0x80>
 8005d52:	b166      	cbz	r6, 8005d6e <memcpy+0x56>
 8005d54:	6826      	ldr	r6, [r4, #0]
 8005d56:	601e      	str	r6, [r3, #0]
 8005d58:	6866      	ldr	r6, [r4, #4]
 8005d5a:	605e      	str	r6, [r3, #4]
 8005d5c:	68a6      	ldr	r6, [r4, #8]
 8005d5e:	609e      	str	r6, [r3, #8]
 8005d60:	68e6      	ldr	r6, [r4, #12]
 8005d62:	3d10      	subs	r5, #16
 8005d64:	60de      	str	r6, [r3, #12]
 8005d66:	3410      	adds	r4, #16
 8005d68:	3310      	adds	r3, #16
 8005d6a:	2d0f      	cmp	r5, #15
 8005d6c:	d914      	bls.n	8005d98 <memcpy+0x80>
 8005d6e:	6826      	ldr	r6, [r4, #0]
 8005d70:	601e      	str	r6, [r3, #0]
 8005d72:	6866      	ldr	r6, [r4, #4]
 8005d74:	605e      	str	r6, [r3, #4]
 8005d76:	68a6      	ldr	r6, [r4, #8]
 8005d78:	609e      	str	r6, [r3, #8]
 8005d7a:	68e6      	ldr	r6, [r4, #12]
 8005d7c:	60de      	str	r6, [r3, #12]
 8005d7e:	6926      	ldr	r6, [r4, #16]
 8005d80:	611e      	str	r6, [r3, #16]
 8005d82:	6966      	ldr	r6, [r4, #20]
 8005d84:	615e      	str	r6, [r3, #20]
 8005d86:	69a6      	ldr	r6, [r4, #24]
 8005d88:	619e      	str	r6, [r3, #24]
 8005d8a:	69e6      	ldr	r6, [r4, #28]
 8005d8c:	3d20      	subs	r5, #32
 8005d8e:	61de      	str	r6, [r3, #28]
 8005d90:	3420      	adds	r4, #32
 8005d92:	3320      	adds	r3, #32
 8005d94:	2d0f      	cmp	r5, #15
 8005d96:	d8ea      	bhi.n	8005d6e <memcpy+0x56>
 8005d98:	f1a2 0310 	sub.w	r3, r2, #16
 8005d9c:	f023 040f 	bic.w	r4, r3, #15
 8005da0:	f002 030f 	and.w	r3, r2, #15
 8005da4:	3410      	adds	r4, #16
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	eb00 0804 	add.w	r8, r0, r4
 8005dac:	4421      	add	r1, r4
 8005dae:	d951      	bls.n	8005e54 <memcpy+0x13c>
 8005db0:	f1a3 0904 	sub.w	r9, r3, #4
 8005db4:	460b      	mov	r3, r1
 8005db6:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8005dba:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8005dbe:	f853 6b04 	ldr.w	r6, [r3], #4
 8005dc2:	ebc1 050c 	rsb	r5, r1, ip
 8005dc6:	4644      	mov	r4, r8
 8005dc8:	f10c 0c04 	add.w	ip, ip, #4
 8005dcc:	4563      	cmp	r3, ip
 8005dce:	f844 6b04 	str.w	r6, [r4], #4
 8005dd2:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8005dd6:	d012      	beq.n	8005dfe <memcpy+0xe6>
 8005dd8:	b12d      	cbz	r5, 8005de6 <memcpy+0xce>
 8005dda:	f853 5b04 	ldr.w	r5, [r3], #4
 8005dde:	4563      	cmp	r3, ip
 8005de0:	f844 5b04 	str.w	r5, [r4], #4
 8005de4:	d00b      	beq.n	8005dfe <memcpy+0xe6>
 8005de6:	461e      	mov	r6, r3
 8005de8:	4625      	mov	r5, r4
 8005dea:	f856 7b04 	ldr.w	r7, [r6], #4
 8005dee:	f845 7b04 	str.w	r7, [r5], #4
 8005df2:	685f      	ldr	r7, [r3, #4]
 8005df4:	1d33      	adds	r3, r6, #4
 8005df6:	6067      	str	r7, [r4, #4]
 8005df8:	1d2c      	adds	r4, r5, #4
 8005dfa:	4563      	cmp	r3, ip
 8005dfc:	d1f3      	bne.n	8005de6 <memcpy+0xce>
 8005dfe:	f109 0301 	add.w	r3, r9, #1
 8005e02:	009c      	lsls	r4, r3, #2
 8005e04:	1909      	adds	r1, r1, r4
 8005e06:	f002 0203 	and.w	r2, r2, #3
 8005e0a:	4444      	add	r4, r8
 8005e0c:	b1da      	cbz	r2, 8005e46 <memcpy+0x12e>
 8005e0e:	4623      	mov	r3, r4
 8005e10:	780d      	ldrb	r5, [r1, #0]
 8005e12:	f803 5b01 	strb.w	r5, [r3], #1
 8005e16:	18a2      	adds	r2, r4, r2
 8005e18:	43e4      	mvns	r4, r4
 8005e1a:	1914      	adds	r4, r2, r4
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	f004 0401 	and.w	r4, r4, #1
 8005e22:	d010      	beq.n	8005e46 <memcpy+0x12e>
 8005e24:	b12c      	cbz	r4, 8005e32 <memcpy+0x11a>
 8005e26:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005e2a:	f803 4b01 	strb.w	r4, [r3], #1
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d009      	beq.n	8005e46 <memcpy+0x12e>
 8005e32:	784d      	ldrb	r5, [r1, #1]
 8005e34:	461c      	mov	r4, r3
 8005e36:	f804 5b01 	strb.w	r5, [r4], #1
 8005e3a:	788d      	ldrb	r5, [r1, #2]
 8005e3c:	705d      	strb	r5, [r3, #1]
 8005e3e:	1c63      	adds	r3, r4, #1
 8005e40:	3102      	adds	r1, #2
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d1f5      	bne.n	8005e32 <memcpy+0x11a>
 8005e46:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8005e4a:	4770      	bx	lr
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	e7dd      	b.n	8005e0c <memcpy+0xf4>
 8005e50:	4604      	mov	r4, r0
 8005e52:	e7dc      	b.n	8005e0e <memcpy+0xf6>
 8005e54:	4644      	mov	r4, r8
 8005e56:	461a      	mov	r2, r3
 8005e58:	e7d8      	b.n	8005e0c <memcpy+0xf4>
 8005e5a:	bf00      	nop

08005e5c <_sprintf_r>:
 8005e5c:	b40c      	push	{r2, r3}
 8005e5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e60:	b09d      	sub	sp, #116	; 0x74
 8005e62:	ac22      	add	r4, sp, #136	; 0x88
 8005e64:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8005e68:	f854 2b04 	ldr.w	r2, [r4], #4
 8005e6c:	9102      	str	r1, [sp, #8]
 8005e6e:	460e      	mov	r6, r1
 8005e70:	4623      	mov	r3, r4
 8005e72:	9504      	str	r5, [sp, #16]
 8005e74:	9507      	str	r5, [sp, #28]
 8005e76:	a902      	add	r1, sp, #8
 8005e78:	f44f 7702 	mov.w	r7, #520	; 0x208
 8005e7c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8005e80:	f8ad 7014 	strh.w	r7, [sp, #20]
 8005e84:	9606      	str	r6, [sp, #24]
 8005e86:	f8ad 5016 	strh.w	r5, [sp, #22]
 8005e8a:	9401      	str	r4, [sp, #4]
 8005e8c:	f000 f860 	bl	8005f50 <_svfprintf_r>
 8005e90:	9b02      	ldr	r3, [sp, #8]
 8005e92:	2200      	movs	r2, #0
 8005e94:	701a      	strb	r2, [r3, #0]
 8005e96:	b01d      	add	sp, #116	; 0x74
 8005e98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8005e9c:	b002      	add	sp, #8
 8005e9e:	4770      	bx	lr

08005ea0 <sprintf>:
 8005ea0:	b40e      	push	{r1, r2, r3}
 8005ea2:	b570      	push	{r4, r5, r6, lr}
 8005ea4:	b09d      	sub	sp, #116	; 0x74
 8005ea6:	ac21      	add	r4, sp, #132	; 0x84
 8005ea8:	f641 5350 	movw	r3, #7504	; 0x1d50
 8005eac:	f854 2b04 	ldr.w	r2, [r4], #4
 8005eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005eb4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8005eb8:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005ec2:	9504      	str	r5, [sp, #16]
 8005ec4:	9507      	str	r5, [sp, #28]
 8005ec6:	6818      	ldr	r0, [r3, #0]
 8005ec8:	9602      	str	r6, [sp, #8]
 8005eca:	4623      	mov	r3, r4
 8005ecc:	a902      	add	r1, sp, #8
 8005ece:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8005ed2:	9606      	str	r6, [sp, #24]
 8005ed4:	f8ad 5016 	strh.w	r5, [sp, #22]
 8005ed8:	9401      	str	r4, [sp, #4]
 8005eda:	f000 f839 	bl	8005f50 <_svfprintf_r>
 8005ede:	9b02      	ldr	r3, [sp, #8]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	701a      	strb	r2, [r3, #0]
 8005ee4:	b01d      	add	sp, #116	; 0x74
 8005ee6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005eea:	b003      	add	sp, #12
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop

08005ef0 <strlen>:
 8005ef0:	f020 0103 	bic.w	r1, r0, #3
 8005ef4:	f010 0003 	ands.w	r0, r0, #3
 8005ef8:	f1c0 0000 	rsb	r0, r0, #0
 8005efc:	f851 3b04 	ldr.w	r3, [r1], #4
 8005f00:	f100 0c04 	add.w	ip, r0, #4
 8005f04:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8005f08:	f06f 0200 	mvn.w	r2, #0
 8005f0c:	bf1c      	itt	ne
 8005f0e:	fa22 f20c 	lsrne.w	r2, r2, ip
 8005f12:	4313      	orrne	r3, r2
 8005f14:	f04f 0c01 	mov.w	ip, #1
 8005f18:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8005f1c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8005f20:	eba3 020c 	sub.w	r2, r3, ip
 8005f24:	ea22 0203 	bic.w	r2, r2, r3
 8005f28:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8005f2c:	bf04      	itt	eq
 8005f2e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005f32:	3004      	addeq	r0, #4
 8005f34:	d0f4      	beq.n	8005f20 <strlen+0x30>
 8005f36:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005f3a:	bf1f      	itttt	ne
 8005f3c:	3001      	addne	r0, #1
 8005f3e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8005f42:	3001      	addne	r0, #1
 8005f44:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8005f48:	bf18      	it	ne
 8005f4a:	3001      	addne	r0, #1
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop

08005f50 <_svfprintf_r>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	b0c3      	sub	sp, #268	; 0x10c
 8005f56:	4614      	mov	r4, r2
 8005f58:	910a      	str	r1, [sp, #40]	; 0x28
 8005f5a:	9310      	str	r3, [sp, #64]	; 0x40
 8005f5c:	900c      	str	r0, [sp, #48]	; 0x30
 8005f5e:	f003 f83b 	bl	8008fd8 <_localeconv_r>
 8005f62:	6800      	ldr	r0, [r0, #0]
 8005f64:	9013      	str	r0, [sp, #76]	; 0x4c
 8005f66:	f7ff ffc3 	bl	8005ef0 <strlen>
 8005f6a:	9015      	str	r0, [sp, #84]	; 0x54
 8005f6c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005f6e:	8983      	ldrh	r3, [r0, #12]
 8005f70:	f003 0180 	and.w	r1, r3, #128	; 0x80
 8005f74:	b20a      	sxth	r2, r1
 8005f76:	2000      	movs	r0, #0
 8005f78:	2100      	movs	r1, #0
 8005f7a:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8005f7e:	b122      	cbz	r2, 8005f8a <_svfprintf_r+0x3a>
 8005f80:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005f82:	6903      	ldr	r3, [r0, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f001 82c4 	beq.w	8007512 <_svfprintf_r+0x15c2>
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	ab32      	add	r3, sp, #200	; 0xc8
 8005f8e:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 800648c <_svfprintf_r+0x53c>
 8005f92:	9011      	str	r0, [sp, #68]	; 0x44
 8005f94:	9307      	str	r3, [sp, #28]
 8005f96:	9325      	str	r3, [sp, #148]	; 0x94
 8005f98:	9027      	str	r0, [sp, #156]	; 0x9c
 8005f9a:	9026      	str	r0, [sp, #152]	; 0x98
 8005f9c:	46a2      	mov	sl, r4
 8005f9e:	9018      	str	r0, [sp, #96]	; 0x60
 8005fa0:	9019      	str	r0, [sp, #100]	; 0x64
 8005fa2:	900f      	str	r0, [sp, #60]	; 0x3c
 8005fa4:	461e      	mov	r6, r3
 8005fa6:	f89a 4000 	ldrb.w	r4, [sl]
 8005faa:	2c00      	cmp	r4, #0
 8005fac:	f000 819c 	beq.w	80062e8 <_svfprintf_r+0x398>
 8005fb0:	2c25      	cmp	r4, #37	; 0x25
 8005fb2:	f000 8199 	beq.w	80062e8 <_svfprintf_r+0x398>
 8005fb6:	f10a 0501 	add.w	r5, sl, #1
 8005fba:	e001      	b.n	8005fc0 <_svfprintf_r+0x70>
 8005fbc:	2925      	cmp	r1, #37	; 0x25
 8005fbe:	d004      	beq.n	8005fca <_svfprintf_r+0x7a>
 8005fc0:	462c      	mov	r4, r5
 8005fc2:	3501      	adds	r5, #1
 8005fc4:	7821      	ldrb	r1, [r4, #0]
 8005fc6:	2900      	cmp	r1, #0
 8005fc8:	d1f8      	bne.n	8005fbc <_svfprintf_r+0x6c>
 8005fca:	ebca 0504 	rsb	r5, sl, r4
 8005fce:	b17d      	cbz	r5, 8005ff0 <_svfprintf_r+0xa0>
 8005fd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005fd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8005fd4:	f8c6 a000 	str.w	sl, [r6]
 8005fd8:	1c59      	adds	r1, r3, #1
 8005fda:	1950      	adds	r0, r2, r5
 8005fdc:	2907      	cmp	r1, #7
 8005fde:	6075      	str	r5, [r6, #4]
 8005fe0:	9027      	str	r0, [sp, #156]	; 0x9c
 8005fe2:	9126      	str	r1, [sp, #152]	; 0x98
 8005fe4:	f300 8164 	bgt.w	80062b0 <_svfprintf_r+0x360>
 8005fe8:	3608      	adds	r6, #8
 8005fea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005fec:	1950      	adds	r0, r2, r5
 8005fee:	900f      	str	r0, [sp, #60]	; 0x3c
 8005ff0:	7823      	ldrb	r3, [r4, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 8164 	beq.w	80062c0 <_svfprintf_r+0x370>
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f04f 31ff 	mov.w	r1, #4294967295
 8005ffe:	f894 8001 	ldrb.w	r8, [r4, #1]
 8006002:	9109      	str	r1, [sp, #36]	; 0x24
 8006004:	920d      	str	r2, [sp, #52]	; 0x34
 8006006:	f104 0a01 	add.w	sl, r4, #1
 800600a:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800600e:	9208      	str	r2, [sp, #32]
 8006010:	2020      	movs	r0, #32
 8006012:	212b      	movs	r1, #43	; 0x2b
 8006014:	f10a 0a01 	add.w	sl, sl, #1
 8006018:	f1a8 0320 	sub.w	r3, r8, #32
 800601c:	2b58      	cmp	r3, #88	; 0x58
 800601e:	f200 82b9 	bhi.w	8006594 <_svfprintf_r+0x644>
 8006022:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006026:	01fb      	.short	0x01fb
 8006028:	02b702b7 	.word	0x02b702b7
 800602c:	02b70205 	.word	0x02b70205
 8006030:	02b702b7 	.word	0x02b702b7
 8006034:	02b702b7 	.word	0x02b702b7
 8006038:	01b202b7 	.word	0x01b202b7
 800603c:	02b7024e 	.word	0x02b7024e
 8006040:	020c013e 	.word	0x020c013e
 8006044:	02c502b7 	.word	0x02c502b7
 8006048:	02cc02cc 	.word	0x02cc02cc
 800604c:	02cc02cc 	.word	0x02cc02cc
 8006050:	02cc02cc 	.word	0x02cc02cc
 8006054:	02cc02cc 	.word	0x02cc02cc
 8006058:	02b702cc 	.word	0x02b702cc
 800605c:	02b702b7 	.word	0x02b702b7
 8006060:	02b702b7 	.word	0x02b702b7
 8006064:	02b702b7 	.word	0x02b702b7
 8006068:	02b702b7 	.word	0x02b702b7
 800606c:	008402b7 	.word	0x008402b7
 8006070:	02b70180 	.word	0x02b70180
 8006074:	02b70180 	.word	0x02b70180
 8006078:	02b702b7 	.word	0x02b702b7
 800607c:	024702b7 	.word	0x024702b7
 8006080:	02b702b7 	.word	0x02b702b7
 8006084:	02b7006d 	.word	0x02b7006d
 8006088:	02b702b7 	.word	0x02b702b7
 800608c:	02b702b7 	.word	0x02b702b7
 8006090:	02b70059 	.word	0x02b70059
 8006094:	01dd02b7 	.word	0x01dd02b7
 8006098:	02b702b7 	.word	0x02b702b7
 800609c:	02b702b7 	.word	0x02b702b7
 80060a0:	02b702b7 	.word	0x02b702b7
 80060a4:	02b702b7 	.word	0x02b702b7
 80060a8:	02b702b7 	.word	0x02b702b7
 80060ac:	00880235 	.word	0x00880235
 80060b0:	01800180 	.word	0x01800180
 80060b4:	02870180 	.word	0x02870180
 80060b8:	02b70088 	.word	0x02b70088
 80060bc:	02ab02b7 	.word	0x02ab02b7
 80060c0:	025302b7 	.word	0x025302b7
 80060c4:	028e0071 	.word	0x028e0071
 80060c8:	02b702a4 	.word	0x02b702a4
 80060cc:	02b70261 	.word	0x02b70261
 80060d0:	02b7005d 	.word	0x02b7005d
 80060d4:	01bd02b7 	.word	0x01bd02b7
 80060d8:	9d08      	ldr	r5, [sp, #32]
 80060da:	f045 0410 	orr.w	r4, r5, #16
 80060de:	9408      	str	r4, [sp, #32]
 80060e0:	9b08      	ldr	r3, [sp, #32]
 80060e2:	069d      	lsls	r5, r3, #26
 80060e4:	f100 818f 	bmi.w	8006406 <_svfprintf_r+0x4b6>
 80060e8:	9908      	ldr	r1, [sp, #32]
 80060ea:	06cc      	lsls	r4, r1, #27
 80060ec:	f141 8092 	bpl.w	8007214 <_svfprintf_r+0x12c4>
 80060f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060f2:	6815      	ldr	r5, [r2, #0]
 80060f4:	1d17      	adds	r7, r2, #4
 80060f6:	462c      	mov	r4, r5
 80060f8:	9710      	str	r7, [sp, #64]	; 0x40
 80060fa:	2500      	movs	r5, #0
 80060fc:	2301      	movs	r3, #1
 80060fe:	e012      	b.n	8006126 <_svfprintf_r+0x1d6>
 8006100:	9a08      	ldr	r2, [sp, #32]
 8006102:	f042 0510 	orr.w	r5, r2, #16
 8006106:	9508      	str	r5, [sp, #32]
 8006108:	9f08      	ldr	r7, [sp, #32]
 800610a:	f017 0320 	ands.w	r3, r7, #32
 800610e:	f040 80ff 	bne.w	8006310 <_svfprintf_r+0x3c0>
 8006112:	9c08      	ldr	r4, [sp, #32]
 8006114:	f014 0010 	ands.w	r0, r4, #16
 8006118:	f001 806e 	beq.w	80071f8 <_svfprintf_r+0x12a8>
 800611c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800611e:	1d3a      	adds	r2, r7, #4
 8006120:	683c      	ldr	r4, [r7, #0]
 8006122:	9210      	str	r2, [sp, #64]	; 0x40
 8006124:	2500      	movs	r5, #0
 8006126:	2700      	movs	r7, #0
 8006128:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 800612c:	e017      	b.n	800615e <_svfprintf_r+0x20e>
 800612e:	9d08      	ldr	r5, [sp, #32]
 8006130:	f045 0310 	orr.w	r3, r5, #16
 8006134:	9308      	str	r3, [sp, #32]
 8006136:	9f08      	ldr	r7, [sp, #32]
 8006138:	06bf      	lsls	r7, r7, #26
 800613a:	f140 80d7 	bpl.w	80062ec <_svfprintf_r+0x39c>
 800613e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006140:	1deb      	adds	r3, r5, #7
 8006142:	f023 0007 	bic.w	r0, r3, #7
 8006146:	e9d0 2300 	ldrd	r2, r3, [r0]
 800614a:	3008      	adds	r0, #8
 800614c:	9010      	str	r0, [sp, #64]	; 0x40
 800614e:	4614      	mov	r4, r2
 8006150:	461d      	mov	r5, r3
 8006152:	2a00      	cmp	r2, #0
 8006154:	f173 0000 	sbcs.w	r0, r3, #0
 8006158:	f2c0 8733 	blt.w	8006fc2 <_svfprintf_r+0x1072>
 800615c:	2301      	movs	r3, #1
 800615e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006160:	2900      	cmp	r1, #0
 8006162:	db03      	blt.n	800616c <_svfprintf_r+0x21c>
 8006164:	9f08      	ldr	r7, [sp, #32]
 8006166:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 800616a:	9008      	str	r0, [sp, #32]
 800616c:	ea54 0205 	orrs.w	r2, r4, r5
 8006170:	f040 83f1 	bne.w	8006956 <_svfprintf_r+0xa06>
 8006174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006176:	2a00      	cmp	r2, #0
 8006178:	f040 83ed 	bne.w	8006956 <_svfprintf_r+0xa06>
 800617c:	2b00      	cmp	r3, #0
 800617e:	f040 8657 	bne.w	8006e30 <_svfprintf_r+0xee0>
 8006182:	9b08      	ldr	r3, [sp, #32]
 8006184:	07d9      	lsls	r1, r3, #31
 8006186:	f141 800c 	bpl.w	80071a2 <_svfprintf_r+0x1252>
 800618a:	af42      	add	r7, sp, #264	; 0x108
 800618c:	2030      	movs	r0, #48	; 0x30
 800618e:	f807 0d41 	strb.w	r0, [r7, #-65]!
 8006192:	9a07      	ldr	r2, [sp, #28]
 8006194:	1bd4      	subs	r4, r2, r7
 8006196:	940e      	str	r4, [sp, #56]	; 0x38
 8006198:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800619a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800619c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80061a0:	9412      	str	r4, [sp, #72]	; 0x48
 80061a2:	42a0      	cmp	r0, r4
 80061a4:	bfb8      	it	lt
 80061a6:	4620      	movlt	r0, r4
 80061a8:	2200      	movs	r2, #0
 80061aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80061ac:	9214      	str	r2, [sp, #80]	; 0x50
 80061ae:	b113      	cbz	r3, 80061b6 <_svfprintf_r+0x266>
 80061b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b2:	1c59      	adds	r1, r3, #1
 80061b4:	910b      	str	r1, [sp, #44]	; 0x2c
 80061b6:	9b08      	ldr	r3, [sp, #32]
 80061b8:	f013 0002 	ands.w	r0, r3, #2
 80061bc:	9009      	str	r0, [sp, #36]	; 0x24
 80061be:	d002      	beq.n	80061c6 <_svfprintf_r+0x276>
 80061c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061c2:	1c8c      	adds	r4, r1, #2
 80061c4:	940b      	str	r4, [sp, #44]	; 0x2c
 80061c6:	9a08      	ldr	r2, [sp, #32]
 80061c8:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 80061cc:	f040 8228 	bne.w	8006620 <_svfprintf_r+0x6d0>
 80061d0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80061d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061d4:	1aed      	subs	r5, r5, r3
 80061d6:	2d00      	cmp	r5, #0
 80061d8:	f340 8222 	ble.w	8006620 <_svfprintf_r+0x6d0>
 80061dc:	2d10      	cmp	r5, #16
 80061de:	f341 8206 	ble.w	80075ee <_svfprintf_r+0x169e>
 80061e2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80061e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80061e6:	49a4      	ldr	r1, [pc, #656]	; (8006478 <_svfprintf_r+0x528>)
 80061e8:	2410      	movs	r4, #16
 80061ea:	6031      	str	r1, [r6, #0]
 80061ec:	911a      	str	r1, [sp, #104]	; 0x68
 80061ee:	1911      	adds	r1, r2, r4
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	f1a5 0e11 	sub.w	lr, r5, #17
 80061f6:	2a07      	cmp	r2, #7
 80061f8:	6074      	str	r4, [r6, #4]
 80061fa:	f3ce 1300 	ubfx	r3, lr, #4, #1
 80061fe:	9127      	str	r1, [sp, #156]	; 0x9c
 8006200:	9226      	str	r2, [sp, #152]	; 0x98
 8006202:	f300 8570 	bgt.w	8006ce6 <_svfprintf_r+0xd96>
 8006206:	3608      	adds	r6, #8
 8006208:	3d10      	subs	r5, #16
 800620a:	2d10      	cmp	r5, #16
 800620c:	f340 81fc 	ble.w	8006608 <_svfprintf_r+0x6b8>
 8006210:	b18b      	cbz	r3, 8006236 <_svfprintf_r+0x2e6>
 8006212:	3201      	adds	r2, #1
 8006214:	f64c 434c 	movw	r3, #52300	; 0xcc4c
 8006218:	3110      	adds	r1, #16
 800621a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800621e:	2a07      	cmp	r2, #7
 8006220:	e886 0018 	stmia.w	r6, {r3, r4}
 8006224:	9127      	str	r1, [sp, #156]	; 0x9c
 8006226:	9226      	str	r2, [sp, #152]	; 0x98
 8006228:	f300 856c 	bgt.w	8006d04 <_svfprintf_r+0xdb4>
 800622c:	3608      	adds	r6, #8
 800622e:	3d10      	subs	r5, #16
 8006230:	2d10      	cmp	r5, #16
 8006232:	f340 81e9 	ble.w	8006608 <_svfprintf_r+0x6b8>
 8006236:	4633      	mov	r3, r6
 8006238:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 800623c:	462e      	mov	r6, r5
 800623e:	46bb      	mov	fp, r7
 8006240:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006242:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8006244:	e013      	b.n	800626e <_svfprintf_r+0x31e>
 8006246:	3308      	adds	r3, #8
 8006248:	3201      	adds	r2, #1
 800624a:	f64c 404c 	movw	r0, #52300	; 0xcc4c
 800624e:	3110      	adds	r1, #16
 8006250:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006254:	3e10      	subs	r6, #16
 8006256:	2a07      	cmp	r2, #7
 8006258:	e883 0011 	stmia.w	r3, {r0, r4}
 800625c:	9127      	str	r1, [sp, #156]	; 0x9c
 800625e:	9226      	str	r2, [sp, #152]	; 0x98
 8006260:	f300 81be 	bgt.w	80065e0 <_svfprintf_r+0x690>
 8006264:	3e10      	subs	r6, #16
 8006266:	3308      	adds	r3, #8
 8006268:	2e10      	cmp	r6, #16
 800626a:	f340 81c8 	ble.w	80065fe <_svfprintf_r+0x6ae>
 800626e:	3201      	adds	r2, #1
 8006270:	f64c 404c 	movw	r0, #52300	; 0xcc4c
 8006274:	3110      	adds	r1, #16
 8006276:	f6c0 0000 	movt	r0, #2048	; 0x800
 800627a:	2a07      	cmp	r2, #7
 800627c:	e883 0011 	stmia.w	r3, {r0, r4}
 8006280:	9127      	str	r1, [sp, #156]	; 0x9c
 8006282:	9226      	str	r2, [sp, #152]	; 0x98
 8006284:	dddf      	ble.n	8006246 <_svfprintf_r+0x2f6>
 8006286:	4638      	mov	r0, r7
 8006288:	4629      	mov	r1, r5
 800628a:	aa25      	add	r2, sp, #148	; 0x94
 800628c:	f004 fa58 	bl	800a740 <__ssprint_r>
 8006290:	b9e8      	cbnz	r0, 80062ce <_svfprintf_r+0x37e>
 8006292:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006294:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006296:	ab32      	add	r3, sp, #200	; 0xc8
 8006298:	e7d6      	b.n	8006248 <_svfprintf_r+0x2f8>
 800629a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800629c:	9310      	str	r3, [sp, #64]	; 0x40
 800629e:	4252      	negs	r2, r2
 80062a0:	920d      	str	r2, [sp, #52]	; 0x34
 80062a2:	9b08      	ldr	r3, [sp, #32]
 80062a4:	f043 0204 	orr.w	r2, r3, #4
 80062a8:	9208      	str	r2, [sp, #32]
 80062aa:	f89a 8000 	ldrb.w	r8, [sl]
 80062ae:	e6b1      	b.n	8006014 <_svfprintf_r+0xc4>
 80062b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80062b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80062b4:	aa25      	add	r2, sp, #148	; 0x94
 80062b6:	f004 fa43 	bl	800a740 <__ssprint_r>
 80062ba:	b940      	cbnz	r0, 80062ce <_svfprintf_r+0x37e>
 80062bc:	ae32      	add	r6, sp, #200	; 0xc8
 80062be:	e694      	b.n	8005fea <_svfprintf_r+0x9a>
 80062c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062c2:	b123      	cbz	r3, 80062ce <_svfprintf_r+0x37e>
 80062c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80062c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80062c8:	aa25      	add	r2, sp, #148	; 0x94
 80062ca:	f004 fa39 	bl	800a740 <__ssprint_r>
 80062ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 80062d0:	8981      	ldrh	r1, [r0, #12]
 80062d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80062d4:	f001 0240 	and.w	r2, r1, #64	; 0x40
 80062d8:	b213      	sxth	r3, r2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	bf18      	it	ne
 80062de:	f04f 30ff 	movne.w	r0, #4294967295
 80062e2:	b043      	add	sp, #268	; 0x10c
 80062e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e8:	4654      	mov	r4, sl
 80062ea:	e681      	b.n	8005ff0 <_svfprintf_r+0xa0>
 80062ec:	9808      	ldr	r0, [sp, #32]
 80062ee:	06c5      	lsls	r5, r0, #27
 80062f0:	f100 865b 	bmi.w	8006faa <_svfprintf_r+0x105a>
 80062f4:	9908      	ldr	r1, [sp, #32]
 80062f6:	064c      	lsls	r4, r1, #25
 80062f8:	f140 8657 	bpl.w	8006faa <_svfprintf_r+0x105a>
 80062fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80062fe:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8006300:	f9b2 4000 	ldrsh.w	r4, [r2]
 8006304:	1d38      	adds	r0, r7, #4
 8006306:	17e5      	asrs	r5, r4, #31
 8006308:	4622      	mov	r2, r4
 800630a:	462b      	mov	r3, r5
 800630c:	9010      	str	r0, [sp, #64]	; 0x40
 800630e:	e720      	b.n	8006152 <_svfprintf_r+0x202>
 8006310:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006312:	1ddd      	adds	r5, r3, #7
 8006314:	f025 0107 	bic.w	r1, r5, #7
 8006318:	f101 0008 	add.w	r0, r1, #8
 800631c:	9010      	str	r0, [sp, #64]	; 0x40
 800631e:	e9d1 4500 	ldrd	r4, r5, [r1]
 8006322:	2300      	movs	r3, #0
 8006324:	e6ff      	b.n	8006126 <_svfprintf_r+0x1d6>
 8006326:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006328:	1de1      	adds	r1, r4, #7
 800632a:	f021 0007 	bic.w	r0, r1, #7
 800632e:	f100 0708 	add.w	r7, r0, #8
 8006332:	9710      	str	r7, [sp, #64]	; 0x40
 8006334:	6844      	ldr	r4, [r0, #4]
 8006336:	f8d0 b000 	ldr.w	fp, [r0]
 800633a:	4621      	mov	r1, r4
 800633c:	4658      	mov	r0, fp
 800633e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8006342:	4621      	mov	r1, r4
 8006344:	4658      	mov	r0, fp
 8006346:	f004 f8c7 	bl	800a4d8 <__fpclassifyd>
 800634a:	2801      	cmp	r0, #1
 800634c:	4621      	mov	r1, r4
 800634e:	4658      	mov	r0, fp
 8006350:	f040 8738 	bne.w	80071c4 <_svfprintf_r+0x1274>
 8006354:	2200      	movs	r2, #0
 8006356:	2300      	movs	r3, #0
 8006358:	f7ff fc6c 	bl	8005c34 <__aeabi_dcmplt>
 800635c:	2800      	cmp	r0, #0
 800635e:	f041 8237 	bne.w	80077d0 <_svfprintf_r+0x1880>
 8006362:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006366:	2700      	movs	r7, #0
 8006368:	9908      	ldr	r1, [sp, #32]
 800636a:	9712      	str	r7, [sp, #72]	; 0x48
 800636c:	2403      	movs	r4, #3
 800636e:	4843      	ldr	r0, [pc, #268]	; (800647c <_svfprintf_r+0x52c>)
 8006370:	4f43      	ldr	r7, [pc, #268]	; (8006480 <_svfprintf_r+0x530>)
 8006372:	940b      	str	r4, [sp, #44]	; 0x2c
 8006374:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8006378:	940e      	str	r4, [sp, #56]	; 0x38
 800637a:	2400      	movs	r4, #0
 800637c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006380:	bfd8      	it	le
 8006382:	4607      	movle	r7, r0
 8006384:	9208      	str	r2, [sp, #32]
 8006386:	9414      	str	r4, [sp, #80]	; 0x50
 8006388:	e711      	b.n	80061ae <_svfprintf_r+0x25e>
 800638a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800638c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800638e:	6812      	ldr	r2, [r2, #0]
 8006390:	3304      	adds	r3, #4
 8006392:	2a00      	cmp	r2, #0
 8006394:	920d      	str	r2, [sp, #52]	; 0x34
 8006396:	db80      	blt.n	800629a <_svfprintf_r+0x34a>
 8006398:	f89a 8000 	ldrb.w	r8, [sl]
 800639c:	9310      	str	r3, [sp, #64]	; 0x40
 800639e:	e639      	b.n	8006014 <_svfprintf_r+0xc4>
 80063a0:	4f38      	ldr	r7, [pc, #224]	; (8006484 <_svfprintf_r+0x534>)
 80063a2:	9718      	str	r7, [sp, #96]	; 0x60
 80063a4:	9f08      	ldr	r7, [sp, #32]
 80063a6:	06b9      	lsls	r1, r7, #26
 80063a8:	d51f      	bpl.n	80063ea <_svfprintf_r+0x49a>
 80063aa:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80063ac:	1de0      	adds	r0, r4, #7
 80063ae:	f020 0307 	bic.w	r3, r0, #7
 80063b2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80063b6:	f103 0108 	add.w	r1, r3, #8
 80063ba:	9110      	str	r1, [sp, #64]	; 0x40
 80063bc:	9808      	ldr	r0, [sp, #32]
 80063be:	07c7      	lsls	r7, r0, #31
 80063c0:	f140 8482 	bpl.w	8006cc8 <_svfprintf_r+0xd78>
 80063c4:	ea54 0205 	orrs.w	r2, r4, r5
 80063c8:	f000 847e 	beq.w	8006cc8 <_svfprintf_r+0xd78>
 80063cc:	2230      	movs	r2, #48	; 0x30
 80063ce:	f040 0702 	orr.w	r7, r0, #2
 80063d2:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 80063d6:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 80063da:	9708      	str	r7, [sp, #32]
 80063dc:	2302      	movs	r3, #2
 80063de:	e6a2      	b.n	8006126 <_svfprintf_r+0x1d6>
 80063e0:	9f08      	ldr	r7, [sp, #32]
 80063e2:	4d29      	ldr	r5, [pc, #164]	; (8006488 <_svfprintf_r+0x538>)
 80063e4:	06b9      	lsls	r1, r7, #26
 80063e6:	9518      	str	r5, [sp, #96]	; 0x60
 80063e8:	d4df      	bmi.n	80063aa <_svfprintf_r+0x45a>
 80063ea:	9c08      	ldr	r4, [sp, #32]
 80063ec:	06e2      	lsls	r2, r4, #27
 80063ee:	f100 85f1 	bmi.w	8006fd4 <_svfprintf_r+0x1084>
 80063f2:	9808      	ldr	r0, [sp, #32]
 80063f4:	0643      	lsls	r3, r0, #25
 80063f6:	f140 85ed 	bpl.w	8006fd4 <_svfprintf_r+0x1084>
 80063fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063fc:	1d19      	adds	r1, r3, #4
 80063fe:	881c      	ldrh	r4, [r3, #0]
 8006400:	9110      	str	r1, [sp, #64]	; 0x40
 8006402:	2500      	movs	r5, #0
 8006404:	e7da      	b.n	80063bc <_svfprintf_r+0x46c>
 8006406:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006408:	1de3      	adds	r3, r4, #7
 800640a:	f023 0107 	bic.w	r1, r3, #7
 800640e:	f101 0008 	add.w	r0, r1, #8
 8006412:	9010      	str	r0, [sp, #64]	; 0x40
 8006414:	e9d1 4500 	ldrd	r4, r5, [r1]
 8006418:	2301      	movs	r3, #1
 800641a:	e684      	b.n	8006126 <_svfprintf_r+0x1d6>
 800641c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006420:	2b00      	cmp	r3, #0
 8006422:	f040 8703 	bne.w	800722c <_svfprintf_r+0x12dc>
 8006426:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800642a:	f89a 8000 	ldrb.w	r8, [sl]
 800642e:	e5f1      	b.n	8006014 <_svfprintf_r+0xc4>
 8006430:	9b08      	ldr	r3, [sp, #32]
 8006432:	f043 0201 	orr.w	r2, r3, #1
 8006436:	9208      	str	r2, [sp, #32]
 8006438:	f89a 8000 	ldrb.w	r8, [sl]
 800643c:	e5ea      	b.n	8006014 <_svfprintf_r+0xc4>
 800643e:	4654      	mov	r4, sl
 8006440:	f814 8b01 	ldrb.w	r8, [r4], #1
 8006444:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8006448:	f001 82c9 	beq.w	80079de <_svfprintf_r+0x1a8e>
 800644c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8006450:	2200      	movs	r2, #0
 8006452:	2b09      	cmp	r3, #9
 8006454:	f201 8206 	bhi.w	8007864 <_svfprintf_r+0x1914>
 8006458:	f814 8b01 	ldrb.w	r8, [r4], #1
 800645c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006460:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8006464:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8006468:	2b09      	cmp	r3, #9
 800646a:	46a2      	mov	sl, r4
 800646c:	d9f4      	bls.n	8006458 <_svfprintf_r+0x508>
 800646e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8006472:	9209      	str	r2, [sp, #36]	; 0x24
 8006474:	e5d0      	b.n	8006018 <_svfprintf_r+0xc8>
 8006476:	bf00      	nop
 8006478:	0800cc4c 	.word	0x0800cc4c
 800647c:	0800cbf8 	.word	0x0800cbf8
 8006480:	0800cbfc 	.word	0x0800cbfc
 8006484:	0800cc1c 	.word	0x0800cc1c
 8006488:	0800cc08 	.word	0x0800cc08
 800648c:	0800cc3c 	.word	0x0800cc3c
 8006490:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8006492:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006494:	683c      	ldr	r4, [r7, #0]
 8006496:	2301      	movs	r3, #1
 8006498:	2000      	movs	r0, #0
 800649a:	1d0a      	adds	r2, r1, #4
 800649c:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 80064a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80064a2:	9210      	str	r2, [sp, #64]	; 0x40
 80064a4:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 80064a8:	930e      	str	r3, [sp, #56]	; 0x38
 80064aa:	af28      	add	r7, sp, #160	; 0xa0
 80064ac:	2200      	movs	r2, #0
 80064ae:	9212      	str	r2, [sp, #72]	; 0x48
 80064b0:	9214      	str	r2, [sp, #80]	; 0x50
 80064b2:	e680      	b.n	80061b6 <_svfprintf_r+0x266>
 80064b4:	9a08      	ldr	r2, [sp, #32]
 80064b6:	f042 0308 	orr.w	r3, r2, #8
 80064ba:	9308      	str	r3, [sp, #32]
 80064bc:	f89a 8000 	ldrb.w	r8, [sl]
 80064c0:	e5a8      	b.n	8006014 <_svfprintf_r+0xc4>
 80064c2:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 80064c6:	f89a 8000 	ldrb.w	r8, [sl]
 80064ca:	e5a3      	b.n	8006014 <_svfprintf_r+0xc4>
 80064cc:	9c08      	ldr	r4, [sp, #32]
 80064ce:	06a1      	lsls	r1, r4, #26
 80064d0:	f140 86b0 	bpl.w	8007234 <_svfprintf_r+0x12e4>
 80064d4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80064d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80064da:	680b      	ldr	r3, [r1, #0]
 80064dc:	17d4      	asrs	r4, r2, #31
 80064de:	1d01      	adds	r1, r0, #4
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	605c      	str	r4, [r3, #4]
 80064e4:	9110      	str	r1, [sp, #64]	; 0x40
 80064e6:	e55e      	b.n	8005fa6 <_svfprintf_r+0x56>
 80064e8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80064ea:	2400      	movs	r4, #0
 80064ec:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 80064f0:	682f      	ldr	r7, [r5, #0]
 80064f2:	3504      	adds	r5, #4
 80064f4:	2f00      	cmp	r7, #0
 80064f6:	f001 80f4 	beq.w	80076e2 <_svfprintf_r+0x1792>
 80064fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064fc:	2a00      	cmp	r2, #0
 80064fe:	4638      	mov	r0, r7
 8006500:	f2c1 8051 	blt.w	80075a6 <_svfprintf_r+0x1656>
 8006504:	4621      	mov	r1, r4
 8006506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006508:	f003 f82c 	bl	8009564 <memchr>
 800650c:	2800      	cmp	r0, #0
 800650e:	f001 818f 	beq.w	8007830 <_svfprintf_r+0x18e0>
 8006512:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006514:	9412      	str	r4, [sp, #72]	; 0x48
 8006516:	1bc0      	subs	r0, r0, r7
 8006518:	4288      	cmp	r0, r1
 800651a:	900e      	str	r0, [sp, #56]	; 0x38
 800651c:	f340 87e3 	ble.w	80074e6 <_svfprintf_r+0x1596>
 8006520:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8006524:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006526:	900b      	str	r0, [sp, #44]	; 0x2c
 8006528:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800652c:	9510      	str	r5, [sp, #64]	; 0x40
 800652e:	910e      	str	r1, [sp, #56]	; 0x38
 8006530:	9414      	str	r4, [sp, #80]	; 0x50
 8006532:	e63c      	b.n	80061ae <_svfprintf_r+0x25e>
 8006534:	9b08      	ldr	r3, [sp, #32]
 8006536:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800653a:	9208      	str	r2, [sp, #32]
 800653c:	f89a 8000 	ldrb.w	r8, [sl]
 8006540:	e568      	b.n	8006014 <_svfprintf_r+0xc4>
 8006542:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006544:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006546:	6828      	ldr	r0, [r5, #0]
 8006548:	9b08      	ldr	r3, [sp, #32]
 800654a:	1d0f      	adds	r7, r1, #4
 800654c:	49aa      	ldr	r1, [pc, #680]	; (80067f8 <_svfprintf_r+0x8a8>)
 800654e:	9710      	str	r7, [sp, #64]	; 0x40
 8006550:	f043 0202 	orr.w	r2, r3, #2
 8006554:	f04f 0878 	mov.w	r8, #120	; 0x78
 8006558:	4604      	mov	r4, r0
 800655a:	2030      	movs	r0, #48	; 0x30
 800655c:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8006560:	2500      	movs	r5, #0
 8006562:	9208      	str	r2, [sp, #32]
 8006564:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8006568:	9118      	str	r1, [sp, #96]	; 0x60
 800656a:	2302      	movs	r3, #2
 800656c:	e5db      	b.n	8006126 <_svfprintf_r+0x1d6>
 800656e:	9b08      	ldr	r3, [sp, #32]
 8006570:	f043 0220 	orr.w	r2, r3, #32
 8006574:	9208      	str	r2, [sp, #32]
 8006576:	f89a 8000 	ldrb.w	r8, [sl]
 800657a:	e54b      	b.n	8006014 <_svfprintf_r+0xc4>
 800657c:	f89a 8000 	ldrb.w	r8, [sl]
 8006580:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8006584:	4653      	mov	r3, sl
 8006586:	f000 8700 	beq.w	800738a <_svfprintf_r+0x143a>
 800658a:	9a08      	ldr	r2, [sp, #32]
 800658c:	f042 0310 	orr.w	r3, r2, #16
 8006590:	9308      	str	r3, [sp, #32]
 8006592:	e53f      	b.n	8006014 <_svfprintf_r+0xc4>
 8006594:	f1b8 0f00 	cmp.w	r8, #0
 8006598:	f43f ae92 	beq.w	80062c0 <_svfprintf_r+0x370>
 800659c:	2701      	movs	r7, #1
 800659e:	2400      	movs	r4, #0
 80065a0:	970b      	str	r7, [sp, #44]	; 0x2c
 80065a2:	970e      	str	r7, [sp, #56]	; 0x38
 80065a4:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 80065a8:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 80065ac:	af28      	add	r7, sp, #160	; 0xa0
 80065ae:	e77d      	b.n	80064ac <_svfprintf_r+0x55c>
 80065b0:	9a08      	ldr	r2, [sp, #32]
 80065b2:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 80065b6:	9308      	str	r3, [sp, #32]
 80065b8:	f89a 8000 	ldrb.w	r8, [sl]
 80065bc:	e52a      	b.n	8006014 <_svfprintf_r+0xc4>
 80065be:	4652      	mov	r2, sl
 80065c0:	2300      	movs	r3, #0
 80065c2:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 80065c6:	f812 8b01 	ldrb.w	r8, [r2], #1
 80065ca:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 80065ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80065d2:	2c09      	cmp	r4, #9
 80065d4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80065d8:	4692      	mov	sl, r2
 80065da:	d9f2      	bls.n	80065c2 <_svfprintf_r+0x672>
 80065dc:	930d      	str	r3, [sp, #52]	; 0x34
 80065de:	e51b      	b.n	8006018 <_svfprintf_r+0xc8>
 80065e0:	4638      	mov	r0, r7
 80065e2:	4629      	mov	r1, r5
 80065e4:	aa25      	add	r2, sp, #148	; 0x94
 80065e6:	f004 f8ab 	bl	800a740 <__ssprint_r>
 80065ea:	2800      	cmp	r0, #0
 80065ec:	f47f ae6f 	bne.w	80062ce <_svfprintf_r+0x37e>
 80065f0:	3e10      	subs	r6, #16
 80065f2:	2e10      	cmp	r6, #16
 80065f4:	ab32      	add	r3, sp, #200	; 0xc8
 80065f6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80065f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80065fa:	f73f ae38 	bgt.w	800626e <_svfprintf_r+0x31e>
 80065fe:	465f      	mov	r7, fp
 8006600:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8006604:	4635      	mov	r5, r6
 8006606:	461e      	mov	r6, r3
 8006608:	1c50      	adds	r0, r2, #1
 800660a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800660c:	194c      	adds	r4, r1, r5
 800660e:	2807      	cmp	r0, #7
 8006610:	e886 0028 	stmia.w	r6, {r3, r5}
 8006614:	9427      	str	r4, [sp, #156]	; 0x9c
 8006616:	9026      	str	r0, [sp, #152]	; 0x98
 8006618:	f300 840f 	bgt.w	8006e3a <_svfprintf_r+0xeea>
 800661c:	3608      	adds	r6, #8
 800661e:	e000      	b.n	8006622 <_svfprintf_r+0x6d2>
 8006620:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006622:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8006626:	b169      	cbz	r1, 8006644 <_svfprintf_r+0x6f4>
 8006628:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800662a:	1c58      	adds	r0, r3, #1
 800662c:	3401      	adds	r4, #1
 800662e:	2101      	movs	r1, #1
 8006630:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8006634:	2807      	cmp	r0, #7
 8006636:	6032      	str	r2, [r6, #0]
 8006638:	6071      	str	r1, [r6, #4]
 800663a:	9427      	str	r4, [sp, #156]	; 0x9c
 800663c:	9026      	str	r0, [sp, #152]	; 0x98
 800663e:	f300 82fe 	bgt.w	8006c3e <_svfprintf_r+0xcee>
 8006642:	3608      	adds	r6, #8
 8006644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006646:	b163      	cbz	r3, 8006662 <_svfprintf_r+0x712>
 8006648:	9826      	ldr	r0, [sp, #152]	; 0x98
 800664a:	1c41      	adds	r1, r0, #1
 800664c:	3402      	adds	r4, #2
 800664e:	2302      	movs	r3, #2
 8006650:	aa1d      	add	r2, sp, #116	; 0x74
 8006652:	2907      	cmp	r1, #7
 8006654:	6032      	str	r2, [r6, #0]
 8006656:	6073      	str	r3, [r6, #4]
 8006658:	9427      	str	r4, [sp, #156]	; 0x9c
 800665a:	9126      	str	r1, [sp, #152]	; 0x98
 800665c:	f300 82fa 	bgt.w	8006c54 <_svfprintf_r+0xd04>
 8006660:	3608      	adds	r6, #8
 8006662:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8006666:	f000 822d 	beq.w	8006ac4 <_svfprintf_r+0xb74>
 800666a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800666c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800666e:	1aad      	subs	r5, r5, r2
 8006670:	2d00      	cmp	r5, #0
 8006672:	dd6f      	ble.n	8006754 <_svfprintf_r+0x804>
 8006674:	2d10      	cmp	r5, #16
 8006676:	f340 85fa 	ble.w	800726e <_svfprintf_r+0x131e>
 800667a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800667c:	485f      	ldr	r0, [pc, #380]	; (80067fc <_svfprintf_r+0x8ac>)
 800667e:	f8c6 9000 	str.w	r9, [r6]
 8006682:	f04f 0b10 	mov.w	fp, #16
 8006686:	1c4a      	adds	r2, r1, #1
 8006688:	f1a5 0c11 	sub.w	ip, r5, #17
 800668c:	445c      	add	r4, fp
 800668e:	2a07      	cmp	r2, #7
 8006690:	f8c6 b004 	str.w	fp, [r6, #4]
 8006694:	9009      	str	r0, [sp, #36]	; 0x24
 8006696:	9427      	str	r4, [sp, #156]	; 0x9c
 8006698:	9226      	str	r2, [sp, #152]	; 0x98
 800669a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800669e:	f300 82a9 	bgt.w	8006bf4 <_svfprintf_r+0xca4>
 80066a2:	3608      	adds	r6, #8
 80066a4:	3d10      	subs	r5, #16
 80066a6:	2d10      	cmp	r5, #16
 80066a8:	dd49      	ble.n	800673e <_svfprintf_r+0x7ee>
 80066aa:	b163      	cbz	r3, 80066c6 <_svfprintf_r+0x776>
 80066ac:	3201      	adds	r2, #1
 80066ae:	3410      	adds	r4, #16
 80066b0:	2a07      	cmp	r2, #7
 80066b2:	e886 0a00 	stmia.w	r6, {r9, fp}
 80066b6:	9427      	str	r4, [sp, #156]	; 0x9c
 80066b8:	9226      	str	r2, [sp, #152]	; 0x98
 80066ba:	f300 82a9 	bgt.w	8006c10 <_svfprintf_r+0xcc0>
 80066be:	3608      	adds	r6, #8
 80066c0:	3d10      	subs	r5, #16
 80066c2:	2d10      	cmp	r5, #16
 80066c4:	dd3b      	ble.n	800673e <_svfprintf_r+0x7ee>
 80066c6:	4631      	mov	r1, r6
 80066c8:	4620      	mov	r0, r4
 80066ca:	4646      	mov	r6, r8
 80066cc:	463c      	mov	r4, r7
 80066ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 80066d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80066d4:	e00d      	b.n	80066f2 <_svfprintf_r+0x7a2>
 80066d6:	3108      	adds	r1, #8
 80066d8:	3201      	adds	r2, #1
 80066da:	3010      	adds	r0, #16
 80066dc:	3d10      	subs	r5, #16
 80066de:	2a07      	cmp	r2, #7
 80066e0:	e881 0a00 	stmia.w	r1, {r9, fp}
 80066e4:	9226      	str	r2, [sp, #152]	; 0x98
 80066e6:	9027      	str	r0, [sp, #156]	; 0x9c
 80066e8:	dc17      	bgt.n	800671a <_svfprintf_r+0x7ca>
 80066ea:	3d10      	subs	r5, #16
 80066ec:	3108      	adds	r1, #8
 80066ee:	2d10      	cmp	r5, #16
 80066f0:	dd21      	ble.n	8006736 <_svfprintf_r+0x7e6>
 80066f2:	3201      	adds	r2, #1
 80066f4:	3010      	adds	r0, #16
 80066f6:	2a07      	cmp	r2, #7
 80066f8:	e881 0a00 	stmia.w	r1, {r9, fp}
 80066fc:	9027      	str	r0, [sp, #156]	; 0x9c
 80066fe:	9226      	str	r2, [sp, #152]	; 0x98
 8006700:	dde9      	ble.n	80066d6 <_svfprintf_r+0x786>
 8006702:	4638      	mov	r0, r7
 8006704:	4641      	mov	r1, r8
 8006706:	aa25      	add	r2, sp, #148	; 0x94
 8006708:	f004 f81a 	bl	800a740 <__ssprint_r>
 800670c:	2800      	cmp	r0, #0
 800670e:	f47f adde 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006712:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006714:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006716:	a932      	add	r1, sp, #200	; 0xc8
 8006718:	e7de      	b.n	80066d8 <_svfprintf_r+0x788>
 800671a:	4638      	mov	r0, r7
 800671c:	4641      	mov	r1, r8
 800671e:	aa25      	add	r2, sp, #148	; 0x94
 8006720:	f004 f80e 	bl	800a740 <__ssprint_r>
 8006724:	2800      	cmp	r0, #0
 8006726:	f47f add2 	bne.w	80062ce <_svfprintf_r+0x37e>
 800672a:	3d10      	subs	r5, #16
 800672c:	2d10      	cmp	r5, #16
 800672e:	a932      	add	r1, sp, #200	; 0xc8
 8006730:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006732:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006734:	dcdd      	bgt.n	80066f2 <_svfprintf_r+0x7a2>
 8006736:	46b0      	mov	r8, r6
 8006738:	4627      	mov	r7, r4
 800673a:	460e      	mov	r6, r1
 800673c:	4604      	mov	r4, r0
 800673e:	1c50      	adds	r0, r2, #1
 8006740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006742:	1964      	adds	r4, r4, r5
 8006744:	2807      	cmp	r0, #7
 8006746:	e886 0028 	stmia.w	r6, {r3, r5}
 800674a:	9427      	str	r4, [sp, #156]	; 0x9c
 800674c:	9026      	str	r0, [sp, #152]	; 0x98
 800674e:	f300 826b 	bgt.w	8006c28 <_svfprintf_r+0xcd8>
 8006752:	3608      	adds	r6, #8
 8006754:	9b08      	ldr	r3, [sp, #32]
 8006756:	05da      	lsls	r2, r3, #23
 8006758:	f100 8128 	bmi.w	80069ac <_svfprintf_r+0xa5c>
 800675c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800675e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006760:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006762:	6037      	str	r7, [r6, #0]
 8006764:	1c43      	adds	r3, r0, #1
 8006766:	18a4      	adds	r4, r4, r2
 8006768:	2b07      	cmp	r3, #7
 800676a:	6071      	str	r1, [r6, #4]
 800676c:	9427      	str	r4, [sp, #156]	; 0x9c
 800676e:	9326      	str	r3, [sp, #152]	; 0x98
 8006770:	f300 80b0 	bgt.w	80068d4 <_svfprintf_r+0x984>
 8006774:	3608      	adds	r6, #8
 8006776:	9a08      	ldr	r2, [sp, #32]
 8006778:	0753      	lsls	r3, r2, #29
 800677a:	f140 80b9 	bpl.w	80068f0 <_svfprintf_r+0x9a0>
 800677e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006780:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006782:	1a2d      	subs	r5, r5, r0
 8006784:	2d00      	cmp	r5, #0
 8006786:	f340 80b3 	ble.w	80068f0 <_svfprintf_r+0x9a0>
 800678a:	2d10      	cmp	r5, #16
 800678c:	f340 87cf 	ble.w	800772e <_svfprintf_r+0x17de>
 8006790:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006792:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8006800 <_svfprintf_r+0x8b0>
 8006796:	f64c 474c 	movw	r7, #52300	; 0xcc4c
 800679a:	f6c0 0700 	movt	r7, #2048	; 0x800
 800679e:	6037      	str	r7, [r6, #0]
 80067a0:	1c59      	adds	r1, r3, #1
 80067a2:	2710      	movs	r7, #16
 80067a4:	f1a5 0b11 	sub.w	fp, r5, #17
 80067a8:	19e4      	adds	r4, r4, r7
 80067aa:	2907      	cmp	r1, #7
 80067ac:	6077      	str	r7, [r6, #4]
 80067ae:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 80067b2:	9427      	str	r4, [sp, #156]	; 0x9c
 80067b4:	9126      	str	r1, [sp, #152]	; 0x98
 80067b6:	f300 83c6 	bgt.w	8006f46 <_svfprintf_r+0xff6>
 80067ba:	3608      	adds	r6, #8
 80067bc:	3d10      	subs	r5, #16
 80067be:	2d10      	cmp	r5, #16
 80067c0:	f340 80b6 	ble.w	8006930 <_svfprintf_r+0x9e0>
 80067c4:	f1bb 0f00 	cmp.w	fp, #0
 80067c8:	d011      	beq.n	80067ee <_svfprintf_r+0x89e>
 80067ca:	3101      	adds	r1, #1
 80067cc:	f64c 404c 	movw	r0, #52300	; 0xcc4c
 80067d0:	3410      	adds	r4, #16
 80067d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80067d6:	2907      	cmp	r1, #7
 80067d8:	e886 0081 	stmia.w	r6, {r0, r7}
 80067dc:	9427      	str	r4, [sp, #156]	; 0x9c
 80067de:	9126      	str	r1, [sp, #152]	; 0x98
 80067e0:	f300 83d7 	bgt.w	8006f92 <_svfprintf_r+0x1042>
 80067e4:	3608      	adds	r6, #8
 80067e6:	3d10      	subs	r5, #16
 80067e8:	2d10      	cmp	r5, #16
 80067ea:	f340 80a1 	ble.w	8006930 <_svfprintf_r+0x9e0>
 80067ee:	4632      	mov	r2, r6
 80067f0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80067f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80067f6:	e018      	b.n	800682a <_svfprintf_r+0x8da>
 80067f8:	0800cc1c 	.word	0x0800cc1c
 80067fc:	0800cc3c 	.word	0x0800cc3c
 8006800:	0800cc4c 	.word	0x0800cc4c
 8006804:	3208      	adds	r2, #8
 8006806:	1c41      	adds	r1, r0, #1
 8006808:	f64c 404c 	movw	r0, #52300	; 0xcc4c
 800680c:	3410      	adds	r4, #16
 800680e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006812:	3d10      	subs	r5, #16
 8006814:	2907      	cmp	r1, #7
 8006816:	e882 0081 	stmia.w	r2, {r0, r7}
 800681a:	9126      	str	r1, [sp, #152]	; 0x98
 800681c:	9427      	str	r4, [sp, #156]	; 0x9c
 800681e:	dc77      	bgt.n	8006910 <_svfprintf_r+0x9c0>
 8006820:	3d10      	subs	r5, #16
 8006822:	3208      	adds	r2, #8
 8006824:	2d10      	cmp	r5, #16
 8006826:	f340 8082 	ble.w	800692e <_svfprintf_r+0x9de>
 800682a:	1c48      	adds	r0, r1, #1
 800682c:	f64c 414c 	movw	r1, #52300	; 0xcc4c
 8006830:	3410      	adds	r4, #16
 8006832:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006836:	2807      	cmp	r0, #7
 8006838:	e882 0082 	stmia.w	r2, {r1, r7}
 800683c:	9427      	str	r4, [sp, #156]	; 0x9c
 800683e:	9026      	str	r0, [sp, #152]	; 0x98
 8006840:	dde0      	ble.n	8006804 <_svfprintf_r+0x8b4>
 8006842:	4658      	mov	r0, fp
 8006844:	4631      	mov	r1, r6
 8006846:	aa25      	add	r2, sp, #148	; 0x94
 8006848:	f003 ff7a 	bl	800a740 <__ssprint_r>
 800684c:	2800      	cmp	r0, #0
 800684e:	f47f ad3e 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006852:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006854:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006856:	aa32      	add	r2, sp, #200	; 0xc8
 8006858:	e7d5      	b.n	8006806 <_svfprintf_r+0x8b6>
 800685a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800685c:	2d01      	cmp	r5, #1
 800685e:	f340 847b 	ble.w	8007158 <_svfprintf_r+0x1208>
 8006862:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006864:	6037      	str	r7, [r6, #0]
 8006866:	1c5d      	adds	r5, r3, #1
 8006868:	3401      	adds	r4, #1
 800686a:	2101      	movs	r1, #1
 800686c:	2d07      	cmp	r5, #7
 800686e:	6071      	str	r1, [r6, #4]
 8006870:	9427      	str	r4, [sp, #156]	; 0x9c
 8006872:	9526      	str	r5, [sp, #152]	; 0x98
 8006874:	f300 847b 	bgt.w	800716e <_svfprintf_r+0x121e>
 8006878:	3608      	adds	r6, #8
 800687a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800687c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800687e:	3501      	adds	r5, #1
 8006880:	18e4      	adds	r4, r4, r3
 8006882:	2d07      	cmp	r5, #7
 8006884:	e886 0009 	stmia.w	r6, {r0, r3}
 8006888:	9427      	str	r4, [sp, #156]	; 0x9c
 800688a:	9526      	str	r5, [sp, #152]	; 0x98
 800688c:	f300 847c 	bgt.w	8007188 <_svfprintf_r+0x1238>
 8006890:	3608      	adds	r6, #8
 8006892:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8006896:	2200      	movs	r2, #0
 8006898:	2300      	movs	r3, #0
 800689a:	f7ff f9c1 	bl	8005c20 <__aeabi_dcmpeq>
 800689e:	2800      	cmp	r0, #0
 80068a0:	f040 82d7 	bne.w	8006e52 <_svfprintf_r+0xf02>
 80068a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80068a6:	3701      	adds	r7, #1
 80068a8:	1e50      	subs	r0, r2, #1
 80068aa:	1824      	adds	r4, r4, r0
 80068ac:	3501      	adds	r5, #1
 80068ae:	6037      	str	r7, [r6, #0]
 80068b0:	2d07      	cmp	r5, #7
 80068b2:	6070      	str	r0, [r6, #4]
 80068b4:	9427      	str	r4, [sp, #156]	; 0x9c
 80068b6:	9526      	str	r5, [sp, #152]	; 0x98
 80068b8:	f300 8186 	bgt.w	8006bc8 <_svfprintf_r+0xc78>
 80068bc:	3608      	adds	r6, #8
 80068be:	9819      	ldr	r0, [sp, #100]	; 0x64
 80068c0:	3501      	adds	r5, #1
 80068c2:	1824      	adds	r4, r4, r0
 80068c4:	ab21      	add	r3, sp, #132	; 0x84
 80068c6:	2d07      	cmp	r5, #7
 80068c8:	6033      	str	r3, [r6, #0]
 80068ca:	6070      	str	r0, [r6, #4]
 80068cc:	9427      	str	r4, [sp, #156]	; 0x9c
 80068ce:	9526      	str	r5, [sp, #152]	; 0x98
 80068d0:	f77f af50 	ble.w	8006774 <_svfprintf_r+0x824>
 80068d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80068d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80068d8:	aa25      	add	r2, sp, #148	; 0x94
 80068da:	f003 ff31 	bl	800a740 <__ssprint_r>
 80068de:	2800      	cmp	r0, #0
 80068e0:	f47f acf5 	bne.w	80062ce <_svfprintf_r+0x37e>
 80068e4:	9a08      	ldr	r2, [sp, #32]
 80068e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80068e8:	0753      	lsls	r3, r2, #29
 80068ea:	ae32      	add	r6, sp, #200	; 0xc8
 80068ec:	f53f af47 	bmi.w	800677e <_svfprintf_r+0x82e>
 80068f0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80068f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80068f6:	4291      	cmp	r1, r2
 80068f8:	bfac      	ite	ge
 80068fa:	1840      	addge	r0, r0, r1
 80068fc:	1880      	addlt	r0, r0, r2
 80068fe:	900f      	str	r0, [sp, #60]	; 0x3c
 8006900:	2c00      	cmp	r4, #0
 8006902:	f040 816d 	bne.w	8006be0 <_svfprintf_r+0xc90>
 8006906:	2400      	movs	r4, #0
 8006908:	9426      	str	r4, [sp, #152]	; 0x98
 800690a:	ae32      	add	r6, sp, #200	; 0xc8
 800690c:	f7ff bb4b 	b.w	8005fa6 <_svfprintf_r+0x56>
 8006910:	4658      	mov	r0, fp
 8006912:	4631      	mov	r1, r6
 8006914:	aa25      	add	r2, sp, #148	; 0x94
 8006916:	f003 ff13 	bl	800a740 <__ssprint_r>
 800691a:	2800      	cmp	r0, #0
 800691c:	f47f acd7 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006920:	3d10      	subs	r5, #16
 8006922:	2d10      	cmp	r5, #16
 8006924:	aa32      	add	r2, sp, #200	; 0xc8
 8006926:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006928:	9926      	ldr	r1, [sp, #152]	; 0x98
 800692a:	f73f af7e 	bgt.w	800682a <_svfprintf_r+0x8da>
 800692e:	4616      	mov	r6, r2
 8006930:	1c4b      	adds	r3, r1, #1
 8006932:	192c      	adds	r4, r5, r4
 8006934:	2b07      	cmp	r3, #7
 8006936:	f8c6 8000 	str.w	r8, [r6]
 800693a:	6075      	str	r5, [r6, #4]
 800693c:	9427      	str	r4, [sp, #156]	; 0x9c
 800693e:	9326      	str	r3, [sp, #152]	; 0x98
 8006940:	ddd6      	ble.n	80068f0 <_svfprintf_r+0x9a0>
 8006942:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006944:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006946:	aa25      	add	r2, sp, #148	; 0x94
 8006948:	f003 fefa 	bl	800a740 <__ssprint_r>
 800694c:	2800      	cmp	r0, #0
 800694e:	f47f acbe 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006952:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006954:	e7cc      	b.n	80068f0 <_svfprintf_r+0x9a0>
 8006956:	2b01      	cmp	r3, #1
 8006958:	f000 81a8 	beq.w	8006cac <_svfprintf_r+0xd5c>
 800695c:	2b02      	cmp	r3, #2
 800695e:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 8006962:	f000 8187 	beq.w	8006c74 <_svfprintf_r+0xd24>
 8006966:	2307      	movs	r3, #7
 8006968:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 800696c:	ea04 0003 	and.w	r0, r4, r3
 8006970:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 8006974:	08e9      	lsrs	r1, r5, #3
 8006976:	3030      	adds	r0, #48	; 0x30
 8006978:	465c      	mov	r4, fp
 800697a:	460d      	mov	r5, r1
 800697c:	b2c0      	uxtb	r0, r0
 800697e:	ea54 0105 	orrs.w	r1, r4, r5
 8006982:	4667      	mov	r7, ip
 8006984:	f88c 0000 	strb.w	r0, [ip]
 8006988:	f10c 3cff 	add.w	ip, ip, #4294967295
 800698c:	d1ec      	bne.n	8006968 <_svfprintf_r+0xa18>
 800698e:	9a08      	ldr	r2, [sp, #32]
 8006990:	07d4      	lsls	r4, r2, #31
 8006992:	463b      	mov	r3, r7
 8006994:	d505      	bpl.n	80069a2 <_svfprintf_r+0xa52>
 8006996:	2830      	cmp	r0, #48	; 0x30
 8006998:	d003      	beq.n	80069a2 <_svfprintf_r+0xa52>
 800699a:	2430      	movs	r4, #48	; 0x30
 800699c:	4667      	mov	r7, ip
 800699e:	f803 4c01 	strb.w	r4, [r3, #-1]
 80069a2:	9c07      	ldr	r4, [sp, #28]
 80069a4:	1be2      	subs	r2, r4, r7
 80069a6:	920e      	str	r2, [sp, #56]	; 0x38
 80069a8:	f7ff bbf6 	b.w	8006198 <_svfprintf_r+0x248>
 80069ac:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80069b0:	f77f af53 	ble.w	800685a <_svfprintf_r+0x90a>
 80069b4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80069b8:	2200      	movs	r2, #0
 80069ba:	2300      	movs	r3, #0
 80069bc:	f7ff f930 	bl	8005c20 <__aeabi_dcmpeq>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	f000 81ac 	beq.w	8006d1e <_svfprintf_r+0xdce>
 80069c6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80069c8:	49a8      	ldr	r1, [pc, #672]	; (8006c6c <_svfprintf_r+0xd1c>)
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	3401      	adds	r4, #1
 80069ce:	2201      	movs	r2, #1
 80069d0:	2b07      	cmp	r3, #7
 80069d2:	6031      	str	r1, [r6, #0]
 80069d4:	6072      	str	r2, [r6, #4]
 80069d6:	9427      	str	r4, [sp, #156]	; 0x9c
 80069d8:	9326      	str	r3, [sp, #152]	; 0x98
 80069da:	f300 844d 	bgt.w	8007278 <_svfprintf_r+0x1328>
 80069de:	3608      	adds	r6, #8
 80069e0:	981e      	ldr	r0, [sp, #120]	; 0x78
 80069e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069e4:	4298      	cmp	r0, r3
 80069e6:	db03      	blt.n	80069f0 <_svfprintf_r+0xaa0>
 80069e8:	9908      	ldr	r1, [sp, #32]
 80069ea:	07cb      	lsls	r3, r1, #31
 80069ec:	f57f aec3 	bpl.w	8006776 <_svfprintf_r+0x826>
 80069f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069f2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80069f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069f6:	6070      	str	r0, [r6, #4]
 80069f8:	1c59      	adds	r1, r3, #1
 80069fa:	1824      	adds	r4, r4, r0
 80069fc:	2907      	cmp	r1, #7
 80069fe:	6032      	str	r2, [r6, #0]
 8006a00:	9427      	str	r4, [sp, #156]	; 0x9c
 8006a02:	9126      	str	r1, [sp, #152]	; 0x98
 8006a04:	f300 8579 	bgt.w	80074fa <_svfprintf_r+0x15aa>
 8006a08:	3608      	adds	r6, #8
 8006a0a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006a0c:	3d01      	subs	r5, #1
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	f77f aeb1 	ble.w	8006776 <_svfprintf_r+0x826>
 8006a14:	2d10      	cmp	r5, #16
 8006a16:	f340 8288 	ble.w	8006f2a <_svfprintf_r+0xfda>
 8006a1a:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006a1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a1e:	f8c6 9000 	str.w	r9, [r6]
 8006a22:	2710      	movs	r7, #16
 8006a24:	1c41      	adds	r1, r0, #1
 8006a26:	f1a2 0e12 	sub.w	lr, r2, #18
 8006a2a:	19e4      	adds	r4, r4, r7
 8006a2c:	2907      	cmp	r1, #7
 8006a2e:	6077      	str	r7, [r6, #4]
 8006a30:	f8df b23c 	ldr.w	fp, [pc, #572]	; 8006c70 <_svfprintf_r+0xd20>
 8006a34:	9427      	str	r4, [sp, #156]	; 0x9c
 8006a36:	9126      	str	r1, [sp, #152]	; 0x98
 8006a38:	f3ce 1800 	ubfx	r8, lr, #4, #1
 8006a3c:	f300 8610 	bgt.w	8007660 <_svfprintf_r+0x1710>
 8006a40:	3608      	adds	r6, #8
 8006a42:	3d10      	subs	r5, #16
 8006a44:	2d10      	cmp	r5, #16
 8006a46:	f340 8273 	ble.w	8006f30 <_svfprintf_r+0xfe0>
 8006a4a:	f1b8 0f00 	cmp.w	r8, #0
 8006a4e:	d00e      	beq.n	8006a6e <_svfprintf_r+0xb1e>
 8006a50:	3101      	adds	r1, #1
 8006a52:	3410      	adds	r4, #16
 8006a54:	2907      	cmp	r1, #7
 8006a56:	f8c6 9000 	str.w	r9, [r6]
 8006a5a:	6077      	str	r7, [r6, #4]
 8006a5c:	9427      	str	r4, [sp, #156]	; 0x9c
 8006a5e:	9126      	str	r1, [sp, #152]	; 0x98
 8006a60:	f300 860b 	bgt.w	800767a <_svfprintf_r+0x172a>
 8006a64:	3608      	adds	r6, #8
 8006a66:	3d10      	subs	r5, #16
 8006a68:	2d10      	cmp	r5, #16
 8006a6a:	f340 8261 	ble.w	8006f30 <_svfprintf_r+0xfe0>
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8006a74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a76:	e010      	b.n	8006a9a <_svfprintf_r+0xb4a>
 8006a78:	3608      	adds	r6, #8
 8006a7a:	1c59      	adds	r1, r3, #1
 8006a7c:	3010      	adds	r0, #16
 8006a7e:	3d10      	subs	r5, #16
 8006a80:	2907      	cmp	r1, #7
 8006a82:	f8c6 9000 	str.w	r9, [r6]
 8006a86:	6077      	str	r7, [r6, #4]
 8006a88:	9126      	str	r1, [sp, #152]	; 0x98
 8006a8a:	9027      	str	r0, [sp, #156]	; 0x9c
 8006a8c:	f300 811f 	bgt.w	8006cce <_svfprintf_r+0xd7e>
 8006a90:	3608      	adds	r6, #8
 8006a92:	3d10      	subs	r5, #16
 8006a94:	2d10      	cmp	r5, #16
 8006a96:	f340 83e8 	ble.w	800726a <_svfprintf_r+0x131a>
 8006a9a:	1c4b      	adds	r3, r1, #1
 8006a9c:	3010      	adds	r0, #16
 8006a9e:	2b07      	cmp	r3, #7
 8006aa0:	f8c6 9000 	str.w	r9, [r6]
 8006aa4:	6077      	str	r7, [r6, #4]
 8006aa6:	9027      	str	r0, [sp, #156]	; 0x9c
 8006aa8:	9326      	str	r3, [sp, #152]	; 0x98
 8006aaa:	dde5      	ble.n	8006a78 <_svfprintf_r+0xb28>
 8006aac:	4640      	mov	r0, r8
 8006aae:	4621      	mov	r1, r4
 8006ab0:	aa25      	add	r2, sp, #148	; 0x94
 8006ab2:	f003 fe45 	bl	800a740 <__ssprint_r>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f47f ac09 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006abc:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006abe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006ac0:	ae32      	add	r6, sp, #200	; 0xc8
 8006ac2:	e7da      	b.n	8006a7a <_svfprintf_r+0xb2a>
 8006ac4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006ac6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006ac8:	1a2d      	subs	r5, r5, r0
 8006aca:	2d00      	cmp	r5, #0
 8006acc:	f77f adcd 	ble.w	800666a <_svfprintf_r+0x71a>
 8006ad0:	2d10      	cmp	r5, #16
 8006ad2:	f340 86a8 	ble.w	8007826 <_svfprintf_r+0x18d6>
 8006ad6:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006ad8:	4a65      	ldr	r2, [pc, #404]	; (8006c70 <_svfprintf_r+0xd20>)
 8006ada:	f8c6 9000 	str.w	r9, [r6]
 8006ade:	f04f 0b10 	mov.w	fp, #16
 8006ae2:	3001      	adds	r0, #1
 8006ae4:	f1a5 0311 	sub.w	r3, r5, #17
 8006ae8:	445c      	add	r4, fp
 8006aea:	2807      	cmp	r0, #7
 8006aec:	f8c6 b004 	str.w	fp, [r6, #4]
 8006af0:	9209      	str	r2, [sp, #36]	; 0x24
 8006af2:	9427      	str	r4, [sp, #156]	; 0x9c
 8006af4:	9026      	str	r0, [sp, #152]	; 0x98
 8006af6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006afa:	f300 8313 	bgt.w	8007124 <_svfprintf_r+0x11d4>
 8006afe:	3608      	adds	r6, #8
 8006b00:	3d10      	subs	r5, #16
 8006b02:	2d10      	cmp	r5, #16
 8006b04:	dd48      	ble.n	8006b98 <_svfprintf_r+0xc48>
 8006b06:	b163      	cbz	r3, 8006b22 <_svfprintf_r+0xbd2>
 8006b08:	3001      	adds	r0, #1
 8006b0a:	3410      	adds	r4, #16
 8006b0c:	2807      	cmp	r0, #7
 8006b0e:	e886 0a00 	stmia.w	r6, {r9, fp}
 8006b12:	9427      	str	r4, [sp, #156]	; 0x9c
 8006b14:	9026      	str	r0, [sp, #152]	; 0x98
 8006b16:	f300 8313 	bgt.w	8007140 <_svfprintf_r+0x11f0>
 8006b1a:	3608      	adds	r6, #8
 8006b1c:	3d10      	subs	r5, #16
 8006b1e:	2d10      	cmp	r5, #16
 8006b20:	dd3a      	ble.n	8006b98 <_svfprintf_r+0xc48>
 8006b22:	4621      	mov	r1, r4
 8006b24:	4632      	mov	r2, r6
 8006b26:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006b28:	462e      	mov	r6, r5
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006b2e:	e00d      	b.n	8006b4c <_svfprintf_r+0xbfc>
 8006b30:	3208      	adds	r2, #8
 8006b32:	1c43      	adds	r3, r0, #1
 8006b34:	3110      	adds	r1, #16
 8006b36:	3e10      	subs	r6, #16
 8006b38:	2b07      	cmp	r3, #7
 8006b3a:	e882 0a00 	stmia.w	r2, {r9, fp}
 8006b3e:	9326      	str	r3, [sp, #152]	; 0x98
 8006b40:	9127      	str	r1, [sp, #156]	; 0x9c
 8006b42:	dc17      	bgt.n	8006b74 <_svfprintf_r+0xc24>
 8006b44:	3e10      	subs	r6, #16
 8006b46:	3208      	adds	r2, #8
 8006b48:	2e10      	cmp	r6, #16
 8006b4a:	dd21      	ble.n	8006b90 <_svfprintf_r+0xc40>
 8006b4c:	1c58      	adds	r0, r3, #1
 8006b4e:	3110      	adds	r1, #16
 8006b50:	2807      	cmp	r0, #7
 8006b52:	e882 0a00 	stmia.w	r2, {r9, fp}
 8006b56:	9127      	str	r1, [sp, #156]	; 0x9c
 8006b58:	9026      	str	r0, [sp, #152]	; 0x98
 8006b5a:	dde9      	ble.n	8006b30 <_svfprintf_r+0xbe0>
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	4629      	mov	r1, r5
 8006b60:	aa25      	add	r2, sp, #148	; 0x94
 8006b62:	f003 fded 	bl	800a740 <__ssprint_r>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	f47f abb1 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006b6c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006b6e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006b70:	aa32      	add	r2, sp, #200	; 0xc8
 8006b72:	e7de      	b.n	8006b32 <_svfprintf_r+0xbe2>
 8006b74:	4620      	mov	r0, r4
 8006b76:	4629      	mov	r1, r5
 8006b78:	aa25      	add	r2, sp, #148	; 0x94
 8006b7a:	f003 fde1 	bl	800a740 <__ssprint_r>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	f47f aba5 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006b84:	3e10      	subs	r6, #16
 8006b86:	2e10      	cmp	r6, #16
 8006b88:	aa32      	add	r2, sp, #200	; 0xc8
 8006b8a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006b8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b8e:	dcdd      	bgt.n	8006b4c <_svfprintf_r+0xbfc>
 8006b90:	4635      	mov	r5, r6
 8006b92:	460c      	mov	r4, r1
 8006b94:	4616      	mov	r6, r2
 8006b96:	4618      	mov	r0, r3
 8006b98:	1c41      	adds	r1, r0, #1
 8006b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b9c:	1964      	adds	r4, r4, r5
 8006b9e:	2907      	cmp	r1, #7
 8006ba0:	e886 0028 	stmia.w	r6, {r3, r5}
 8006ba4:	9427      	str	r4, [sp, #156]	; 0x9c
 8006ba6:	9126      	str	r1, [sp, #152]	; 0x98
 8006ba8:	f300 8300 	bgt.w	80071ac <_svfprintf_r+0x125c>
 8006bac:	3608      	adds	r6, #8
 8006bae:	e55c      	b.n	800666a <_svfprintf_r+0x71a>
 8006bb0:	4a2f      	ldr	r2, [pc, #188]	; (8006c70 <_svfprintf_r+0xd20>)
 8006bb2:	9209      	str	r2, [sp, #36]	; 0x24
 8006bb4:	3501      	adds	r5, #1
 8006bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb8:	19e4      	adds	r4, r4, r7
 8006bba:	2d07      	cmp	r5, #7
 8006bbc:	e886 0088 	stmia.w	r6, {r3, r7}
 8006bc0:	9427      	str	r4, [sp, #156]	; 0x9c
 8006bc2:	9526      	str	r5, [sp, #152]	; 0x98
 8006bc4:	f77f ae7a 	ble.w	80068bc <_svfprintf_r+0x96c>
 8006bc8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006bca:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006bcc:	aa25      	add	r2, sp, #148	; 0x94
 8006bce:	f003 fdb7 	bl	800a740 <__ssprint_r>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	f47f ab7b 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006bd8:	ae32      	add	r6, sp, #200	; 0xc8
 8006bda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006bdc:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8006bde:	e66e      	b.n	80068be <_svfprintf_r+0x96e>
 8006be0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006be2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006be4:	aa25      	add	r2, sp, #148	; 0x94
 8006be6:	f003 fdab 	bl	800a740 <__ssprint_r>
 8006bea:	2800      	cmp	r0, #0
 8006bec:	f43f ae8b 	beq.w	8006906 <_svfprintf_r+0x9b6>
 8006bf0:	f7ff bb6d 	b.w	80062ce <_svfprintf_r+0x37e>
 8006bf4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006bf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006bf8:	9306      	str	r3, [sp, #24]
 8006bfa:	aa25      	add	r2, sp, #148	; 0x94
 8006bfc:	f003 fda0 	bl	800a740 <__ssprint_r>
 8006c00:	9b06      	ldr	r3, [sp, #24]
 8006c02:	2800      	cmp	r0, #0
 8006c04:	f47f ab63 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006c08:	ae32      	add	r6, sp, #200	; 0xc8
 8006c0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006c0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c0e:	e549      	b.n	80066a4 <_svfprintf_r+0x754>
 8006c10:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006c12:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c14:	aa25      	add	r2, sp, #148	; 0x94
 8006c16:	f003 fd93 	bl	800a740 <__ssprint_r>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	f47f ab57 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006c20:	ae32      	add	r6, sp, #200	; 0xc8
 8006c22:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006c24:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c26:	e54b      	b.n	80066c0 <_svfprintf_r+0x770>
 8006c28:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006c2a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c2c:	aa25      	add	r2, sp, #148	; 0x94
 8006c2e:	f003 fd87 	bl	800a740 <__ssprint_r>
 8006c32:	2800      	cmp	r0, #0
 8006c34:	f47f ab4b 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006c38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006c3a:	ae32      	add	r6, sp, #200	; 0xc8
 8006c3c:	e58a      	b.n	8006754 <_svfprintf_r+0x804>
 8006c3e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006c40:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c42:	aa25      	add	r2, sp, #148	; 0x94
 8006c44:	f003 fd7c 	bl	800a740 <__ssprint_r>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f47f ab40 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006c4e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006c50:	ae32      	add	r6, sp, #200	; 0xc8
 8006c52:	e4f7      	b.n	8006644 <_svfprintf_r+0x6f4>
 8006c54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006c56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c58:	aa25      	add	r2, sp, #148	; 0x94
 8006c5a:	f003 fd71 	bl	800a740 <__ssprint_r>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f47f ab35 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006c64:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006c66:	ae32      	add	r6, sp, #200	; 0xc8
 8006c68:	e4fb      	b.n	8006662 <_svfprintf_r+0x712>
 8006c6a:	bf00      	nop
 8006c6c:	0800cc38 	.word	0x0800cc38
 8006c70:	0800cc3c 	.word	0x0800cc3c
 8006c74:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8006c78:	960b      	str	r6, [sp, #44]	; 0x2c
 8006c7a:	210f      	movs	r1, #15
 8006c7c:	ea04 0601 	and.w	r6, r4, r1
 8006c80:	eb0e 0006 	add.w	r0, lr, r6
 8006c84:	0927      	lsrs	r7, r4, #4
 8006c86:	092a      	lsrs	r2, r5, #4
 8006c88:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 8006c8c:	7803      	ldrb	r3, [r0, #0]
 8006c8e:	4615      	mov	r5, r2
 8006c90:	ea54 0205 	orrs.w	r2, r4, r5
 8006c94:	4667      	mov	r7, ip
 8006c96:	f88c 3000 	strb.w	r3, [ip]
 8006c9a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006c9e:	d1ed      	bne.n	8006c7c <_svfprintf_r+0xd2c>
 8006ca0:	9907      	ldr	r1, [sp, #28]
 8006ca2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006ca4:	1bc8      	subs	r0, r1, r7
 8006ca6:	900e      	str	r0, [sp, #56]	; 0x38
 8006ca8:	f7ff ba76 	b.w	8006198 <_svfprintf_r+0x248>
 8006cac:	2d00      	cmp	r5, #0
 8006cae:	bf08      	it	eq
 8006cb0:	2c0a      	cmpeq	r4, #10
 8006cb2:	f080 8154 	bcs.w	8006f5e <_svfprintf_r+0x100e>
 8006cb6:	af42      	add	r7, sp, #264	; 0x108
 8006cb8:	3430      	adds	r4, #48	; 0x30
 8006cba:	f807 4d41 	strb.w	r4, [r7, #-65]!
 8006cbe:	9b07      	ldr	r3, [sp, #28]
 8006cc0:	1bd9      	subs	r1, r3, r7
 8006cc2:	910e      	str	r1, [sp, #56]	; 0x38
 8006cc4:	f7ff ba68 	b.w	8006198 <_svfprintf_r+0x248>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	f7ff ba2c 	b.w	8006126 <_svfprintf_r+0x1d6>
 8006cce:	4640      	mov	r0, r8
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	aa25      	add	r2, sp, #148	; 0x94
 8006cd4:	f003 fd34 	bl	800a740 <__ssprint_r>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	f47f aaf8 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006cde:	ae32      	add	r6, sp, #200	; 0xc8
 8006ce0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006ce2:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006ce4:	e6d5      	b.n	8006a92 <_svfprintf_r+0xb42>
 8006ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006ce8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006cea:	9306      	str	r3, [sp, #24]
 8006cec:	aa25      	add	r2, sp, #148	; 0x94
 8006cee:	f003 fd27 	bl	800a740 <__ssprint_r>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	f47f aaea 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006cfa:	ae32      	add	r6, sp, #200	; 0xc8
 8006cfc:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006cfe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006d00:	f7ff ba82 	b.w	8006208 <_svfprintf_r+0x2b8>
 8006d04:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006d06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d08:	aa25      	add	r2, sp, #148	; 0x94
 8006d0a:	f003 fd19 	bl	800a740 <__ssprint_r>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	f47f aadd 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006d14:	ae32      	add	r6, sp, #200	; 0xc8
 8006d16:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006d18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006d1a:	f7ff ba88 	b.w	800622e <_svfprintf_r+0x2de>
 8006d1e:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8006d20:	2d00      	cmp	r5, #0
 8006d22:	f340 82b5 	ble.w	8007290 <_svfprintf_r+0x1340>
 8006d26:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006d28:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006d2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d2c:	428d      	cmp	r5, r1
 8006d2e:	bfa8      	it	ge
 8006d30:	460d      	movge	r5, r1
 8006d32:	18b8      	adds	r0, r7, r2
 8006d34:	2d00      	cmp	r5, #0
 8006d36:	9009      	str	r0, [sp, #36]	; 0x24
 8006d38:	dd0a      	ble.n	8006d50 <_svfprintf_r+0xe00>
 8006d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d3c:	6037      	str	r7, [r6, #0]
 8006d3e:	1c59      	adds	r1, r3, #1
 8006d40:	1964      	adds	r4, r4, r5
 8006d42:	2907      	cmp	r1, #7
 8006d44:	6075      	str	r5, [r6, #4]
 8006d46:	9427      	str	r4, [sp, #156]	; 0x9c
 8006d48:	9126      	str	r1, [sp, #152]	; 0x98
 8006d4a:	f300 847d 	bgt.w	8007648 <_svfprintf_r+0x16f8>
 8006d4e:	3608      	adds	r6, #8
 8006d50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006d52:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8006d56:	1b55      	subs	r5, r2, r5
 8006d58:	2d00      	cmp	r5, #0
 8006d5a:	f340 814f 	ble.w	8006ffc <_svfprintf_r+0x10ac>
 8006d5e:	2d10      	cmp	r5, #16
 8006d60:	f340 8274 	ble.w	800724c <_svfprintf_r+0x12fc>
 8006d64:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006d66:	4b9f      	ldr	r3, [pc, #636]	; (8006fe4 <_svfprintf_r+0x1094>)
 8006d68:	f8c6 9000 	str.w	r9, [r6]
 8006d6c:	f04f 0810 	mov.w	r8, #16
 8006d70:	3101      	adds	r1, #1
 8006d72:	f1a5 0e11 	sub.w	lr, r5, #17
 8006d76:	4444      	add	r4, r8
 8006d78:	2907      	cmp	r1, #7
 8006d7a:	f8c6 8004 	str.w	r8, [r6, #4]
 8006d7e:	930e      	str	r3, [sp, #56]	; 0x38
 8006d80:	9427      	str	r4, [sp, #156]	; 0x9c
 8006d82:	9126      	str	r1, [sp, #152]	; 0x98
 8006d84:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 8006d88:	f300 8451 	bgt.w	800762e <_svfprintf_r+0x16de>
 8006d8c:	3608      	adds	r6, #8
 8006d8e:	3d10      	subs	r5, #16
 8006d90:	2d10      	cmp	r5, #16
 8006d92:	f340 825e 	ble.w	8007252 <_svfprintf_r+0x1302>
 8006d96:	f1bb 0f00 	cmp.w	fp, #0
 8006d9a:	d00f      	beq.n	8006dbc <_svfprintf_r+0xe6c>
 8006d9c:	3101      	adds	r1, #1
 8006d9e:	3410      	adds	r4, #16
 8006da0:	2907      	cmp	r1, #7
 8006da2:	f8c6 9000 	str.w	r9, [r6]
 8006da6:	f8c6 8004 	str.w	r8, [r6, #4]
 8006daa:	9427      	str	r4, [sp, #156]	; 0x9c
 8006dac:	9126      	str	r1, [sp, #152]	; 0x98
 8006dae:	f300 8471 	bgt.w	8007694 <_svfprintf_r+0x1744>
 8006db2:	3608      	adds	r6, #8
 8006db4:	3d10      	subs	r5, #16
 8006db6:	2d10      	cmp	r5, #16
 8006db8:	f340 824b 	ble.w	8007252 <_svfprintf_r+0x1302>
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8006dc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006dc4:	e012      	b.n	8006dec <_svfprintf_r+0xe9c>
 8006dc6:	f106 0208 	add.w	r2, r6, #8
 8006dca:	1c59      	adds	r1, r3, #1
 8006dcc:	3010      	adds	r0, #16
 8006dce:	3d10      	subs	r5, #16
 8006dd0:	2907      	cmp	r1, #7
 8006dd2:	f8c2 9000 	str.w	r9, [r2]
 8006dd6:	f8c2 8004 	str.w	r8, [r2, #4]
 8006dda:	9126      	str	r1, [sp, #152]	; 0x98
 8006ddc:	9027      	str	r0, [sp, #156]	; 0x9c
 8006dde:	dc1b      	bgt.n	8006e18 <_svfprintf_r+0xec8>
 8006de0:	f102 0608 	add.w	r6, r2, #8
 8006de4:	3d10      	subs	r5, #16
 8006de6:	2d10      	cmp	r5, #16
 8006de8:	f340 8407 	ble.w	80075fa <_svfprintf_r+0x16aa>
 8006dec:	1c4b      	adds	r3, r1, #1
 8006dee:	3010      	adds	r0, #16
 8006df0:	2b07      	cmp	r3, #7
 8006df2:	f8c6 9000 	str.w	r9, [r6]
 8006df6:	f8c6 8004 	str.w	r8, [r6, #4]
 8006dfa:	9027      	str	r0, [sp, #156]	; 0x9c
 8006dfc:	9326      	str	r3, [sp, #152]	; 0x98
 8006dfe:	dde2      	ble.n	8006dc6 <_svfprintf_r+0xe76>
 8006e00:	4658      	mov	r0, fp
 8006e02:	4621      	mov	r1, r4
 8006e04:	aa25      	add	r2, sp, #148	; 0x94
 8006e06:	f003 fc9b 	bl	800a740 <__ssprint_r>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	f47f aa5f 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006e10:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e14:	aa32      	add	r2, sp, #200	; 0xc8
 8006e16:	e7d8      	b.n	8006dca <_svfprintf_r+0xe7a>
 8006e18:	4658      	mov	r0, fp
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	aa25      	add	r2, sp, #148	; 0x94
 8006e1e:	f003 fc8f 	bl	800a740 <__ssprint_r>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	f47f aa53 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006e28:	ae32      	add	r6, sp, #200	; 0xc8
 8006e2a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006e2c:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006e2e:	e7d9      	b.n	8006de4 <_svfprintf_r+0xe94>
 8006e30:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8006e32:	af32      	add	r7, sp, #200	; 0xc8
 8006e34:	940e      	str	r4, [sp, #56]	; 0x38
 8006e36:	f7ff b9af 	b.w	8006198 <_svfprintf_r+0x248>
 8006e3a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006e3c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e3e:	aa25      	add	r2, sp, #148	; 0x94
 8006e40:	f003 fc7e 	bl	800a740 <__ssprint_r>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	f47f aa42 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006e4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006e4c:	ae32      	add	r6, sp, #200	; 0xc8
 8006e4e:	f7ff bbe8 	b.w	8006622 <_svfprintf_r+0x6d2>
 8006e52:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8006e54:	3f01      	subs	r7, #1
 8006e56:	2f00      	cmp	r7, #0
 8006e58:	f77f ad31 	ble.w	80068be <_svfprintf_r+0x96e>
 8006e5c:	2f10      	cmp	r7, #16
 8006e5e:	f77f aea7 	ble.w	8006bb0 <_svfprintf_r+0xc60>
 8006e62:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006e64:	4b5f      	ldr	r3, [pc, #380]	; (8006fe4 <_svfprintf_r+0x1094>)
 8006e66:	f8c6 9000 	str.w	r9, [r6]
 8006e6a:	f04f 0810 	mov.w	r8, #16
 8006e6e:	3501      	adds	r5, #1
 8006e70:	f1a0 0b12 	sub.w	fp, r0, #18
 8006e74:	4444      	add	r4, r8
 8006e76:	2d07      	cmp	r5, #7
 8006e78:	f8c6 8004 	str.w	r8, [r6, #4]
 8006e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e7e:	9427      	str	r4, [sp, #156]	; 0x9c
 8006e80:	9526      	str	r5, [sp, #152]	; 0x98
 8006e82:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8006e86:	f300 83ba 	bgt.w	80075fe <_svfprintf_r+0x16ae>
 8006e8a:	3608      	adds	r6, #8
 8006e8c:	3f10      	subs	r7, #16
 8006e8e:	2f10      	cmp	r7, #16
 8006e90:	f77f ae90 	ble.w	8006bb4 <_svfprintf_r+0xc64>
 8006e94:	f1bb 0f00 	cmp.w	fp, #0
 8006e98:	d00f      	beq.n	8006eba <_svfprintf_r+0xf6a>
 8006e9a:	3501      	adds	r5, #1
 8006e9c:	3410      	adds	r4, #16
 8006e9e:	2d07      	cmp	r5, #7
 8006ea0:	f8c6 9000 	str.w	r9, [r6]
 8006ea4:	f8c6 8004 	str.w	r8, [r6, #4]
 8006ea8:	9427      	str	r4, [sp, #156]	; 0x9c
 8006eaa:	9526      	str	r5, [sp, #152]	; 0x98
 8006eac:	f300 83b3 	bgt.w	8007616 <_svfprintf_r+0x16c6>
 8006eb0:	3608      	adds	r6, #8
 8006eb2:	3f10      	subs	r7, #16
 8006eb4:	2f10      	cmp	r7, #16
 8006eb6:	f77f ae7d 	ble.w	8006bb4 <_svfprintf_r+0xc64>
 8006eba:	4621      	mov	r1, r4
 8006ebc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8006ec0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006ec2:	e010      	b.n	8006ee6 <_svfprintf_r+0xf96>
 8006ec4:	3608      	adds	r6, #8
 8006ec6:	3501      	adds	r5, #1
 8006ec8:	3110      	adds	r1, #16
 8006eca:	3f10      	subs	r7, #16
 8006ecc:	2d07      	cmp	r5, #7
 8006ece:	f8c6 9000 	str.w	r9, [r6]
 8006ed2:	f8c6 8004 	str.w	r8, [r6, #4]
 8006ed6:	9127      	str	r1, [sp, #156]	; 0x9c
 8006ed8:	9526      	str	r5, [sp, #152]	; 0x98
 8006eda:	dc1a      	bgt.n	8006f12 <_svfprintf_r+0xfc2>
 8006edc:	3608      	adds	r6, #8
 8006ede:	3f10      	subs	r7, #16
 8006ee0:	2f10      	cmp	r7, #16
 8006ee2:	f340 835d 	ble.w	80075a0 <_svfprintf_r+0x1650>
 8006ee6:	3501      	adds	r5, #1
 8006ee8:	3110      	adds	r1, #16
 8006eea:	2d07      	cmp	r5, #7
 8006eec:	f8c6 9000 	str.w	r9, [r6]
 8006ef0:	f8c6 8004 	str.w	r8, [r6, #4]
 8006ef4:	9127      	str	r1, [sp, #156]	; 0x9c
 8006ef6:	9526      	str	r5, [sp, #152]	; 0x98
 8006ef8:	dde4      	ble.n	8006ec4 <_svfprintf_r+0xf74>
 8006efa:	4658      	mov	r0, fp
 8006efc:	4621      	mov	r1, r4
 8006efe:	aa25      	add	r2, sp, #148	; 0x94
 8006f00:	f003 fc1e 	bl	800a740 <__ssprint_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	f47f a9e2 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006f0a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006f0c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8006f0e:	ae32      	add	r6, sp, #200	; 0xc8
 8006f10:	e7d9      	b.n	8006ec6 <_svfprintf_r+0xf76>
 8006f12:	4658      	mov	r0, fp
 8006f14:	4621      	mov	r1, r4
 8006f16:	aa25      	add	r2, sp, #148	; 0x94
 8006f18:	f003 fc12 	bl	800a740 <__ssprint_r>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	f47f a9d6 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006f22:	ae32      	add	r6, sp, #200	; 0xc8
 8006f24:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006f26:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8006f28:	e7d9      	b.n	8006ede <_svfprintf_r+0xf8e>
 8006f2a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006f2c:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8006fe4 <_svfprintf_r+0x1094>
 8006f30:	3101      	adds	r1, #1
 8006f32:	1964      	adds	r4, r4, r5
 8006f34:	2907      	cmp	r1, #7
 8006f36:	f8c6 b000 	str.w	fp, [r6]
 8006f3a:	6075      	str	r5, [r6, #4]
 8006f3c:	9427      	str	r4, [sp, #156]	; 0x9c
 8006f3e:	9126      	str	r1, [sp, #152]	; 0x98
 8006f40:	f77f ac18 	ble.w	8006774 <_svfprintf_r+0x824>
 8006f44:	e4c6      	b.n	80068d4 <_svfprintf_r+0x984>
 8006f46:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f4a:	aa25      	add	r2, sp, #148	; 0x94
 8006f4c:	f003 fbf8 	bl	800a740 <__ssprint_r>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	f47f a9bc 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006f56:	ae32      	add	r6, sp, #200	; 0xc8
 8006f58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006f5a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006f5c:	e42e      	b.n	80067bc <_svfprintf_r+0x86c>
 8006f5e:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 8006f62:	4620      	mov	r0, r4
 8006f64:	4629      	mov	r1, r5
 8006f66:	220a      	movs	r2, #10
 8006f68:	2300      	movs	r3, #0
 8006f6a:	f005 fab7 	bl	800c4dc <__aeabi_uldivmod>
 8006f6e:	3230      	adds	r2, #48	; 0x30
 8006f70:	f88b 2000 	strb.w	r2, [fp]
 8006f74:	4620      	mov	r0, r4
 8006f76:	4629      	mov	r1, r5
 8006f78:	220a      	movs	r2, #10
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f005 faae 	bl	800c4dc <__aeabi_uldivmod>
 8006f80:	4604      	mov	r4, r0
 8006f82:	460d      	mov	r5, r1
 8006f84:	ea54 0005 	orrs.w	r0, r4, r5
 8006f88:	465f      	mov	r7, fp
 8006f8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f8e:	d1e8      	bne.n	8006f62 <_svfprintf_r+0x1012>
 8006f90:	e507      	b.n	80069a2 <_svfprintf_r+0xa52>
 8006f92:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f94:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f96:	aa25      	add	r2, sp, #148	; 0x94
 8006f98:	f003 fbd2 	bl	800a740 <__ssprint_r>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	f47f a996 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006fa2:	ae32      	add	r6, sp, #200	; 0xc8
 8006fa4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006fa6:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006fa8:	e41d      	b.n	80067e6 <_svfprintf_r+0x896>
 8006faa:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006fac:	680c      	ldr	r4, [r1, #0]
 8006fae:	17e5      	asrs	r5, r4, #31
 8006fb0:	4622      	mov	r2, r4
 8006fb2:	462b      	mov	r3, r5
 8006fb4:	1d0f      	adds	r7, r1, #4
 8006fb6:	2a00      	cmp	r2, #0
 8006fb8:	f173 0000 	sbcs.w	r0, r3, #0
 8006fbc:	9710      	str	r7, [sp, #64]	; 0x40
 8006fbe:	f6bf a8cd 	bge.w	800615c <_svfprintf_r+0x20c>
 8006fc2:	222d      	movs	r2, #45	; 0x2d
 8006fc4:	4264      	negs	r4, r4
 8006fc6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8006fca:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8006fce:	2301      	movs	r3, #1
 8006fd0:	f7ff b8c5 	b.w	800615e <_svfprintf_r+0x20e>
 8006fd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fd6:	6815      	ldr	r5, [r2, #0]
 8006fd8:	1d17      	adds	r7, r2, #4
 8006fda:	462c      	mov	r4, r5
 8006fdc:	9710      	str	r7, [sp, #64]	; 0x40
 8006fde:	2500      	movs	r5, #0
 8006fe0:	f7ff b9ec 	b.w	80063bc <_svfprintf_r+0x46c>
 8006fe4:	0800cc3c 	.word	0x0800cc3c
 8006fe8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006fea:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006fec:	aa25      	add	r2, sp, #148	; 0x94
 8006fee:	f003 fba7 	bl	800a740 <__ssprint_r>
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	f47f a96b 	bne.w	80062ce <_svfprintf_r+0x37e>
 8006ff8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006ffa:	ae32      	add	r6, sp, #200	; 0xc8
 8006ffc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ffe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007000:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007002:	4293      	cmp	r3, r2
 8007004:	4407      	add	r7, r0
 8007006:	db72      	blt.n	80070ee <_svfprintf_r+0x119e>
 8007008:	9908      	ldr	r1, [sp, #32]
 800700a:	07c9      	lsls	r1, r1, #31
 800700c:	d46f      	bmi.n	80070ee <_svfprintf_r+0x119e>
 800700e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007010:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007012:	1bed      	subs	r5, r5, r7
 8007014:	1ac9      	subs	r1, r1, r3
 8007016:	42a9      	cmp	r1, r5
 8007018:	bfb8      	it	lt
 800701a:	460d      	movlt	r5, r1
 800701c:	2d00      	cmp	r5, #0
 800701e:	dd0a      	ble.n	8007036 <_svfprintf_r+0x10e6>
 8007020:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007022:	6037      	str	r7, [r6, #0]
 8007024:	1c50      	adds	r0, r2, #1
 8007026:	1964      	adds	r4, r4, r5
 8007028:	2807      	cmp	r0, #7
 800702a:	6075      	str	r5, [r6, #4]
 800702c:	9427      	str	r4, [sp, #156]	; 0x9c
 800702e:	9026      	str	r0, [sp, #152]	; 0x98
 8007030:	f300 836f 	bgt.w	8007712 <_svfprintf_r+0x17c2>
 8007034:	3608      	adds	r6, #8
 8007036:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800703a:	1b4d      	subs	r5, r1, r5
 800703c:	2d00      	cmp	r5, #0
 800703e:	f77f ab9a 	ble.w	8006776 <_svfprintf_r+0x826>
 8007042:	2d10      	cmp	r5, #16
 8007044:	f77f af71 	ble.w	8006f2a <_svfprintf_r+0xfda>
 8007048:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800704a:	f8c6 9000 	str.w	r9, [r6]
 800704e:	2710      	movs	r7, #16
 8007050:	1c51      	adds	r1, r2, #1
 8007052:	f1a5 0811 	sub.w	r8, r5, #17
 8007056:	19e4      	adds	r4, r4, r7
 8007058:	2907      	cmp	r1, #7
 800705a:	6077      	str	r7, [r6, #4]
 800705c:	f8df b348 	ldr.w	fp, [pc, #840]	; 80073a8 <_svfprintf_r+0x1458>
 8007060:	9427      	str	r4, [sp, #156]	; 0x9c
 8007062:	9126      	str	r1, [sp, #152]	; 0x98
 8007064:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8007068:	f300 8347 	bgt.w	80076fa <_svfprintf_r+0x17aa>
 800706c:	3608      	adds	r6, #8
 800706e:	3d10      	subs	r5, #16
 8007070:	2d10      	cmp	r5, #16
 8007072:	f77f af5d 	ble.w	8006f30 <_svfprintf_r+0xfe0>
 8007076:	f1b8 0f00 	cmp.w	r8, #0
 800707a:	d00e      	beq.n	800709a <_svfprintf_r+0x114a>
 800707c:	3101      	adds	r1, #1
 800707e:	3410      	adds	r4, #16
 8007080:	2907      	cmp	r1, #7
 8007082:	f8c6 9000 	str.w	r9, [r6]
 8007086:	6077      	str	r7, [r6, #4]
 8007088:	9427      	str	r4, [sp, #156]	; 0x9c
 800708a:	9126      	str	r1, [sp, #152]	; 0x98
 800708c:	f300 83a5 	bgt.w	80077da <_svfprintf_r+0x188a>
 8007090:	3608      	adds	r6, #8
 8007092:	3d10      	subs	r5, #16
 8007094:	2d10      	cmp	r5, #16
 8007096:	f77f af4b 	ble.w	8006f30 <_svfprintf_r+0xfe0>
 800709a:	4620      	mov	r0, r4
 800709c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80070a0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80070a2:	e00f      	b.n	80070c4 <_svfprintf_r+0x1174>
 80070a4:	3608      	adds	r6, #8
 80070a6:	1c59      	adds	r1, r3, #1
 80070a8:	3010      	adds	r0, #16
 80070aa:	3d10      	subs	r5, #16
 80070ac:	2907      	cmp	r1, #7
 80070ae:	f8c6 9000 	str.w	r9, [r6]
 80070b2:	6077      	str	r7, [r6, #4]
 80070b4:	9126      	str	r1, [sp, #152]	; 0x98
 80070b6:	9027      	str	r0, [sp, #156]	; 0x9c
 80070b8:	dc28      	bgt.n	800710c <_svfprintf_r+0x11bc>
 80070ba:	3608      	adds	r6, #8
 80070bc:	3d10      	subs	r5, #16
 80070be:	2d10      	cmp	r5, #16
 80070c0:	f340 80d3 	ble.w	800726a <_svfprintf_r+0x131a>
 80070c4:	1c4b      	adds	r3, r1, #1
 80070c6:	3010      	adds	r0, #16
 80070c8:	2b07      	cmp	r3, #7
 80070ca:	f8c6 9000 	str.w	r9, [r6]
 80070ce:	6077      	str	r7, [r6, #4]
 80070d0:	9027      	str	r0, [sp, #156]	; 0x9c
 80070d2:	9326      	str	r3, [sp, #152]	; 0x98
 80070d4:	dde6      	ble.n	80070a4 <_svfprintf_r+0x1154>
 80070d6:	4640      	mov	r0, r8
 80070d8:	4621      	mov	r1, r4
 80070da:	aa25      	add	r2, sp, #148	; 0x94
 80070dc:	f003 fb30 	bl	800a740 <__ssprint_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	f47f a8f4 	bne.w	80062ce <_svfprintf_r+0x37e>
 80070e6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80070e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80070ea:	ae32      	add	r6, sp, #200	; 0xc8
 80070ec:	e7db      	b.n	80070a6 <_svfprintf_r+0x1156>
 80070ee:	9926      	ldr	r1, [sp, #152]	; 0x98
 80070f0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80070f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80070f4:	6030      	str	r0, [r6, #0]
 80070f6:	18a4      	adds	r4, r4, r2
 80070f8:	9815      	ldr	r0, [sp, #84]	; 0x54
 80070fa:	1c4a      	adds	r2, r1, #1
 80070fc:	2a07      	cmp	r2, #7
 80070fe:	6070      	str	r0, [r6, #4]
 8007100:	9427      	str	r4, [sp, #156]	; 0x9c
 8007102:	9226      	str	r2, [sp, #152]	; 0x98
 8007104:	f300 82d3 	bgt.w	80076ae <_svfprintf_r+0x175e>
 8007108:	3608      	adds	r6, #8
 800710a:	e780      	b.n	800700e <_svfprintf_r+0x10be>
 800710c:	4640      	mov	r0, r8
 800710e:	4621      	mov	r1, r4
 8007110:	aa25      	add	r2, sp, #148	; 0x94
 8007112:	f003 fb15 	bl	800a740 <__ssprint_r>
 8007116:	2800      	cmp	r0, #0
 8007118:	f47f a8d9 	bne.w	80062ce <_svfprintf_r+0x37e>
 800711c:	ae32      	add	r6, sp, #200	; 0xc8
 800711e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8007120:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007122:	e7cb      	b.n	80070bc <_svfprintf_r+0x116c>
 8007124:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007126:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007128:	9306      	str	r3, [sp, #24]
 800712a:	aa25      	add	r2, sp, #148	; 0x94
 800712c:	f003 fb08 	bl	800a740 <__ssprint_r>
 8007130:	9b06      	ldr	r3, [sp, #24]
 8007132:	2800      	cmp	r0, #0
 8007134:	f47f a8cb 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007138:	ae32      	add	r6, sp, #200	; 0xc8
 800713a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800713c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800713e:	e4df      	b.n	8006b00 <_svfprintf_r+0xbb0>
 8007140:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007142:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007144:	aa25      	add	r2, sp, #148	; 0x94
 8007146:	f003 fafb 	bl	800a740 <__ssprint_r>
 800714a:	2800      	cmp	r0, #0
 800714c:	f47f a8bf 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007150:	ae32      	add	r6, sp, #200	; 0xc8
 8007152:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007154:	9826      	ldr	r0, [sp, #152]	; 0x98
 8007156:	e4e1      	b.n	8006b1c <_svfprintf_r+0xbcc>
 8007158:	9908      	ldr	r1, [sp, #32]
 800715a:	07ca      	lsls	r2, r1, #31
 800715c:	f53f ab81 	bmi.w	8006862 <_svfprintf_r+0x912>
 8007160:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007162:	6037      	str	r7, [r6, #0]
 8007164:	3401      	adds	r4, #1
 8007166:	1c55      	adds	r5, r2, #1
 8007168:	2001      	movs	r0, #1
 800716a:	f7ff bba1 	b.w	80068b0 <_svfprintf_r+0x960>
 800716e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007170:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007172:	aa25      	add	r2, sp, #148	; 0x94
 8007174:	f003 fae4 	bl	800a740 <__ssprint_r>
 8007178:	2800      	cmp	r0, #0
 800717a:	f47f a8a8 	bne.w	80062ce <_svfprintf_r+0x37e>
 800717e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007180:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007182:	ae32      	add	r6, sp, #200	; 0xc8
 8007184:	f7ff bb79 	b.w	800687a <_svfprintf_r+0x92a>
 8007188:	980c      	ldr	r0, [sp, #48]	; 0x30
 800718a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800718c:	aa25      	add	r2, sp, #148	; 0x94
 800718e:	f003 fad7 	bl	800a740 <__ssprint_r>
 8007192:	2800      	cmp	r0, #0
 8007194:	f47f a89b 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007198:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800719a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800719c:	ae32      	add	r6, sp, #200	; 0xc8
 800719e:	f7ff bb78 	b.w	8006892 <_svfprintf_r+0x942>
 80071a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a4:	af32      	add	r7, sp, #200	; 0xc8
 80071a6:	910e      	str	r1, [sp, #56]	; 0x38
 80071a8:	f7fe bff6 	b.w	8006198 <_svfprintf_r+0x248>
 80071ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80071ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071b0:	aa25      	add	r2, sp, #148	; 0x94
 80071b2:	f003 fac5 	bl	800a740 <__ssprint_r>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	f47f a889 	bne.w	80062ce <_svfprintf_r+0x37e>
 80071bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80071be:	ae32      	add	r6, sp, #200	; 0xc8
 80071c0:	f7ff ba53 	b.w	800666a <_svfprintf_r+0x71a>
 80071c4:	f003 f988 	bl	800a4d8 <__fpclassifyd>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	f040 80f1 	bne.w	80073b0 <_svfprintf_r+0x1460>
 80071ce:	2703      	movs	r7, #3
 80071d0:	4a73      	ldr	r2, [pc, #460]	; (80073a0 <_svfprintf_r+0x1450>)
 80071d2:	970b      	str	r7, [sp, #44]	; 0x2c
 80071d4:	4f73      	ldr	r7, [pc, #460]	; (80073a4 <_svfprintf_r+0x1454>)
 80071d6:	9012      	str	r0, [sp, #72]	; 0x48
 80071d8:	9808      	ldr	r0, [sp, #32]
 80071da:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80071de:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80071e2:	bfd8      	it	le
 80071e4:	4617      	movle	r7, r2
 80071e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071e8:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 80071ec:	2103      	movs	r1, #3
 80071ee:	9408      	str	r4, [sp, #32]
 80071f0:	910e      	str	r1, [sp, #56]	; 0x38
 80071f2:	9214      	str	r2, [sp, #80]	; 0x50
 80071f4:	f7fe bfdb 	b.w	80061ae <_svfprintf_r+0x25e>
 80071f8:	9b08      	ldr	r3, [sp, #32]
 80071fa:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80071fe:	f000 81bb 	beq.w	8007578 <_svfprintf_r+0x1628>
 8007202:	4603      	mov	r3, r0
 8007204:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007206:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007208:	1d01      	adds	r1, r0, #4
 800720a:	882c      	ldrh	r4, [r5, #0]
 800720c:	9110      	str	r1, [sp, #64]	; 0x40
 800720e:	2500      	movs	r5, #0
 8007210:	f7fe bf89 	b.w	8006126 <_svfprintf_r+0x1d6>
 8007214:	9808      	ldr	r0, [sp, #32]
 8007216:	0640      	lsls	r0, r0, #25
 8007218:	f140 81a5 	bpl.w	8007566 <_svfprintf_r+0x1616>
 800721c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800721e:	1d08      	adds	r0, r1, #4
 8007220:	880c      	ldrh	r4, [r1, #0]
 8007222:	9010      	str	r0, [sp, #64]	; 0x40
 8007224:	2301      	movs	r3, #1
 8007226:	2500      	movs	r5, #0
 8007228:	f7fe bf7d 	b.w	8006126 <_svfprintf_r+0x1d6>
 800722c:	f89a 8000 	ldrb.w	r8, [sl]
 8007230:	f7fe bef0 	b.w	8006014 <_svfprintf_r+0xc4>
 8007234:	9b08      	ldr	r3, [sp, #32]
 8007236:	06da      	lsls	r2, r3, #27
 8007238:	f140 81a6 	bpl.w	8007588 <_svfprintf_r+0x1638>
 800723c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800723e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007240:	6813      	ldr	r3, [r2, #0]
 8007242:	1d14      	adds	r4, r2, #4
 8007244:	9410      	str	r4, [sp, #64]	; 0x40
 8007246:	6018      	str	r0, [r3, #0]
 8007248:	f7fe bead 	b.w	8005fa6 <_svfprintf_r+0x56>
 800724c:	4856      	ldr	r0, [pc, #344]	; (80073a8 <_svfprintf_r+0x1458>)
 800724e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007250:	900e      	str	r0, [sp, #56]	; 0x38
 8007252:	1c4b      	adds	r3, r1, #1
 8007254:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007256:	1964      	adds	r4, r4, r5
 8007258:	2b07      	cmp	r3, #7
 800725a:	e886 0021 	stmia.w	r6, {r0, r5}
 800725e:	9427      	str	r4, [sp, #156]	; 0x9c
 8007260:	9326      	str	r3, [sp, #152]	; 0x98
 8007262:	f73f aec1 	bgt.w	8006fe8 <_svfprintf_r+0x1098>
 8007266:	3608      	adds	r6, #8
 8007268:	e6c8      	b.n	8006ffc <_svfprintf_r+0x10ac>
 800726a:	4604      	mov	r4, r0
 800726c:	e660      	b.n	8006f30 <_svfprintf_r+0xfe0>
 800726e:	4b4e      	ldr	r3, [pc, #312]	; (80073a8 <_svfprintf_r+0x1458>)
 8007270:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007272:	9309      	str	r3, [sp, #36]	; 0x24
 8007274:	f7ff ba63 	b.w	800673e <_svfprintf_r+0x7ee>
 8007278:	980c      	ldr	r0, [sp, #48]	; 0x30
 800727a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800727c:	aa25      	add	r2, sp, #148	; 0x94
 800727e:	f003 fa5f 	bl	800a740 <__ssprint_r>
 8007282:	2800      	cmp	r0, #0
 8007284:	f47f a823 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007288:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800728a:	ae32      	add	r6, sp, #200	; 0xc8
 800728c:	f7ff bba8 	b.w	80069e0 <_svfprintf_r+0xa90>
 8007290:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007292:	4b46      	ldr	r3, [pc, #280]	; (80073ac <_svfprintf_r+0x145c>)
 8007294:	1c50      	adds	r0, r2, #1
 8007296:	3401      	adds	r4, #1
 8007298:	2101      	movs	r1, #1
 800729a:	2807      	cmp	r0, #7
 800729c:	6033      	str	r3, [r6, #0]
 800729e:	6071      	str	r1, [r6, #4]
 80072a0:	9427      	str	r4, [sp, #156]	; 0x9c
 80072a2:	9026      	str	r0, [sp, #152]	; 0x98
 80072a4:	f300 8144 	bgt.w	8007530 <_svfprintf_r+0x15e0>
 80072a8:	3608      	adds	r6, #8
 80072aa:	b92d      	cbnz	r5, 80072b8 <_svfprintf_r+0x1368>
 80072ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80072ae:	b91a      	cbnz	r2, 80072b8 <_svfprintf_r+0x1368>
 80072b0:	9808      	ldr	r0, [sp, #32]
 80072b2:	07c0      	lsls	r0, r0, #31
 80072b4:	f57f aa5f 	bpl.w	8006776 <_svfprintf_r+0x826>
 80072b8:	9826      	ldr	r0, [sp, #152]	; 0x98
 80072ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80072bc:	9915      	ldr	r1, [sp, #84]	; 0x54
 80072be:	6033      	str	r3, [r6, #0]
 80072c0:	1862      	adds	r2, r4, r1
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	9915      	ldr	r1, [sp, #84]	; 0x54
 80072c6:	2b07      	cmp	r3, #7
 80072c8:	6071      	str	r1, [r6, #4]
 80072ca:	9227      	str	r2, [sp, #156]	; 0x9c
 80072cc:	9326      	str	r3, [sp, #152]	; 0x98
 80072ce:	f300 82bc 	bgt.w	800784a <_svfprintf_r+0x18fa>
 80072d2:	3608      	adds	r6, #8
 80072d4:	426d      	negs	r5, r5
 80072d6:	2d00      	cmp	r5, #0
 80072d8:	f340 817d 	ble.w	80075d6 <_svfprintf_r+0x1686>
 80072dc:	2d10      	cmp	r5, #16
 80072de:	f340 81f2 	ble.w	80076c6 <_svfprintf_r+0x1776>
 80072e2:	2410      	movs	r4, #16
 80072e4:	3301      	adds	r3, #1
 80072e6:	f1a5 0c11 	sub.w	ip, r5, #17
 80072ea:	1912      	adds	r2, r2, r4
 80072ec:	2b07      	cmp	r3, #7
 80072ee:	f8c6 9000 	str.w	r9, [r6]
 80072f2:	6074      	str	r4, [r6, #4]
 80072f4:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 80073a8 <_svfprintf_r+0x1458>
 80072f8:	9227      	str	r2, [sp, #156]	; 0x9c
 80072fa:	9326      	str	r3, [sp, #152]	; 0x98
 80072fc:	f3cc 1800 	ubfx	r8, ip, #4, #1
 8007300:	f300 8319 	bgt.w	8007936 <_svfprintf_r+0x19e6>
 8007304:	3608      	adds	r6, #8
 8007306:	3d10      	subs	r5, #16
 8007308:	2d10      	cmp	r5, #16
 800730a:	f340 81de 	ble.w	80076ca <_svfprintf_r+0x177a>
 800730e:	f1b8 0f00 	cmp.w	r8, #0
 8007312:	d00e      	beq.n	8007332 <_svfprintf_r+0x13e2>
 8007314:	3301      	adds	r3, #1
 8007316:	3210      	adds	r2, #16
 8007318:	2b07      	cmp	r3, #7
 800731a:	f8c6 9000 	str.w	r9, [r6]
 800731e:	6074      	str	r4, [r6, #4]
 8007320:	9227      	str	r2, [sp, #156]	; 0x9c
 8007322:	9326      	str	r3, [sp, #152]	; 0x98
 8007324:	f300 8313 	bgt.w	800794e <_svfprintf_r+0x19fe>
 8007328:	3608      	adds	r6, #8
 800732a:	3d10      	subs	r5, #16
 800732c:	2d10      	cmp	r5, #16
 800732e:	f340 81cc 	ble.w	80076ca <_svfprintf_r+0x177a>
 8007332:	4630      	mov	r0, r6
 8007334:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007338:	462e      	mov	r6, r5
 800733a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800733c:	e010      	b.n	8007360 <_svfprintf_r+0x1410>
 800733e:	3008      	adds	r0, #8
 8007340:	3301      	adds	r3, #1
 8007342:	3210      	adds	r2, #16
 8007344:	3e10      	subs	r6, #16
 8007346:	2b07      	cmp	r3, #7
 8007348:	f8c0 9000 	str.w	r9, [r0]
 800734c:	6044      	str	r4, [r0, #4]
 800734e:	9227      	str	r2, [sp, #156]	; 0x9c
 8007350:	9326      	str	r3, [sp, #152]	; 0x98
 8007352:	f300 80fc 	bgt.w	800754e <_svfprintf_r+0x15fe>
 8007356:	3008      	adds	r0, #8
 8007358:	3e10      	subs	r6, #16
 800735a:	2e10      	cmp	r6, #16
 800735c:	f340 829d 	ble.w	800789a <_svfprintf_r+0x194a>
 8007360:	3301      	adds	r3, #1
 8007362:	3210      	adds	r2, #16
 8007364:	2b07      	cmp	r3, #7
 8007366:	f8c0 9000 	str.w	r9, [r0]
 800736a:	6044      	str	r4, [r0, #4]
 800736c:	9227      	str	r2, [sp, #156]	; 0x9c
 800736e:	9326      	str	r3, [sp, #152]	; 0x98
 8007370:	dde5      	ble.n	800733e <_svfprintf_r+0x13ee>
 8007372:	4640      	mov	r0, r8
 8007374:	4629      	mov	r1, r5
 8007376:	aa25      	add	r2, sp, #148	; 0x94
 8007378:	f003 f9e2 	bl	800a740 <__ssprint_r>
 800737c:	2800      	cmp	r0, #0
 800737e:	f47e afa6 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007382:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007384:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007386:	a832      	add	r0, sp, #200	; 0xc8
 8007388:	e7da      	b.n	8007340 <_svfprintf_r+0x13f0>
 800738a:	9a08      	ldr	r2, [sp, #32]
 800738c:	f893 8001 	ldrb.w	r8, [r3, #1]
 8007390:	f042 0220 	orr.w	r2, r2, #32
 8007394:	f10a 0a01 	add.w	sl, sl, #1
 8007398:	9208      	str	r2, [sp, #32]
 800739a:	f7fe be3b 	b.w	8006014 <_svfprintf_r+0xc4>
 800739e:	bf00      	nop
 80073a0:	0800cc00 	.word	0x0800cc00
 80073a4:	0800cc04 	.word	0x0800cc04
 80073a8:	0800cc3c 	.word	0x0800cc3c
 80073ac:	0800cc38 	.word	0x0800cc38
 80073b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80073b2:	1c6b      	adds	r3, r5, #1
 80073b4:	f000 80c8 	beq.w	8007548 <_svfprintf_r+0x15f8>
 80073b8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80073bc:	f000 8257 	beq.w	800786e <_svfprintf_r+0x191e>
 80073c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80073c4:	f000 8253 	beq.w	800786e <_svfprintf_r+0x191e>
 80073c8:	9b08      	ldr	r3, [sp, #32]
 80073ca:	2c00      	cmp	r4, #0
 80073cc:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 80073d0:	951a      	str	r5, [sp, #104]	; 0x68
 80073d2:	f2c0 8259 	blt.w	8007888 <_svfprintf_r+0x1938>
 80073d6:	2000      	movs	r0, #0
 80073d8:	9012      	str	r0, [sp, #72]	; 0x48
 80073da:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80073de:	f000 8208 	beq.w	80077f2 <_svfprintf_r+0x18a2>
 80073e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80073e6:	f000 8204 	beq.w	80077f2 <_svfprintf_r+0x18a2>
 80073ea:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80073ee:	f000 8250 	beq.w	8007892 <_svfprintf_r+0x1942>
 80073f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80073f6:	f000 824c 	beq.w	8007892 <_svfprintf_r+0x1942>
 80073fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80073fe:	2102      	movs	r1, #2
 8007400:	e88d 1002 	stmia.w	sp, {r1, ip}
 8007404:	a81f      	add	r0, sp, #124	; 0x7c
 8007406:	a920      	add	r1, sp, #128	; 0x80
 8007408:	ad1e      	add	r5, sp, #120	; 0x78
 800740a:	9003      	str	r0, [sp, #12]
 800740c:	465a      	mov	r2, fp
 800740e:	4623      	mov	r3, r4
 8007410:	9502      	str	r5, [sp, #8]
 8007412:	9104      	str	r1, [sp, #16]
 8007414:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007416:	f8cd c018 	str.w	ip, [sp, #24]
 800741a:	f000 fc7d 	bl	8007d18 <_dtoa_r>
 800741e:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8007422:	4607      	mov	r7, r0
 8007424:	f8dd c018 	ldr.w	ip, [sp, #24]
 8007428:	d002      	beq.n	8007430 <_svfprintf_r+0x14e0>
 800742a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800742e:	d103      	bne.n	8007438 <_svfprintf_r+0x14e8>
 8007430:	9a08      	ldr	r2, [sp, #32]
 8007432:	07d0      	lsls	r0, r2, #31
 8007434:	f140 8297 	bpl.w	8007966 <_svfprintf_r+0x1a16>
 8007438:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800743c:	eb07 050c 	add.w	r5, r7, ip
 8007440:	f000 81ea 	beq.w	8007818 <_svfprintf_r+0x18c8>
 8007444:	4658      	mov	r0, fp
 8007446:	4621      	mov	r1, r4
 8007448:	2200      	movs	r2, #0
 800744a:	2300      	movs	r3, #0
 800744c:	f7fe fbe8 	bl	8005c20 <__aeabi_dcmpeq>
 8007450:	b9e8      	cbnz	r0, 800748e <_svfprintf_r+0x153e>
 8007452:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8007454:	42a5      	cmp	r5, r4
 8007456:	f240 82e7 	bls.w	8007a28 <_svfprintf_r+0x1ad8>
 800745a:	4623      	mov	r3, r4
 800745c:	2130      	movs	r1, #48	; 0x30
 800745e:	f803 1b01 	strb.w	r1, [r3], #1
 8007462:	43e2      	mvns	r2, r4
 8007464:	18a8      	adds	r0, r5, r2
 8007466:	42ab      	cmp	r3, r5
 8007468:	9320      	str	r3, [sp, #128]	; 0x80
 800746a:	f000 0201 	and.w	r2, r0, #1
 800746e:	d00d      	beq.n	800748c <_svfprintf_r+0x153c>
 8007470:	b122      	cbz	r2, 800747c <_svfprintf_r+0x152c>
 8007472:	3301      	adds	r3, #1
 8007474:	42ab      	cmp	r3, r5
 8007476:	7061      	strb	r1, [r4, #1]
 8007478:	9320      	str	r3, [sp, #128]	; 0x80
 800747a:	d007      	beq.n	800748c <_svfprintf_r+0x153c>
 800747c:	461c      	mov	r4, r3
 800747e:	f804 1b01 	strb.w	r1, [r4], #1
 8007482:	7059      	strb	r1, [r3, #1]
 8007484:	1c63      	adds	r3, r4, #1
 8007486:	42ab      	cmp	r3, r5
 8007488:	9320      	str	r3, [sp, #128]	; 0x80
 800748a:	d1f7      	bne.n	800747c <_svfprintf_r+0x152c>
 800748c:	461d      	mov	r5, r3
 800748e:	1bed      	subs	r5, r5, r7
 8007490:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8007494:	9511      	str	r5, [sp, #68]	; 0x44
 8007496:	f000 815d 	beq.w	8007754 <_svfprintf_r+0x1804>
 800749a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800749e:	f000 8159 	beq.w	8007754 <_svfprintf_r+0x1804>
 80074a2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80074a6:	f040 82ba 	bne.w	8007a1e <_svfprintf_r+0x1ace>
 80074aa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80074ac:	2a00      	cmp	r2, #0
 80074ae:	f340 828d 	ble.w	80079cc <_svfprintf_r+0x1a7c>
 80074b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f040 8258 	bne.w	800796a <_svfprintf_r+0x1a1a>
 80074ba:	9c08      	ldr	r4, [sp, #32]
 80074bc:	07e3      	lsls	r3, r4, #31
 80074be:	f100 8254 	bmi.w	800796a <_svfprintf_r+0x1a1a>
 80074c2:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 80074c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80074c8:	920e      	str	r2, [sp, #56]	; 0x38
 80074ca:	9214      	str	r2, [sp, #80]	; 0x50
 80074cc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80074ce:	2c00      	cmp	r4, #0
 80074d0:	f000 813a 	beq.w	8007748 <_svfprintf_r+0x17f8>
 80074d4:	981a      	ldr	r0, [sp, #104]	; 0x68
 80074d6:	212d      	movs	r1, #45	; 0x2d
 80074d8:	2400      	movs	r4, #0
 80074da:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 80074de:	9008      	str	r0, [sp, #32]
 80074e0:	9412      	str	r4, [sp, #72]	; 0x48
 80074e2:	f7fe be65 	b.w	80061b0 <_svfprintf_r+0x260>
 80074e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074e8:	9510      	str	r5, [sp, #64]	; 0x40
 80074ea:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80074ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80074f0:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80074f4:	9414      	str	r4, [sp, #80]	; 0x50
 80074f6:	f7fe be5a 	b.w	80061ae <_svfprintf_r+0x25e>
 80074fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80074fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80074fe:	aa25      	add	r2, sp, #148	; 0x94
 8007500:	f003 f91e 	bl	800a740 <__ssprint_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	f47e aee2 	bne.w	80062ce <_svfprintf_r+0x37e>
 800750a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800750c:	ae32      	add	r6, sp, #200	; 0xc8
 800750e:	f7ff ba7c 	b.w	8006a0a <_svfprintf_r+0xaba>
 8007512:	2140      	movs	r1, #64	; 0x40
 8007514:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007516:	f001 fd77 	bl	8009008 <_malloc_r>
 800751a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800751c:	6008      	str	r0, [r1, #0]
 800751e:	6108      	str	r0, [r1, #16]
 8007520:	2800      	cmp	r0, #0
 8007522:	f000 8275 	beq.w	8007a10 <_svfprintf_r+0x1ac0>
 8007526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007528:	2640      	movs	r6, #64	; 0x40
 800752a:	6156      	str	r6, [r2, #20]
 800752c:	f7fe bd2d 	b.w	8005f8a <_svfprintf_r+0x3a>
 8007530:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007532:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007534:	aa25      	add	r2, sp, #148	; 0x94
 8007536:	f003 f903 	bl	800a740 <__ssprint_r>
 800753a:	2800      	cmp	r0, #0
 800753c:	f47e aec7 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007540:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8007542:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007544:	ae32      	add	r6, sp, #200	; 0xc8
 8007546:	e6b0      	b.n	80072aa <_svfprintf_r+0x135a>
 8007548:	2706      	movs	r7, #6
 800754a:	9709      	str	r7, [sp, #36]	; 0x24
 800754c:	e73c      	b.n	80073c8 <_svfprintf_r+0x1478>
 800754e:	4640      	mov	r0, r8
 8007550:	4629      	mov	r1, r5
 8007552:	aa25      	add	r2, sp, #148	; 0x94
 8007554:	f003 f8f4 	bl	800a740 <__ssprint_r>
 8007558:	2800      	cmp	r0, #0
 800755a:	f47e aeb8 	bne.w	80062ce <_svfprintf_r+0x37e>
 800755e:	a832      	add	r0, sp, #200	; 0xc8
 8007560:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007562:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007564:	e6f8      	b.n	8007358 <_svfprintf_r+0x1408>
 8007566:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007568:	6817      	ldr	r7, [r2, #0]
 800756a:	1d13      	adds	r3, r2, #4
 800756c:	9310      	str	r3, [sp, #64]	; 0x40
 800756e:	463c      	mov	r4, r7
 8007570:	2500      	movs	r5, #0
 8007572:	2301      	movs	r3, #1
 8007574:	f7fe bdd7 	b.w	8006126 <_svfprintf_r+0x1d6>
 8007578:	9910      	ldr	r1, [sp, #64]	; 0x40
 800757a:	680a      	ldr	r2, [r1, #0]
 800757c:	1d0f      	adds	r7, r1, #4
 800757e:	4614      	mov	r4, r2
 8007580:	2500      	movs	r5, #0
 8007582:	9710      	str	r7, [sp, #64]	; 0x40
 8007584:	f7fe bdcf 	b.w	8006126 <_svfprintf_r+0x1d6>
 8007588:	9a08      	ldr	r2, [sp, #32]
 800758a:	0653      	lsls	r3, r2, #25
 800758c:	f140 80d4 	bpl.w	8007738 <_svfprintf_r+0x17e8>
 8007590:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007592:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007594:	6814      	ldr	r4, [r2, #0]
 8007596:	1d10      	adds	r0, r2, #4
 8007598:	9010      	str	r0, [sp, #64]	; 0x40
 800759a:	8021      	strh	r1, [r4, #0]
 800759c:	f7fe bd03 	b.w	8005fa6 <_svfprintf_r+0x56>
 80075a0:	460c      	mov	r4, r1
 80075a2:	f7ff bb07 	b.w	8006bb4 <_svfprintf_r+0xc64>
 80075a6:	f7fe fca3 	bl	8005ef0 <strlen>
 80075aa:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 80075ae:	900e      	str	r0, [sp, #56]	; 0x38
 80075b0:	9412      	str	r4, [sp, #72]	; 0x48
 80075b2:	910b      	str	r1, [sp, #44]	; 0x2c
 80075b4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80075b8:	9510      	str	r5, [sp, #64]	; 0x40
 80075ba:	9414      	str	r4, [sp, #80]	; 0x50
 80075bc:	f7fe bdf7 	b.w	80061ae <_svfprintf_r+0x25e>
 80075c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80075c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075c4:	aa25      	add	r2, sp, #148	; 0x94
 80075c6:	f003 f8bb 	bl	800a740 <__ssprint_r>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	f47e ae7f 	bne.w	80062ce <_svfprintf_r+0x37e>
 80075d0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80075d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80075d4:	ae32      	add	r6, sp, #200	; 0xc8
 80075d6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80075d8:	6037      	str	r7, [r6, #0]
 80075da:	1854      	adds	r4, r2, r1
 80075dc:	1c5a      	adds	r2, r3, #1
 80075de:	2a07      	cmp	r2, #7
 80075e0:	6071      	str	r1, [r6, #4]
 80075e2:	9427      	str	r4, [sp, #156]	; 0x9c
 80075e4:	9226      	str	r2, [sp, #152]	; 0x98
 80075e6:	f77f a8c5 	ble.w	8006774 <_svfprintf_r+0x824>
 80075ea:	f7ff b973 	b.w	80068d4 <_svfprintf_r+0x984>
 80075ee:	48a3      	ldr	r0, [pc, #652]	; (800787c <_svfprintf_r+0x192c>)
 80075f0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80075f2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80075f4:	901a      	str	r0, [sp, #104]	; 0x68
 80075f6:	f7ff b807 	b.w	8006608 <_svfprintf_r+0x6b8>
 80075fa:	4604      	mov	r4, r0
 80075fc:	e629      	b.n	8007252 <_svfprintf_r+0x1302>
 80075fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007600:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007602:	aa25      	add	r2, sp, #148	; 0x94
 8007604:	f003 f89c 	bl	800a740 <__ssprint_r>
 8007608:	2800      	cmp	r0, #0
 800760a:	f47e ae60 	bne.w	80062ce <_svfprintf_r+0x37e>
 800760e:	ae32      	add	r6, sp, #200	; 0xc8
 8007610:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007612:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007614:	e43a      	b.n	8006e8c <_svfprintf_r+0xf3c>
 8007616:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007618:	990a      	ldr	r1, [sp, #40]	; 0x28
 800761a:	aa25      	add	r2, sp, #148	; 0x94
 800761c:	f003 f890 	bl	800a740 <__ssprint_r>
 8007620:	2800      	cmp	r0, #0
 8007622:	f47e ae54 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007626:	ae32      	add	r6, sp, #200	; 0xc8
 8007628:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800762a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800762c:	e441      	b.n	8006eb2 <_svfprintf_r+0xf62>
 800762e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007630:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007632:	aa25      	add	r2, sp, #148	; 0x94
 8007634:	f003 f884 	bl	800a740 <__ssprint_r>
 8007638:	2800      	cmp	r0, #0
 800763a:	f47e ae48 	bne.w	80062ce <_svfprintf_r+0x37e>
 800763e:	ae32      	add	r6, sp, #200	; 0xc8
 8007640:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007642:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007644:	f7ff bba3 	b.w	8006d8e <_svfprintf_r+0xe3e>
 8007648:	980c      	ldr	r0, [sp, #48]	; 0x30
 800764a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800764c:	aa25      	add	r2, sp, #148	; 0x94
 800764e:	f003 f877 	bl	800a740 <__ssprint_r>
 8007652:	2800      	cmp	r0, #0
 8007654:	f47e ae3b 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007658:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800765a:	ae32      	add	r6, sp, #200	; 0xc8
 800765c:	f7ff bb78 	b.w	8006d50 <_svfprintf_r+0xe00>
 8007660:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007662:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007664:	aa25      	add	r2, sp, #148	; 0x94
 8007666:	f003 f86b 	bl	800a740 <__ssprint_r>
 800766a:	2800      	cmp	r0, #0
 800766c:	f47e ae2f 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007670:	ae32      	add	r6, sp, #200	; 0xc8
 8007672:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007674:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007676:	f7ff b9e4 	b.w	8006a42 <_svfprintf_r+0xaf2>
 800767a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800767c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800767e:	aa25      	add	r2, sp, #148	; 0x94
 8007680:	f003 f85e 	bl	800a740 <__ssprint_r>
 8007684:	2800      	cmp	r0, #0
 8007686:	f47e ae22 	bne.w	80062ce <_svfprintf_r+0x37e>
 800768a:	ae32      	add	r6, sp, #200	; 0xc8
 800768c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800768e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007690:	f7ff b9e9 	b.w	8006a66 <_svfprintf_r+0xb16>
 8007694:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007696:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007698:	aa25      	add	r2, sp, #148	; 0x94
 800769a:	f003 f851 	bl	800a740 <__ssprint_r>
 800769e:	2800      	cmp	r0, #0
 80076a0:	f47e ae15 	bne.w	80062ce <_svfprintf_r+0x37e>
 80076a4:	ae32      	add	r6, sp, #200	; 0xc8
 80076a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80076a8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80076aa:	f7ff bb83 	b.w	8006db4 <_svfprintf_r+0xe64>
 80076ae:	980c      	ldr	r0, [sp, #48]	; 0x30
 80076b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076b2:	aa25      	add	r2, sp, #148	; 0x94
 80076b4:	f003 f844 	bl	800a740 <__ssprint_r>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f47e ae08 	bne.w	80062ce <_svfprintf_r+0x37e>
 80076be:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80076c2:	ae32      	add	r6, sp, #200	; 0xc8
 80076c4:	e4a3      	b.n	800700e <_svfprintf_r+0x10be>
 80076c6:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 8007884 <_svfprintf_r+0x1934>
 80076ca:	3301      	adds	r3, #1
 80076cc:	1952      	adds	r2, r2, r5
 80076ce:	2b07      	cmp	r3, #7
 80076d0:	f8c6 b000 	str.w	fp, [r6]
 80076d4:	6075      	str	r5, [r6, #4]
 80076d6:	9227      	str	r2, [sp, #156]	; 0x9c
 80076d8:	9326      	str	r3, [sp, #152]	; 0x98
 80076da:	f73f af71 	bgt.w	80075c0 <_svfprintf_r+0x1670>
 80076de:	3608      	adds	r6, #8
 80076e0:	e779      	b.n	80075d6 <_svfprintf_r+0x1686>
 80076e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80076e4:	9510      	str	r5, [sp, #64]	; 0x40
 80076e6:	2f06      	cmp	r7, #6
 80076e8:	bf28      	it	cs
 80076ea:	2706      	movcs	r7, #6
 80076ec:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 80076f0:	970e      	str	r7, [sp, #56]	; 0x38
 80076f2:	940b      	str	r4, [sp, #44]	; 0x2c
 80076f4:	4f62      	ldr	r7, [pc, #392]	; (8007880 <_svfprintf_r+0x1930>)
 80076f6:	f7fe bed9 	b.w	80064ac <_svfprintf_r+0x55c>
 80076fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80076fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076fe:	aa25      	add	r2, sp, #148	; 0x94
 8007700:	f003 f81e 	bl	800a740 <__ssprint_r>
 8007704:	2800      	cmp	r0, #0
 8007706:	f47e ade2 	bne.w	80062ce <_svfprintf_r+0x37e>
 800770a:	ae32      	add	r6, sp, #200	; 0xc8
 800770c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800770e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007710:	e4ad      	b.n	800706e <_svfprintf_r+0x111e>
 8007712:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007714:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007716:	aa25      	add	r2, sp, #148	; 0x94
 8007718:	f003 f812 	bl	800a740 <__ssprint_r>
 800771c:	2800      	cmp	r0, #0
 800771e:	f47e add6 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007722:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007724:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007726:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007728:	1b99      	subs	r1, r3, r6
 800772a:	ae32      	add	r6, sp, #200	; 0xc8
 800772c:	e483      	b.n	8007036 <_svfprintf_r+0x10e6>
 800772e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007730:	f8df 8148 	ldr.w	r8, [pc, #328]	; 800787c <_svfprintf_r+0x192c>
 8007734:	f7ff b8fc 	b.w	8006930 <_svfprintf_r+0x9e0>
 8007738:	9810      	ldr	r0, [sp, #64]	; 0x40
 800773a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800773c:	6801      	ldr	r1, [r0, #0]
 800773e:	1d04      	adds	r4, r0, #4
 8007740:	9410      	str	r4, [sp, #64]	; 0x40
 8007742:	600b      	str	r3, [r1, #0]
 8007744:	f7fe bc2f 	b.w	8005fa6 <_svfprintf_r+0x56>
 8007748:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800774a:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800774e:	9208      	str	r2, [sp, #32]
 8007750:	f7fe bd2d 	b.w	80061ae <_svfprintf_r+0x25e>
 8007754:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007756:	1cd1      	adds	r1, r2, #3
 8007758:	4610      	mov	r0, r2
 800775a:	db02      	blt.n	8007762 <_svfprintf_r+0x1812>
 800775c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800775e:	4293      	cmp	r3, r2
 8007760:	da28      	bge.n	80077b4 <_svfprintf_r+0x1864>
 8007762:	f1a8 0802 	sub.w	r8, r8, #2
 8007766:	1e43      	subs	r3, r0, #1
 8007768:	2b00      	cmp	r3, #0
 800776a:	931e      	str	r3, [sp, #120]	; 0x78
 800776c:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 8007770:	f2c0 811c 	blt.w	80079ac <_svfprintf_r+0x1a5c>
 8007774:	222b      	movs	r2, #43	; 0x2b
 8007776:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800777a:	2b09      	cmp	r3, #9
 800777c:	f300 809e 	bgt.w	80078bc <_svfprintf_r+0x196c>
 8007780:	3330      	adds	r3, #48	; 0x30
 8007782:	2130      	movs	r1, #48	; 0x30
 8007784:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 8007788:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800778c:	ac22      	add	r4, sp, #136	; 0x88
 800778e:	aa21      	add	r2, sp, #132	; 0x84
 8007790:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007792:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007794:	1aa1      	subs	r1, r4, r2
 8007796:	1844      	adds	r4, r0, r1
 8007798:	2b01      	cmp	r3, #1
 800779a:	9119      	str	r1, [sp, #100]	; 0x64
 800779c:	940e      	str	r4, [sp, #56]	; 0x38
 800779e:	f340 810a 	ble.w	80079b6 <_svfprintf_r+0x1a66>
 80077a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077a4:	1c5a      	adds	r2, r3, #1
 80077a6:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 80077aa:	2000      	movs	r0, #0
 80077ac:	920e      	str	r2, [sp, #56]	; 0x38
 80077ae:	910b      	str	r1, [sp, #44]	; 0x2c
 80077b0:	9014      	str	r0, [sp, #80]	; 0x50
 80077b2:	e68b      	b.n	80074cc <_svfprintf_r+0x157c>
 80077b4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80077b6:	42a2      	cmp	r2, r4
 80077b8:	db72      	blt.n	80078a0 <_svfprintf_r+0x1950>
 80077ba:	9c08      	ldr	r4, [sp, #32]
 80077bc:	07e0      	lsls	r0, r4, #31
 80077be:	f100 80ed 	bmi.w	800799c <_svfprintf_r+0x1a4c>
 80077c2:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 80077c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80077c8:	920e      	str	r2, [sp, #56]	; 0x38
 80077ca:	f04f 0867 	mov.w	r8, #103	; 0x67
 80077ce:	e67c      	b.n	80074ca <_svfprintf_r+0x157a>
 80077d0:	232d      	movs	r3, #45	; 0x2d
 80077d2:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80077d6:	f7fe bdc6 	b.w	8006366 <_svfprintf_r+0x416>
 80077da:	980c      	ldr	r0, [sp, #48]	; 0x30
 80077dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077de:	aa25      	add	r2, sp, #148	; 0x94
 80077e0:	f002 ffae 	bl	800a740 <__ssprint_r>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	f47e ad72 	bne.w	80062ce <_svfprintf_r+0x37e>
 80077ea:	ae32      	add	r6, sp, #200	; 0xc8
 80077ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80077ee:	9926      	ldr	r1, [sp, #152]	; 0x98
 80077f0:	e44f      	b.n	8007092 <_svfprintf_r+0x1142>
 80077f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80077f4:	2703      	movs	r7, #3
 80077f6:	9700      	str	r7, [sp, #0]
 80077f8:	a81e      	add	r0, sp, #120	; 0x78
 80077fa:	a91f      	add	r1, sp, #124	; 0x7c
 80077fc:	af20      	add	r7, sp, #128	; 0x80
 80077fe:	4623      	mov	r3, r4
 8007800:	9501      	str	r5, [sp, #4]
 8007802:	9002      	str	r0, [sp, #8]
 8007804:	9704      	str	r7, [sp, #16]
 8007806:	465a      	mov	r2, fp
 8007808:	9103      	str	r1, [sp, #12]
 800780a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800780c:	f000 fa84 	bl	8007d18 <_dtoa_r>
 8007810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007812:	4607      	mov	r7, r0
 8007814:	18c5      	adds	r5, r0, r3
 8007816:	469c      	mov	ip, r3
 8007818:	783a      	ldrb	r2, [r7, #0]
 800781a:	2a30      	cmp	r2, #48	; 0x30
 800781c:	f000 80ad 	beq.w	800797a <_svfprintf_r+0x1a2a>
 8007820:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007822:	182d      	adds	r5, r5, r0
 8007824:	e60e      	b.n	8007444 <_svfprintf_r+0x14f4>
 8007826:	4917      	ldr	r1, [pc, #92]	; (8007884 <_svfprintf_r+0x1934>)
 8007828:	9826      	ldr	r0, [sp, #152]	; 0x98
 800782a:	9109      	str	r1, [sp, #36]	; 0x24
 800782c:	f7ff b9b4 	b.w	8006b98 <_svfprintf_r+0xc48>
 8007830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007832:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007834:	9012      	str	r0, [sp, #72]	; 0x48
 8007836:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800783a:	940b      	str	r4, [sp, #44]	; 0x2c
 800783c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007840:	9510      	str	r5, [sp, #64]	; 0x40
 8007842:	920e      	str	r2, [sp, #56]	; 0x38
 8007844:	9014      	str	r0, [sp, #80]	; 0x50
 8007846:	f7fe bcb2 	b.w	80061ae <_svfprintf_r+0x25e>
 800784a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800784c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800784e:	aa25      	add	r2, sp, #148	; 0x94
 8007850:	f002 ff76 	bl	800a740 <__ssprint_r>
 8007854:	2800      	cmp	r0, #0
 8007856:	f47e ad3a 	bne.w	80062ce <_svfprintf_r+0x37e>
 800785a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800785c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800785e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007860:	ae32      	add	r6, sp, #200	; 0xc8
 8007862:	e537      	b.n	80072d4 <_svfprintf_r+0x1384>
 8007864:	2200      	movs	r2, #0
 8007866:	46a2      	mov	sl, r4
 8007868:	9209      	str	r2, [sp, #36]	; 0x24
 800786a:	f7fe bbd5 	b.w	8006018 <_svfprintf_r+0xc8>
 800786e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007870:	2800      	cmp	r0, #0
 8007872:	bf08      	it	eq
 8007874:	2001      	moveq	r0, #1
 8007876:	9009      	str	r0, [sp, #36]	; 0x24
 8007878:	e5a6      	b.n	80073c8 <_svfprintf_r+0x1478>
 800787a:	bf00      	nop
 800787c:	0800cc4c 	.word	0x0800cc4c
 8007880:	0800cc30 	.word	0x0800cc30
 8007884:	0800cc3c 	.word	0x0800cc3c
 8007888:	212d      	movs	r1, #45	; 0x2d
 800788a:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800788e:	9112      	str	r1, [sp, #72]	; 0x48
 8007890:	e5a3      	b.n	80073da <_svfprintf_r+0x148a>
 8007892:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007894:	f107 0c01 	add.w	ip, r7, #1
 8007898:	e5b1      	b.n	80073fe <_svfprintf_r+0x14ae>
 800789a:	4635      	mov	r5, r6
 800789c:	4606      	mov	r6, r0
 800789e:	e714      	b.n	80076ca <_svfprintf_r+0x177a>
 80078a0:	2a00      	cmp	r2, #0
 80078a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078a4:	bfd4      	ite	le
 80078a6:	f1c2 0002 	rsble	r0, r2, #2
 80078aa:	2001      	movgt	r0, #1
 80078ac:	1840      	adds	r0, r0, r1
 80078ae:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80078b2:	900e      	str	r0, [sp, #56]	; 0x38
 80078b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b6:	f04f 0867 	mov.w	r8, #103	; 0x67
 80078ba:	e606      	b.n	80074ca <_svfprintf_r+0x157a>
 80078bc:	f246 6467 	movw	r4, #26215	; 0x6667
 80078c0:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 80078c4:	f2c6 6466 	movt	r4, #26214	; 0x6666
 80078c8:	fb84 2503 	smull	r2, r5, r4, r3
 80078cc:	17d8      	asrs	r0, r3, #31
 80078ce:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 80078d2:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 80078d6:	460a      	mov	r2, r1
 80078d8:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 80078dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80078e0:	7011      	strb	r1, [r2, #0]
 80078e2:	1e51      	subs	r1, r2, #1
 80078e4:	2809      	cmp	r0, #9
 80078e6:	4603      	mov	r3, r0
 80078e8:	dcee      	bgt.n	80078c8 <_svfprintf_r+0x1978>
 80078ea:	3330      	adds	r3, #48	; 0x30
 80078ec:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 80078f0:	b2d8      	uxtb	r0, r3
 80078f2:	428d      	cmp	r5, r1
 80078f4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80078f8:	f240 8093 	bls.w	8007a22 <_svfprintf_r+0x1ad2>
 80078fc:	1aac      	subs	r4, r5, r2
 80078fe:	07e4      	lsls	r4, r4, #31
 8007900:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 8007904:	4613      	mov	r3, r2
 8007906:	d50d      	bpl.n	8007924 <_svfprintf_r+0x19d4>
 8007908:	4613      	mov	r3, r2
 800790a:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800790e:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 8007912:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007916:	e005      	b.n	8007924 <_svfprintf_r+0x19d4>
 8007918:	f813 1b01 	ldrb.w	r1, [r3], #1
 800791c:	7061      	strb	r1, [r4, #1]
 800791e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007922:	1c61      	adds	r1, r4, #1
 8007924:	1c4c      	adds	r4, r1, #1
 8007926:	42ab      	cmp	r3, r5
 8007928:	7048      	strb	r0, [r1, #1]
 800792a:	d1f5      	bne.n	8007918 <_svfprintf_r+0x19c8>
 800792c:	ab42      	add	r3, sp, #264	; 0x108
 800792e:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 8007932:	3cf6      	subs	r4, #246	; 0xf6
 8007934:	e72b      	b.n	800778e <_svfprintf_r+0x183e>
 8007936:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007938:	990a      	ldr	r1, [sp, #40]	; 0x28
 800793a:	aa25      	add	r2, sp, #148	; 0x94
 800793c:	f002 ff00 	bl	800a740 <__ssprint_r>
 8007940:	2800      	cmp	r0, #0
 8007942:	f47e acc4 	bne.w	80062ce <_svfprintf_r+0x37e>
 8007946:	ae32      	add	r6, sp, #200	; 0xc8
 8007948:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800794a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800794c:	e4db      	b.n	8007306 <_svfprintf_r+0x13b6>
 800794e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007950:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007952:	aa25      	add	r2, sp, #148	; 0x94
 8007954:	f002 fef4 	bl	800a740 <__ssprint_r>
 8007958:	2800      	cmp	r0, #0
 800795a:	f47e acb8 	bne.w	80062ce <_svfprintf_r+0x37e>
 800795e:	ae32      	add	r6, sp, #200	; 0xc8
 8007960:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007962:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007964:	e4e1      	b.n	800732a <_svfprintf_r+0x13da>
 8007966:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007968:	e591      	b.n	800748e <_svfprintf_r+0x153e>
 800796a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	18d4      	adds	r4, r2, r3
 8007970:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 8007974:	940e      	str	r4, [sp, #56]	; 0x38
 8007976:	910b      	str	r1, [sp, #44]	; 0x2c
 8007978:	e5a7      	b.n	80074ca <_svfprintf_r+0x157a>
 800797a:	4658      	mov	r0, fp
 800797c:	4621      	mov	r1, r4
 800797e:	2200      	movs	r2, #0
 8007980:	2300      	movs	r3, #0
 8007982:	f8cd c018 	str.w	ip, [sp, #24]
 8007986:	f7fe f94b 	bl	8005c20 <__aeabi_dcmpeq>
 800798a:	f8dd c018 	ldr.w	ip, [sp, #24]
 800798e:	2800      	cmp	r0, #0
 8007990:	f47f af46 	bne.w	8007820 <_svfprintf_r+0x18d0>
 8007994:	f1cc 0001 	rsb	r0, ip, #1
 8007998:	901e      	str	r0, [sp, #120]	; 0x78
 800799a:	e742      	b.n	8007822 <_svfprintf_r+0x18d2>
 800799c:	1c50      	adds	r0, r2, #1
 800799e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80079a2:	900e      	str	r0, [sp, #56]	; 0x38
 80079a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80079a6:	f04f 0867 	mov.w	r8, #103	; 0x67
 80079aa:	e58e      	b.n	80074ca <_svfprintf_r+0x157a>
 80079ac:	242d      	movs	r4, #45	; 0x2d
 80079ae:	425b      	negs	r3, r3
 80079b0:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 80079b4:	e6e1      	b.n	800777a <_svfprintf_r+0x182a>
 80079b6:	9a08      	ldr	r2, [sp, #32]
 80079b8:	f012 0101 	ands.w	r1, r2, #1
 80079bc:	f47f aef1 	bne.w	80077a2 <_svfprintf_r+0x1852>
 80079c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80079c2:	9114      	str	r1, [sp, #80]	; 0x50
 80079c4:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 80079c8:	940b      	str	r4, [sp, #44]	; 0x2c
 80079ca:	e57f      	b.n	80074cc <_svfprintf_r+0x157c>
 80079cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079ce:	b9c1      	cbnz	r1, 8007a02 <_svfprintf_r+0x1ab2>
 80079d0:	9808      	ldr	r0, [sp, #32]
 80079d2:	07c4      	lsls	r4, r0, #31
 80079d4:	d415      	bmi.n	8007a02 <_svfprintf_r+0x1ab2>
 80079d6:	2301      	movs	r3, #1
 80079d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80079da:	930e      	str	r3, [sp, #56]	; 0x38
 80079dc:	e575      	b.n	80074ca <_svfprintf_r+0x157a>
 80079de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079e0:	f89a 8001 	ldrb.w	r8, [sl, #1]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079e8:	9209      	str	r2, [sp, #36]	; 0x24
 80079ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ec:	3304      	adds	r3, #4
 80079ee:	2a00      	cmp	r2, #0
 80079f0:	9310      	str	r3, [sp, #64]	; 0x40
 80079f2:	46a2      	mov	sl, r4
 80079f4:	f6be ab0e 	bge.w	8006014 <_svfprintf_r+0xc4>
 80079f8:	f04f 33ff 	mov.w	r3, #4294967295
 80079fc:	9309      	str	r3, [sp, #36]	; 0x24
 80079fe:	f7fe bb09 	b.w	8006014 <_svfprintf_r+0xc4>
 8007a02:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007a04:	1ca1      	adds	r1, r4, #2
 8007a06:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8007a0a:	910e      	str	r1, [sp, #56]	; 0x38
 8007a0c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a0e:	e55c      	b.n	80074ca <_svfprintf_r+0x157a>
 8007a10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a12:	210c      	movs	r1, #12
 8007a14:	6011      	str	r1, [r2, #0]
 8007a16:	f04f 30ff 	mov.w	r0, #4294967295
 8007a1a:	f7fe bc62 	b.w	80062e2 <_svfprintf_r+0x392>
 8007a1e:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007a20:	e6a1      	b.n	8007766 <_svfprintf_r+0x1816>
 8007a22:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 8007a26:	e6b2      	b.n	800778e <_svfprintf_r+0x183e>
 8007a28:	4625      	mov	r5, r4
 8007a2a:	e530      	b.n	800748e <_svfprintf_r+0x153e>

08007a2c <quorem>:
 8007a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a30:	6903      	ldr	r3, [r0, #16]
 8007a32:	690c      	ldr	r4, [r1, #16]
 8007a34:	429c      	cmp	r4, r3
 8007a36:	b083      	sub	sp, #12
 8007a38:	4606      	mov	r6, r0
 8007a3a:	f300 816b 	bgt.w	8007d14 <quorem+0x2e8>
 8007a3e:	1ce0      	adds	r0, r4, #3
 8007a40:	0082      	lsls	r2, r0, #2
 8007a42:	188f      	adds	r7, r1, r2
 8007a44:	18b5      	adds	r5, r6, r2
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6868      	ldr	r0, [r5, #4]
 8007a4a:	1c5a      	adds	r2, r3, #1
 8007a4c:	fbb0 f5f2 	udiv	r5, r0, r2
 8007a50:	f101 0314 	add.w	r3, r1, #20
 8007a54:	9301      	str	r3, [sp, #4]
 8007a56:	3c01      	subs	r4, #1
 8007a58:	3704      	adds	r7, #4
 8007a5a:	f106 0814 	add.w	r8, r6, #20
 8007a5e:	2d00      	cmp	r5, #0
 8007a60:	f000 80be 	beq.w	8007be0 <quorem+0x1b4>
 8007a64:	694a      	ldr	r2, [r1, #20]
 8007a66:	f8d8 3000 	ldr.w	r3, [r8]
 8007a6a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007a6e:	b290      	uxth	r0, r2
 8007a70:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a74:	fb05 f000 	mul.w	r0, r5, r0
 8007a78:	fb05 f20c 	mul.w	r2, r5, ip
 8007a7c:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 8007a80:	fa1f fe8c 	uxth.w	lr, ip
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	b280      	uxth	r0, r0
 8007a88:	1a12      	subs	r2, r2, r0
 8007a8a:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8007a8e:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8007a92:	b292      	uxth	r2, r2
 8007a94:	ebc9 0007 	rsb	r0, r9, r7
 8007a98:	f106 0318 	add.w	r3, r6, #24
 8007a9c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8007aa0:	f101 0218 	add.w	r2, r1, #24
 8007aa4:	4297      	cmp	r7, r2
 8007aa6:	f843 9c04 	str.w	r9, [r3, #-4]
 8007aaa:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8007aae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007ab2:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8007ab6:	d370      	bcc.n	8007b9a <quorem+0x16e>
 8007ab8:	b328      	cbz	r0, 8007b06 <quorem+0xda>
 8007aba:	6810      	ldr	r0, [r2, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	b282      	uxth	r2, r0
 8007ac0:	0c00      	lsrs	r0, r0, #16
 8007ac2:	fb05 cc02 	mla	ip, r5, r2, ip
 8007ac6:	fb05 f000 	mul.w	r0, r5, r0
 8007aca:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 8007ace:	fa1e f283 	uxtah	r2, lr, r3
 8007ad2:	fa1f fc8c 	uxth.w	ip, ip
 8007ad6:	fa1f fe80 	uxth.w	lr, r0
 8007ada:	ebcc 0202 	rsb	r2, ip, r2
 8007ade:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8007ae2:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8007ae6:	fa1f fc82 	uxth.w	ip, r2
 8007aea:	f106 031c 	add.w	r3, r6, #28
 8007aee:	f101 021c 	add.w	r2, r1, #28
 8007af2:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 8007af6:	4297      	cmp	r7, r2
 8007af8:	f843 cc04 	str.w	ip, [r3, #-4]
 8007afc:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8007b00:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8007b04:	d349      	bcc.n	8007b9a <quorem+0x16e>
 8007b06:	4610      	mov	r0, r2
 8007b08:	f8d3 9000 	ldr.w	r9, [r3]
 8007b0c:	f850 bb04 	ldr.w	fp, [r0], #4
 8007b10:	fa1f fa8b 	uxth.w	sl, fp
 8007b14:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 8007b18:	fb05 cc0a 	mla	ip, r5, sl, ip
 8007b1c:	fb05 fa0b 	mul.w	sl, r5, fp
 8007b20:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 8007b24:	fa1f fa8b 	uxth.w	sl, fp
 8007b28:	fa1e fe89 	uxtah	lr, lr, r9
 8007b2c:	fa1f fc8c 	uxth.w	ip, ip
 8007b30:	ebcc 0e0e 	rsb	lr, ip, lr
 8007b34:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 8007b38:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 8007b3c:	4699      	mov	r9, r3
 8007b3e:	fa1f fe8e 	uxth.w	lr, lr
 8007b42:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 8007b46:	f849 cb04 	str.w	ip, [r9], #4
 8007b4a:	6852      	ldr	r2, [r2, #4]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	fa1f fe82 	uxth.w	lr, r2
 8007b52:	fb05 fe0e 	mul.w	lr, r5, lr
 8007b56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b5a:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 8007b5e:	fb05 f20c 	mul.w	r2, r5, ip
 8007b62:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	fa1f fe8c 	uxth.w	lr, ip
 8007b6c:	eb02 422a 	add.w	r2, r2, sl, asr #16
 8007b70:	fa1f fb8b 	uxth.w	fp, fp
 8007b74:	ebcb 0202 	rsb	r2, fp, r2
 8007b78:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8007b7c:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8007b80:	b292      	uxth	r2, r2
 8007b82:	464b      	mov	r3, r9
 8007b84:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8007b88:	1d02      	adds	r2, r0, #4
 8007b8a:	4297      	cmp	r7, r2
 8007b8c:	f843 9b04 	str.w	r9, [r3], #4
 8007b90:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007b94:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8007b98:	d2b5      	bcs.n	8007b06 <quorem+0xda>
 8007b9a:	1d20      	adds	r0, r4, #4
 8007b9c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8007ba0:	685a      	ldr	r2, [r3, #4]
 8007ba2:	b9ea      	cbnz	r2, 8007be0 <quorem+0x1b4>
 8007ba4:	1d18      	adds	r0, r3, #4
 8007ba6:	4598      	cmp	r8, r3
 8007ba8:	d219      	bcs.n	8007bde <quorem+0x1b2>
 8007baa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007bae:	b9b2      	cbnz	r2, 8007bde <quorem+0x1b2>
 8007bb0:	3b04      	subs	r3, #4
 8007bb2:	ebc8 0003 	rsb	r0, r8, r3
 8007bb6:	1cc2      	adds	r2, r0, #3
 8007bb8:	0750      	lsls	r0, r2, #29
 8007bba:	d50d      	bpl.n	8007bd8 <quorem+0x1ac>
 8007bbc:	3c01      	subs	r4, #1
 8007bbe:	4598      	cmp	r8, r3
 8007bc0:	d20d      	bcs.n	8007bde <quorem+0x1b2>
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	3b04      	subs	r3, #4
 8007bc6:	b13a      	cbz	r2, 8007bd8 <quorem+0x1ac>
 8007bc8:	e009      	b.n	8007bde <quorem+0x1b2>
 8007bca:	6818      	ldr	r0, [r3, #0]
 8007bcc:	3b04      	subs	r3, #4
 8007bce:	b930      	cbnz	r0, 8007bde <quorem+0x1b2>
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	3c01      	subs	r4, #1
 8007bd4:	3b04      	subs	r3, #4
 8007bd6:	b912      	cbnz	r2, 8007bde <quorem+0x1b2>
 8007bd8:	3c01      	subs	r4, #1
 8007bda:	4598      	cmp	r8, r3
 8007bdc:	d3f5      	bcc.n	8007bca <quorem+0x19e>
 8007bde:	6134      	str	r4, [r6, #16]
 8007be0:	4630      	mov	r0, r6
 8007be2:	f002 f97b 	bl	8009edc <__mcmp>
 8007be6:	2800      	cmp	r0, #0
 8007be8:	f2c0 8083 	blt.w	8007cf2 <quorem+0x2c6>
 8007bec:	9a01      	ldr	r2, [sp, #4]
 8007bee:	f8d8 3000 	ldr.w	r3, [r8]
 8007bf2:	f852 0b04 	ldr.w	r0, [r2], #4
 8007bf6:	fa1f f983 	uxth.w	r9, r3
 8007bfa:	b281      	uxth	r1, r0
 8007bfc:	0c00      	lsrs	r0, r0, #16
 8007bfe:	ebc1 0109 	rsb	r1, r1, r9
 8007c02:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8007c06:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007c0a:	eb03 4021 	add.w	r0, r3, r1, asr #16
 8007c0e:	4643      	mov	r3, r8
 8007c10:	b289      	uxth	r1, r1
 8007c12:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c16:	ebc9 0c07 	rsb	ip, r9, r7
 8007c1a:	3501      	adds	r5, #1
 8007c1c:	1400      	asrs	r0, r0, #16
 8007c1e:	4297      	cmp	r7, r2
 8007c20:	f843 1b04 	str.w	r1, [r3], #4
 8007c24:	f3cc 0180 	ubfx	r1, ip, #2, #1
 8007c28:	d34b      	bcc.n	8007cc2 <quorem+0x296>
 8007c2a:	b1b9      	cbz	r1, 8007c5c <quorem+0x230>
 8007c2c:	f852 eb04 	ldr.w	lr, [r2], #4
 8007c30:	6819      	ldr	r1, [r3, #0]
 8007c32:	fa1f f98e 	uxth.w	r9, lr
 8007c36:	fa1f fa81 	uxth.w	sl, r1
 8007c3a:	ebc9 090a 	rsb	r9, r9, sl
 8007c3e:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 8007c42:	4448      	add	r0, r9
 8007c44:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 8007c48:	eb01 4120 	add.w	r1, r1, r0, asr #16
 8007c4c:	b280      	uxth	r0, r0
 8007c4e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8007c52:	f843 0b04 	str.w	r0, [r3], #4
 8007c56:	1408      	asrs	r0, r1, #16
 8007c58:	4297      	cmp	r7, r2
 8007c5a:	d332      	bcc.n	8007cc2 <quorem+0x296>
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	4611      	mov	r1, r2
 8007c60:	f8d3 e000 	ldr.w	lr, [r3]
 8007c64:	f851 0b04 	ldr.w	r0, [r1], #4
 8007c68:	fa1f fb8e 	uxth.w	fp, lr
 8007c6c:	fa1f f980 	uxth.w	r9, r0
 8007c70:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8007c74:	ebc9 0b0b 	rsb	fp, r9, fp
 8007c78:	eb0b 000a 	add.w	r0, fp, sl
 8007c7c:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 8007c80:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 8007c84:	469e      	mov	lr, r3
 8007c86:	b280      	uxth	r0, r0
 8007c88:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8007c8c:	f84e 0b04 	str.w	r0, [lr], #4
 8007c90:	6850      	ldr	r0, [r2, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	b282      	uxth	r2, r0
 8007c96:	fa1f fc83 	uxth.w	ip, r3
 8007c9a:	0c00      	lsrs	r0, r0, #16
 8007c9c:	ebc2 020c 	rsb	r2, r2, ip
 8007ca0:	eb02 4229 	add.w	r2, r2, r9, asr #16
 8007ca4:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8007ca8:	eb03 4022 	add.w	r0, r3, r2, asr #16
 8007cac:	b292      	uxth	r2, r2
 8007cae:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 8007cb2:	4673      	mov	r3, lr
 8007cb4:	1d0a      	adds	r2, r1, #4
 8007cb6:	4297      	cmp	r7, r2
 8007cb8:	f843 ab04 	str.w	sl, [r3], #4
 8007cbc:	ea4f 4a20 	mov.w	sl, r0, asr #16
 8007cc0:	d2cd      	bcs.n	8007c5e <quorem+0x232>
 8007cc2:	1d21      	adds	r1, r4, #4
 8007cc4:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 8007cc8:	6858      	ldr	r0, [r3, #4]
 8007cca:	b990      	cbnz	r0, 8007cf2 <quorem+0x2c6>
 8007ccc:	1d1a      	adds	r2, r3, #4
 8007cce:	4598      	cmp	r8, r3
 8007cd0:	d20e      	bcs.n	8007cf0 <quorem+0x2c4>
 8007cd2:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8007cd6:	b959      	cbnz	r1, 8007cf0 <quorem+0x2c4>
 8007cd8:	3b04      	subs	r3, #4
 8007cda:	ebc8 0003 	rsb	r0, r8, r3
 8007cde:	1cc2      	adds	r2, r0, #3
 8007ce0:	0752      	lsls	r2, r2, #29
 8007ce2:	d513      	bpl.n	8007d0c <quorem+0x2e0>
 8007ce4:	3c01      	subs	r4, #1
 8007ce6:	4598      	cmp	r8, r3
 8007ce8:	d202      	bcs.n	8007cf0 <quorem+0x2c4>
 8007cea:	6818      	ldr	r0, [r3, #0]
 8007cec:	3b04      	subs	r3, #4
 8007cee:	b168      	cbz	r0, 8007d0c <quorem+0x2e0>
 8007cf0:	6134      	str	r4, [r6, #16]
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	b003      	add	sp, #12
 8007cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	3b04      	subs	r3, #4
 8007cfe:	2a00      	cmp	r2, #0
 8007d00:	d1f6      	bne.n	8007cf0 <quorem+0x2c4>
 8007d02:	6819      	ldr	r1, [r3, #0]
 8007d04:	3c01      	subs	r4, #1
 8007d06:	3b04      	subs	r3, #4
 8007d08:	2900      	cmp	r1, #0
 8007d0a:	d1f1      	bne.n	8007cf0 <quorem+0x2c4>
 8007d0c:	3c01      	subs	r4, #1
 8007d0e:	4598      	cmp	r8, r3
 8007d10:	d3f3      	bcc.n	8007cfa <quorem+0x2ce>
 8007d12:	e7ed      	b.n	8007cf0 <quorem+0x2c4>
 8007d14:	2000      	movs	r0, #0
 8007d16:	e7ed      	b.n	8007cf4 <quorem+0x2c8>

08007d18 <_dtoa_r>:
 8007d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d1c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007d1e:	b09f      	sub	sp, #124	; 0x7c
 8007d20:	4681      	mov	r9, r0
 8007d22:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 8007d24:	4692      	mov	sl, r2
 8007d26:	469b      	mov	fp, r3
 8007d28:	b151      	cbz	r1, 8007d40 <_dtoa_r+0x28>
 8007d2a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	fa02 f203 	lsl.w	r2, r2, r3
 8007d32:	604b      	str	r3, [r1, #4]
 8007d34:	608a      	str	r2, [r1, #8]
 8007d36:	f001 fcdf 	bl	80096f8 <_Bfree>
 8007d3a:	2000      	movs	r0, #0
 8007d3c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8007d40:	f1bb 0800 	subs.w	r8, fp, #0
 8007d44:	db39      	blt.n	8007dba <_dtoa_r+0xa2>
 8007d46:	2100      	movs	r1, #0
 8007d48:	6021      	str	r1, [r4, #0]
 8007d4a:	2400      	movs	r4, #0
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 8007d52:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8007d56:	ea08 0004 	and.w	r0, r8, r4
 8007d5a:	4290      	cmp	r0, r2
 8007d5c:	d016      	beq.n	8007d8c <_dtoa_r+0x74>
 8007d5e:	4650      	mov	r0, sl
 8007d60:	4659      	mov	r1, fp
 8007d62:	2200      	movs	r2, #0
 8007d64:	2300      	movs	r3, #0
 8007d66:	f7fd ff5b 	bl	8005c20 <__aeabi_dcmpeq>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d02b      	beq.n	8007dc6 <_dtoa_r+0xae>
 8007d6e:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8007d70:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8007d72:	2001      	movs	r0, #1
 8007d74:	6028      	str	r0, [r5, #0]
 8007d76:	2c00      	cmp	r4, #0
 8007d78:	f000 80cf 	beq.w	8007f1a <_dtoa_r+0x202>
 8007d7c:	49a2      	ldr	r1, [pc, #648]	; (8008008 <_dtoa_r+0x2f0>)
 8007d7e:	1e4b      	subs	r3, r1, #1
 8007d80:	6021      	str	r1, [r4, #0]
 8007d82:	9305      	str	r3, [sp, #20]
 8007d84:	9805      	ldr	r0, [sp, #20]
 8007d86:	b01f      	add	sp, #124	; 0x7c
 8007d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d8c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8007d8e:	f242 720f 	movw	r2, #9999	; 0x270f
 8007d92:	6022      	str	r2, [r4, #0]
 8007d94:	f1ba 0f00 	cmp.w	sl, #0
 8007d98:	f000 80a6 	beq.w	8007ee8 <_dtoa_r+0x1d0>
 8007d9c:	4d9b      	ldr	r5, [pc, #620]	; (800800c <_dtoa_r+0x2f4>)
 8007d9e:	9505      	str	r5, [sp, #20]
 8007da0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8007da2:	2c00      	cmp	r4, #0
 8007da4:	d0ee      	beq.n	8007d84 <_dtoa_r+0x6c>
 8007da6:	9d05      	ldr	r5, [sp, #20]
 8007da8:	78eb      	ldrb	r3, [r5, #3]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 820b 	beq.w	80081c6 <_dtoa_r+0x4ae>
 8007db0:	4628      	mov	r0, r5
 8007db2:	3008      	adds	r0, #8
 8007db4:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8007db6:	6020      	str	r0, [r4, #0]
 8007db8:	e7e4      	b.n	8007d84 <_dtoa_r+0x6c>
 8007dba:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	46c3      	mov	fp, r8
 8007dc4:	e7c1      	b.n	8007d4a <_dtoa_r+0x32>
 8007dc6:	ae1d      	add	r6, sp, #116	; 0x74
 8007dc8:	af1c      	add	r7, sp, #112	; 0x70
 8007dca:	4652      	mov	r2, sl
 8007dcc:	9600      	str	r6, [sp, #0]
 8007dce:	9701      	str	r7, [sp, #4]
 8007dd0:	4648      	mov	r0, r9
 8007dd2:	465b      	mov	r3, fp
 8007dd4:	f002 fa36 	bl	800a244 <__d2b>
 8007dd8:	f3c8 520a 	ubfx	r2, r8, #20, #11
 8007ddc:	900c      	str	r0, [sp, #48]	; 0x30
 8007dde:	2a00      	cmp	r2, #0
 8007de0:	f040 808c 	bne.w	8007efc <_dtoa_r+0x1e4>
 8007de4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8007de6:	991d      	ldr	r1, [sp, #116]	; 0x74
 8007de8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8007dec:	187e      	adds	r6, r7, r1
 8007dee:	429e      	cmp	r6, r3
 8007df0:	f2c0 832d 	blt.w	800844e <_dtoa_r+0x736>
 8007df4:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 8007df8:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 8007dfc:	1ba9      	subs	r1, r5, r6
 8007dfe:	f206 4212 	addw	r2, r6, #1042	; 0x412
 8007e02:	fa08 f301 	lsl.w	r3, r8, r1
 8007e06:	fa2a f002 	lsr.w	r0, sl, r2
 8007e0a:	4318      	orrs	r0, r3
 8007e0c:	f7fd fe3c 	bl	8005a88 <__aeabi_ui2d>
 8007e10:	2401      	movs	r4, #1
 8007e12:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007e16:	3e01      	subs	r6, #1
 8007e18:	940d      	str	r4, [sp, #52]	; 0x34
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8007e22:	f7fd fcf3 	bl	800580c <__aeabi_dsub>
 8007e26:	a372      	add	r3, pc, #456	; (adr r3, 8007ff0 <_dtoa_r+0x2d8>)
 8007e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2c:	f004 f91c 	bl	800c068 <__aeabi_dmul>
 8007e30:	a371      	add	r3, pc, #452	; (adr r3, 8007ff8 <_dtoa_r+0x2e0>)
 8007e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e36:	f7fd fceb 	bl	8005810 <__adddf3>
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	460d      	mov	r5, r1
 8007e40:	f7fd fe32 	bl	8005aa8 <__aeabi_i2d>
 8007e44:	a36e      	add	r3, pc, #440	; (adr r3, 8008000 <_dtoa_r+0x2e8>)
 8007e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4a:	f004 f90d 	bl	800c068 <__aeabi_dmul>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	460b      	mov	r3, r1
 8007e52:	4620      	mov	r0, r4
 8007e54:	4629      	mov	r1, r5
 8007e56:	f7fd fcdb 	bl	8005810 <__adddf3>
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	460d      	mov	r5, r1
 8007e5e:	f004 fb15 	bl	800c48c <__aeabi_d2iz>
 8007e62:	4629      	mov	r1, r5
 8007e64:	9009      	str	r0, [sp, #36]	; 0x24
 8007e66:	2200      	movs	r2, #0
 8007e68:	4620      	mov	r0, r4
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f7fd fee2 	bl	8005c34 <__aeabi_dcmplt>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	f040 82bf 	bne.w	80083f4 <_dtoa_r+0x6dc>
 8007e76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e78:	2816      	cmp	r0, #22
 8007e7a:	f200 82b8 	bhi.w	80083ee <_dtoa_r+0x6d6>
 8007e7e:	4c64      	ldr	r4, [pc, #400]	; (8008010 <_dtoa_r+0x2f8>)
 8007e80:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 8007e84:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007e88:	4652      	mov	r2, sl
 8007e8a:	465b      	mov	r3, fp
 8007e8c:	f7fd fef0 	bl	8005c70 <__aeabi_dcmpgt>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	f000 82e4 	beq.w	800845e <_dtoa_r+0x746>
 8007e96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e98:	2000      	movs	r0, #0
 8007e9a:	1e4b      	subs	r3, r1, #1
 8007e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e9e:	9012      	str	r0, [sp, #72]	; 0x48
 8007ea0:	1bbe      	subs	r6, r7, r6
 8007ea2:	3e01      	subs	r6, #1
 8007ea4:	f100 82bd 	bmi.w	8008422 <_dtoa_r+0x70a>
 8007ea8:	2400      	movs	r4, #0
 8007eaa:	960a      	str	r6, [sp, #40]	; 0x28
 8007eac:	940e      	str	r4, [sp, #56]	; 0x38
 8007eae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eb0:	2900      	cmp	r1, #0
 8007eb2:	f2c0 82ad 	blt.w	8008410 <_dtoa_r+0x6f8>
 8007eb6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007eb8:	9111      	str	r1, [sp, #68]	; 0x44
 8007eba:	186b      	adds	r3, r5, r1
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	930a      	str	r3, [sp, #40]	; 0x28
 8007ec0:	9110      	str	r1, [sp, #64]	; 0x40
 8007ec2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8007ec4:	2809      	cmp	r0, #9
 8007ec6:	d82b      	bhi.n	8007f20 <_dtoa_r+0x208>
 8007ec8:	2805      	cmp	r0, #5
 8007eca:	f341 8046 	ble.w	8008f5a <_dtoa_r+0x1242>
 8007ece:	1f02      	subs	r2, r0, #4
 8007ed0:	9228      	str	r2, [sp, #160]	; 0xa0
 8007ed2:	2500      	movs	r5, #0
 8007ed4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8007ed6:	1ea3      	subs	r3, r4, #2
 8007ed8:	2b03      	cmp	r3, #3
 8007eda:	d823      	bhi.n	8007f24 <_dtoa_r+0x20c>
 8007edc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007ee0:	0529053d 	.word	0x0529053d
 8007ee4:	053a0342 	.word	0x053a0342
 8007ee8:	4848      	ldr	r0, [pc, #288]	; (800800c <_dtoa_r+0x2f4>)
 8007eea:	494a      	ldr	r1, [pc, #296]	; (8008014 <_dtoa_r+0x2fc>)
 8007eec:	f3c8 0813 	ubfx	r8, r8, #0, #20
 8007ef0:	f1b8 0f00 	cmp.w	r8, #0
 8007ef4:	bf18      	it	ne
 8007ef6:	4601      	movne	r1, r0
 8007ef8:	9105      	str	r1, [sp, #20]
 8007efa:	e751      	b.n	8007da0 <_dtoa_r+0x88>
 8007efc:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 8007f00:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 8007f04:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007f08:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	4650      	mov	r0, sl
 8007f10:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 8007f14:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8007f16:	920d      	str	r2, [sp, #52]	; 0x34
 8007f18:	e77f      	b.n	8007e1a <_dtoa_r+0x102>
 8007f1a:	4d3f      	ldr	r5, [pc, #252]	; (8008018 <_dtoa_r+0x300>)
 8007f1c:	9505      	str	r5, [sp, #20]
 8007f1e:	e731      	b.n	8007d84 <_dtoa_r+0x6c>
 8007f20:	2500      	movs	r5, #0
 8007f22:	9528      	str	r5, [sp, #160]	; 0xa0
 8007f24:	2400      	movs	r4, #0
 8007f26:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 8007f2a:	4648      	mov	r0, r9
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	f001 fbbd 	bl	80096ac <_Balloc>
 8007f32:	f04f 33ff 	mov.w	r3, #4294967295
 8007f36:	9005      	str	r0, [sp, #20]
 8007f38:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f40:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f42:	9429      	str	r4, [sp, #164]	; 0xa4
 8007f44:	900f      	str	r0, [sp, #60]	; 0x3c
 8007f46:	991d      	ldr	r1, [sp, #116]	; 0x74
 8007f48:	2900      	cmp	r1, #0
 8007f4a:	f2c0 813f 	blt.w	80081cc <_dtoa_r+0x4b4>
 8007f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f50:	2a0e      	cmp	r2, #14
 8007f52:	f300 813b 	bgt.w	80081cc <_dtoa_r+0x4b4>
 8007f56:	4d2e      	ldr	r5, [pc, #184]	; (8008010 <_dtoa_r+0x2f8>)
 8007f58:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 8007f5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007f60:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007f64:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8007f66:	2900      	cmp	r1, #0
 8007f68:	f2c0 84fa 	blt.w	8008960 <_dtoa_r+0xc48>
 8007f6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f70:	4650      	mov	r0, sl
 8007f72:	4659      	mov	r1, fp
 8007f74:	f004 f9a2 	bl	800c2bc <__aeabi_ddiv>
 8007f78:	f004 fa88 	bl	800c48c <__aeabi_d2iz>
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	f7fd fd93 	bl	8005aa8 <__aeabi_i2d>
 8007f82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f86:	f004 f86f 	bl	800c068 <__aeabi_dmul>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	4650      	mov	r0, sl
 8007f90:	4659      	mov	r1, fp
 8007f92:	f7fd fc3b 	bl	800580c <__aeabi_dsub>
 8007f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007f9c:	f106 0230 	add.w	r2, r6, #48	; 0x30
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	460d      	mov	r5, r1
 8007fa6:	f808 2b01 	strb.w	r2, [r8], #1
 8007faa:	f000 8091 	beq.w	80080d0 <_dtoa_r+0x3b8>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007fb6:	f004 f857 	bl	800c068 <__aeabi_dmul>
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	460d      	mov	r5, r1
 8007fc2:	f7fd fe2d 	bl	8005c20 <__aeabi_dcmpeq>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	f040 80c0 	bne.w	800814c <_dtoa_r+0x434>
 8007fcc:	9f05      	ldr	r7, [sp, #20]
 8007fce:	9e05      	ldr	r6, [sp, #20]
 8007fd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007fd2:	3702      	adds	r7, #2
 8007fd4:	eb06 0b00 	add.w	fp, r6, r0
 8007fd8:	ebc7 010b 	rsb	r1, r7, fp
 8007fdc:	07c9      	lsls	r1, r1, #31
 8007fde:	f100 80c7 	bmi.w	8008170 <_dtoa_r+0x458>
 8007fe2:	f8cd b020 	str.w	fp, [sp, #32]
 8007fe6:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8007fea:	e04b      	b.n	8008084 <_dtoa_r+0x36c>
 8007fec:	f3af 8000 	nop.w
 8007ff0:	636f4361 	.word	0x636f4361
 8007ff4:	3fd287a7 	.word	0x3fd287a7
 8007ff8:	8b60c8b3 	.word	0x8b60c8b3
 8007ffc:	3fc68a28 	.word	0x3fc68a28
 8008000:	509f79fb 	.word	0x509f79fb
 8008004:	3fd34413 	.word	0x3fd34413
 8008008:	0800cc39 	.word	0x0800cc39
 800800c:	0800cc68 	.word	0x0800cc68
 8008010:	0800cc90 	.word	0x0800cc90
 8008014:	0800cc5c 	.word	0x0800cc5c
 8008018:	0800cc38 	.word	0x0800cc38
 800801c:	f004 f824 	bl	800c068 <__aeabi_dmul>
 8008020:	2200      	movs	r2, #0
 8008022:	2300      	movs	r3, #0
 8008024:	4604      	mov	r4, r0
 8008026:	460d      	mov	r5, r1
 8008028:	f7fd fdfa 	bl	8005c20 <__aeabi_dcmpeq>
 800802c:	4652      	mov	r2, sl
 800802e:	465b      	mov	r3, fp
 8008030:	2800      	cmp	r0, #0
 8008032:	f040 808b 	bne.w	800814c <_dtoa_r+0x434>
 8008036:	4620      	mov	r0, r4
 8008038:	4629      	mov	r1, r5
 800803a:	f004 f93f 	bl	800c2bc <__aeabi_ddiv>
 800803e:	f004 fa25 	bl	800c48c <__aeabi_d2iz>
 8008042:	4606      	mov	r6, r0
 8008044:	f7fd fd30 	bl	8005aa8 <__aeabi_i2d>
 8008048:	4652      	mov	r2, sl
 800804a:	465b      	mov	r3, fp
 800804c:	f004 f80c 	bl	800c068 <__aeabi_dmul>
 8008050:	4602      	mov	r2, r0
 8008052:	460b      	mov	r3, r1
 8008054:	4620      	mov	r0, r4
 8008056:	4629      	mov	r1, r5
 8008058:	f7fd fbd8 	bl	800580c <__aeabi_dsub>
 800805c:	3630      	adds	r6, #48	; 0x30
 800805e:	2300      	movs	r3, #0
 8008060:	2200      	movs	r2, #0
 8008062:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008066:	f807 6c01 	strb.w	r6, [r7, #-1]
 800806a:	f003 fffd 	bl	800c068 <__aeabi_dmul>
 800806e:	2200      	movs	r2, #0
 8008070:	2300      	movs	r3, #0
 8008072:	46b8      	mov	r8, r7
 8008074:	4604      	mov	r4, r0
 8008076:	460d      	mov	r5, r1
 8008078:	f107 0701 	add.w	r7, r7, #1
 800807c:	f7fd fdd0 	bl	8005c20 <__aeabi_dcmpeq>
 8008080:	2800      	cmp	r0, #0
 8008082:	d163      	bne.n	800814c <_dtoa_r+0x434>
 8008084:	4652      	mov	r2, sl
 8008086:	465b      	mov	r3, fp
 8008088:	4620      	mov	r0, r4
 800808a:	4629      	mov	r1, r5
 800808c:	f004 f916 	bl	800c2bc <__aeabi_ddiv>
 8008090:	f004 f9fc 	bl	800c48c <__aeabi_d2iz>
 8008094:	4606      	mov	r6, r0
 8008096:	f7fd fd07 	bl	8005aa8 <__aeabi_i2d>
 800809a:	4652      	mov	r2, sl
 800809c:	465b      	mov	r3, fp
 800809e:	f003 ffe3 	bl	800c068 <__aeabi_dmul>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4620      	mov	r0, r4
 80080a8:	4629      	mov	r1, r5
 80080aa:	f7fd fbaf 	bl	800580c <__aeabi_dsub>
 80080ae:	f8dd c020 	ldr.w	ip, [sp, #32]
 80080b2:	2300      	movs	r3, #0
 80080b4:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80080b8:	2200      	movs	r2, #0
 80080ba:	4567      	cmp	r7, ip
 80080bc:	f807 8c01 	strb.w	r8, [r7, #-1]
 80080c0:	4604      	mov	r4, r0
 80080c2:	46b8      	mov	r8, r7
 80080c4:	460d      	mov	r5, r1
 80080c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80080ca:	f107 0701 	add.w	r7, r7, #1
 80080ce:	d1a5      	bne.n	800801c <_dtoa_r+0x304>
 80080d0:	4622      	mov	r2, r4
 80080d2:	462b      	mov	r3, r5
 80080d4:	4620      	mov	r0, r4
 80080d6:	4629      	mov	r1, r5
 80080d8:	f7fd fb9a 	bl	8005810 <__adddf3>
 80080dc:	4604      	mov	r4, r0
 80080de:	460d      	mov	r5, r1
 80080e0:	4622      	mov	r2, r4
 80080e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080e6:	462b      	mov	r3, r5
 80080e8:	f7fd fda4 	bl	8005c34 <__aeabi_dcmplt>
 80080ec:	b940      	cbnz	r0, 8008100 <_dtoa_r+0x3e8>
 80080ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080f2:	4622      	mov	r2, r4
 80080f4:	462b      	mov	r3, r5
 80080f6:	f7fd fd93 	bl	8005c20 <__aeabi_dcmpeq>
 80080fa:	b338      	cbz	r0, 800814c <_dtoa_r+0x434>
 80080fc:	07f4      	lsls	r4, r6, #31
 80080fe:	d525      	bpl.n	800814c <_dtoa_r+0x434>
 8008100:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8008104:	9a05      	ldr	r2, [sp, #20]
 8008106:	43d3      	mvns	r3, r2
 8008108:	eb08 0003 	add.w	r0, r8, r3
 800810c:	07c0      	lsls	r0, r0, #31
 800810e:	f100 84fd 	bmi.w	8008b0c <_dtoa_r+0xdf4>
 8008112:	4614      	mov	r4, r2
 8008114:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8008118:	f108 31ff 	add.w	r1, r8, #4294967295
 800811c:	d112      	bne.n	8008144 <_dtoa_r+0x42c>
 800811e:	428c      	cmp	r4, r1
 8008120:	f000 8537 	beq.w	8008b92 <_dtoa_r+0xe7a>
 8008124:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008128:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800812c:	4688      	mov	r8, r1
 800812e:	f101 31ff 	add.w	r1, r1, #4294967295
 8008132:	d107      	bne.n	8008144 <_dtoa_r+0x42c>
 8008134:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008138:	4688      	mov	r8, r1
 800813a:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800813e:	f108 31ff 	add.w	r1, r8, #4294967295
 8008142:	d0ec      	beq.n	800811e <_dtoa_r+0x406>
 8008144:	f10b 0501 	add.w	r5, fp, #1
 8008148:	b2ea      	uxtb	r2, r5
 800814a:	700a      	strb	r2, [r1, #0]
 800814c:	4648      	mov	r0, r9
 800814e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008150:	f001 fad2 	bl	80096f8 <_Bfree>
 8008154:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008156:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8008158:	1c6b      	adds	r3, r5, #1
 800815a:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800815c:	2200      	movs	r2, #0
 800815e:	f888 2000 	strb.w	r2, [r8]
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	2c00      	cmp	r4, #0
 8008166:	f43f ae0d 	beq.w	8007d84 <_dtoa_r+0x6c>
 800816a:	f8c4 8000 	str.w	r8, [r4]
 800816e:	e609      	b.n	8007d84 <_dtoa_r+0x6c>
 8008170:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008174:	4620      	mov	r0, r4
 8008176:	4629      	mov	r1, r5
 8008178:	f004 f8a0 	bl	800c2bc <__aeabi_ddiv>
 800817c:	f004 f986 	bl	800c48c <__aeabi_d2iz>
 8008180:	4606      	mov	r6, r0
 8008182:	f7fd fc91 	bl	8005aa8 <__aeabi_i2d>
 8008186:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800818a:	f003 ff6d 	bl	800c068 <__aeabi_dmul>
 800818e:	4602      	mov	r2, r0
 8008190:	460b      	mov	r3, r1
 8008192:	4620      	mov	r0, r4
 8008194:	4629      	mov	r1, r5
 8008196:	f7fd fb39 	bl	800580c <__aeabi_dsub>
 800819a:	3630      	adds	r6, #48	; 0x30
 800819c:	2300      	movs	r3, #0
 800819e:	2200      	movs	r2, #0
 80081a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80081a4:	f807 6c01 	strb.w	r6, [r7, #-1]
 80081a8:	f003 ff5e 	bl	800c068 <__aeabi_dmul>
 80081ac:	46b8      	mov	r8, r7
 80081ae:	9f05      	ldr	r7, [sp, #20]
 80081b0:	2200      	movs	r2, #0
 80081b2:	2300      	movs	r3, #0
 80081b4:	4604      	mov	r4, r0
 80081b6:	460d      	mov	r5, r1
 80081b8:	3703      	adds	r7, #3
 80081ba:	f7fd fd31 	bl	8005c20 <__aeabi_dcmpeq>
 80081be:	2800      	cmp	r0, #0
 80081c0:	f43f af0f 	beq.w	8007fe2 <_dtoa_r+0x2ca>
 80081c4:	e7c2      	b.n	800814c <_dtoa_r+0x434>
 80081c6:	9a05      	ldr	r2, [sp, #20]
 80081c8:	1cd0      	adds	r0, r2, #3
 80081ca:	e5f3      	b.n	8007db4 <_dtoa_r+0x9c>
 80081cc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80081ce:	2f00      	cmp	r7, #0
 80081d0:	f000 812c 	beq.w	800842c <_dtoa_r+0x714>
 80081d4:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80081d6:	2c01      	cmp	r4, #1
 80081d8:	f340 83f2 	ble.w	80089c0 <_dtoa_r+0xca8>
 80081dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80081de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80081e0:	1e41      	subs	r1, r0, #1
 80081e2:	428a      	cmp	r2, r1
 80081e4:	f2c0 84e0 	blt.w	8008ba8 <_dtoa_r+0xe90>
 80081e8:	1a55      	subs	r5, r2, r1
 80081ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f2c0 8630 	blt.w	8008e52 <_dtoa_r+0x113a>
 80081f2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80081f4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80081f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081f8:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 80081fc:	19da      	adds	r2, r3, r7
 80081fe:	eb0e 0807 	add.w	r8, lr, r7
 8008202:	4648      	mov	r0, r9
 8008204:	2101      	movs	r1, #1
 8008206:	920e      	str	r2, [sp, #56]	; 0x38
 8008208:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800820c:	f001 fbe6 	bl	80099dc <__i2b>
 8008210:	900d      	str	r0, [sp, #52]	; 0x34
 8008212:	b164      	cbz	r4, 800822e <_dtoa_r+0x516>
 8008214:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008216:	2800      	cmp	r0, #0
 8008218:	dd09      	ble.n	800822e <_dtoa_r+0x516>
 800821a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800821c:	4607      	mov	r7, r0
 800821e:	42a7      	cmp	r7, r4
 8008220:	bfa8      	it	ge
 8008222:	4627      	movge	r7, r4
 8008224:	1bcb      	subs	r3, r1, r7
 8008226:	1bc2      	subs	r2, r0, r7
 8008228:	930e      	str	r3, [sp, #56]	; 0x38
 800822a:	1be4      	subs	r4, r4, r7
 800822c:	920a      	str	r2, [sp, #40]	; 0x28
 800822e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008230:	2800      	cmp	r0, #0
 8008232:	dd1a      	ble.n	800826a <_dtoa_r+0x552>
 8008234:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008236:	2f00      	cmp	r7, #0
 8008238:	f000 84a3 	beq.w	8008b82 <_dtoa_r+0xe6a>
 800823c:	2d00      	cmp	r5, #0
 800823e:	dd10      	ble.n	8008262 <_dtoa_r+0x54a>
 8008240:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008242:	462a      	mov	r2, r5
 8008244:	4648      	mov	r0, r9
 8008246:	f001 fd3b 	bl	8009cc0 <__pow5mult>
 800824a:	900d      	str	r0, [sp, #52]	; 0x34
 800824c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800824e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008250:	4648      	mov	r0, r9
 8008252:	f001 fbcd 	bl	80099f0 <__multiply>
 8008256:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008258:	4606      	mov	r6, r0
 800825a:	4648      	mov	r0, r9
 800825c:	f001 fa4c 	bl	80096f8 <_Bfree>
 8008260:	960c      	str	r6, [sp, #48]	; 0x30
 8008262:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008264:	1b4a      	subs	r2, r1, r5
 8008266:	f040 83a5 	bne.w	80089b4 <_dtoa_r+0xc9c>
 800826a:	2101      	movs	r1, #1
 800826c:	4648      	mov	r0, r9
 800826e:	f001 fbb5 	bl	80099dc <__i2b>
 8008272:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008274:	2d00      	cmp	r5, #0
 8008276:	4607      	mov	r7, r0
 8008278:	dd05      	ble.n	8008286 <_dtoa_r+0x56e>
 800827a:	4639      	mov	r1, r7
 800827c:	4648      	mov	r0, r9
 800827e:	462a      	mov	r2, r5
 8008280:	f001 fd1e 	bl	8009cc0 <__pow5mult>
 8008284:	4607      	mov	r7, r0
 8008286:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008288:	2b01      	cmp	r3, #1
 800828a:	f340 8152 	ble.w	8008532 <_dtoa_r+0x81a>
 800828e:	2500      	movs	r5, #0
 8008290:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008292:	2900      	cmp	r1, #0
 8008294:	f040 8413 	bne.w	8008abe <_dtoa_r+0xda6>
 8008298:	2301      	movs	r3, #1
 800829a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800829c:	185b      	adds	r3, r3, r1
 800829e:	f013 001f 	ands.w	r0, r3, #31
 80082a2:	f000 80c8 	beq.w	8008436 <_dtoa_r+0x71e>
 80082a6:	f1c0 0320 	rsb	r3, r0, #32
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	f340 8658 	ble.w	8008f60 <_dtoa_r+0x1248>
 80082b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082b2:	f1c0 031c 	rsb	r3, r0, #28
 80082b6:	18d0      	adds	r0, r2, r3
 80082b8:	18c9      	adds	r1, r1, r3
 80082ba:	900e      	str	r0, [sp, #56]	; 0x38
 80082bc:	18e4      	adds	r4, r4, r3
 80082be:	910a      	str	r1, [sp, #40]	; 0x28
 80082c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	dd05      	ble.n	80082d2 <_dtoa_r+0x5ba>
 80082c6:	4648      	mov	r0, r9
 80082c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80082ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082cc:	f001 fd42 	bl	8009d54 <__lshift>
 80082d0:	900c      	str	r0, [sp, #48]	; 0x30
 80082d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082d4:	2a00      	cmp	r2, #0
 80082d6:	dd04      	ble.n	80082e2 <_dtoa_r+0x5ca>
 80082d8:	4639      	mov	r1, r7
 80082da:	4648      	mov	r0, r9
 80082dc:	f001 fd3a 	bl	8009d54 <__lshift>
 80082e0:	4607      	mov	r7, r0
 80082e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082e4:	2a00      	cmp	r2, #0
 80082e6:	f040 83cf 	bne.w	8008a88 <_dtoa_r+0xd70>
 80082ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f340 83f0 	ble.w	8008ad2 <_dtoa_r+0xdba>
 80082f2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80082f4:	2800      	cmp	r0, #0
 80082f6:	f040 80b4 	bne.w	8008462 <_dtoa_r+0x74a>
 80082fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80082fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80082fe:	07e2      	lsls	r2, r4, #31
 8008300:	f140 83a0 	bpl.w	8008a44 <_dtoa_r+0xd2c>
 8008304:	46a2      	mov	sl, r4
 8008306:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008308:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800830c:	e010      	b.n	8008330 <_dtoa_r+0x618>
 800830e:	f001 f9fd 	bl	800970c <__multadd>
 8008312:	4639      	mov	r1, r7
 8008314:	4606      	mov	r6, r0
 8008316:	f7ff fb89 	bl	8007a2c <quorem>
 800831a:	3030      	adds	r0, #48	; 0x30
 800831c:	f808 0004 	strb.w	r0, [r8, r4]
 8008320:	4631      	mov	r1, r6
 8008322:	4648      	mov	r0, r9
 8008324:	220a      	movs	r2, #10
 8008326:	2300      	movs	r3, #0
 8008328:	f001 f9f0 	bl	800970c <__multadd>
 800832c:	1c65      	adds	r5, r4, #1
 800832e:	4606      	mov	r6, r0
 8008330:	4639      	mov	r1, r7
 8008332:	4630      	mov	r0, r6
 8008334:	f7ff fb7a 	bl	8007a2c <quorem>
 8008338:	1c6c      	adds	r4, r5, #1
 800833a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800833e:	220a      	movs	r2, #10
 8008340:	2300      	movs	r3, #0
 8008342:	45a2      	cmp	sl, r4
 8008344:	4631      	mov	r1, r6
 8008346:	4648      	mov	r0, r9
 8008348:	f808 b005 	strb.w	fp, [r8, r5]
 800834c:	dcdf      	bgt.n	800830e <_dtoa_r+0x5f6>
 800834e:	960c      	str	r6, [sp, #48]	; 0x30
 8008350:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008354:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008356:	2500      	movs	r5, #0
 8008358:	2a01      	cmp	r2, #1
 800835a:	bfac      	ite	ge
 800835c:	4490      	addge	r8, r2
 800835e:	f108 0801 	addlt.w	r8, r8, #1
 8008362:	2201      	movs	r2, #1
 8008364:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008366:	4648      	mov	r0, r9
 8008368:	f001 fcf4 	bl	8009d54 <__lshift>
 800836c:	4639      	mov	r1, r7
 800836e:	900c      	str	r0, [sp, #48]	; 0x30
 8008370:	f001 fdb4 	bl	8009edc <__mcmp>
 8008374:	2800      	cmp	r0, #0
 8008376:	f340 8449 	ble.w	8008c0c <_dtoa_r+0xef4>
 800837a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800837e:	9805      	ldr	r0, [sp, #20]
 8008380:	43c3      	mvns	r3, r0
 8008382:	eb08 0103 	add.w	r1, r8, r3
 8008386:	07cb      	lsls	r3, r1, #31
 8008388:	d507      	bpl.n	800839a <_dtoa_r+0x682>
 800838a:	2a39      	cmp	r2, #57	; 0x39
 800838c:	f108 34ff 	add.w	r4, r8, #4294967295
 8008390:	d118      	bne.n	80083c4 <_dtoa_r+0x6ac>
 8008392:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8008396:	9805      	ldr	r0, [sp, #20]
 8008398:	46a0      	mov	r8, r4
 800839a:	2a39      	cmp	r2, #57	; 0x39
 800839c:	f108 34ff 	add.w	r4, r8, #4294967295
 80083a0:	d110      	bne.n	80083c4 <_dtoa_r+0x6ac>
 80083a2:	42a0      	cmp	r0, r4
 80083a4:	f000 8369 	beq.w	8008a7a <_dtoa_r+0xd62>
 80083a8:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80083ac:	2a39      	cmp	r2, #57	; 0x39
 80083ae:	46a0      	mov	r8, r4
 80083b0:	f104 34ff 	add.w	r4, r4, #4294967295
 80083b4:	d106      	bne.n	80083c4 <_dtoa_r+0x6ac>
 80083b6:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80083ba:	46a0      	mov	r8, r4
 80083bc:	2a39      	cmp	r2, #57	; 0x39
 80083be:	f108 34ff 	add.w	r4, r8, #4294967295
 80083c2:	d0ee      	beq.n	80083a2 <_dtoa_r+0x68a>
 80083c4:	3201      	adds	r2, #1
 80083c6:	7022      	strb	r2, [r4, #0]
 80083c8:	4648      	mov	r0, r9
 80083ca:	4639      	mov	r1, r7
 80083cc:	f001 f994 	bl	80096f8 <_Bfree>
 80083d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083d2:	2a00      	cmp	r2, #0
 80083d4:	f43f aeba 	beq.w	800814c <_dtoa_r+0x434>
 80083d8:	2d00      	cmp	r5, #0
 80083da:	f000 82e5 	beq.w	80089a8 <_dtoa_r+0xc90>
 80083de:	4295      	cmp	r5, r2
 80083e0:	f000 82e2 	beq.w	80089a8 <_dtoa_r+0xc90>
 80083e4:	4648      	mov	r0, r9
 80083e6:	4629      	mov	r1, r5
 80083e8:	f001 f986 	bl	80096f8 <_Bfree>
 80083ec:	e2dc      	b.n	80089a8 <_dtoa_r+0xc90>
 80083ee:	2201      	movs	r2, #1
 80083f0:	9212      	str	r2, [sp, #72]	; 0x48
 80083f2:	e555      	b.n	8007ea0 <_dtoa_r+0x188>
 80083f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083f6:	f7fd fb57 	bl	8005aa8 <__aeabi_i2d>
 80083fa:	4622      	mov	r2, r4
 80083fc:	462b      	mov	r3, r5
 80083fe:	f7fd fc0f 	bl	8005c20 <__aeabi_dcmpeq>
 8008402:	2800      	cmp	r0, #0
 8008404:	f47f ad37 	bne.w	8007e76 <_dtoa_r+0x15e>
 8008408:	9909      	ldr	r1, [sp, #36]	; 0x24
 800840a:	1e4b      	subs	r3, r1, #1
 800840c:	9309      	str	r3, [sp, #36]	; 0x24
 800840e:	e532      	b.n	8007e76 <_dtoa_r+0x15e>
 8008410:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008414:	2400      	movs	r4, #0
 8008416:	1ae8      	subs	r0, r5, r3
 8008418:	425a      	negs	r2, r3
 800841a:	900e      	str	r0, [sp, #56]	; 0x38
 800841c:	9210      	str	r2, [sp, #64]	; 0x40
 800841e:	9411      	str	r4, [sp, #68]	; 0x44
 8008420:	e54f      	b.n	8007ec2 <_dtoa_r+0x1aa>
 8008422:	4276      	negs	r6, r6
 8008424:	2200      	movs	r2, #0
 8008426:	960e      	str	r6, [sp, #56]	; 0x38
 8008428:	920a      	str	r2, [sp, #40]	; 0x28
 800842a:	e540      	b.n	8007eae <_dtoa_r+0x196>
 800842c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800842e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008430:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008432:	930d      	str	r3, [sp, #52]	; 0x34
 8008434:	e6ed      	b.n	8008212 <_dtoa_r+0x4fa>
 8008436:	221c      	movs	r2, #28
 8008438:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800843c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800843e:	eb0c 0e02 	add.w	lr, ip, r2
 8008442:	1888      	adds	r0, r1, r2
 8008444:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8008448:	18a4      	adds	r4, r4, r2
 800844a:	900a      	str	r0, [sp, #40]	; 0x28
 800844c:	e738      	b.n	80082c0 <_dtoa_r+0x5a8>
 800844e:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8008452:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8008456:	1b84      	subs	r4, r0, r6
 8008458:	fa0a f004 	lsl.w	r0, sl, r4
 800845c:	e4d6      	b.n	8007e0c <_dtoa_r+0xf4>
 800845e:	9012      	str	r0, [sp, #72]	; 0x48
 8008460:	e51e      	b.n	8007ea0 <_dtoa_r+0x188>
 8008462:	2c00      	cmp	r4, #0
 8008464:	dd05      	ble.n	8008472 <_dtoa_r+0x75a>
 8008466:	4648      	mov	r0, r9
 8008468:	990d      	ldr	r1, [sp, #52]	; 0x34
 800846a:	4622      	mov	r2, r4
 800846c:	f001 fc72 	bl	8009d54 <__lshift>
 8008470:	900d      	str	r0, [sp, #52]	; 0x34
 8008472:	2d00      	cmp	r5, #0
 8008474:	f040 8402 	bne.w	8008c7c <_dtoa_r+0xf64>
 8008478:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800847a:	9d05      	ldr	r5, [sp, #20]
 800847c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800847e:	9a05      	ldr	r2, [sp, #20]
 8008480:	1829      	adds	r1, r5, r0
 8008482:	f00a 0301 	and.w	r3, sl, #1
 8008486:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008488:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800848c:	910a      	str	r1, [sp, #40]	; 0x28
 800848e:	1c54      	adds	r4, r2, #1
 8008490:	930b      	str	r3, [sp, #44]	; 0x2c
 8008492:	4639      	mov	r1, r7
 8008494:	4650      	mov	r0, sl
 8008496:	f7ff fac9 	bl	8007a2c <quorem>
 800849a:	4629      	mov	r1, r5
 800849c:	4680      	mov	r8, r0
 800849e:	4650      	mov	r0, sl
 80084a0:	f001 fd1c 	bl	8009edc <__mcmp>
 80084a4:	4639      	mov	r1, r7
 80084a6:	4632      	mov	r2, r6
 80084a8:	4683      	mov	fp, r0
 80084aa:	4648      	mov	r0, r9
 80084ac:	f001 fd44 	bl	8009f38 <__mdiff>
 80084b0:	4602      	mov	r2, r0
 80084b2:	1e60      	subs	r0, r4, #1
 80084b4:	68d1      	ldr	r1, [r2, #12]
 80084b6:	9008      	str	r0, [sp, #32]
 80084b8:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 80084bc:	2900      	cmp	r1, #0
 80084be:	f000 8288 	beq.w	80089d2 <_dtoa_r+0xcba>
 80084c2:	4648      	mov	r0, r9
 80084c4:	4611      	mov	r1, r2
 80084c6:	f8cd c00c 	str.w	ip, [sp, #12]
 80084ca:	f001 f915 	bl	80096f8 <_Bfree>
 80084ce:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80084d2:	2301      	movs	r3, #1
 80084d4:	f1bb 0f00 	cmp.w	fp, #0
 80084d8:	f2c0 8378 	blt.w	8008bcc <_dtoa_r+0xeb4>
 80084dc:	d105      	bne.n	80084ea <_dtoa_r+0x7d2>
 80084de:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80084e0:	b91a      	cbnz	r2, 80084ea <_dtoa_r+0x7d2>
 80084e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80084e4:	2800      	cmp	r0, #0
 80084e6:	f000 8371 	beq.w	8008bcc <_dtoa_r+0xeb4>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	f300 83de 	bgt.w	8008cac <_dtoa_r+0xf94>
 80084f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084f2:	f804 cc01 	strb.w	ip, [r4, #-1]
 80084f6:	429c      	cmp	r4, r3
 80084f8:	46a0      	mov	r8, r4
 80084fa:	f000 83e6 	beq.w	8008cca <_dtoa_r+0xfb2>
 80084fe:	4651      	mov	r1, sl
 8008500:	220a      	movs	r2, #10
 8008502:	2300      	movs	r3, #0
 8008504:	4648      	mov	r0, r9
 8008506:	f001 f901 	bl	800970c <__multadd>
 800850a:	42b5      	cmp	r5, r6
 800850c:	4682      	mov	sl, r0
 800850e:	f000 828f 	beq.w	8008a30 <_dtoa_r+0xd18>
 8008512:	4629      	mov	r1, r5
 8008514:	220a      	movs	r2, #10
 8008516:	2300      	movs	r3, #0
 8008518:	4648      	mov	r0, r9
 800851a:	f001 f8f7 	bl	800970c <__multadd>
 800851e:	4631      	mov	r1, r6
 8008520:	4605      	mov	r5, r0
 8008522:	220a      	movs	r2, #10
 8008524:	4648      	mov	r0, r9
 8008526:	2300      	movs	r3, #0
 8008528:	f001 f8f0 	bl	800970c <__multadd>
 800852c:	3401      	adds	r4, #1
 800852e:	4606      	mov	r6, r0
 8008530:	e7af      	b.n	8008492 <_dtoa_r+0x77a>
 8008532:	f1ba 0f00 	cmp.w	sl, #0
 8008536:	f47f aeaa 	bne.w	800828e <_dtoa_r+0x576>
 800853a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800853e:	4658      	mov	r0, fp
 8008540:	2a00      	cmp	r2, #0
 8008542:	f040 8494 	bne.w	8008e6e <_dtoa_r+0x1156>
 8008546:	2500      	movs	r5, #0
 8008548:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800854c:	4005      	ands	r5, r0
 800854e:	2d00      	cmp	r5, #0
 8008550:	f43f ae9e 	beq.w	8008290 <_dtoa_r+0x578>
 8008554:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008556:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008558:	1c4b      	adds	r3, r1, #1
 800855a:	1c42      	adds	r2, r0, #1
 800855c:	930e      	str	r3, [sp, #56]	; 0x38
 800855e:	920a      	str	r2, [sp, #40]	; 0x28
 8008560:	2501      	movs	r5, #1
 8008562:	e695      	b.n	8008290 <_dtoa_r+0x578>
 8008564:	2101      	movs	r1, #1
 8008566:	910f      	str	r1, [sp, #60]	; 0x3c
 8008568:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800856a:	2b00      	cmp	r3, #0
 800856c:	f340 8329 	ble.w	8008bc2 <_dtoa_r+0xeaa>
 8008570:	461c      	mov	r4, r3
 8008572:	9313      	str	r3, [sp, #76]	; 0x4c
 8008574:	930b      	str	r3, [sp, #44]	; 0x2c
 8008576:	2100      	movs	r1, #0
 8008578:	2c17      	cmp	r4, #23
 800857a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800857e:	d90a      	bls.n	8008596 <_dtoa_r+0x87e>
 8008580:	2201      	movs	r2, #1
 8008582:	2304      	movs	r3, #4
 8008584:	005b      	lsls	r3, r3, #1
 8008586:	f103 0014 	add.w	r0, r3, #20
 800858a:	4611      	mov	r1, r2
 800858c:	3201      	adds	r2, #1
 800858e:	42a0      	cmp	r0, r4
 8008590:	d9f8      	bls.n	8008584 <_dtoa_r+0x86c>
 8008592:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008596:	4648      	mov	r0, r9
 8008598:	f001 f888 	bl	80096ac <_Balloc>
 800859c:	2c0e      	cmp	r4, #14
 800859e:	9005      	str	r0, [sp, #20]
 80085a0:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80085a4:	f63f accf 	bhi.w	8007f46 <_dtoa_r+0x22e>
 80085a8:	2d00      	cmp	r5, #0
 80085aa:	f43f accc 	beq.w	8007f46 <_dtoa_r+0x22e>
 80085ae:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80085b0:	2f00      	cmp	r7, #0
 80085b2:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 80085b6:	f340 833d 	ble.w	8008c34 <_dtoa_r+0xf1c>
 80085ba:	489a      	ldr	r0, [pc, #616]	; (8008824 <_dtoa_r+0xb0c>)
 80085bc:	f007 060f 	and.w	r6, r7, #15
 80085c0:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 80085c4:	113e      	asrs	r6, r7, #4
 80085c6:	e9d1 4500 	ldrd	r4, r5, [r1]
 80085ca:	06f1      	lsls	r1, r6, #27
 80085cc:	f140 82f5 	bpl.w	8008bba <_dtoa_r+0xea2>
 80085d0:	4f95      	ldr	r7, [pc, #596]	; (8008828 <_dtoa_r+0xb10>)
 80085d2:	4650      	mov	r0, sl
 80085d4:	4659      	mov	r1, fp
 80085d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085da:	f003 fe6f 	bl	800c2bc <__aeabi_ddiv>
 80085de:	f006 060f 	and.w	r6, r6, #15
 80085e2:	4682      	mov	sl, r0
 80085e4:	468b      	mov	fp, r1
 80085e6:	2703      	movs	r7, #3
 80085e8:	b186      	cbz	r6, 800860c <_dtoa_r+0x8f4>
 80085ea:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8008828 <_dtoa_r+0xb10>
 80085ee:	4620      	mov	r0, r4
 80085f0:	4629      	mov	r1, r5
 80085f2:	07f2      	lsls	r2, r6, #31
 80085f4:	d504      	bpl.n	8008600 <_dtoa_r+0x8e8>
 80085f6:	e9d8 2300 	ldrd	r2, r3, [r8]
 80085fa:	f003 fd35 	bl	800c068 <__aeabi_dmul>
 80085fe:	3701      	adds	r7, #1
 8008600:	1076      	asrs	r6, r6, #1
 8008602:	f108 0808 	add.w	r8, r8, #8
 8008606:	d1f4      	bne.n	80085f2 <_dtoa_r+0x8da>
 8008608:	4604      	mov	r4, r0
 800860a:	460d      	mov	r5, r1
 800860c:	4650      	mov	r0, sl
 800860e:	4659      	mov	r1, fp
 8008610:	4622      	mov	r2, r4
 8008612:	462b      	mov	r3, r5
 8008614:	f003 fe52 	bl	800c2bc <__aeabi_ddiv>
 8008618:	4682      	mov	sl, r0
 800861a:	468b      	mov	fp, r1
 800861c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800861e:	b153      	cbz	r3, 8008636 <_dtoa_r+0x91e>
 8008620:	2300      	movs	r3, #0
 8008622:	4650      	mov	r0, sl
 8008624:	4659      	mov	r1, fp
 8008626:	2200      	movs	r2, #0
 8008628:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800862c:	f7fd fb02 	bl	8005c34 <__aeabi_dcmplt>
 8008630:	2800      	cmp	r0, #0
 8008632:	f040 8424 	bne.w	8008e7e <_dtoa_r+0x1166>
 8008636:	4638      	mov	r0, r7
 8008638:	f7fd fa36 	bl	8005aa8 <__aeabi_i2d>
 800863c:	4652      	mov	r2, sl
 800863e:	465b      	mov	r3, fp
 8008640:	f003 fd12 	bl	800c068 <__aeabi_dmul>
 8008644:	2300      	movs	r3, #0
 8008646:	2200      	movs	r2, #0
 8008648:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800864c:	f7fd f8e0 	bl	8005810 <__adddf3>
 8008650:	4604      	mov	r4, r0
 8008652:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008654:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008658:	2800      	cmp	r0, #0
 800865a:	f000 8275 	beq.w	8008b48 <_dtoa_r+0xe30>
 800865e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008660:	961b      	str	r6, [sp, #108]	; 0x6c
 8008662:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008664:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008666:	2900      	cmp	r1, #0
 8008668:	f000 8338 	beq.w	8008cdc <_dtoa_r+0xfc4>
 800866c:	4a6d      	ldr	r2, [pc, #436]	; (8008824 <_dtoa_r+0xb0c>)
 800866e:	2100      	movs	r1, #0
 8008670:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8008674:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008678:	2000      	movs	r0, #0
 800867a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800867e:	f003 fe1d 	bl	800c2bc <__aeabi_ddiv>
 8008682:	462b      	mov	r3, r5
 8008684:	4622      	mov	r2, r4
 8008686:	f7fd f8c1 	bl	800580c <__aeabi_dsub>
 800868a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800868e:	4659      	mov	r1, fp
 8008690:	4650      	mov	r0, sl
 8008692:	f003 fefb 	bl	800c48c <__aeabi_d2iz>
 8008696:	4605      	mov	r5, r0
 8008698:	f7fd fa06 	bl	8005aa8 <__aeabi_i2d>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	4650      	mov	r0, sl
 80086a2:	4659      	mov	r1, fp
 80086a4:	f7fd f8b2 	bl	800580c <__aeabi_dsub>
 80086a8:	3530      	adds	r5, #48	; 0x30
 80086aa:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80086ae:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80086b2:	fa5f fb85 	uxtb.w	fp, r5
 80086b6:	f808 bb01 	strb.w	fp, [r8], #1
 80086ba:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 80086be:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80086c2:	f7fd fad5 	bl	8005c70 <__aeabi_dcmpgt>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	f040 841d 	bne.w	8008f06 <_dtoa_r+0x11ee>
 80086cc:	2100      	movs	r1, #0
 80086ce:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80086d2:	2000      	movs	r0, #0
 80086d4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80086d8:	f7fd f898 	bl	800580c <__aeabi_dsub>
 80086dc:	4602      	mov	r2, r0
 80086de:	460b      	mov	r3, r1
 80086e0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 80086e4:	f7fd fac4 	bl	8005c70 <__aeabi_dcmpgt>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f040 8432 	bne.w	8008f52 <_dtoa_r+0x123a>
 80086ee:	2e01      	cmp	r6, #1
 80086f0:	f340 829c 	ble.w	8008c2c <_dtoa_r+0xf14>
 80086f4:	9905      	ldr	r1, [sp, #20]
 80086f6:	ea6f 0708 	mvn.w	r7, r8
 80086fa:	198e      	adds	r6, r1, r6
 80086fc:	19bc      	adds	r4, r7, r6
 80086fe:	2300      	movs	r3, #0
 8008700:	f004 0501 	and.w	r5, r4, #1
 8008704:	2200      	movs	r2, #0
 8008706:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800870a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800870e:	961a      	str	r6, [sp, #104]	; 0x68
 8008710:	9518      	str	r5, [sp, #96]	; 0x60
 8008712:	f003 fca9 	bl	800c068 <__aeabi_dmul>
 8008716:	2300      	movs	r3, #0
 8008718:	2200      	movs	r2, #0
 800871a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800871e:	4604      	mov	r4, r0
 8008720:	460d      	mov	r5, r1
 8008722:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8008726:	f003 fc9f 	bl	800c068 <__aeabi_dmul>
 800872a:	460f      	mov	r7, r1
 800872c:	4606      	mov	r6, r0
 800872e:	f003 fead 	bl	800c48c <__aeabi_d2iz>
 8008732:	4683      	mov	fp, r0
 8008734:	f7fd f9b8 	bl	8005aa8 <__aeabi_i2d>
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	4630      	mov	r0, r6
 800873e:	4639      	mov	r1, r7
 8008740:	f7fd f864 	bl	800580c <__aeabi_dsub>
 8008744:	46c2      	mov	sl, r8
 8008746:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800874a:	fa5f fb82 	uxtb.w	fp, r2
 800874e:	f80a bb01 	strb.w	fp, [sl], #1
 8008752:	4622      	mov	r2, r4
 8008754:	462b      	mov	r3, r5
 8008756:	4606      	mov	r6, r0
 8008758:	460f      	mov	r7, r1
 800875a:	46d0      	mov	r8, sl
 800875c:	f7fd fa6a 	bl	8005c34 <__aeabi_dcmplt>
 8008760:	2800      	cmp	r0, #0
 8008762:	f040 80e3 	bne.w	800892c <_dtoa_r+0xc14>
 8008766:	2100      	movs	r1, #0
 8008768:	4632      	mov	r2, r6
 800876a:	463b      	mov	r3, r7
 800876c:	2000      	movs	r0, #0
 800876e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008772:	f7fd f84b 	bl	800580c <__aeabi_dsub>
 8008776:	4622      	mov	r2, r4
 8008778:	462b      	mov	r3, r5
 800877a:	f7fd fa5b 	bl	8005c34 <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	f040 83c7 	bne.w	8008f12 <_dtoa_r+0x11fa>
 8008784:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 8008788:	45f2      	cmp	sl, lr
 800878a:	f000 824f 	beq.w	8008c2c <_dtoa_r+0xf14>
 800878e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8008790:	2800      	cmp	r0, #0
 8008792:	d041      	beq.n	8008818 <_dtoa_r+0xb00>
 8008794:	2300      	movs	r3, #0
 8008796:	2200      	movs	r2, #0
 8008798:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800879c:	4620      	mov	r0, r4
 800879e:	4629      	mov	r1, r5
 80087a0:	f003 fc62 	bl	800c068 <__aeabi_dmul>
 80087a4:	2300      	movs	r3, #0
 80087a6:	2200      	movs	r2, #0
 80087a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80087ac:	4604      	mov	r4, r0
 80087ae:	460d      	mov	r5, r1
 80087b0:	4630      	mov	r0, r6
 80087b2:	4639      	mov	r1, r7
 80087b4:	f003 fc58 	bl	800c068 <__aeabi_dmul>
 80087b8:	460f      	mov	r7, r1
 80087ba:	4606      	mov	r6, r0
 80087bc:	f003 fe66 	bl	800c48c <__aeabi_d2iz>
 80087c0:	4680      	mov	r8, r0
 80087c2:	f7fd f971 	bl	8005aa8 <__aeabi_i2d>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4630      	mov	r0, r6
 80087cc:	4639      	mov	r1, r7
 80087ce:	f7fd f81d 	bl	800580c <__aeabi_dsub>
 80087d2:	f108 0330 	add.w	r3, r8, #48	; 0x30
 80087d6:	fa5f fb83 	uxtb.w	fp, r3
 80087da:	f80a bb01 	strb.w	fp, [sl], #1
 80087de:	4622      	mov	r2, r4
 80087e0:	462b      	mov	r3, r5
 80087e2:	4606      	mov	r6, r0
 80087e4:	460f      	mov	r7, r1
 80087e6:	46d0      	mov	r8, sl
 80087e8:	f7fd fa24 	bl	8005c34 <__aeabi_dcmplt>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f040 809d 	bne.w	800892c <_dtoa_r+0xc14>
 80087f2:	2100      	movs	r1, #0
 80087f4:	4632      	mov	r2, r6
 80087f6:	463b      	mov	r3, r7
 80087f8:	2000      	movs	r0, #0
 80087fa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80087fe:	f7fd f805 	bl	800580c <__aeabi_dsub>
 8008802:	4622      	mov	r2, r4
 8008804:	462b      	mov	r3, r5
 8008806:	f7fd fa15 	bl	8005c34 <__aeabi_dcmplt>
 800880a:	2800      	cmp	r0, #0
 800880c:	f040 8381 	bne.w	8008f12 <_dtoa_r+0x11fa>
 8008810:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008812:	458a      	cmp	sl, r1
 8008814:	f000 820a 	beq.w	8008c2c <_dtoa_r+0xf14>
 8008818:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 800881c:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8008820:	e051      	b.n	80088c6 <_dtoa_r+0xbae>
 8008822:	bf00      	nop
 8008824:	0800cc90 	.word	0x0800cc90
 8008828:	0800cd58 	.word	0x0800cd58
 800882c:	2100      	movs	r1, #0
 800882e:	2000      	movs	r0, #0
 8008830:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008834:	f7fc ffea 	bl	800580c <__aeabi_dsub>
 8008838:	4622      	mov	r2, r4
 800883a:	462b      	mov	r3, r5
 800883c:	f7fd f9fa 	bl	8005c34 <__aeabi_dcmplt>
 8008840:	2300      	movs	r3, #0
 8008842:	2200      	movs	r2, #0
 8008844:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008848:	2800      	cmp	r0, #0
 800884a:	f040 8360 	bne.w	8008f0e <_dtoa_r+0x11f6>
 800884e:	4620      	mov	r0, r4
 8008850:	4629      	mov	r1, r5
 8008852:	f003 fc09 	bl	800c068 <__aeabi_dmul>
 8008856:	2300      	movs	r3, #0
 8008858:	2200      	movs	r2, #0
 800885a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800885e:	4604      	mov	r4, r0
 8008860:	460d      	mov	r5, r1
 8008862:	4630      	mov	r0, r6
 8008864:	4639      	mov	r1, r7
 8008866:	f003 fbff 	bl	800c068 <__aeabi_dmul>
 800886a:	460f      	mov	r7, r1
 800886c:	4606      	mov	r6, r0
 800886e:	f003 fe0d 	bl	800c48c <__aeabi_d2iz>
 8008872:	4680      	mov	r8, r0
 8008874:	f7fd f918 	bl	8005aa8 <__aeabi_i2d>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	4630      	mov	r0, r6
 800887e:	4639      	mov	r1, r7
 8008880:	f7fc ffc4 	bl	800580c <__aeabi_dsub>
 8008884:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8008888:	fa5f fb83 	uxtb.w	fp, r3
 800888c:	f80a bb01 	strb.w	fp, [sl], #1
 8008890:	4622      	mov	r2, r4
 8008892:	462b      	mov	r3, r5
 8008894:	4606      	mov	r6, r0
 8008896:	460f      	mov	r7, r1
 8008898:	f7fd f9cc 	bl	8005c34 <__aeabi_dcmplt>
 800889c:	46d0      	mov	r8, sl
 800889e:	4632      	mov	r2, r6
 80088a0:	463b      	mov	r3, r7
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d140      	bne.n	8008928 <_dtoa_r+0xc10>
 80088a6:	2100      	movs	r1, #0
 80088a8:	2000      	movs	r0, #0
 80088aa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80088ae:	f7fc ffad 	bl	800580c <__aeabi_dsub>
 80088b2:	4622      	mov	r2, r4
 80088b4:	462b      	mov	r3, r5
 80088b6:	f7fd f9bd 	bl	8005c34 <__aeabi_dcmplt>
 80088ba:	2800      	cmp	r0, #0
 80088bc:	f040 8327 	bne.w	8008f0e <_dtoa_r+0x11f6>
 80088c0:	45ca      	cmp	sl, r9
 80088c2:	f000 81b1 	beq.w	8008c28 <_dtoa_r+0xf10>
 80088c6:	2300      	movs	r3, #0
 80088c8:	4620      	mov	r0, r4
 80088ca:	4629      	mov	r1, r5
 80088cc:	2200      	movs	r2, #0
 80088ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80088d2:	f003 fbc9 	bl	800c068 <__aeabi_dmul>
 80088d6:	2300      	movs	r3, #0
 80088d8:	2200      	movs	r2, #0
 80088da:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80088de:	4604      	mov	r4, r0
 80088e0:	460d      	mov	r5, r1
 80088e2:	4630      	mov	r0, r6
 80088e4:	4639      	mov	r1, r7
 80088e6:	f003 fbbf 	bl	800c068 <__aeabi_dmul>
 80088ea:	460f      	mov	r7, r1
 80088ec:	4606      	mov	r6, r0
 80088ee:	f003 fdcd 	bl	800c48c <__aeabi_d2iz>
 80088f2:	4683      	mov	fp, r0
 80088f4:	f7fd f8d8 	bl	8005aa8 <__aeabi_i2d>
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	4630      	mov	r0, r6
 80088fe:	4639      	mov	r1, r7
 8008900:	f7fc ff84 	bl	800580c <__aeabi_dsub>
 8008904:	46d0      	mov	r8, sl
 8008906:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800890a:	fa5f fb82 	uxtb.w	fp, r2
 800890e:	f808 bb01 	strb.w	fp, [r8], #1
 8008912:	4622      	mov	r2, r4
 8008914:	462b      	mov	r3, r5
 8008916:	4606      	mov	r6, r0
 8008918:	460f      	mov	r7, r1
 800891a:	f7fd f98b 	bl	8005c34 <__aeabi_dcmplt>
 800891e:	46c2      	mov	sl, r8
 8008920:	4632      	mov	r2, r6
 8008922:	463b      	mov	r3, r7
 8008924:	2800      	cmp	r0, #0
 8008926:	d081      	beq.n	800882c <_dtoa_r+0xb14>
 8008928:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800892c:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800892e:	9109      	str	r1, [sp, #36]	; 0x24
 8008930:	e40c      	b.n	800814c <_dtoa_r+0x434>
 8008932:	2000      	movs	r0, #0
 8008934:	900f      	str	r0, [sp, #60]	; 0x3c
 8008936:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 800893a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800893c:	eb0e 0200 	add.w	r2, lr, r0
 8008940:	1c54      	adds	r4, r2, #1
 8008942:	2c00      	cmp	r4, #0
 8008944:	9213      	str	r2, [sp, #76]	; 0x4c
 8008946:	940b      	str	r4, [sp, #44]	; 0x2c
 8008948:	f73f ae15 	bgt.w	8008576 <_dtoa_r+0x85e>
 800894c:	2100      	movs	r1, #0
 800894e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008952:	e620      	b.n	8008596 <_dtoa_r+0x87e>
 8008954:	2101      	movs	r1, #1
 8008956:	910f      	str	r1, [sp, #60]	; 0x3c
 8008958:	e7ed      	b.n	8008936 <_dtoa_r+0xc1e>
 800895a:	2200      	movs	r2, #0
 800895c:	920f      	str	r2, [sp, #60]	; 0x3c
 800895e:	e603      	b.n	8008568 <_dtoa_r+0x850>
 8008960:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008962:	2c00      	cmp	r4, #0
 8008964:	f73f ab02 	bgt.w	8007f6c <_dtoa_r+0x254>
 8008968:	f040 82ee 	bne.w	8008f48 <_dtoa_r+0x1230>
 800896c:	2300      	movs	r3, #0
 800896e:	2200      	movs	r2, #0
 8008970:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8008974:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008978:	f003 fb76 	bl	800c068 <__aeabi_dmul>
 800897c:	4652      	mov	r2, sl
 800897e:	465b      	mov	r3, fp
 8008980:	f7fd f96c 	bl	8005c5c <__aeabi_dcmpge>
 8008984:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8008986:	970d      	str	r7, [sp, #52]	; 0x34
 8008988:	2800      	cmp	r0, #0
 800898a:	f000 80b6 	beq.w	8008afa <_dtoa_r+0xde2>
 800898e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8008990:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008994:	43c1      	mvns	r1, r0
 8008996:	9109      	str	r1, [sp, #36]	; 0x24
 8008998:	4648      	mov	r0, r9
 800899a:	4639      	mov	r1, r7
 800899c:	f000 feac 	bl	80096f8 <_Bfree>
 80089a0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80089a2:	2c00      	cmp	r4, #0
 80089a4:	f43f abd2 	beq.w	800814c <_dtoa_r+0x434>
 80089a8:	4648      	mov	r0, r9
 80089aa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80089ac:	f000 fea4 	bl	80096f8 <_Bfree>
 80089b0:	f7ff bbcc 	b.w	800814c <_dtoa_r+0x434>
 80089b4:	4648      	mov	r0, r9
 80089b6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80089b8:	f001 f982 	bl	8009cc0 <__pow5mult>
 80089bc:	900c      	str	r0, [sp, #48]	; 0x30
 80089be:	e454      	b.n	800826a <_dtoa_r+0x552>
 80089c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089c2:	2a00      	cmp	r2, #0
 80089c4:	f000 824c 	beq.w	8008e60 <_dtoa_r+0x1148>
 80089c8:	f201 4733 	addw	r7, r1, #1075	; 0x433
 80089cc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80089ce:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80089d0:	e411      	b.n	80081f6 <_dtoa_r+0x4de>
 80089d2:	4611      	mov	r1, r2
 80089d4:	4650      	mov	r0, sl
 80089d6:	f8cd c00c 	str.w	ip, [sp, #12]
 80089da:	9204      	str	r2, [sp, #16]
 80089dc:	f001 fa7e 	bl	8009edc <__mcmp>
 80089e0:	9a04      	ldr	r2, [sp, #16]
 80089e2:	4603      	mov	r3, r0
 80089e4:	4611      	mov	r1, r2
 80089e6:	4648      	mov	r0, r9
 80089e8:	9304      	str	r3, [sp, #16]
 80089ea:	f000 fe85 	bl	80096f8 <_Bfree>
 80089ee:	9b04      	ldr	r3, [sp, #16]
 80089f0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f47f ad6d 	bne.w	80084d4 <_dtoa_r+0x7bc>
 80089fa:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80089fc:	2800      	cmp	r0, #0
 80089fe:	f47f ad69 	bne.w	80084d4 <_dtoa_r+0x7bc>
 8008a02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a04:	2900      	cmp	r1, #0
 8008a06:	f47f ad65 	bne.w	80084d4 <_dtoa_r+0x7bc>
 8008a0a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8008a0e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008a12:	46da      	mov	sl, fp
 8008a14:	46e3      	mov	fp, ip
 8008a16:	f000 80f1 	beq.w	8008bfc <_dtoa_r+0xee4>
 8008a1a:	f1ba 0f00 	cmp.w	sl, #0
 8008a1e:	dd01      	ble.n	8008a24 <_dtoa_r+0xd0c>
 8008a20:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8008a24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a28:	960d      	str	r6, [sp, #52]	; 0x34
 8008a2a:	f808 bb01 	strb.w	fp, [r8], #1
 8008a2e:	e4cb      	b.n	80083c8 <_dtoa_r+0x6b0>
 8008a30:	4629      	mov	r1, r5
 8008a32:	4648      	mov	r0, r9
 8008a34:	220a      	movs	r2, #10
 8008a36:	2300      	movs	r3, #0
 8008a38:	f000 fe68 	bl	800970c <__multadd>
 8008a3c:	3401      	adds	r4, #1
 8008a3e:	4605      	mov	r5, r0
 8008a40:	4606      	mov	r6, r0
 8008a42:	e526      	b.n	8008492 <_dtoa_r+0x77a>
 8008a44:	4639      	mov	r1, r7
 8008a46:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008a48:	f7fe fff0 	bl	8007a2c <quorem>
 8008a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a4e:	9905      	ldr	r1, [sp, #20]
 8008a50:	2501      	movs	r5, #1
 8008a52:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8008a56:	42ab      	cmp	r3, r5
 8008a58:	f881 b000 	strb.w	fp, [r1]
 8008a5c:	f77f ac78 	ble.w	8008350 <_dtoa_r+0x638>
 8008a60:	4648      	mov	r0, r9
 8008a62:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a66:	220a      	movs	r2, #10
 8008a68:	f000 fe50 	bl	800970c <__multadd>
 8008a6c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8008a70:	900c      	str	r0, [sp, #48]	; 0x30
 8008a72:	4606      	mov	r6, r0
 8008a74:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008a78:	e45a      	b.n	8008330 <_dtoa_r+0x618>
 8008a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a7c:	9c05      	ldr	r4, [sp, #20]
 8008a7e:	1c59      	adds	r1, r3, #1
 8008a80:	2031      	movs	r0, #49	; 0x31
 8008a82:	9109      	str	r1, [sp, #36]	; 0x24
 8008a84:	7020      	strb	r0, [r4, #0]
 8008a86:	e49f      	b.n	80083c8 <_dtoa_r+0x6b0>
 8008a88:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008a8a:	4639      	mov	r1, r7
 8008a8c:	f001 fa26 	bl	8009edc <__mcmp>
 8008a90:	2800      	cmp	r0, #0
 8008a92:	f6bf ac2a 	bge.w	80082ea <_dtoa_r+0x5d2>
 8008a96:	4648      	mov	r0, r9
 8008a98:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a9a:	220a      	movs	r2, #10
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f000 fe35 	bl	800970c <__multadd>
 8008aa2:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8008aa6:	900c      	str	r0, [sp, #48]	; 0x30
 8008aa8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008aaa:	f108 3cff 	add.w	ip, r8, #4294967295
 8008aae:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	f040 823d 	bne.w	8008f32 <_dtoa_r+0x121a>
 8008ab8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008aba:	910b      	str	r1, [sp, #44]	; 0x2c
 8008abc:	e415      	b.n	80082ea <_dtoa_r+0x5d2>
 8008abe:	6938      	ldr	r0, [r7, #16]
 8008ac0:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 8008ac4:	6910      	ldr	r0, [r2, #16]
 8008ac6:	f000 ff3d 	bl	8009944 <__hi0bits>
 8008aca:	f1c0 0320 	rsb	r3, r0, #32
 8008ace:	f7ff bbe4 	b.w	800829a <_dtoa_r+0x582>
 8008ad2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8008ad4:	2a02      	cmp	r2, #2
 8008ad6:	f77f ac0c 	ble.w	80082f2 <_dtoa_r+0x5da>
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f47f af57 	bne.w	800898e <_dtoa_r+0xc76>
 8008ae0:	4639      	mov	r1, r7
 8008ae2:	2205      	movs	r2, #5
 8008ae4:	4648      	mov	r0, r9
 8008ae6:	f000 fe11 	bl	800970c <__multadd>
 8008aea:	4607      	mov	r7, r0
 8008aec:	4639      	mov	r1, r7
 8008aee:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008af0:	f001 f9f4 	bl	8009edc <__mcmp>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	f77f af4a 	ble.w	800898e <_dtoa_r+0xc76>
 8008afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008afc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008b00:	2531      	movs	r5, #49	; 0x31
 8008b02:	1c53      	adds	r3, r2, #1
 8008b04:	f808 5b01 	strb.w	r5, [r8], #1
 8008b08:	9309      	str	r3, [sp, #36]	; 0x24
 8008b0a:	e745      	b.n	8008998 <_dtoa_r+0xc80>
 8008b0c:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8008b10:	f108 31ff 	add.w	r1, r8, #4294967295
 8008b14:	f47f ab16 	bne.w	8008144 <_dtoa_r+0x42c>
 8008b18:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008b1c:	9c05      	ldr	r4, [sp, #20]
 8008b1e:	4688      	mov	r8, r1
 8008b20:	f7ff baf8 	b.w	8008114 <_dtoa_r+0x3fc>
 8008b24:	4638      	mov	r0, r7
 8008b26:	f7fc ffbf 	bl	8005aa8 <__aeabi_i2d>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	4650      	mov	r0, sl
 8008b30:	4659      	mov	r1, fp
 8008b32:	f003 fa99 	bl	800c068 <__aeabi_dmul>
 8008b36:	2300      	movs	r3, #0
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8008b3e:	f7fc fe67 	bl	8005810 <__adddf3>
 8008b42:	4604      	mov	r4, r0
 8008b44:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008b48:	2300      	movs	r3, #0
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8008b50:	4650      	mov	r0, sl
 8008b52:	4659      	mov	r1, fp
 8008b54:	f7fc fe5a 	bl	800580c <__aeabi_dsub>
 8008b58:	4622      	mov	r2, r4
 8008b5a:	462b      	mov	r3, r5
 8008b5c:	4682      	mov	sl, r0
 8008b5e:	468b      	mov	fp, r1
 8008b60:	f7fd f886 	bl	8005c70 <__aeabi_dcmpgt>
 8008b64:	4607      	mov	r7, r0
 8008b66:	2800      	cmp	r0, #0
 8008b68:	f040 80b5 	bne.w	8008cd6 <_dtoa_r+0xfbe>
 8008b6c:	4622      	mov	r2, r4
 8008b6e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008b72:	4650      	mov	r0, sl
 8008b74:	4659      	mov	r1, fp
 8008b76:	f7fd f85d 	bl	8005c34 <__aeabi_dcmplt>
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	d056      	beq.n	8008c2c <_dtoa_r+0xf14>
 8008b7e:	970d      	str	r7, [sp, #52]	; 0x34
 8008b80:	e705      	b.n	800898e <_dtoa_r+0xc76>
 8008b82:	4648      	mov	r0, r9
 8008b84:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008b86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b88:	f001 f89a 	bl	8009cc0 <__pow5mult>
 8008b8c:	900c      	str	r0, [sp, #48]	; 0x30
 8008b8e:	f7ff bb6c 	b.w	800826a <_dtoa_r+0x552>
 8008b92:	9c05      	ldr	r4, [sp, #20]
 8008b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b96:	2130      	movs	r1, #48	; 0x30
 8008b98:	7021      	strb	r1, [r4, #0]
 8008b9a:	4621      	mov	r1, r4
 8008b9c:	1c58      	adds	r0, r3, #1
 8008b9e:	2231      	movs	r2, #49	; 0x31
 8008ba0:	9009      	str	r0, [sp, #36]	; 0x24
 8008ba2:	700a      	strb	r2, [r1, #0]
 8008ba4:	f7ff bad2 	b.w	800814c <_dtoa_r+0x434>
 8008ba8:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8008baa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008bac:	9110      	str	r1, [sp, #64]	; 0x40
 8008bae:	1bcd      	subs	r5, r1, r7
 8008bb0:	195c      	adds	r4, r3, r5
 8008bb2:	9411      	str	r4, [sp, #68]	; 0x44
 8008bb4:	2500      	movs	r5, #0
 8008bb6:	f7ff bb18 	b.w	80081ea <_dtoa_r+0x4d2>
 8008bba:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8008bbe:	2702      	movs	r7, #2
 8008bc0:	e512      	b.n	80085e8 <_dtoa_r+0x8d0>
 8008bc2:	2401      	movs	r4, #1
 8008bc4:	9413      	str	r4, [sp, #76]	; 0x4c
 8008bc6:	940b      	str	r4, [sp, #44]	; 0x2c
 8008bc8:	9429      	str	r4, [sp, #164]	; 0xa4
 8008bca:	e6bf      	b.n	800894c <_dtoa_r+0xc34>
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	46e3      	mov	fp, ip
 8008bd0:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008bd4:	4664      	mov	r4, ip
 8008bd6:	f77f af25 	ble.w	8008a24 <_dtoa_r+0xd0c>
 8008bda:	2201      	movs	r2, #1
 8008bdc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bde:	4648      	mov	r0, r9
 8008be0:	f001 f8b8 	bl	8009d54 <__lshift>
 8008be4:	4639      	mov	r1, r7
 8008be6:	900c      	str	r0, [sp, #48]	; 0x30
 8008be8:	f001 f978 	bl	8009edc <__mcmp>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	f340 8199 	ble.w	8008f24 <_dtoa_r+0x120c>
 8008bf2:	2c39      	cmp	r4, #57	; 0x39
 8008bf4:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8008bf8:	f47f af14 	bne.w	8008a24 <_dtoa_r+0xd0c>
 8008bfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c00:	960d      	str	r6, [sp, #52]	; 0x34
 8008c02:	2239      	movs	r2, #57	; 0x39
 8008c04:	f808 2b01 	strb.w	r2, [r8], #1
 8008c08:	f7ff bbb9 	b.w	800837e <_dtoa_r+0x666>
 8008c0c:	d103      	bne.n	8008c16 <_dtoa_r+0xefe>
 8008c0e:	f01b 0f01 	tst.w	fp, #1
 8008c12:	f47f abb2 	bne.w	800837a <_dtoa_r+0x662>
 8008c16:	4641      	mov	r1, r8
 8008c18:	4688      	mov	r8, r1
 8008c1a:	3901      	subs	r1, #1
 8008c1c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008c20:	2a30      	cmp	r2, #48	; 0x30
 8008c22:	d0f9      	beq.n	8008c18 <_dtoa_r+0xf00>
 8008c24:	f7ff bbd0 	b.w	80083c8 <_dtoa_r+0x6b0>
 8008c28:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8008c2c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8008c30:	f7ff b989 	b.w	8007f46 <_dtoa_r+0x22e>
 8008c34:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c36:	426c      	negs	r4, r5
 8008c38:	2c00      	cmp	r4, #0
 8008c3a:	f000 811b 	beq.w	8008e74 <_dtoa_r+0x115c>
 8008c3e:	4bb7      	ldr	r3, [pc, #732]	; (8008f1c <_dtoa_r+0x1204>)
 8008c40:	f004 010f 	and.w	r1, r4, #15
 8008c44:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 8008c48:	e9d2 2300 	ldrd	r2, r3, [r2]
 8008c4c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8008c50:	f003 fa0a 	bl	800c068 <__aeabi_dmul>
 8008c54:	1124      	asrs	r4, r4, #4
 8008c56:	4682      	mov	sl, r0
 8008c58:	468b      	mov	fp, r1
 8008c5a:	f000 8177 	beq.w	8008f4c <_dtoa_r+0x1234>
 8008c5e:	4db0      	ldr	r5, [pc, #704]	; (8008f20 <_dtoa_r+0x1208>)
 8008c60:	2702      	movs	r7, #2
 8008c62:	07e3      	lsls	r3, r4, #31
 8008c64:	d504      	bpl.n	8008c70 <_dtoa_r+0xf58>
 8008c66:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c6a:	f003 f9fd 	bl	800c068 <__aeabi_dmul>
 8008c6e:	3701      	adds	r7, #1
 8008c70:	3508      	adds	r5, #8
 8008c72:	1064      	asrs	r4, r4, #1
 8008c74:	d1f5      	bne.n	8008c62 <_dtoa_r+0xf4a>
 8008c76:	4682      	mov	sl, r0
 8008c78:	468b      	mov	fp, r1
 8008c7a:	e4cf      	b.n	800861c <_dtoa_r+0x904>
 8008c7c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008c7e:	6841      	ldr	r1, [r0, #4]
 8008c80:	4648      	mov	r0, r9
 8008c82:	f000 fd13 	bl	80096ac <_Balloc>
 8008c86:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008c88:	6929      	ldr	r1, [r5, #16]
 8008c8a:	1c8b      	adds	r3, r1, #2
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	009a      	lsls	r2, r3, #2
 8008c90:	4604      	mov	r4, r0
 8008c92:	310c      	adds	r1, #12
 8008c94:	f100 000c 	add.w	r0, r0, #12
 8008c98:	f7fd f83e 	bl	8005d18 <memcpy>
 8008c9c:	4648      	mov	r0, r9
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f001 f857 	bl	8009d54 <__lshift>
 8008ca6:	4606      	mov	r6, r0
 8008ca8:	f7ff bbe7 	b.w	800847a <_dtoa_r+0x762>
 8008cac:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8008cb0:	46e3      	mov	fp, ip
 8008cb2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008cb6:	d0a1      	beq.n	8008bfc <_dtoa_r+0xee4>
 8008cb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008cbc:	960d      	str	r6, [sp, #52]	; 0x34
 8008cbe:	f10c 0e01 	add.w	lr, ip, #1
 8008cc2:	f808 eb01 	strb.w	lr, [r8], #1
 8008cc6:	f7ff bb7f 	b.w	80083c8 <_dtoa_r+0x6b0>
 8008cca:	46e3      	mov	fp, ip
 8008ccc:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008cd0:	960d      	str	r6, [sp, #52]	; 0x34
 8008cd2:	f7ff bb46 	b.w	8008362 <_dtoa_r+0x64a>
 8008cd6:	2700      	movs	r7, #0
 8008cd8:	970d      	str	r7, [sp, #52]	; 0x34
 8008cda:	e70e      	b.n	8008afa <_dtoa_r+0xde2>
 8008cdc:	4b8f      	ldr	r3, [pc, #572]	; (8008f1c <_dtoa_r+0x1204>)
 8008cde:	f106 38ff 	add.w	r8, r6, #4294967295
 8008ce2:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	462b      	mov	r3, r5
 8008cea:	e9d0 0100 	ldrd	r0, r1, [r0]
 8008cee:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8008cf2:	f003 f9b9 	bl	800c068 <__aeabi_dmul>
 8008cf6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8008cfa:	4659      	mov	r1, fp
 8008cfc:	4650      	mov	r0, sl
 8008cfe:	f003 fbc5 	bl	800c48c <__aeabi_d2iz>
 8008d02:	4604      	mov	r4, r0
 8008d04:	f7fc fed0 	bl	8005aa8 <__aeabi_i2d>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4650      	mov	r0, sl
 8008d0e:	4659      	mov	r1, fp
 8008d10:	f7fc fd7c 	bl	800580c <__aeabi_dsub>
 8008d14:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008d18:	3430      	adds	r4, #48	; 0x30
 8008d1a:	2e01      	cmp	r6, #1
 8008d1c:	4682      	mov	sl, r0
 8008d1e:	468b      	mov	fp, r1
 8008d20:	f808 4b01 	strb.w	r4, [r8], #1
 8008d24:	f000 8081 	beq.w	8008e2a <_dtoa_r+0x1112>
 8008d28:	9f05      	ldr	r7, [sp, #20]
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	1e7d      	subs	r5, r7, #1
 8008d2e:	eb05 0a06 	add.w	sl, r5, r6
 8008d32:	2200      	movs	r2, #0
 8008d34:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008d38:	f8cd a00c 	str.w	sl, [sp, #12]
 8008d3c:	f003 f994 	bl	800c068 <__aeabi_dmul>
 8008d40:	43fe      	mvns	r6, r7
 8008d42:	eb06 040a 	add.w	r4, r6, sl
 8008d46:	460f      	mov	r7, r1
 8008d48:	4606      	mov	r6, r0
 8008d4a:	f003 fb9f 	bl	800c48c <__aeabi_d2iz>
 8008d4e:	f004 0501 	and.w	r5, r4, #1
 8008d52:	4604      	mov	r4, r0
 8008d54:	f7fc fea8 	bl	8005aa8 <__aeabi_i2d>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	4639      	mov	r1, r7
 8008d60:	f7fc fd54 	bl	800580c <__aeabi_dsub>
 8008d64:	f8dd c014 	ldr.w	ip, [sp, #20]
 8008d68:	3430      	adds	r4, #48	; 0x30
 8008d6a:	f88c 4001 	strb.w	r4, [ip, #1]
 8008d6e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008d72:	45e0      	cmp	r8, ip
 8008d74:	4682      	mov	sl, r0
 8008d76:	468b      	mov	fp, r1
 8008d78:	4647      	mov	r7, r8
 8008d7a:	d054      	beq.n	8008e26 <_dtoa_r+0x110e>
 8008d7c:	b1f5      	cbz	r5, 8008dbc <_dtoa_r+0x10a4>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	2200      	movs	r2, #0
 8008d82:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008d86:	f8cd c00c 	str.w	ip, [sp, #12]
 8008d8a:	f003 f96d 	bl	800c068 <__aeabi_dmul>
 8008d8e:	468b      	mov	fp, r1
 8008d90:	4682      	mov	sl, r0
 8008d92:	f003 fb7b 	bl	800c48c <__aeabi_d2iz>
 8008d96:	4605      	mov	r5, r0
 8008d98:	f7fc fe86 	bl	8005aa8 <__aeabi_i2d>
 8008d9c:	4647      	mov	r7, r8
 8008d9e:	4602      	mov	r2, r0
 8008da0:	460b      	mov	r3, r1
 8008da2:	4650      	mov	r0, sl
 8008da4:	4659      	mov	r1, fp
 8008da6:	3530      	adds	r5, #48	; 0x30
 8008da8:	f7fc fd30 	bl	800580c <__aeabi_dsub>
 8008dac:	f807 5f01 	strb.w	r5, [r7, #1]!
 8008db0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008db4:	4567      	cmp	r7, ip
 8008db6:	4682      	mov	sl, r0
 8008db8:	468b      	mov	fp, r1
 8008dba:	d034      	beq.n	8008e26 <_dtoa_r+0x110e>
 8008dbc:	4650      	mov	r0, sl
 8008dbe:	4659      	mov	r1, fp
 8008dc0:	4666      	mov	r6, ip
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008dca:	f003 f94d 	bl	800c068 <__aeabi_dmul>
 8008dce:	460d      	mov	r5, r1
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	f003 fb5b 	bl	800c48c <__aeabi_d2iz>
 8008dd6:	4682      	mov	sl, r0
 8008dd8:	f7fc fe66 	bl	8005aa8 <__aeabi_i2d>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	4620      	mov	r0, r4
 8008de2:	4629      	mov	r1, r5
 8008de4:	f7fc fd12 	bl	800580c <__aeabi_dsub>
 8008de8:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 8008dec:	2300      	movs	r3, #0
 8008dee:	2200      	movs	r2, #0
 8008df0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008df4:	f807 4f01 	strb.w	r4, [r7, #1]!
 8008df8:	f003 f936 	bl	800c068 <__aeabi_dmul>
 8008dfc:	460d      	mov	r5, r1
 8008dfe:	4604      	mov	r4, r0
 8008e00:	f003 fb44 	bl	800c48c <__aeabi_d2iz>
 8008e04:	4683      	mov	fp, r0
 8008e06:	f7fc fe4f 	bl	8005aa8 <__aeabi_i2d>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	4620      	mov	r0, r4
 8008e10:	4629      	mov	r1, r5
 8008e12:	f7fc fcfb 	bl	800580c <__aeabi_dsub>
 8008e16:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8008e1a:	f807 2f01 	strb.w	r2, [r7, #1]!
 8008e1e:	42b7      	cmp	r7, r6
 8008e20:	d1cf      	bne.n	8008dc2 <_dtoa_r+0x10aa>
 8008e22:	4682      	mov	sl, r0
 8008e24:	468b      	mov	fp, r1
 8008e26:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e28:	4488      	add	r8, r1
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008e32:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8008e36:	f7fc fceb 	bl	8005810 <__adddf3>
 8008e3a:	4652      	mov	r2, sl
 8008e3c:	465b      	mov	r3, fp
 8008e3e:	f7fc fef9 	bl	8005c34 <__aeabi_dcmplt>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d048      	beq.n	8008ed8 <_dtoa_r+0x11c0>
 8008e46:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8008e48:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8008e4c:	9409      	str	r4, [sp, #36]	; 0x24
 8008e4e:	f7ff b959 	b.w	8008104 <_dtoa_r+0x3ec>
 8008e52:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8008e56:	2700      	movs	r7, #0
 8008e58:	ebc0 040c 	rsb	r4, r0, ip
 8008e5c:	f7ff b9cb 	b.w	80081f6 <_dtoa_r+0x4de>
 8008e60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008e62:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008e64:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008e66:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 8008e6a:	f7ff b9c4 	b.w	80081f6 <_dtoa_r+0x4de>
 8008e6e:	4655      	mov	r5, sl
 8008e70:	f7ff ba0e 	b.w	8008290 <_dtoa_r+0x578>
 8008e74:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8008e78:	2702      	movs	r7, #2
 8008e7a:	f7ff bbcf 	b.w	800861c <_dtoa_r+0x904>
 8008e7e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008e80:	2d00      	cmp	r5, #0
 8008e82:	f43f ae4f 	beq.w	8008b24 <_dtoa_r+0xe0c>
 8008e86:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e88:	2a00      	cmp	r2, #0
 8008e8a:	f77f aecf 	ble.w	8008c2c <_dtoa_r+0xf14>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	2200      	movs	r2, #0
 8008e92:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008e96:	4650      	mov	r0, sl
 8008e98:	4659      	mov	r1, fp
 8008e9a:	f003 f8e5 	bl	800c068 <__aeabi_dmul>
 8008e9e:	4682      	mov	sl, r0
 8008ea0:	1c78      	adds	r0, r7, #1
 8008ea2:	468b      	mov	fp, r1
 8008ea4:	f7fc fe00 	bl	8005aa8 <__aeabi_i2d>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4650      	mov	r0, sl
 8008eae:	4659      	mov	r1, fp
 8008eb0:	f003 f8da 	bl	800c068 <__aeabi_dmul>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8008ebc:	f7fc fca8 	bl	8005810 <__adddf3>
 8008ec0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8008ec4:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8008ec6:	f10c 3eff 	add.w	lr, ip, #4294967295
 8008eca:	4604      	mov	r4, r0
 8008ecc:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 8008ed0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008ed4:	f7ff bbc6 	b.w	8008664 <_dtoa_r+0x94c>
 8008ed8:	2100      	movs	r1, #0
 8008eda:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008ede:	2000      	movs	r0, #0
 8008ee0:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8008ee4:	f7fc fc92 	bl	800580c <__aeabi_dsub>
 8008ee8:	4652      	mov	r2, sl
 8008eea:	465b      	mov	r3, fp
 8008eec:	f7fc fec0 	bl	8005c70 <__aeabi_dcmpgt>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	f43f ae9b 	beq.w	8008c2c <_dtoa_r+0xf14>
 8008ef6:	4643      	mov	r3, r8
 8008ef8:	4698      	mov	r8, r3
 8008efa:	f103 33ff 	add.w	r3, r3, #4294967295
 8008efe:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 8008f02:	2830      	cmp	r0, #48	; 0x30
 8008f04:	d0f8      	beq.n	8008ef8 <_dtoa_r+0x11e0>
 8008f06:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8008f08:	9409      	str	r4, [sp, #36]	; 0x24
 8008f0a:	f7ff b91f 	b.w	800814c <_dtoa_r+0x434>
 8008f0e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8008f12:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008f14:	9009      	str	r0, [sp, #36]	; 0x24
 8008f16:	f7ff b8f5 	b.w	8008104 <_dtoa_r+0x3ec>
 8008f1a:	bf00      	nop
 8008f1c:	0800cc90 	.word	0x0800cc90
 8008f20:	0800cd58 	.word	0x0800cd58
 8008f24:	f47f ad7e 	bne.w	8008a24 <_dtoa_r+0xd0c>
 8008f28:	f01b 0f01 	tst.w	fp, #1
 8008f2c:	f43f ad7a 	beq.w	8008a24 <_dtoa_r+0xd0c>
 8008f30:	e65f      	b.n	8008bf2 <_dtoa_r+0xeda>
 8008f32:	2300      	movs	r3, #0
 8008f34:	4648      	mov	r0, r9
 8008f36:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008f38:	220a      	movs	r2, #10
 8008f3a:	f000 fbe7 	bl	800970c <__multadd>
 8008f3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f40:	900d      	str	r0, [sp, #52]	; 0x34
 8008f42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f44:	f7ff b9d1 	b.w	80082ea <_dtoa_r+0x5d2>
 8008f48:	2700      	movs	r7, #0
 8008f4a:	e618      	b.n	8008b7e <_dtoa_r+0xe66>
 8008f4c:	2702      	movs	r7, #2
 8008f4e:	f7ff bb65 	b.w	800861c <_dtoa_r+0x904>
 8008f52:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008f54:	9209      	str	r2, [sp, #36]	; 0x24
 8008f56:	f7ff b8d5 	b.w	8008104 <_dtoa_r+0x3ec>
 8008f5a:	2501      	movs	r5, #1
 8008f5c:	f7fe bfba 	b.w	8007ed4 <_dtoa_r+0x1bc>
 8008f60:	f43f a9ae 	beq.w	80082c0 <_dtoa_r+0x5a8>
 8008f64:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 8008f68:	f7ff ba66 	b.w	8008438 <_dtoa_r+0x720>
 8008f6c:	f3af 8000 	nop.w

08008f70 <_setlocale_r>:
 8008f70:	b510      	push	{r4, lr}
 8008f72:	4614      	mov	r4, r2
 8008f74:	b122      	cbz	r2, 8008f80 <_setlocale_r+0x10>
 8008f76:	4610      	mov	r0, r2
 8008f78:	490a      	ldr	r1, [pc, #40]	; (8008fa4 <_setlocale_r+0x34>)
 8008f7a:	f001 faf3 	bl	800a564 <strcmp>
 8008f7e:	b908      	cbnz	r0, 8008f84 <_setlocale_r+0x14>
 8008f80:	4809      	ldr	r0, [pc, #36]	; (8008fa8 <_setlocale_r+0x38>)
 8008f82:	bd10      	pop	{r4, pc}
 8008f84:	4620      	mov	r0, r4
 8008f86:	4908      	ldr	r1, [pc, #32]	; (8008fa8 <_setlocale_r+0x38>)
 8008f88:	f001 faec 	bl	800a564 <strcmp>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d0f7      	beq.n	8008f80 <_setlocale_r+0x10>
 8008f90:	4620      	mov	r0, r4
 8008f92:	4906      	ldr	r1, [pc, #24]	; (8008fac <_setlocale_r+0x3c>)
 8008f94:	f001 fae6 	bl	800a564 <strcmp>
 8008f98:	4b03      	ldr	r3, [pc, #12]	; (8008fa8 <_setlocale_r+0x38>)
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	bf0c      	ite	eq
 8008f9e:	4618      	moveq	r0, r3
 8008fa0:	2000      	movne	r0, #0
 8008fa2:	bd10      	pop	{r4, pc}
 8008fa4:	0800cc74 	.word	0x0800cc74
 8008fa8:	0800cc6c 	.word	0x0800cc6c
 8008fac:	0800cc18 	.word	0x0800cc18

08008fb0 <__locale_charset>:
 8008fb0:	f641 50ac 	movw	r0, #7596	; 0x1dac
 8008fb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop

08008fbc <__locale_mb_cur_max>:
 8008fbc:	f641 53cc 	movw	r3, #7628	; 0x1dcc
 8008fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	4770      	bx	lr

08008fc8 <__locale_msgcharset>:
 8008fc8:	f641 5054 	movw	r0, #7508	; 0x1d54
 8008fcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop

08008fd4 <__locale_cjk_lang>:
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	4770      	bx	lr

08008fd8 <_localeconv_r>:
 8008fd8:	f641 5074 	movw	r0, #7540	; 0x1d74
 8008fdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop

08008fe4 <setlocale>:
 8008fe4:	b410      	push	{r4}
 8008fe6:	f641 5350 	movw	r3, #7504	; 0x1d50
 8008fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fee:	4604      	mov	r4, r0
 8008ff0:	6818      	ldr	r0, [r3, #0]
 8008ff2:	460a      	mov	r2, r1
 8008ff4:	4621      	mov	r1, r4
 8008ff6:	bc10      	pop	{r4}
 8008ff8:	f7ff bfba 	b.w	8008f70 <_setlocale_r>

08008ffc <localeconv>:
 8008ffc:	f641 5074 	movw	r0, #7540	; 0x1d74
 8009000:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop

08009008 <_malloc_r>:
 8009008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900c:	f101 050b 	add.w	r5, r1, #11
 8009010:	2d16      	cmp	r5, #22
 8009012:	b083      	sub	sp, #12
 8009014:	4606      	mov	r6, r0
 8009016:	d927      	bls.n	8009068 <_malloc_r+0x60>
 8009018:	f035 0507 	bics.w	r5, r5, #7
 800901c:	d427      	bmi.n	800906e <_malloc_r+0x66>
 800901e:	42a9      	cmp	r1, r5
 8009020:	d825      	bhi.n	800906e <_malloc_r+0x66>
 8009022:	4630      	mov	r0, r6
 8009024:	f000 fb3e 	bl	80096a4 <__malloc_lock>
 8009028:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800902c:	d223      	bcs.n	8009076 <_malloc_r+0x6e>
 800902e:	4fba      	ldr	r7, [pc, #744]	; (8009318 <_malloc_r+0x310>)
 8009030:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8009034:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8009038:	68d4      	ldr	r4, [r2, #12]
 800903a:	4294      	cmp	r4, r2
 800903c:	f000 81de 	beq.w	80093fc <_malloc_r+0x3f4>
 8009040:	6863      	ldr	r3, [r4, #4]
 8009042:	68e2      	ldr	r2, [r4, #12]
 8009044:	68a1      	ldr	r1, [r4, #8]
 8009046:	f023 0003 	bic.w	r0, r3, #3
 800904a:	1823      	adds	r3, r4, r0
 800904c:	60ca      	str	r2, [r1, #12]
 800904e:	6858      	ldr	r0, [r3, #4]
 8009050:	6091      	str	r1, [r2, #8]
 8009052:	f040 0201 	orr.w	r2, r0, #1
 8009056:	605a      	str	r2, [r3, #4]
 8009058:	4630      	mov	r0, r6
 800905a:	f000 fb25 	bl	80096a8 <__malloc_unlock>
 800905e:	3408      	adds	r4, #8
 8009060:	4620      	mov	r0, r4
 8009062:	b003      	add	sp, #12
 8009064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009068:	2510      	movs	r5, #16
 800906a:	42a9      	cmp	r1, r5
 800906c:	d9d9      	bls.n	8009022 <_malloc_r+0x1a>
 800906e:	240c      	movs	r4, #12
 8009070:	6034      	str	r4, [r6, #0]
 8009072:	2400      	movs	r4, #0
 8009074:	e7f4      	b.n	8009060 <_malloc_r+0x58>
 8009076:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 800907a:	f000 808b 	beq.w	8009194 <_malloc_r+0x18c>
 800907e:	f1bc 0f04 	cmp.w	ip, #4
 8009082:	f200 8155 	bhi.w	8009330 <_malloc_r+0x328>
 8009086:	ea4f 1795 	mov.w	r7, r5, lsr #6
 800908a:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 800908e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009092:	4fa1      	ldr	r7, [pc, #644]	; (8009318 <_malloc_r+0x310>)
 8009094:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8009098:	68cc      	ldr	r4, [r1, #12]
 800909a:	42a1      	cmp	r1, r4
 800909c:	d105      	bne.n	80090aa <_malloc_r+0xa2>
 800909e:	e00c      	b.n	80090ba <_malloc_r+0xb2>
 80090a0:	2a00      	cmp	r2, #0
 80090a2:	da7c      	bge.n	800919e <_malloc_r+0x196>
 80090a4:	68e4      	ldr	r4, [r4, #12]
 80090a6:	42a1      	cmp	r1, r4
 80090a8:	d007      	beq.n	80090ba <_malloc_r+0xb2>
 80090aa:	6863      	ldr	r3, [r4, #4]
 80090ac:	f023 0003 	bic.w	r0, r3, #3
 80090b0:	1b42      	subs	r2, r0, r5
 80090b2:	2a0f      	cmp	r2, #15
 80090b4:	ddf4      	ble.n	80090a0 <_malloc_r+0x98>
 80090b6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80090ba:	f10e 0c01 	add.w	ip, lr, #1
 80090be:	4b96      	ldr	r3, [pc, #600]	; (8009318 <_malloc_r+0x310>)
 80090c0:	693c      	ldr	r4, [r7, #16]
 80090c2:	f103 0e08 	add.w	lr, r3, #8
 80090c6:	4574      	cmp	r4, lr
 80090c8:	f000 8175 	beq.w	80093b6 <_malloc_r+0x3ae>
 80090cc:	6861      	ldr	r1, [r4, #4]
 80090ce:	f021 0103 	bic.w	r1, r1, #3
 80090d2:	1b4a      	subs	r2, r1, r5
 80090d4:	2a0f      	cmp	r2, #15
 80090d6:	f300 815b 	bgt.w	8009390 <_malloc_r+0x388>
 80090da:	2a00      	cmp	r2, #0
 80090dc:	f8c3 e014 	str.w	lr, [r3, #20]
 80090e0:	f8c3 e010 	str.w	lr, [r3, #16]
 80090e4:	da69      	bge.n	80091ba <_malloc_r+0x1b2>
 80090e6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80090ea:	f080 812f 	bcs.w	800934c <_malloc_r+0x344>
 80090ee:	08ca      	lsrs	r2, r1, #3
 80090f0:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 80090f4:	f04f 0901 	mov.w	r9, #1
 80090f8:	1092      	asrs	r2, r2, #2
 80090fa:	fa09 f902 	lsl.w	r9, r9, r2
 80090fe:	685a      	ldr	r2, [r3, #4]
 8009100:	6888      	ldr	r0, [r1, #8]
 8009102:	60e1      	str	r1, [r4, #12]
 8009104:	ea49 0902 	orr.w	r9, r9, r2
 8009108:	60a0      	str	r0, [r4, #8]
 800910a:	f8c3 9004 	str.w	r9, [r3, #4]
 800910e:	608c      	str	r4, [r1, #8]
 8009110:	60c4      	str	r4, [r0, #12]
 8009112:	2001      	movs	r0, #1
 8009114:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8009118:	fa00 f004 	lsl.w	r0, r0, r4
 800911c:	4548      	cmp	r0, r9
 800911e:	d856      	bhi.n	80091ce <_malloc_r+0x1c6>
 8009120:	ea19 0f00 	tst.w	r9, r0
 8009124:	d107      	bne.n	8009136 <_malloc_r+0x12e>
 8009126:	f02c 0c03 	bic.w	ip, ip, #3
 800912a:	0040      	lsls	r0, r0, #1
 800912c:	ea19 0f00 	tst.w	r9, r0
 8009130:	f10c 0c04 	add.w	ip, ip, #4
 8009134:	d0f9      	beq.n	800912a <_malloc_r+0x122>
 8009136:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 800913a:	464c      	mov	r4, r9
 800913c:	46e0      	mov	r8, ip
 800913e:	68e3      	ldr	r3, [r4, #12]
 8009140:	429c      	cmp	r4, r3
 8009142:	d107      	bne.n	8009154 <_malloc_r+0x14c>
 8009144:	e13a      	b.n	80093bc <_malloc_r+0x3b4>
 8009146:	2a00      	cmp	r2, #0
 8009148:	f280 8162 	bge.w	8009410 <_malloc_r+0x408>
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	429c      	cmp	r4, r3
 8009150:	f000 8134 	beq.w	80093bc <_malloc_r+0x3b4>
 8009154:	6859      	ldr	r1, [r3, #4]
 8009156:	f021 0103 	bic.w	r1, r1, #3
 800915a:	1b4a      	subs	r2, r1, r5
 800915c:	2a0f      	cmp	r2, #15
 800915e:	ddf2      	ble.n	8009146 <_malloc_r+0x13e>
 8009160:	461c      	mov	r4, r3
 8009162:	1959      	adds	r1, r3, r5
 8009164:	68d8      	ldr	r0, [r3, #12]
 8009166:	f854 cf08 	ldr.w	ip, [r4, #8]!
 800916a:	508a      	str	r2, [r1, r2]
 800916c:	f045 0501 	orr.w	r5, r5, #1
 8009170:	f042 0201 	orr.w	r2, r2, #1
 8009174:	f8cc 000c 	str.w	r0, [ip, #12]
 8009178:	f8c0 c008 	str.w	ip, [r0, #8]
 800917c:	605d      	str	r5, [r3, #4]
 800917e:	6179      	str	r1, [r7, #20]
 8009180:	6139      	str	r1, [r7, #16]
 8009182:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009186:	f8c1 e008 	str.w	lr, [r1, #8]
 800918a:	604a      	str	r2, [r1, #4]
 800918c:	4630      	mov	r0, r6
 800918e:	f000 fa8b 	bl	80096a8 <__malloc_unlock>
 8009192:	e765      	b.n	8009060 <_malloc_r+0x58>
 8009194:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8009198:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800919c:	e779      	b.n	8009092 <_malloc_r+0x8a>
 800919e:	1822      	adds	r2, r4, r0
 80091a0:	68e3      	ldr	r3, [r4, #12]
 80091a2:	6850      	ldr	r0, [r2, #4]
 80091a4:	68a1      	ldr	r1, [r4, #8]
 80091a6:	f040 0001 	orr.w	r0, r0, #1
 80091aa:	6050      	str	r0, [r2, #4]
 80091ac:	60cb      	str	r3, [r1, #12]
 80091ae:	6099      	str	r1, [r3, #8]
 80091b0:	4630      	mov	r0, r6
 80091b2:	f000 fa79 	bl	80096a8 <__malloc_unlock>
 80091b6:	3408      	adds	r4, #8
 80091b8:	e752      	b.n	8009060 <_malloc_r+0x58>
 80091ba:	1861      	adds	r1, r4, r1
 80091bc:	4630      	mov	r0, r6
 80091be:	684b      	ldr	r3, [r1, #4]
 80091c0:	f043 0201 	orr.w	r2, r3, #1
 80091c4:	604a      	str	r2, [r1, #4]
 80091c6:	f000 fa6f 	bl	80096a8 <__malloc_unlock>
 80091ca:	3408      	adds	r4, #8
 80091cc:	e748      	b.n	8009060 <_malloc_r+0x58>
 80091ce:	68bc      	ldr	r4, [r7, #8]
 80091d0:	6860      	ldr	r0, [r4, #4]
 80091d2:	f020 0903 	bic.w	r9, r0, #3
 80091d6:	45a9      	cmp	r9, r5
 80091d8:	d304      	bcc.n	80091e4 <_malloc_r+0x1dc>
 80091da:	ebc5 0309 	rsb	r3, r5, r9
 80091de:	2b0f      	cmp	r3, #15
 80091e0:	f300 808d 	bgt.w	80092fe <_malloc_r+0x2f6>
 80091e4:	4a4d      	ldr	r2, [pc, #308]	; (800931c <_malloc_r+0x314>)
 80091e6:	4b4e      	ldr	r3, [pc, #312]	; (8009320 <_malloc_r+0x318>)
 80091e8:	6811      	ldr	r1, [r2, #0]
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	3101      	adds	r1, #1
 80091ee:	eb04 0b09 	add.w	fp, r4, r9
 80091f2:	eb05 0300 	add.w	r3, r5, r0
 80091f6:	f000 815a 	beq.w	80094ae <_malloc_r+0x4a6>
 80091fa:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80091fe:	300f      	adds	r0, #15
 8009200:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8009204:	f021 0c0f 	bic.w	ip, r1, #15
 8009208:	4661      	mov	r1, ip
 800920a:	4630      	mov	r0, r6
 800920c:	e88d 1004 	stmia.w	sp, {r2, ip}
 8009210:	f001 f996 	bl	800a540 <_sbrk_r>
 8009214:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009218:	4680      	mov	r8, r0
 800921a:	e89d 1004 	ldmia.w	sp, {r2, ip}
 800921e:	f000 8152 	beq.w	80094c6 <_malloc_r+0x4be>
 8009222:	4583      	cmp	fp, r0
 8009224:	f200 810f 	bhi.w	8009446 <_malloc_r+0x43e>
 8009228:	f8df a100 	ldr.w	sl, [pc, #256]	; 800932c <_malloc_r+0x324>
 800922c:	f8da 3000 	ldr.w	r3, [sl]
 8009230:	45c3      	cmp	fp, r8
 8009232:	4463      	add	r3, ip
 8009234:	f8ca 3000 	str.w	r3, [sl]
 8009238:	f000 814a 	beq.w	80094d0 <_malloc_r+0x4c8>
 800923c:	6812      	ldr	r2, [r2, #0]
 800923e:	3201      	adds	r2, #1
 8009240:	f000 8157 	beq.w	80094f2 <_malloc_r+0x4ea>
 8009244:	ebcb 0b08 	rsb	fp, fp, r8
 8009248:	445b      	add	r3, fp
 800924a:	f8ca 3000 	str.w	r3, [sl]
 800924e:	f018 0107 	ands.w	r1, r8, #7
 8009252:	f000 810b 	beq.w	800946c <_malloc_r+0x464>
 8009256:	f1c1 0008 	rsb	r0, r1, #8
 800925a:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 800925e:	4480      	add	r8, r0
 8009260:	f103 0208 	add.w	r2, r3, #8
 8009264:	eb08 010c 	add.w	r1, r8, ip
 8009268:	0508      	lsls	r0, r1, #20
 800926a:	0d03      	lsrs	r3, r0, #20
 800926c:	ebc3 0b02 	rsb	fp, r3, r2
 8009270:	4630      	mov	r0, r6
 8009272:	4659      	mov	r1, fp
 8009274:	f001 f964 	bl	800a540 <_sbrk_r>
 8009278:	1c43      	adds	r3, r0, #1
 800927a:	f000 8146 	beq.w	800950a <_malloc_r+0x502>
 800927e:	ebc8 0200 	rsb	r2, r8, r0
 8009282:	eb0b 0102 	add.w	r1, fp, r2
 8009286:	f041 0001 	orr.w	r0, r1, #1
 800928a:	f8da 3000 	ldr.w	r3, [sl]
 800928e:	f8c7 8008 	str.w	r8, [r7, #8]
 8009292:	445b      	add	r3, fp
 8009294:	42bc      	cmp	r4, r7
 8009296:	f8ca 3000 	str.w	r3, [sl]
 800929a:	f8c8 0004 	str.w	r0, [r8, #4]
 800929e:	d015      	beq.n	80092cc <_malloc_r+0x2c4>
 80092a0:	f1b9 0f0f 	cmp.w	r9, #15
 80092a4:	f240 80f2 	bls.w	800948c <_malloc_r+0x484>
 80092a8:	6861      	ldr	r1, [r4, #4]
 80092aa:	f1a9 020c 	sub.w	r2, r9, #12
 80092ae:	f022 0207 	bic.w	r2, r2, #7
 80092b2:	18a0      	adds	r0, r4, r2
 80092b4:	f001 0c01 	and.w	ip, r1, #1
 80092b8:	ea42 0e0c 	orr.w	lr, r2, ip
 80092bc:	2105      	movs	r1, #5
 80092be:	2a0f      	cmp	r2, #15
 80092c0:	f8c4 e004 	str.w	lr, [r4, #4]
 80092c4:	6041      	str	r1, [r0, #4]
 80092c6:	6081      	str	r1, [r0, #8]
 80092c8:	f200 8117 	bhi.w	80094fa <_malloc_r+0x4f2>
 80092cc:	4a15      	ldr	r2, [pc, #84]	; (8009324 <_malloc_r+0x31c>)
 80092ce:	68bc      	ldr	r4, [r7, #8]
 80092d0:	6810      	ldr	r0, [r2, #0]
 80092d2:	4283      	cmp	r3, r0
 80092d4:	bf88      	it	hi
 80092d6:	6013      	strhi	r3, [r2, #0]
 80092d8:	4a13      	ldr	r2, [pc, #76]	; (8009328 <_malloc_r+0x320>)
 80092da:	6811      	ldr	r1, [r2, #0]
 80092dc:	428b      	cmp	r3, r1
 80092de:	bf88      	it	hi
 80092e0:	6013      	strhi	r3, [r2, #0]
 80092e2:	6863      	ldr	r3, [r4, #4]
 80092e4:	f023 0003 	bic.w	r0, r3, #3
 80092e8:	42a8      	cmp	r0, r5
 80092ea:	ebc5 0300 	rsb	r3, r5, r0
 80092ee:	d301      	bcc.n	80092f4 <_malloc_r+0x2ec>
 80092f0:	2b0f      	cmp	r3, #15
 80092f2:	dc04      	bgt.n	80092fe <_malloc_r+0x2f6>
 80092f4:	4630      	mov	r0, r6
 80092f6:	f000 f9d7 	bl	80096a8 <__malloc_unlock>
 80092fa:	2400      	movs	r4, #0
 80092fc:	e6b0      	b.n	8009060 <_malloc_r+0x58>
 80092fe:	1962      	adds	r2, r4, r5
 8009300:	f043 0101 	orr.w	r1, r3, #1
 8009304:	f045 0501 	orr.w	r5, r5, #1
 8009308:	6065      	str	r5, [r4, #4]
 800930a:	4630      	mov	r0, r6
 800930c:	6051      	str	r1, [r2, #4]
 800930e:	60ba      	str	r2, [r7, #8]
 8009310:	f000 f9ca 	bl	80096a8 <__malloc_unlock>
 8009314:	3408      	adds	r4, #8
 8009316:	e6a3      	b.n	8009060 <_malloc_r+0x58>
 8009318:	20001dd0 	.word	0x20001dd0
 800931c:	200021dc 	.word	0x200021dc
 8009320:	20000850 	.word	0x20000850
 8009324:	2000084c 	.word	0x2000084c
 8009328:	20000848 	.word	0x20000848
 800932c:	20000854 	.word	0x20000854
 8009330:	f1bc 0f14 	cmp.w	ip, #20
 8009334:	d97b      	bls.n	800942e <_malloc_r+0x426>
 8009336:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800933a:	f200 808d 	bhi.w	8009458 <_malloc_r+0x450>
 800933e:	ea4f 3415 	mov.w	r4, r5, lsr #12
 8009342:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 8009346:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800934a:	e6a2      	b.n	8009092 <_malloc_r+0x8a>
 800934c:	0a48      	lsrs	r0, r1, #9
 800934e:	2804      	cmp	r0, #4
 8009350:	d972      	bls.n	8009438 <_malloc_r+0x430>
 8009352:	2814      	cmp	r0, #20
 8009354:	f200 80ae 	bhi.w	80094b4 <_malloc_r+0x4ac>
 8009358:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 800935c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009360:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8009364:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8009558 <_malloc_r+0x550>
 8009368:	6883      	ldr	r3, [r0, #8]
 800936a:	4283      	cmp	r3, r0
 800936c:	f000 8081 	beq.w	8009472 <_malloc_r+0x46a>
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	f022 0203 	bic.w	r2, r2, #3
 8009376:	4291      	cmp	r1, r2
 8009378:	d202      	bcs.n	8009380 <_malloc_r+0x378>
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	4298      	cmp	r0, r3
 800937e:	d1f7      	bne.n	8009370 <_malloc_r+0x368>
 8009380:	68da      	ldr	r2, [r3, #12]
 8009382:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8009386:	60e2      	str	r2, [r4, #12]
 8009388:	60a3      	str	r3, [r4, #8]
 800938a:	60dc      	str	r4, [r3, #12]
 800938c:	6094      	str	r4, [r2, #8]
 800938e:	e6c0      	b.n	8009112 <_malloc_r+0x10a>
 8009390:	1961      	adds	r1, r4, r5
 8009392:	f042 0001 	orr.w	r0, r2, #1
 8009396:	f045 0501 	orr.w	r5, r5, #1
 800939a:	6065      	str	r5, [r4, #4]
 800939c:	6159      	str	r1, [r3, #20]
 800939e:	6119      	str	r1, [r3, #16]
 80093a0:	6048      	str	r0, [r1, #4]
 80093a2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80093a6:	f8c1 e008 	str.w	lr, [r1, #8]
 80093aa:	508a      	str	r2, [r1, r2]
 80093ac:	4630      	mov	r0, r6
 80093ae:	f000 f97b 	bl	80096a8 <__malloc_unlock>
 80093b2:	3408      	adds	r4, #8
 80093b4:	e654      	b.n	8009060 <_malloc_r+0x58>
 80093b6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80093ba:	e6aa      	b.n	8009112 <_malloc_r+0x10a>
 80093bc:	f108 0801 	add.w	r8, r8, #1
 80093c0:	3408      	adds	r4, #8
 80093c2:	f018 0f03 	tst.w	r8, #3
 80093c6:	f47f aeba 	bne.w	800913e <_malloc_r+0x136>
 80093ca:	4649      	mov	r1, r9
 80093cc:	f01c 0f03 	tst.w	ip, #3
 80093d0:	f1a1 0408 	sub.w	r4, r1, #8
 80093d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80093d8:	f000 80b0 	beq.w	800953c <_malloc_r+0x534>
 80093dc:	6809      	ldr	r1, [r1, #0]
 80093de:	42a1      	cmp	r1, r4
 80093e0:	d0f4      	beq.n	80093cc <_malloc_r+0x3c4>
 80093e2:	687c      	ldr	r4, [r7, #4]
 80093e4:	0040      	lsls	r0, r0, #1
 80093e6:	42a0      	cmp	r0, r4
 80093e8:	f63f aef1 	bhi.w	80091ce <_malloc_r+0x1c6>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	f43f aeee 	beq.w	80091ce <_malloc_r+0x1c6>
 80093f2:	4204      	tst	r4, r0
 80093f4:	f000 80a7 	beq.w	8009546 <_malloc_r+0x53e>
 80093f8:	46c4      	mov	ip, r8
 80093fa:	e69c      	b.n	8009136 <_malloc_r+0x12e>
 80093fc:	f104 0308 	add.w	r3, r4, #8
 8009400:	6964      	ldr	r4, [r4, #20]
 8009402:	42a3      	cmp	r3, r4
 8009404:	bf08      	it	eq
 8009406:	f10c 0c02 	addeq.w	ip, ip, #2
 800940a:	f43f ae58 	beq.w	80090be <_malloc_r+0xb6>
 800940e:	e617      	b.n	8009040 <_malloc_r+0x38>
 8009410:	1859      	adds	r1, r3, r1
 8009412:	461c      	mov	r4, r3
 8009414:	6848      	ldr	r0, [r1, #4]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800941c:	f040 0001 	orr.w	r0, r0, #1
 8009420:	6048      	str	r0, [r1, #4]
 8009422:	60d3      	str	r3, [r2, #12]
 8009424:	609a      	str	r2, [r3, #8]
 8009426:	4630      	mov	r0, r6
 8009428:	f000 f93e 	bl	80096a8 <__malloc_unlock>
 800942c:	e618      	b.n	8009060 <_malloc_r+0x58>
 800942e:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8009432:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009436:	e62c      	b.n	8009092 <_malloc_r+0x8a>
 8009438:	ea4f 1891 	mov.w	r8, r1, lsr #6
 800943c:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8009440:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009444:	e78c      	b.n	8009360 <_malloc_r+0x358>
 8009446:	42bc      	cmp	r4, r7
 8009448:	f43f aeee 	beq.w	8009228 <_malloc_r+0x220>
 800944c:	4c42      	ldr	r4, [pc, #264]	; (8009558 <_malloc_r+0x550>)
 800944e:	68a4      	ldr	r4, [r4, #8]
 8009450:	6862      	ldr	r2, [r4, #4]
 8009452:	f022 0003 	bic.w	r0, r2, #3
 8009456:	e747      	b.n	80092e8 <_malloc_r+0x2e0>
 8009458:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800945c:	d81c      	bhi.n	8009498 <_malloc_r+0x490>
 800945e:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8009462:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8009466:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800946a:	e612      	b.n	8009092 <_malloc_r+0x8a>
 800946c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009470:	e6f8      	b.n	8009264 <_malloc_r+0x25c>
 8009472:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009476:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800947a:	2101      	movs	r1, #1
 800947c:	fa01 f202 	lsl.w	r2, r1, r2
 8009480:	ea42 0900 	orr.w	r9, r2, r0
 8009484:	f8c8 9004 	str.w	r9, [r8, #4]
 8009488:	461a      	mov	r2, r3
 800948a:	e77c      	b.n	8009386 <_malloc_r+0x37e>
 800948c:	2201      	movs	r2, #1
 800948e:	f8c8 2004 	str.w	r2, [r8, #4]
 8009492:	4644      	mov	r4, r8
 8009494:	2000      	movs	r0, #0
 8009496:	e727      	b.n	80092e8 <_malloc_r+0x2e0>
 8009498:	f240 5354 	movw	r3, #1364	; 0x554
 800949c:	459c      	cmp	ip, r3
 800949e:	d824      	bhi.n	80094ea <_malloc_r+0x4e2>
 80094a0:	ea4f 4095 	mov.w	r0, r5, lsr #18
 80094a4:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 80094a8:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80094ac:	e5f1      	b.n	8009092 <_malloc_r+0x8a>
 80094ae:	f103 0c10 	add.w	ip, r3, #16
 80094b2:	e6a9      	b.n	8009208 <_malloc_r+0x200>
 80094b4:	2854      	cmp	r0, #84	; 0x54
 80094b6:	d82c      	bhi.n	8009512 <_malloc_r+0x50a>
 80094b8:	ea4f 3211 	mov.w	r2, r1, lsr #12
 80094bc:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 80094c0:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80094c4:	e74c      	b.n	8009360 <_malloc_r+0x358>
 80094c6:	68bc      	ldr	r4, [r7, #8]
 80094c8:	6861      	ldr	r1, [r4, #4]
 80094ca:	f021 0003 	bic.w	r0, r1, #3
 80094ce:	e70b      	b.n	80092e8 <_malloc_r+0x2e0>
 80094d0:	ea4f 500b 	mov.w	r0, fp, lsl #20
 80094d4:	0d01      	lsrs	r1, r0, #20
 80094d6:	2900      	cmp	r1, #0
 80094d8:	f47f aeb0 	bne.w	800923c <_malloc_r+0x234>
 80094dc:	68b8      	ldr	r0, [r7, #8]
 80094de:	eb0c 0109 	add.w	r1, ip, r9
 80094e2:	f041 0401 	orr.w	r4, r1, #1
 80094e6:	6044      	str	r4, [r0, #4]
 80094e8:	e6f0      	b.n	80092cc <_malloc_r+0x2c4>
 80094ea:	21fc      	movs	r1, #252	; 0xfc
 80094ec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 80094f0:	e5cf      	b.n	8009092 <_malloc_r+0x8a>
 80094f2:	481a      	ldr	r0, [pc, #104]	; (800955c <_malloc_r+0x554>)
 80094f4:	f8c0 8000 	str.w	r8, [r0]
 80094f8:	e6a9      	b.n	800924e <_malloc_r+0x246>
 80094fa:	f104 0108 	add.w	r1, r4, #8
 80094fe:	4c18      	ldr	r4, [pc, #96]	; (8009560 <_malloc_r+0x558>)
 8009500:	4630      	mov	r0, r6
 8009502:	f002 f909 	bl	800b718 <_free_r>
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	e6e0      	b.n	80092cc <_malloc_r+0x2c4>
 800950a:	2001      	movs	r0, #1
 800950c:	f04f 0b00 	mov.w	fp, #0
 8009510:	e6bb      	b.n	800928a <_malloc_r+0x282>
 8009512:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8009516:	d806      	bhi.n	8009526 <_malloc_r+0x51e>
 8009518:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 800951c:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8009520:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009524:	e71c      	b.n	8009360 <_malloc_r+0x358>
 8009526:	f240 5354 	movw	r3, #1364	; 0x554
 800952a:	4298      	cmp	r0, r3
 800952c:	d80f      	bhi.n	800954e <_malloc_r+0x546>
 800952e:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8009532:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8009536:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800953a:	e711      	b.n	8009360 <_malloc_r+0x358>
 800953c:	687c      	ldr	r4, [r7, #4]
 800953e:	ea24 0400 	bic.w	r4, r4, r0
 8009542:	607c      	str	r4, [r7, #4]
 8009544:	e74e      	b.n	80093e4 <_malloc_r+0x3dc>
 8009546:	0040      	lsls	r0, r0, #1
 8009548:	f108 0804 	add.w	r8, r8, #4
 800954c:	e751      	b.n	80093f2 <_malloc_r+0x3ea>
 800954e:	22fc      	movs	r2, #252	; 0xfc
 8009550:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8009554:	e704      	b.n	8009360 <_malloc_r+0x358>
 8009556:	bf00      	nop
 8009558:	20001dd0 	.word	0x20001dd0
 800955c:	200021dc 	.word	0x200021dc
 8009560:	20000854 	.word	0x20000854

08009564 <memchr>:
 8009564:	0783      	lsls	r3, r0, #30
 8009566:	b4f0      	push	{r4, r5, r6, r7}
 8009568:	b2c9      	uxtb	r1, r1
 800956a:	f000 8096 	beq.w	800969a <memchr+0x136>
 800956e:	1e53      	subs	r3, r2, #1
 8009570:	2a00      	cmp	r2, #0
 8009572:	f000 8094 	beq.w	800969e <memchr+0x13a>
 8009576:	7802      	ldrb	r2, [r0, #0]
 8009578:	428a      	cmp	r2, r1
 800957a:	d00b      	beq.n	8009594 <memchr+0x30>
 800957c:	1c42      	adds	r2, r0, #1
 800957e:	07d8      	lsls	r0, r3, #31
 8009580:	d51a      	bpl.n	80095b8 <memchr+0x54>
 8009582:	f012 0f03 	tst.w	r2, #3
 8009586:	4610      	mov	r0, r2
 8009588:	d01c      	beq.n	80095c4 <memchr+0x60>
 800958a:	7814      	ldrb	r4, [r2, #0]
 800958c:	3b01      	subs	r3, #1
 800958e:	3201      	adds	r2, #1
 8009590:	428c      	cmp	r4, r1
 8009592:	d111      	bne.n	80095b8 <memchr+0x54>
 8009594:	bcf0      	pop	{r4, r5, r6, r7}
 8009596:	4770      	bx	lr
 8009598:	2b00      	cmp	r3, #0
 800959a:	d07c      	beq.n	8009696 <memchr+0x132>
 800959c:	7812      	ldrb	r2, [r2, #0]
 800959e:	3b01      	subs	r3, #1
 80095a0:	428a      	cmp	r2, r1
 80095a2:	d0f7      	beq.n	8009594 <memchr+0x30>
 80095a4:	f014 0f03 	tst.w	r4, #3
 80095a8:	4620      	mov	r0, r4
 80095aa:	f104 0201 	add.w	r2, r4, #1
 80095ae:	d009      	beq.n	80095c4 <memchr+0x60>
 80095b0:	7824      	ldrb	r4, [r4, #0]
 80095b2:	3b01      	subs	r3, #1
 80095b4:	428c      	cmp	r4, r1
 80095b6:	d0ed      	beq.n	8009594 <memchr+0x30>
 80095b8:	f012 0f03 	tst.w	r2, #3
 80095bc:	4610      	mov	r0, r2
 80095be:	f102 0401 	add.w	r4, r2, #1
 80095c2:	d1e9      	bne.n	8009598 <memchr+0x34>
 80095c4:	2b03      	cmp	r3, #3
 80095c6:	d93f      	bls.n	8009648 <memchr+0xe4>
 80095c8:	6804      	ldr	r4, [r0, #0]
 80095ca:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 80095ce:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80095d2:	ea85 0704 	eor.w	r7, r5, r4
 80095d6:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 80095da:	ea22 0207 	bic.w	r2, r2, r7
 80095de:	1f1e      	subs	r6, r3, #4
 80095e0:	1d04      	adds	r4, r0, #4
 80095e2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80095e6:	f3c6 0780 	ubfx	r7, r6, #2, #1
 80095ea:	d12d      	bne.n	8009648 <memchr+0xe4>
 80095ec:	2e03      	cmp	r6, #3
 80095ee:	4633      	mov	r3, r6
 80095f0:	d929      	bls.n	8009646 <memchr+0xe2>
 80095f2:	b167      	cbz	r7, 800960e <memchr+0xaa>
 80095f4:	4620      	mov	r0, r4
 80095f6:	3404      	adds	r4, #4
 80095f8:	6806      	ldr	r6, [r0, #0]
 80095fa:	ea85 0206 	eor.w	r2, r5, r6
 80095fe:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8009602:	ea26 0202 	bic.w	r2, r6, r2
 8009606:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800960a:	d019      	beq.n	8009640 <memchr+0xdc>
 800960c:	e01c      	b.n	8009648 <memchr+0xe4>
 800960e:	1d26      	adds	r6, r4, #4
 8009610:	4620      	mov	r0, r4
 8009612:	6824      	ldr	r4, [r4, #0]
 8009614:	ea85 0204 	eor.w	r2, r5, r4
 8009618:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 800961c:	ea24 0202 	bic.w	r2, r4, r2
 8009620:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009624:	d110      	bne.n	8009648 <memchr+0xe4>
 8009626:	6834      	ldr	r4, [r6, #0]
 8009628:	ea85 0204 	eor.w	r2, r5, r4
 800962c:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009630:	ea24 0202 	bic.w	r2, r4, r2
 8009634:	3b04      	subs	r3, #4
 8009636:	1d34      	adds	r4, r6, #4
 8009638:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800963c:	4630      	mov	r0, r6
 800963e:	d103      	bne.n	8009648 <memchr+0xe4>
 8009640:	3b04      	subs	r3, #4
 8009642:	2b03      	cmp	r3, #3
 8009644:	d8e3      	bhi.n	800960e <memchr+0xaa>
 8009646:	4620      	mov	r0, r4
 8009648:	1e5d      	subs	r5, r3, #1
 800964a:	b323      	cbz	r3, 8009696 <memchr+0x132>
 800964c:	7803      	ldrb	r3, [r0, #0]
 800964e:	428b      	cmp	r3, r1
 8009650:	d0a0      	beq.n	8009594 <memchr+0x30>
 8009652:	1c43      	adds	r3, r0, #1
 8009654:	2200      	movs	r2, #0
 8009656:	07e8      	lsls	r0, r5, #31
 8009658:	d514      	bpl.n	8009684 <memchr+0x120>
 800965a:	4618      	mov	r0, r3
 800965c:	2201      	movs	r2, #1
 800965e:	7804      	ldrb	r4, [r0, #0]
 8009660:	3301      	adds	r3, #1
 8009662:	428c      	cmp	r4, r1
 8009664:	d096      	beq.n	8009594 <memchr+0x30>
 8009666:	4295      	cmp	r5, r2
 8009668:	4618      	mov	r0, r3
 800966a:	f103 0401 	add.w	r4, r3, #1
 800966e:	f102 0202 	add.w	r2, r2, #2
 8009672:	d00e      	beq.n	8009692 <memchr+0x12e>
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	428b      	cmp	r3, r1
 8009678:	d08c      	beq.n	8009594 <memchr+0x30>
 800967a:	1c63      	adds	r3, r4, #1
 800967c:	4620      	mov	r0, r4
 800967e:	7824      	ldrb	r4, [r4, #0]
 8009680:	428c      	cmp	r4, r1
 8009682:	d087      	beq.n	8009594 <memchr+0x30>
 8009684:	4295      	cmp	r5, r2
 8009686:	4618      	mov	r0, r3
 8009688:	f103 0401 	add.w	r4, r3, #1
 800968c:	f102 0202 	add.w	r2, r2, #2
 8009690:	d1f0      	bne.n	8009674 <memchr+0x110>
 8009692:	2000      	movs	r0, #0
 8009694:	e77e      	b.n	8009594 <memchr+0x30>
 8009696:	4618      	mov	r0, r3
 8009698:	e77c      	b.n	8009594 <memchr+0x30>
 800969a:	4613      	mov	r3, r2
 800969c:	e792      	b.n	80095c4 <memchr+0x60>
 800969e:	4610      	mov	r0, r2
 80096a0:	e778      	b.n	8009594 <memchr+0x30>
 80096a2:	bf00      	nop

080096a4 <__malloc_lock>:
 80096a4:	4770      	bx	lr
 80096a6:	bf00      	nop

080096a8 <__malloc_unlock>:
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop

080096ac <_Balloc>:
 80096ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80096ae:	b570      	push	{r4, r5, r6, lr}
 80096b0:	4605      	mov	r5, r0
 80096b2:	460c      	mov	r4, r1
 80096b4:	b14b      	cbz	r3, 80096ca <_Balloc+0x1e>
 80096b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80096ba:	b180      	cbz	r0, 80096de <_Balloc+0x32>
 80096bc:	6801      	ldr	r1, [r0, #0]
 80096be:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 80096c2:	2300      	movs	r3, #0
 80096c4:	6103      	str	r3, [r0, #16]
 80096c6:	60c3      	str	r3, [r0, #12]
 80096c8:	bd70      	pop	{r4, r5, r6, pc}
 80096ca:	2104      	movs	r1, #4
 80096cc:	2221      	movs	r2, #33	; 0x21
 80096ce:	f001 ffa7 	bl	800b620 <_calloc_r>
 80096d2:	4603      	mov	r3, r0
 80096d4:	64e8      	str	r0, [r5, #76]	; 0x4c
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d1ed      	bne.n	80096b6 <_Balloc+0xa>
 80096da:	2000      	movs	r0, #0
 80096dc:	bd70      	pop	{r4, r5, r6, pc}
 80096de:	2101      	movs	r1, #1
 80096e0:	fa01 f604 	lsl.w	r6, r1, r4
 80096e4:	1d72      	adds	r2, r6, #5
 80096e6:	4628      	mov	r0, r5
 80096e8:	0092      	lsls	r2, r2, #2
 80096ea:	f001 ff99 	bl	800b620 <_calloc_r>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d0f3      	beq.n	80096da <_Balloc+0x2e>
 80096f2:	6044      	str	r4, [r0, #4]
 80096f4:	6086      	str	r6, [r0, #8]
 80096f6:	e7e4      	b.n	80096c2 <_Balloc+0x16>

080096f8 <_Bfree>:
 80096f8:	b131      	cbz	r1, 8009708 <_Bfree+0x10>
 80096fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80096fc:	684a      	ldr	r2, [r1, #4]
 80096fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009702:	6008      	str	r0, [r1, #0]
 8009704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop

0800970c <__multadd>:
 800970c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009710:	460e      	mov	r6, r1
 8009712:	6949      	ldr	r1, [r1, #20]
 8009714:	6937      	ldr	r7, [r6, #16]
 8009716:	b28c      	uxth	r4, r1
 8009718:	0c0d      	lsrs	r5, r1, #16
 800971a:	fb02 3304 	mla	r3, r2, r4, r3
 800971e:	fb02 f105 	mul.w	r1, r2, r5
 8009722:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 8009726:	f106 0418 	add.w	r4, r6, #24
 800972a:	b29b      	uxth	r3, r3
 800972c:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 8009730:	f844 3c04 	str.w	r3, [r4, #-4]
 8009734:	2301      	movs	r3, #1
 8009736:	1e79      	subs	r1, r7, #1
 8009738:	0c2d      	lsrs	r5, r5, #16
 800973a:	429f      	cmp	r7, r3
 800973c:	4680      	mov	r8, r0
 800973e:	f001 0001 	and.w	r0, r1, #1
 8009742:	dd39      	ble.n	80097b8 <__multadd+0xac>
 8009744:	b198      	cbz	r0, 800976e <__multadd+0x62>
 8009746:	6824      	ldr	r4, [r4, #0]
 8009748:	b2a3      	uxth	r3, r4
 800974a:	0c21      	lsrs	r1, r4, #16
 800974c:	fb02 5503 	mla	r5, r2, r3, r5
 8009750:	fb02 f101 	mul.w	r1, r2, r1
 8009754:	b2ab      	uxth	r3, r5
 8009756:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 800975a:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 800975e:	f106 041c 	add.w	r4, r6, #28
 8009762:	2302      	movs	r3, #2
 8009764:	0c05      	lsrs	r5, r0, #16
 8009766:	429f      	cmp	r7, r3
 8009768:	f844 1c04 	str.w	r1, [r4, #-4]
 800976c:	dd24      	ble.n	80097b8 <__multadd+0xac>
 800976e:	6820      	ldr	r0, [r4, #0]
 8009770:	b281      	uxth	r1, r0
 8009772:	0c00      	lsrs	r0, r0, #16
 8009774:	fb02 5101 	mla	r1, r2, r1, r5
 8009778:	fb02 f000 	mul.w	r0, r2, r0
 800977c:	4625      	mov	r5, r4
 800977e:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8009782:	b289      	uxth	r1, r1
 8009784:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009788:	f845 1b04 	str.w	r1, [r5], #4
 800978c:	6864      	ldr	r4, [r4, #4]
 800978e:	fa1f fc84 	uxth.w	ip, r4
 8009792:	0c21      	lsrs	r1, r4, #16
 8009794:	fb02 fc0c 	mul.w	ip, r2, ip
 8009798:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 800979c:	fb02 f101 	mul.w	r1, r2, r1
 80097a0:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 80097a4:	462c      	mov	r4, r5
 80097a6:	3302      	adds	r3, #2
 80097a8:	b285      	uxth	r5, r0
 80097aa:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 80097ae:	0c0d      	lsrs	r5, r1, #16
 80097b0:	429f      	cmp	r7, r3
 80097b2:	f844 0b04 	str.w	r0, [r4], #4
 80097b6:	dcda      	bgt.n	800976e <__multadd+0x62>
 80097b8:	b13d      	cbz	r5, 80097ca <__multadd+0xbe>
 80097ba:	68b2      	ldr	r2, [r6, #8]
 80097bc:	4297      	cmp	r7, r2
 80097be:	da07      	bge.n	80097d0 <__multadd+0xc4>
 80097c0:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 80097c4:	3701      	adds	r7, #1
 80097c6:	6155      	str	r5, [r2, #20]
 80097c8:	6137      	str	r7, [r6, #16]
 80097ca:	4630      	mov	r0, r6
 80097cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097d0:	6873      	ldr	r3, [r6, #4]
 80097d2:	4640      	mov	r0, r8
 80097d4:	1c59      	adds	r1, r3, #1
 80097d6:	f7ff ff69 	bl	80096ac <_Balloc>
 80097da:	6931      	ldr	r1, [r6, #16]
 80097dc:	1c8a      	adds	r2, r1, #2
 80097de:	4604      	mov	r4, r0
 80097e0:	f106 010c 	add.w	r1, r6, #12
 80097e4:	f100 000c 	add.w	r0, r0, #12
 80097e8:	0092      	lsls	r2, r2, #2
 80097ea:	f7fc fa95 	bl	8005d18 <memcpy>
 80097ee:	6870      	ldr	r0, [r6, #4]
 80097f0:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80097f4:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80097f8:	6031      	str	r1, [r6, #0]
 80097fa:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 80097fe:	4626      	mov	r6, r4
 8009800:	e7de      	b.n	80097c0 <__multadd+0xb4>
 8009802:	bf00      	nop

08009804 <__s2b>:
 8009804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009808:	f648 6639 	movw	r6, #36409	; 0x8e39
 800980c:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 8009810:	461f      	mov	r7, r3
 8009812:	f103 0308 	add.w	r3, r3, #8
 8009816:	fb86 4503 	smull	r4, r5, r6, r3
 800981a:	17dc      	asrs	r4, r3, #31
 800981c:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 8009820:	2e01      	cmp	r6, #1
 8009822:	4605      	mov	r5, r0
 8009824:	4689      	mov	r9, r1
 8009826:	4690      	mov	r8, r2
 8009828:	f340 808a 	ble.w	8009940 <__s2b+0x13c>
 800982c:	2401      	movs	r4, #1
 800982e:	2100      	movs	r1, #0
 8009830:	0064      	lsls	r4, r4, #1
 8009832:	3101      	adds	r1, #1
 8009834:	42a6      	cmp	r6, r4
 8009836:	dcfb      	bgt.n	8009830 <__s2b+0x2c>
 8009838:	4628      	mov	r0, r5
 800983a:	f7ff ff37 	bl	80096ac <_Balloc>
 800983e:	4601      	mov	r1, r0
 8009840:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009842:	2201      	movs	r2, #1
 8009844:	f1b8 0f09 	cmp.w	r8, #9
 8009848:	6148      	str	r0, [r1, #20]
 800984a:	610a      	str	r2, [r1, #16]
 800984c:	dd73      	ble.n	8009936 <__s2b+0x132>
 800984e:	f109 0609 	add.w	r6, r9, #9
 8009852:	eb09 0408 	add.w	r4, r9, r8
 8009856:	7833      	ldrb	r3, [r6, #0]
 8009858:	ea6f 0a06 	mvn.w	sl, r6
 800985c:	220a      	movs	r2, #10
 800985e:	eb04 0c0a 	add.w	ip, r4, sl
 8009862:	3b30      	subs	r3, #48	; 0x30
 8009864:	4628      	mov	r0, r5
 8009866:	eb09 0b02 	add.w	fp, r9, r2
 800986a:	f00c 0a01 	and.w	sl, ip, #1
 800986e:	f7ff ff4d 	bl	800970c <__multadd>
 8009872:	45a3      	cmp	fp, r4
 8009874:	4601      	mov	r1, r0
 8009876:	d023      	beq.n	80098c0 <__s2b+0xbc>
 8009878:	f1ba 0f00 	cmp.w	sl, #0
 800987c:	d00b      	beq.n	8009896 <__s2b+0x92>
 800987e:	f89b 3000 	ldrb.w	r3, [fp]
 8009882:	220a      	movs	r2, #10
 8009884:	3b30      	subs	r3, #48	; 0x30
 8009886:	4628      	mov	r0, r5
 8009888:	f7ff ff40 	bl	800970c <__multadd>
 800988c:	f109 0b0b 	add.w	fp, r9, #11
 8009890:	45a3      	cmp	fp, r4
 8009892:	4601      	mov	r1, r0
 8009894:	d014      	beq.n	80098c0 <__s2b+0xbc>
 8009896:	46d9      	mov	r9, fp
 8009898:	220a      	movs	r2, #10
 800989a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800989e:	4628      	mov	r0, r5
 80098a0:	3b30      	subs	r3, #48	; 0x30
 80098a2:	f7ff ff33 	bl	800970c <__multadd>
 80098a6:	f89b 3001 	ldrb.w	r3, [fp, #1]
 80098aa:	4601      	mov	r1, r0
 80098ac:	220a      	movs	r2, #10
 80098ae:	3b30      	subs	r3, #48	; 0x30
 80098b0:	4628      	mov	r0, r5
 80098b2:	f7ff ff2b 	bl	800970c <__multadd>
 80098b6:	f109 0b01 	add.w	fp, r9, #1
 80098ba:	45a3      	cmp	fp, r4
 80098bc:	4601      	mov	r1, r0
 80098be:	d1ea      	bne.n	8009896 <__s2b+0x92>
 80098c0:	eb06 0308 	add.w	r3, r6, r8
 80098c4:	f1a3 0908 	sub.w	r9, r3, #8
 80098c8:	4547      	cmp	r7, r8
 80098ca:	dd31      	ble.n	8009930 <__s2b+0x12c>
 80098cc:	464c      	mov	r4, r9
 80098ce:	220a      	movs	r2, #10
 80098d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098d4:	4628      	mov	r0, r5
 80098d6:	3b30      	subs	r3, #48	; 0x30
 80098d8:	f7ff ff18 	bl	800970c <__multadd>
 80098dc:	ebc8 0707 	rsb	r7, r8, r7
 80098e0:	444f      	add	r7, r9
 80098e2:	ea6f 0609 	mvn.w	r6, r9
 80098e6:	eb07 0906 	add.w	r9, r7, r6
 80098ea:	42bc      	cmp	r4, r7
 80098ec:	f009 0601 	and.w	r6, r9, #1
 80098f0:	4601      	mov	r1, r0
 80098f2:	d01d      	beq.n	8009930 <__s2b+0x12c>
 80098f4:	b14e      	cbz	r6, 800990a <__s2b+0x106>
 80098f6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098fa:	220a      	movs	r2, #10
 80098fc:	3b30      	subs	r3, #48	; 0x30
 80098fe:	4628      	mov	r0, r5
 8009900:	f7ff ff04 	bl	800970c <__multadd>
 8009904:	42bc      	cmp	r4, r7
 8009906:	4601      	mov	r1, r0
 8009908:	d012      	beq.n	8009930 <__s2b+0x12c>
 800990a:	4626      	mov	r6, r4
 800990c:	220a      	movs	r2, #10
 800990e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8009912:	4628      	mov	r0, r5
 8009914:	3b30      	subs	r3, #48	; 0x30
 8009916:	f7ff fef9 	bl	800970c <__multadd>
 800991a:	7863      	ldrb	r3, [r4, #1]
 800991c:	4601      	mov	r1, r0
 800991e:	220a      	movs	r2, #10
 8009920:	3b30      	subs	r3, #48	; 0x30
 8009922:	4628      	mov	r0, r5
 8009924:	f7ff fef2 	bl	800970c <__multadd>
 8009928:	1c74      	adds	r4, r6, #1
 800992a:	42bc      	cmp	r4, r7
 800992c:	4601      	mov	r1, r0
 800992e:	d1ec      	bne.n	800990a <__s2b+0x106>
 8009930:	4608      	mov	r0, r1
 8009932:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009936:	f109 090a 	add.w	r9, r9, #10
 800993a:	f04f 0809 	mov.w	r8, #9
 800993e:	e7c3      	b.n	80098c8 <__s2b+0xc4>
 8009940:	2100      	movs	r1, #0
 8009942:	e779      	b.n	8009838 <__s2b+0x34>

08009944 <__hi0bits>:
 8009944:	0c02      	lsrs	r2, r0, #16
 8009946:	4603      	mov	r3, r0
 8009948:	d116      	bne.n	8009978 <__hi0bits+0x34>
 800994a:	0403      	lsls	r3, r0, #16
 800994c:	2010      	movs	r0, #16
 800994e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009952:	d101      	bne.n	8009958 <__hi0bits+0x14>
 8009954:	3008      	adds	r0, #8
 8009956:	021b      	lsls	r3, r3, #8
 8009958:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800995c:	d101      	bne.n	8009962 <__hi0bits+0x1e>
 800995e:	3004      	adds	r0, #4
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009966:	d101      	bne.n	800996c <__hi0bits+0x28>
 8009968:	3002      	adds	r0, #2
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	2b00      	cmp	r3, #0
 800996e:	db02      	blt.n	8009976 <__hi0bits+0x32>
 8009970:	005b      	lsls	r3, r3, #1
 8009972:	d403      	bmi.n	800997c <__hi0bits+0x38>
 8009974:	2020      	movs	r0, #32
 8009976:	4770      	bx	lr
 8009978:	2000      	movs	r0, #0
 800997a:	e7e8      	b.n	800994e <__hi0bits+0xa>
 800997c:	3001      	adds	r0, #1
 800997e:	4770      	bx	lr

08009980 <__lo0bits>:
 8009980:	6803      	ldr	r3, [r0, #0]
 8009982:	4602      	mov	r2, r0
 8009984:	f013 0007 	ands.w	r0, r3, #7
 8009988:	d007      	beq.n	800999a <__lo0bits+0x1a>
 800998a:	07d9      	lsls	r1, r3, #31
 800998c:	d41f      	bmi.n	80099ce <__lo0bits+0x4e>
 800998e:	0798      	lsls	r0, r3, #30
 8009990:	d41f      	bmi.n	80099d2 <__lo0bits+0x52>
 8009992:	0898      	lsrs	r0, r3, #2
 8009994:	6010      	str	r0, [r2, #0]
 8009996:	2002      	movs	r0, #2
 8009998:	4770      	bx	lr
 800999a:	b299      	uxth	r1, r3
 800999c:	b909      	cbnz	r1, 80099a2 <__lo0bits+0x22>
 800999e:	0c1b      	lsrs	r3, r3, #16
 80099a0:	2010      	movs	r0, #16
 80099a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80099a6:	d101      	bne.n	80099ac <__lo0bits+0x2c>
 80099a8:	3008      	adds	r0, #8
 80099aa:	0a1b      	lsrs	r3, r3, #8
 80099ac:	0719      	lsls	r1, r3, #28
 80099ae:	d101      	bne.n	80099b4 <__lo0bits+0x34>
 80099b0:	3004      	adds	r0, #4
 80099b2:	091b      	lsrs	r3, r3, #4
 80099b4:	0799      	lsls	r1, r3, #30
 80099b6:	d101      	bne.n	80099bc <__lo0bits+0x3c>
 80099b8:	3002      	adds	r0, #2
 80099ba:	089b      	lsrs	r3, r3, #2
 80099bc:	07d9      	lsls	r1, r3, #31
 80099be:	d404      	bmi.n	80099ca <__lo0bits+0x4a>
 80099c0:	085b      	lsrs	r3, r3, #1
 80099c2:	d101      	bne.n	80099c8 <__lo0bits+0x48>
 80099c4:	2020      	movs	r0, #32
 80099c6:	4770      	bx	lr
 80099c8:	3001      	adds	r0, #1
 80099ca:	6013      	str	r3, [r2, #0]
 80099cc:	4770      	bx	lr
 80099ce:	2000      	movs	r0, #0
 80099d0:	4770      	bx	lr
 80099d2:	0859      	lsrs	r1, r3, #1
 80099d4:	6011      	str	r1, [r2, #0]
 80099d6:	2001      	movs	r0, #1
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop

080099dc <__i2b>:
 80099dc:	b510      	push	{r4, lr}
 80099de:	460c      	mov	r4, r1
 80099e0:	2101      	movs	r1, #1
 80099e2:	f7ff fe63 	bl	80096ac <_Balloc>
 80099e6:	2201      	movs	r2, #1
 80099e8:	6144      	str	r4, [r0, #20]
 80099ea:	6102      	str	r2, [r0, #16]
 80099ec:	bd10      	pop	{r4, pc}
 80099ee:	bf00      	nop

080099f0 <__multiply>:
 80099f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f4:	690c      	ldr	r4, [r1, #16]
 80099f6:	6917      	ldr	r7, [r2, #16]
 80099f8:	42bc      	cmp	r4, r7
 80099fa:	b085      	sub	sp, #20
 80099fc:	460e      	mov	r6, r1
 80099fe:	4690      	mov	r8, r2
 8009a00:	da04      	bge.n	8009a0c <__multiply+0x1c>
 8009a02:	4622      	mov	r2, r4
 8009a04:	4646      	mov	r6, r8
 8009a06:	463c      	mov	r4, r7
 8009a08:	4688      	mov	r8, r1
 8009a0a:	4617      	mov	r7, r2
 8009a0c:	68b3      	ldr	r3, [r6, #8]
 8009a0e:	6871      	ldr	r1, [r6, #4]
 8009a10:	19e2      	adds	r2, r4, r7
 8009a12:	429a      	cmp	r2, r3
 8009a14:	bfc8      	it	gt
 8009a16:	3101      	addgt	r1, #1
 8009a18:	9201      	str	r2, [sp, #4]
 8009a1a:	f7ff fe47 	bl	80096ac <_Balloc>
 8009a1e:	9901      	ldr	r1, [sp, #4]
 8009a20:	9003      	str	r0, [sp, #12]
 8009a22:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8009a26:	3314      	adds	r3, #20
 8009a28:	3014      	adds	r0, #20
 8009a2a:	4298      	cmp	r0, r3
 8009a2c:	9302      	str	r3, [sp, #8]
 8009a2e:	d21a      	bcs.n	8009a66 <__multiply+0x76>
 8009a30:	9902      	ldr	r1, [sp, #8]
 8009a32:	9b03      	ldr	r3, [sp, #12]
 8009a34:	43c2      	mvns	r2, r0
 8009a36:	188a      	adds	r2, r1, r2
 8009a38:	9902      	ldr	r1, [sp, #8]
 8009a3a:	3318      	adds	r3, #24
 8009a3c:	2500      	movs	r5, #0
 8009a3e:	4299      	cmp	r1, r3
 8009a40:	6005      	str	r5, [r0, #0]
 8009a42:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8009a46:	d90e      	bls.n	8009a66 <__multiply+0x76>
 8009a48:	b128      	cbz	r0, 8009a56 <__multiply+0x66>
 8009a4a:	601d      	str	r5, [r3, #0]
 8009a4c:	9b03      	ldr	r3, [sp, #12]
 8009a4e:	9a02      	ldr	r2, [sp, #8]
 8009a50:	331c      	adds	r3, #28
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d907      	bls.n	8009a66 <__multiply+0x76>
 8009a56:	9802      	ldr	r0, [sp, #8]
 8009a58:	4619      	mov	r1, r3
 8009a5a:	f841 5b04 	str.w	r5, [r1], #4
 8009a5e:	605d      	str	r5, [r3, #4]
 8009a60:	1d0b      	adds	r3, r1, #4
 8009a62:	4298      	cmp	r0, r3
 8009a64:	d8f8      	bhi.n	8009a58 <__multiply+0x68>
 8009a66:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 8009a6a:	3314      	adds	r3, #20
 8009a6c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8009a70:	f108 0714 	add.w	r7, r8, #20
 8009a74:	3414      	adds	r4, #20
 8009a76:	429f      	cmp	r7, r3
 8009a78:	9300      	str	r3, [sp, #0]
 8009a7a:	f106 0c14 	add.w	ip, r6, #20
 8009a7e:	f080 80f8 	bcs.w	8009c72 <__multiply+0x282>
 8009a82:	9803      	ldr	r0, [sp, #12]
 8009a84:	3018      	adds	r0, #24
 8009a86:	f857 3b04 	ldr.w	r3, [r7], #4
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	2a00      	cmp	r2, #0
 8009a8e:	d06e      	beq.n	8009b6e <__multiply+0x17e>
 8009a90:	4661      	mov	r1, ip
 8009a92:	f850 5c04 	ldr.w	r5, [r0, #-4]
 8009a96:	f851 6b04 	ldr.w	r6, [r1], #4
 8009a9a:	b2ab      	uxth	r3, r5
 8009a9c:	fa1f f886 	uxth.w	r8, r6
 8009aa0:	0c2d      	lsrs	r5, r5, #16
 8009aa2:	0c36      	lsrs	r6, r6, #16
 8009aa4:	fb02 3308 	mla	r3, r2, r8, r3
 8009aa8:	fb02 5606 	mla	r6, r2, r6, r5
 8009aac:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 8009ab0:	ea6f 050c 	mvn.w	r5, ip
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009aba:	1965      	adds	r5, r4, r5
 8009abc:	0c36      	lsrs	r6, r6, #16
 8009abe:	428c      	cmp	r4, r1
 8009ac0:	f840 3c04 	str.w	r3, [r0, #-4]
 8009ac4:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8009ac8:	4603      	mov	r3, r0
 8009aca:	d94d      	bls.n	8009b68 <__multiply+0x178>
 8009acc:	b1cd      	cbz	r5, 8009b02 <__multiply+0x112>
 8009ace:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8009ad2:	6803      	ldr	r3, [r0, #0]
 8009ad4:	fa1f f985 	uxth.w	r9, r5
 8009ad8:	fa1f f883 	uxth.w	r8, r3
 8009adc:	0c2d      	lsrs	r5, r5, #16
 8009ade:	0c1b      	lsrs	r3, r3, #16
 8009ae0:	fb02 8809 	mla	r8, r2, r9, r8
 8009ae4:	4446      	add	r6, r8
 8009ae6:	fb02 3505 	mla	r5, r2, r5, r3
 8009aea:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 8009aee:	4603      	mov	r3, r0
 8009af0:	b2b6      	uxth	r6, r6
 8009af2:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8009af6:	3104      	adds	r1, #4
 8009af8:	f843 6b04 	str.w	r6, [r3], #4
 8009afc:	0c2e      	lsrs	r6, r5, #16
 8009afe:	428c      	cmp	r4, r1
 8009b00:	d932      	bls.n	8009b68 <__multiply+0x178>
 8009b02:	460d      	mov	r5, r1
 8009b04:	f8d3 e000 	ldr.w	lr, [r3]
 8009b08:	f855 9b04 	ldr.w	r9, [r5], #4
 8009b0c:	fa1f fa8e 	uxth.w	sl, lr
 8009b10:	fa1f fb89 	uxth.w	fp, r9
 8009b14:	fb02 aa0b 	mla	sl, r2, fp, sl
 8009b18:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8009b1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8009b20:	4456      	add	r6, sl
 8009b22:	fb02 8e09 	mla	lr, r2, r9, r8
 8009b26:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8009b2a:	4698      	mov	r8, r3
 8009b2c:	b2b6      	uxth	r6, r6
 8009b2e:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8009b32:	f848 6b04 	str.w	r6, [r8], #4
 8009b36:	684e      	ldr	r6, [r1, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	fa1f fa86 	uxth.w	sl, r6
 8009b3e:	b299      	uxth	r1, r3
 8009b40:	0c36      	lsrs	r6, r6, #16
 8009b42:	0c1b      	lsrs	r3, r3, #16
 8009b44:	fb02 110a 	mla	r1, r2, sl, r1
 8009b48:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 8009b4c:	fb02 3606 	mla	r6, r2, r6, r3
 8009b50:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 8009b54:	b289      	uxth	r1, r1
 8009b56:	4643      	mov	r3, r8
 8009b58:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 8009b5c:	1d29      	adds	r1, r5, #4
 8009b5e:	0c36      	lsrs	r6, r6, #16
 8009b60:	428c      	cmp	r4, r1
 8009b62:	f843 8b04 	str.w	r8, [r3], #4
 8009b66:	d8cc      	bhi.n	8009b02 <__multiply+0x112>
 8009b68:	601e      	str	r6, [r3, #0]
 8009b6a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8009b6e:	0c1a      	lsrs	r2, r3, #16
 8009b70:	d07a      	beq.n	8009c68 <__multiply+0x278>
 8009b72:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8009b76:	f8bc 5000 	ldrh.w	r5, [ip]
 8009b7a:	0c31      	lsrs	r1, r6, #16
 8009b7c:	fb02 1505 	mla	r5, r2, r5, r1
 8009b80:	b2b3      	uxth	r3, r6
 8009b82:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 8009b86:	46e1      	mov	r9, ip
 8009b88:	4603      	mov	r3, r0
 8009b8a:	f840 6c04 	str.w	r6, [r0, #-4]
 8009b8e:	f859 1b04 	ldr.w	r1, [r9], #4
 8009b92:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b96:	0c09      	lsrs	r1, r1, #16
 8009b98:	fa1f fa86 	uxth.w	sl, r6
 8009b9c:	fb02 a101 	mla	r1, r2, r1, sl
 8009ba0:	ea6f 0e0c 	mvn.w	lr, ip
 8009ba4:	eb04 080e 	add.w	r8, r4, lr
 8009ba8:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8009bac:	454c      	cmp	r4, r9
 8009bae:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 8009bb2:	4605      	mov	r5, r0
 8009bb4:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8009bb8:	d955      	bls.n	8009c66 <__multiply+0x276>
 8009bba:	f1ba 0f00 	cmp.w	sl, #0
 8009bbe:	d01b      	beq.n	8009bf8 <__multiply+0x208>
 8009bc0:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8009bc4:	0c36      	lsrs	r6, r6, #16
 8009bc6:	fb02 6505 	mla	r5, r2, r5, r6
 8009bca:	eb05 0e08 	add.w	lr, r5, r8
 8009bce:	b289      	uxth	r1, r1
 8009bd0:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8009bd4:	f843 6c04 	str.w	r6, [r3, #-4]
 8009bd8:	f859 1b04 	ldr.w	r1, [r9], #4
 8009bdc:	461d      	mov	r5, r3
 8009bde:	f853 6b04 	ldr.w	r6, [r3], #4
 8009be2:	0c09      	lsrs	r1, r1, #16
 8009be4:	fa1f fa86 	uxth.w	sl, r6
 8009be8:	fb02 a101 	mla	r1, r2, r1, sl
 8009bec:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 8009bf0:	454c      	cmp	r4, r9
 8009bf2:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8009bf6:	d936      	bls.n	8009c66 <__multiply+0x276>
 8009bf8:	f8b9 b000 	ldrh.w	fp, [r9]
 8009bfc:	0c35      	lsrs	r5, r6, #16
 8009bfe:	fb02 5a0b 	mla	sl, r2, fp, r5
 8009c02:	44c2      	add	sl, r8
 8009c04:	b289      	uxth	r1, r1
 8009c06:	461d      	mov	r5, r3
 8009c08:	464e      	mov	r6, r9
 8009c0a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009c0e:	f843 1c04 	str.w	r1, [r3, #-4]
 8009c12:	f856 eb04 	ldr.w	lr, [r6], #4
 8009c16:	f855 1b04 	ldr.w	r1, [r5], #4
 8009c1a:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8009c1e:	fa1f fb81 	uxth.w	fp, r1
 8009c22:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8009c26:	0c09      	lsrs	r1, r1, #16
 8009c28:	fb02 be09 	mla	lr, r2, r9, fp
 8009c2c:	fa1f f888 	uxth.w	r8, r8
 8009c30:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8009c34:	fb02 1e08 	mla	lr, r2, r8, r1
 8009c38:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8009c3c:	fa1f f189 	uxth.w	r1, r9
 8009c40:	46b1      	mov	r9, r6
 8009c42:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 8009c46:	f845 6c04 	str.w	r6, [r5, #-4]
 8009c4a:	f859 1b04 	ldr.w	r1, [r9], #4
 8009c4e:	685e      	ldr	r6, [r3, #4]
 8009c50:	0c09      	lsrs	r1, r1, #16
 8009c52:	b2b3      	uxth	r3, r6
 8009c54:	fb02 3301 	mla	r3, r2, r1, r3
 8009c58:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 8009c5c:	1d2b      	adds	r3, r5, #4
 8009c5e:	454c      	cmp	r4, r9
 8009c60:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8009c64:	d8c8      	bhi.n	8009bf8 <__multiply+0x208>
 8009c66:	6029      	str	r1, [r5, #0]
 8009c68:	9a00      	ldr	r2, [sp, #0]
 8009c6a:	3004      	adds	r0, #4
 8009c6c:	42ba      	cmp	r2, r7
 8009c6e:	f63f af0a 	bhi.w	8009a86 <__multiply+0x96>
 8009c72:	9901      	ldr	r1, [sp, #4]
 8009c74:	2900      	cmp	r1, #0
 8009c76:	dd1a      	ble.n	8009cae <__multiply+0x2be>
 8009c78:	9b02      	ldr	r3, [sp, #8]
 8009c7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009c7e:	3b04      	subs	r3, #4
 8009c80:	b9a8      	cbnz	r0, 8009cae <__multiply+0x2be>
 8009c82:	9901      	ldr	r1, [sp, #4]
 8009c84:	1e4a      	subs	r2, r1, #1
 8009c86:	07d0      	lsls	r0, r2, #31
 8009c88:	d517      	bpl.n	8009cba <__multiply+0x2ca>
 8009c8a:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8009c8e:	9201      	str	r2, [sp, #4]
 8009c90:	b968      	cbnz	r0, 8009cae <__multiply+0x2be>
 8009c92:	9a01      	ldr	r2, [sp, #4]
 8009c94:	e008      	b.n	8009ca8 <__multiply+0x2b8>
 8009c96:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8009c9a:	3b04      	subs	r3, #4
 8009c9c:	b931      	cbnz	r1, 8009cac <__multiply+0x2bc>
 8009c9e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009ca2:	3a01      	subs	r2, #1
 8009ca4:	3b04      	subs	r3, #4
 8009ca6:	b908      	cbnz	r0, 8009cac <__multiply+0x2bc>
 8009ca8:	3a01      	subs	r2, #1
 8009caa:	d1f4      	bne.n	8009c96 <__multiply+0x2a6>
 8009cac:	9201      	str	r2, [sp, #4]
 8009cae:	9901      	ldr	r1, [sp, #4]
 8009cb0:	9803      	ldr	r0, [sp, #12]
 8009cb2:	6101      	str	r1, [r0, #16]
 8009cb4:	b005      	add	sp, #20
 8009cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cba:	460a      	mov	r2, r1
 8009cbc:	e7f4      	b.n	8009ca8 <__multiply+0x2b8>
 8009cbe:	bf00      	nop

08009cc0 <__pow5mult>:
 8009cc0:	f012 0303 	ands.w	r3, r2, #3
 8009cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc8:	4614      	mov	r4, r2
 8009cca:	4680      	mov	r8, r0
 8009ccc:	460f      	mov	r7, r1
 8009cce:	d12b      	bne.n	8009d28 <__pow5mult+0x68>
 8009cd0:	10a4      	asrs	r4, r4, #2
 8009cd2:	d01b      	beq.n	8009d0c <__pow5mult+0x4c>
 8009cd4:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 8009cd8:	b92e      	cbnz	r6, 8009ce6 <__pow5mult+0x26>
 8009cda:	e02e      	b.n	8009d3a <__pow5mult+0x7a>
 8009cdc:	1064      	asrs	r4, r4, #1
 8009cde:	d015      	beq.n	8009d0c <__pow5mult+0x4c>
 8009ce0:	6835      	ldr	r5, [r6, #0]
 8009ce2:	b1b5      	cbz	r5, 8009d12 <__pow5mult+0x52>
 8009ce4:	462e      	mov	r6, r5
 8009ce6:	07e3      	lsls	r3, r4, #31
 8009ce8:	d5f8      	bpl.n	8009cdc <__pow5mult+0x1c>
 8009cea:	4639      	mov	r1, r7
 8009cec:	4632      	mov	r2, r6
 8009cee:	4640      	mov	r0, r8
 8009cf0:	f7ff fe7e 	bl	80099f0 <__multiply>
 8009cf4:	b1b7      	cbz	r7, 8009d24 <__pow5mult+0x64>
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009cfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d00:	1064      	asrs	r4, r4, #1
 8009d02:	6039      	str	r1, [r7, #0]
 8009d04:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8009d08:	4607      	mov	r7, r0
 8009d0a:	d1e9      	bne.n	8009ce0 <__pow5mult+0x20>
 8009d0c:	4638      	mov	r0, r7
 8009d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d12:	4631      	mov	r1, r6
 8009d14:	4632      	mov	r2, r6
 8009d16:	4640      	mov	r0, r8
 8009d18:	f7ff fe6a 	bl	80099f0 <__multiply>
 8009d1c:	6030      	str	r0, [r6, #0]
 8009d1e:	6005      	str	r5, [r0, #0]
 8009d20:	4606      	mov	r6, r0
 8009d22:	e7e0      	b.n	8009ce6 <__pow5mult+0x26>
 8009d24:	4607      	mov	r7, r0
 8009d26:	e7d9      	b.n	8009cdc <__pow5mult+0x1c>
 8009d28:	1e5d      	subs	r5, r3, #1
 8009d2a:	4a09      	ldr	r2, [pc, #36]	; (8009d50 <__pow5mult+0x90>)
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8009d32:	f7ff fceb 	bl	800970c <__multadd>
 8009d36:	4607      	mov	r7, r0
 8009d38:	e7ca      	b.n	8009cd0 <__pow5mult+0x10>
 8009d3a:	4640      	mov	r0, r8
 8009d3c:	f240 2171 	movw	r1, #625	; 0x271
 8009d40:	f7ff fe4c 	bl	80099dc <__i2b>
 8009d44:	4606      	mov	r6, r0
 8009d46:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	6030      	str	r0, [r6, #0]
 8009d4e:	e7ca      	b.n	8009ce6 <__pow5mult+0x26>
 8009d50:	0800cc80 	.word	0x0800cc80

08009d54 <__lshift>:
 8009d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d58:	4617      	mov	r7, r2
 8009d5a:	690a      	ldr	r2, [r1, #16]
 8009d5c:	688b      	ldr	r3, [r1, #8]
 8009d5e:	117e      	asrs	r6, r7, #5
 8009d60:	b083      	sub	sp, #12
 8009d62:	18b4      	adds	r4, r6, r2
 8009d64:	9401      	str	r4, [sp, #4]
 8009d66:	3401      	adds	r4, #1
 8009d68:	429c      	cmp	r4, r3
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	4680      	mov	r8, r0
 8009d6e:	6849      	ldr	r1, [r1, #4]
 8009d70:	dd03      	ble.n	8009d7a <__lshift+0x26>
 8009d72:	005b      	lsls	r3, r3, #1
 8009d74:	3101      	adds	r1, #1
 8009d76:	429c      	cmp	r4, r3
 8009d78:	dcfb      	bgt.n	8009d72 <__lshift+0x1e>
 8009d7a:	4640      	mov	r0, r8
 8009d7c:	f7ff fc96 	bl	80096ac <_Balloc>
 8009d80:	2e00      	cmp	r6, #0
 8009d82:	f100 0114 	add.w	r1, r0, #20
 8009d86:	dd1f      	ble.n	8009dc8 <__lshift+0x74>
 8009d88:	2301      	movs	r3, #1
 8009d8a:	1e72      	subs	r2, r6, #1
 8009d8c:	f04f 0c00 	mov.w	ip, #0
 8009d90:	42b3      	cmp	r3, r6
 8009d92:	f8c1 c000 	str.w	ip, [r1]
 8009d96:	ea02 0103 	and.w	r1, r2, r3
 8009d9a:	f100 0218 	add.w	r2, r0, #24
 8009d9e:	d010      	beq.n	8009dc2 <__lshift+0x6e>
 8009da0:	b131      	cbz	r1, 8009db0 <__lshift+0x5c>
 8009da2:	2302      	movs	r3, #2
 8009da4:	42b3      	cmp	r3, r6
 8009da6:	f8c2 c000 	str.w	ip, [r2]
 8009daa:	f100 021c 	add.w	r2, r0, #28
 8009dae:	d008      	beq.n	8009dc2 <__lshift+0x6e>
 8009db0:	4611      	mov	r1, r2
 8009db2:	3302      	adds	r3, #2
 8009db4:	f841 cb04 	str.w	ip, [r1], #4
 8009db8:	f8c2 c004 	str.w	ip, [r2, #4]
 8009dbc:	1d0a      	adds	r2, r1, #4
 8009dbe:	42b3      	cmp	r3, r6
 8009dc0:	d1f6      	bne.n	8009db0 <__lshift+0x5c>
 8009dc2:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8009dc6:	3114      	adds	r1, #20
 8009dc8:	692e      	ldr	r6, [r5, #16]
 8009dca:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8009dce:	3614      	adds	r6, #20
 8009dd0:	f017 071f 	ands.w	r7, r7, #31
 8009dd4:	f105 0e14 	add.w	lr, r5, #20
 8009dd8:	9700      	str	r7, [sp, #0]
 8009dda:	d05b      	beq.n	8009e94 <__lshift+0x140>
 8009ddc:	f8de 2000 	ldr.w	r2, [lr]
 8009de0:	fa02 f207 	lsl.w	r2, r2, r7
 8009de4:	f105 0318 	add.w	r3, r5, #24
 8009de8:	f841 2b04 	str.w	r2, [r1], #4
 8009dec:	ea6f 090e 	mvn.w	r9, lr
 8009df0:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8009df4:	eb06 0a09 	add.w	sl, r6, r9
 8009df8:	f1c7 0e20 	rsb	lr, r7, #32
 8009dfc:	429e      	cmp	r6, r3
 8009dfe:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 8009e02:	fa22 f90e 	lsr.w	r9, r2, lr
 8009e06:	d931      	bls.n	8009e6c <__lshift+0x118>
 8009e08:	f1ba 0f00 	cmp.w	sl, #0
 8009e0c:	d00f      	beq.n	8009e2e <__lshift+0xda>
 8009e0e:	681f      	ldr	r7, [r3, #0]
 8009e10:	9b00      	ldr	r3, [sp, #0]
 8009e12:	fa07 f703 	lsl.w	r7, r7, r3
 8009e16:	ea49 0207 	orr.w	r2, r9, r7
 8009e1a:	f105 031c 	add.w	r3, r5, #28
 8009e1e:	f841 2b04 	str.w	r2, [r1], #4
 8009e22:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8009e26:	429e      	cmp	r6, r3
 8009e28:	fa27 f90e 	lsr.w	r9, r7, lr
 8009e2c:	d91e      	bls.n	8009e6c <__lshift+0x118>
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	f8dd b000 	ldr.w	fp, [sp]
 8009e34:	460f      	mov	r7, r1
 8009e36:	fa02 fc0b 	lsl.w	ip, r2, fp
 8009e3a:	ea49 090c 	orr.w	r9, r9, ip
 8009e3e:	f847 9b04 	str.w	r9, [r7], #4
 8009e42:	461a      	mov	r2, r3
 8009e44:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009e48:	f852 3b04 	ldr.w	r3, [r2], #4
 8009e4c:	fa0a fc0b 	lsl.w	ip, sl, fp
 8009e50:	fa23 fb0e 	lsr.w	fp, r3, lr
 8009e54:	ea4b 0a0c 	orr.w	sl, fp, ip
 8009e58:	4613      	mov	r3, r2
 8009e5a:	f8c1 a004 	str.w	sl, [r1, #4]
 8009e5e:	f853 9b04 	ldr.w	r9, [r3], #4
 8009e62:	1d39      	adds	r1, r7, #4
 8009e64:	429e      	cmp	r6, r3
 8009e66:	fa29 f90e 	lsr.w	r9, r9, lr
 8009e6a:	d8e0      	bhi.n	8009e2e <__lshift+0xda>
 8009e6c:	f8c1 9000 	str.w	r9, [r1]
 8009e70:	f1b9 0f00 	cmp.w	r9, #0
 8009e74:	d001      	beq.n	8009e7a <__lshift+0x126>
 8009e76:	9c01      	ldr	r4, [sp, #4]
 8009e78:	3402      	adds	r4, #2
 8009e7a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009e7e:	686a      	ldr	r2, [r5, #4]
 8009e80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e84:	3c01      	subs	r4, #1
 8009e86:	6104      	str	r4, [r0, #16]
 8009e88:	6029      	str	r1, [r5, #0]
 8009e8a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009e8e:	b003      	add	sp, #12
 8009e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e94:	ea6f 030e 	mvn.w	r3, lr
 8009e98:	f8de 7000 	ldr.w	r7, [lr]
 8009e9c:	f105 0218 	add.w	r2, r5, #24
 8009ea0:	18f3      	adds	r3, r6, r3
 8009ea2:	4296      	cmp	r6, r2
 8009ea4:	f841 7b04 	str.w	r7, [r1], #4
 8009ea8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009eac:	d9e5      	bls.n	8009e7a <__lshift+0x126>
 8009eae:	b133      	cbz	r3, 8009ebe <__lshift+0x16a>
 8009eb0:	6813      	ldr	r3, [r2, #0]
 8009eb2:	f105 021c 	add.w	r2, r5, #28
 8009eb6:	4296      	cmp	r6, r2
 8009eb8:	f841 3b04 	str.w	r3, [r1], #4
 8009ebc:	d9dd      	bls.n	8009e7a <__lshift+0x126>
 8009ebe:	4694      	mov	ip, r2
 8009ec0:	460f      	mov	r7, r1
 8009ec2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ec6:	f847 3b04 	str.w	r3, [r7], #4
 8009eca:	6853      	ldr	r3, [r2, #4]
 8009ecc:	f10c 0204 	add.w	r2, ip, #4
 8009ed0:	604b      	str	r3, [r1, #4]
 8009ed2:	1d39      	adds	r1, r7, #4
 8009ed4:	4296      	cmp	r6, r2
 8009ed6:	d8f2      	bhi.n	8009ebe <__lshift+0x16a>
 8009ed8:	e7cf      	b.n	8009e7a <__lshift+0x126>
 8009eda:	bf00      	nop

08009edc <__mcmp>:
 8009edc:	b4f0      	push	{r4, r5, r6, r7}
 8009ede:	690b      	ldr	r3, [r1, #16]
 8009ee0:	4605      	mov	r5, r0
 8009ee2:	6900      	ldr	r0, [r0, #16]
 8009ee4:	1ac0      	subs	r0, r0, r3
 8009ee6:	d124      	bne.n	8009f32 <__mcmp+0x56>
 8009ee8:	1d1a      	adds	r2, r3, #4
 8009eea:	0094      	lsls	r4, r2, #2
 8009eec:	192b      	adds	r3, r5, r4
 8009eee:	1d1e      	adds	r6, r3, #4
 8009ef0:	1909      	adds	r1, r1, r4
 8009ef2:	3514      	adds	r5, #20
 8009ef4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8009ef8:	680a      	ldr	r2, [r1, #0]
 8009efa:	43ef      	mvns	r7, r5
 8009efc:	19be      	adds	r6, r7, r6
 8009efe:	4294      	cmp	r4, r2
 8009f00:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8009f04:	d110      	bne.n	8009f28 <__mcmp+0x4c>
 8009f06:	429d      	cmp	r5, r3
 8009f08:	d213      	bcs.n	8009f32 <__mcmp+0x56>
 8009f0a:	b13e      	cbz	r6, 8009f1c <__mcmp+0x40>
 8009f0c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009f10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f14:	4294      	cmp	r4, r2
 8009f16:	d107      	bne.n	8009f28 <__mcmp+0x4c>
 8009f18:	429d      	cmp	r5, r3
 8009f1a:	d20a      	bcs.n	8009f32 <__mcmp+0x56>
 8009f1c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009f20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f24:	4294      	cmp	r4, r2
 8009f26:	d0f1      	beq.n	8009f0c <__mcmp+0x30>
 8009f28:	42a2      	cmp	r2, r4
 8009f2a:	bf94      	ite	ls
 8009f2c:	2001      	movls	r0, #1
 8009f2e:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f32:	bcf0      	pop	{r4, r5, r6, r7}
 8009f34:	4770      	bx	lr
 8009f36:	bf00      	nop

08009f38 <__mdiff>:
 8009f38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3c:	460f      	mov	r7, r1
 8009f3e:	4605      	mov	r5, r0
 8009f40:	4611      	mov	r1, r2
 8009f42:	4638      	mov	r0, r7
 8009f44:	4693      	mov	fp, r2
 8009f46:	f7ff ffc9 	bl	8009edc <__mcmp>
 8009f4a:	1e04      	subs	r4, r0, #0
 8009f4c:	f000 80f1 	beq.w	800a132 <__mdiff+0x1fa>
 8009f50:	f2c0 80ea 	blt.w	800a128 <__mdiff+0x1f0>
 8009f54:	2400      	movs	r4, #0
 8009f56:	4628      	mov	r0, r5
 8009f58:	6879      	ldr	r1, [r7, #4]
 8009f5a:	f7ff fba7 	bl	80096ac <_Balloc>
 8009f5e:	f8db 6014 	ldr.w	r6, [fp, #20]
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	f8db 5010 	ldr.w	r5, [fp, #16]
 8009f68:	60c4      	str	r4, [r0, #12]
 8009f6a:	fa1f fc82 	uxth.w	ip, r2
 8009f6e:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 8009f72:	b2b4      	uxth	r4, r6
 8009f74:	ebc4 060c 	rsb	r6, r4, ip
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8009f7e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009f82:	f10b 0114 	add.w	r1, fp, #20
 8009f86:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 8009f8a:	f105 0814 	add.w	r8, r5, #20
 8009f8e:	43c9      	mvns	r1, r1
 8009f90:	b2b4      	uxth	r4, r6
 8009f92:	f10b 0618 	add.w	r6, fp, #24
 8009f96:	eb08 0201 	add.w	r2, r8, r1
 8009f9a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009f9e:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 8009fa2:	f100 0518 	add.w	r5, r0, #24
 8009fa6:	45b0      	cmp	r8, r6
 8009fa8:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8009fac:	6144      	str	r4, [r0, #20]
 8009fae:	f109 0914 	add.w	r9, r9, #20
 8009fb2:	f107 0c18 	add.w	ip, r7, #24
 8009fb6:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8009fba:	462a      	mov	r2, r5
 8009fbc:	d952      	bls.n	800a064 <__mdiff+0x12c>
 8009fbe:	b1d9      	cbz	r1, 8009ff8 <__mdiff+0xc0>
 8009fc0:	f8dc 2000 	ldr.w	r2, [ip]
 8009fc4:	6836      	ldr	r6, [r6, #0]
 8009fc6:	fa1a fe82 	uxtah	lr, sl, r2
 8009fca:	0c31      	lsrs	r1, r6, #16
 8009fcc:	b2b4      	uxth	r4, r6
 8009fce:	ebc4 060e 	rsb	r6, r4, lr
 8009fd2:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 8009fd6:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 8009fda:	b2b2      	uxth	r2, r6
 8009fdc:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 8009fe0:	f10b 061c 	add.w	r6, fp, #28
 8009fe4:	602c      	str	r4, [r5, #0]
 8009fe6:	45b0      	cmp	r8, r6
 8009fe8:	f100 051c 	add.w	r5, r0, #28
 8009fec:	f107 0c1c 	add.w	ip, r7, #28
 8009ff0:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8009ff4:	462a      	mov	r2, r5
 8009ff6:	d935      	bls.n	800a064 <__mdiff+0x12c>
 8009ff8:	4662      	mov	r2, ip
 8009ffa:	4637      	mov	r7, r6
 8009ffc:	f852 1b04 	ldr.w	r1, [r2], #4
 800a000:	f857 4b04 	ldr.w	r4, [r7], #4
 800a004:	fa1a fe81 	uxtah	lr, sl, r1
 800a008:	fa1f fb84 	uxth.w	fp, r4
 800a00c:	0c24      	lsrs	r4, r4, #16
 800a00e:	ebcb 0a0e 	rsb	sl, fp, lr
 800a012:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 800a016:	eb01 442a 	add.w	r4, r1, sl, asr #16
 800a01a:	fa1f fe8a 	uxth.w	lr, sl
 800a01e:	4629      	mov	r1, r5
 800a020:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 800a024:	f841 bb04 	str.w	fp, [r1], #4
 800a028:	f8dc c004 	ldr.w	ip, [ip, #4]
 800a02c:	6876      	ldr	r6, [r6, #4]
 800a02e:	fa1f fa8c 	uxth.w	sl, ip
 800a032:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 800a036:	fa1f fb86 	uxth.w	fp, r6
 800a03a:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800a03e:	ebcb 0404 	rsb	r4, fp, r4
 800a042:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 800a046:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 800a04a:	b2a6      	uxth	r6, r4
 800a04c:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 800a050:	1d3e      	adds	r6, r7, #4
 800a052:	606c      	str	r4, [r5, #4]
 800a054:	1d0d      	adds	r5, r1, #4
 800a056:	45b0      	cmp	r8, r6
 800a058:	f102 0c04 	add.w	ip, r2, #4
 800a05c:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800a060:	462a      	mov	r2, r5
 800a062:	d8c9      	bhi.n	8009ff8 <__mdiff+0xc0>
 800a064:	45e1      	cmp	r9, ip
 800a066:	d955      	bls.n	800a114 <__mdiff+0x1dc>
 800a068:	4662      	mov	r2, ip
 800a06a:	ea6f 040c 	mvn.w	r4, ip
 800a06e:	f852 1b04 	ldr.w	r1, [r2], #4
 800a072:	fa1a fe81 	uxtah	lr, sl, r1
 800a076:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a07a:	eb08 482e 	add.w	r8, r8, lr, asr #16
 800a07e:	fa1f fa8e 	uxth.w	sl, lr
 800a082:	4629      	mov	r1, r5
 800a084:	eb09 0604 	add.w	r6, r9, r4
 800a088:	4591      	cmp	r9, r2
 800a08a:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 800a08e:	f841 4b04 	str.w	r4, [r1], #4
 800a092:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800a096:	ea4f 4828 	mov.w	r8, r8, asr #16
 800a09a:	d933      	bls.n	800a104 <__mdiff+0x1cc>
 800a09c:	b186      	cbz	r6, 800a0c0 <__mdiff+0x188>
 800a09e:	f852 4b04 	ldr.w	r4, [r2], #4
 800a0a2:	fa18 fe84 	uxtah	lr, r8, r4
 800a0a6:	0c26      	lsrs	r6, r4, #16
 800a0a8:	eb06 462e 	add.w	r6, r6, lr, asr #16
 800a0ac:	fa1f f88e 	uxth.w	r8, lr
 800a0b0:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 800a0b4:	4591      	cmp	r9, r2
 800a0b6:	f841 4b04 	str.w	r4, [r1], #4
 800a0ba:	ea4f 4826 	mov.w	r8, r6, asr #16
 800a0be:	d921      	bls.n	800a104 <__mdiff+0x1cc>
 800a0c0:	4617      	mov	r7, r2
 800a0c2:	460e      	mov	r6, r1
 800a0c4:	f857 4b04 	ldr.w	r4, [r7], #4
 800a0c8:	fa18 fe84 	uxtah	lr, r8, r4
 800a0cc:	0c24      	lsrs	r4, r4, #16
 800a0ce:	eb04 442e 	add.w	r4, r4, lr, asr #16
 800a0d2:	fa1f f88e 	uxth.w	r8, lr
 800a0d6:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 800a0da:	f846 eb04 	str.w	lr, [r6], #4
 800a0de:	6852      	ldr	r2, [r2, #4]
 800a0e0:	fa1f f882 	uxth.w	r8, r2
 800a0e4:	eb08 4424 	add.w	r4, r8, r4, asr #16
 800a0e8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a0ec:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 800a0f0:	b2a4      	uxth	r4, r4
 800a0f2:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800a0f6:	1d3a      	adds	r2, r7, #4
 800a0f8:	604c      	str	r4, [r1, #4]
 800a0fa:	1d31      	adds	r1, r6, #4
 800a0fc:	4591      	cmp	r9, r2
 800a0fe:	ea4f 482e 	mov.w	r8, lr, asr #16
 800a102:	d8dd      	bhi.n	800a0c0 <__mdiff+0x188>
 800a104:	ea6f 010c 	mvn.w	r1, ip
 800a108:	eb01 0209 	add.w	r2, r1, r9
 800a10c:	f022 0103 	bic.w	r1, r2, #3
 800a110:	1d0a      	adds	r2, r1, #4
 800a112:	18aa      	adds	r2, r5, r2
 800a114:	3a04      	subs	r2, #4
 800a116:	b924      	cbnz	r4, 800a122 <__mdiff+0x1ea>
 800a118:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a11c:	3b01      	subs	r3, #1
 800a11e:	2900      	cmp	r1, #0
 800a120:	d0fa      	beq.n	800a118 <__mdiff+0x1e0>
 800a122:	6103      	str	r3, [r0, #16]
 800a124:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a128:	463b      	mov	r3, r7
 800a12a:	2401      	movs	r4, #1
 800a12c:	465f      	mov	r7, fp
 800a12e:	469b      	mov	fp, r3
 800a130:	e711      	b.n	8009f56 <__mdiff+0x1e>
 800a132:	4628      	mov	r0, r5
 800a134:	4621      	mov	r1, r4
 800a136:	f7ff fab9 	bl	80096ac <_Balloc>
 800a13a:	2201      	movs	r2, #1
 800a13c:	6102      	str	r2, [r0, #16]
 800a13e:	6144      	str	r4, [r0, #20]
 800a140:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a144 <__ulp>:
 800a144:	2300      	movs	r3, #0
 800a146:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800a14a:	400b      	ands	r3, r1
 800a14c:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 800a150:	2800      	cmp	r0, #0
 800a152:	dd02      	ble.n	800a15a <__ulp+0x16>
 800a154:	4601      	mov	r1, r0
 800a156:	2000      	movs	r0, #0
 800a158:	4770      	bx	lr
 800a15a:	4241      	negs	r1, r0
 800a15c:	150b      	asrs	r3, r1, #20
 800a15e:	2100      	movs	r1, #0
 800a160:	2b13      	cmp	r3, #19
 800a162:	dd0b      	ble.n	800a17c <__ulp+0x38>
 800a164:	2b32      	cmp	r3, #50	; 0x32
 800a166:	dd02      	ble.n	800a16e <__ulp+0x2a>
 800a168:	2201      	movs	r2, #1
 800a16a:	4610      	mov	r0, r2
 800a16c:	4770      	bx	lr
 800a16e:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 800a172:	2301      	movs	r3, #1
 800a174:	fa03 f200 	lsl.w	r2, r3, r0
 800a178:	4610      	mov	r0, r2
 800a17a:	4770      	bx	lr
 800a17c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a180:	fa41 f103 	asr.w	r1, r1, r3
 800a184:	2000      	movs	r0, #0
 800a186:	4770      	bx	lr

0800a188 <__b2d>:
 800a188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a18c:	6906      	ldr	r6, [r0, #16]
 800a18e:	4688      	mov	r8, r1
 800a190:	1d31      	adds	r1, r6, #4
 800a192:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 800a196:	4634      	mov	r4, r6
 800a198:	f100 0714 	add.w	r7, r0, #20
 800a19c:	f854 5b04 	ldr.w	r5, [r4], #4
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f7ff fbcf 	bl	8009944 <__hi0bits>
 800a1a6:	f1c0 0320 	rsb	r3, r0, #32
 800a1aa:	280a      	cmp	r0, #10
 800a1ac:	f8c8 3000 	str.w	r3, [r8]
 800a1b0:	4632      	mov	r2, r6
 800a1b2:	dc17      	bgt.n	800a1e4 <__b2d+0x5c>
 800a1b4:	42b7      	cmp	r7, r6
 800a1b6:	f1c0 020b 	rsb	r2, r0, #11
 800a1ba:	bf38      	it	cc
 800a1bc:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800a1c0:	fa25 f302 	lsr.w	r3, r5, r2
 800a1c4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a1c8:	bf34      	ite	cc
 800a1ca:	fa24 f202 	lsrcc.w	r2, r4, r2
 800a1ce:	2200      	movcs	r2, #0
 800a1d0:	3015      	adds	r0, #21
 800a1d2:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 800a1d6:	fa05 f500 	lsl.w	r5, r5, r0
 800a1da:	ea42 0005 	orr.w	r0, r2, r5
 800a1de:	4619      	mov	r1, r3
 800a1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1e4:	42b7      	cmp	r7, r6
 800a1e6:	d31f      	bcc.n	800a228 <__b2d+0xa0>
 800a1e8:	2400      	movs	r4, #0
 800a1ea:	f1b0 060b 	subs.w	r6, r0, #11
 800a1ee:	d021      	beq.n	800a234 <__b2d+0xac>
 800a1f0:	42ba      	cmp	r2, r7
 800a1f2:	fa05 f506 	lsl.w	r5, r5, r6
 800a1f6:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 800a1fa:	bf88      	it	hi
 800a1fc:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 800a200:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800a204:	fa24 fc01 	lsr.w	ip, r4, r1
 800a208:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a20c:	bf88      	it	hi
 800a20e:	fa22 f101 	lsrhi.w	r1, r2, r1
 800a212:	ea45 030c 	orr.w	r3, r5, ip
 800a216:	bf98      	it	ls
 800a218:	2100      	movls	r1, #0
 800a21a:	fa04 f406 	lsl.w	r4, r4, r6
 800a21e:	ea41 0004 	orr.w	r0, r1, r4
 800a222:	4619      	mov	r1, r3
 800a224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a228:	1f32      	subs	r2, r6, #4
 800a22a:	f1b0 060b 	subs.w	r6, r0, #11
 800a22e:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800a232:	d1dd      	bne.n	800a1f0 <__b2d+0x68>
 800a234:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800a238:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800a23c:	4620      	mov	r0, r4
 800a23e:	4619      	mov	r1, r3
 800a240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a244 <__d2b>:
 800a244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a248:	b083      	sub	sp, #12
 800a24a:	2101      	movs	r1, #1
 800a24c:	461d      	mov	r5, r3
 800a24e:	4614      	mov	r4, r2
 800a250:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a252:	f7ff fa2b 	bl	80096ac <_Balloc>
 800a256:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800a25a:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800a25e:	4680      	mov	r8, r0
 800a260:	46a9      	mov	r9, r5
 800a262:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 800a266:	b10e      	cbz	r6, 800a26c <__d2b+0x28>
 800a268:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800a26c:	9001      	str	r0, [sp, #4]
 800a26e:	2c00      	cmp	r4, #0
 800a270:	d024      	beq.n	800a2bc <__d2b+0x78>
 800a272:	aa02      	add	r2, sp, #8
 800a274:	4668      	mov	r0, sp
 800a276:	f842 4d08 	str.w	r4, [r2, #-8]!
 800a27a:	f7ff fb81 	bl	8009980 <__lo0bits>
 800a27e:	9b01      	ldr	r3, [sp, #4]
 800a280:	2800      	cmp	r0, #0
 800a282:	d131      	bne.n	800a2e8 <__d2b+0xa4>
 800a284:	9c00      	ldr	r4, [sp, #0]
 800a286:	f8c8 4014 	str.w	r4, [r8, #20]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	bf0c      	ite	eq
 800a28e:	2401      	moveq	r4, #1
 800a290:	2402      	movne	r4, #2
 800a292:	f8c8 3018 	str.w	r3, [r8, #24]
 800a296:	f8c8 4010 	str.w	r4, [r8, #16]
 800a29a:	b9de      	cbnz	r6, 800a2d4 <__d2b+0x90>
 800a29c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800a2a0:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800a2a4:	6910      	ldr	r0, [r2, #16]
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	f7ff fb4c 	bl	8009944 <__hi0bits>
 800a2ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2ae:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800a2b2:	6008      	str	r0, [r1, #0]
 800a2b4:	4640      	mov	r0, r8
 800a2b6:	b003      	add	sp, #12
 800a2b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2bc:	a801      	add	r0, sp, #4
 800a2be:	f7ff fb5f 	bl	8009980 <__lo0bits>
 800a2c2:	9901      	ldr	r1, [sp, #4]
 800a2c4:	2401      	movs	r4, #1
 800a2c6:	f8c8 1014 	str.w	r1, [r8, #20]
 800a2ca:	f8c8 4010 	str.w	r4, [r8, #16]
 800a2ce:	3020      	adds	r0, #32
 800a2d0:	2e00      	cmp	r6, #0
 800a2d2:	d0e3      	beq.n	800a29c <__d2b+0x58>
 800a2d4:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800a2d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2da:	eb09 0200 	add.w	r2, r9, r0
 800a2de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a2e2:	603a      	str	r2, [r7, #0]
 800a2e4:	6018      	str	r0, [r3, #0]
 800a2e6:	e7e5      	b.n	800a2b4 <__d2b+0x70>
 800a2e8:	f1c0 0120 	rsb	r1, r0, #32
 800a2ec:	9a00      	ldr	r2, [sp, #0]
 800a2ee:	fa03 f401 	lsl.w	r4, r3, r1
 800a2f2:	ea44 0102 	orr.w	r1, r4, r2
 800a2f6:	fa23 f300 	lsr.w	r3, r3, r0
 800a2fa:	f8c8 1014 	str.w	r1, [r8, #20]
 800a2fe:	9301      	str	r3, [sp, #4]
 800a300:	e7c3      	b.n	800a28a <__d2b+0x46>
 800a302:	bf00      	nop

0800a304 <__ratio>:
 800a304:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a306:	b083      	sub	sp, #12
 800a308:	460e      	mov	r6, r1
 800a30a:	4669      	mov	r1, sp
 800a30c:	4607      	mov	r7, r0
 800a30e:	f7ff ff3b 	bl	800a188 <__b2d>
 800a312:	4604      	mov	r4, r0
 800a314:	460d      	mov	r5, r1
 800a316:	4630      	mov	r0, r6
 800a318:	a901      	add	r1, sp, #4
 800a31a:	f7ff ff35 	bl	800a188 <__b2d>
 800a31e:	4602      	mov	r2, r0
 800a320:	460b      	mov	r3, r1
 800a322:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800a326:	693f      	ldr	r7, [r7, #16]
 800a328:	6936      	ldr	r6, [r6, #16]
 800a32a:	1a41      	subs	r1, r0, r1
 800a32c:	ebc6 0e07 	rsb	lr, r6, r7
 800a330:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 800a334:	f1bc 0f00 	cmp.w	ip, #0
 800a338:	4616      	mov	r6, r2
 800a33a:	461f      	mov	r7, r3
 800a33c:	dd07      	ble.n	800a34e <__ratio+0x4a>
 800a33e:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 800a342:	4620      	mov	r0, r4
 800a344:	4629      	mov	r1, r5
 800a346:	f001 ffb9 	bl	800c2bc <__aeabi_ddiv>
 800a34a:	b003      	add	sp, #12
 800a34c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a34e:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 800a352:	463b      	mov	r3, r7
 800a354:	e7f5      	b.n	800a342 <__ratio+0x3e>
 800a356:	bf00      	nop

0800a358 <_mprec_log10>:
 800a358:	2817      	cmp	r0, #23
 800a35a:	b538      	push	{r3, r4, r5, lr}
 800a35c:	dd27      	ble.n	800a3ae <_mprec_log10+0x56>
 800a35e:	2100      	movs	r1, #0
 800a360:	2300      	movs	r3, #0
 800a362:	1e45      	subs	r5, r0, #1
 800a364:	2200      	movs	r2, #0
 800a366:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800a36a:	2000      	movs	r0, #0
 800a36c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800a370:	f001 fe7a 	bl	800c068 <__aeabi_dmul>
 800a374:	462c      	mov	r4, r5
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	f005 0501 	and.w	r5, r5, #1
 800a37e:	b19c      	cbz	r4, 800a3a8 <_mprec_log10+0x50>
 800a380:	b965      	cbnz	r5, 800a39c <_mprec_log10+0x44>
 800a382:	4619      	mov	r1, r3
 800a384:	2300      	movs	r3, #0
 800a386:	4610      	mov	r0, r2
 800a388:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800a38c:	2200      	movs	r2, #0
 800a38e:	f001 fe6b 	bl	800c068 <__aeabi_dmul>
 800a392:	2300      	movs	r3, #0
 800a394:	3c01      	subs	r4, #1
 800a396:	2200      	movs	r2, #0
 800a398:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800a39c:	f001 fe64 	bl	800c068 <__aeabi_dmul>
 800a3a0:	3c01      	subs	r4, #1
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	d1ec      	bne.n	800a382 <_mprec_log10+0x2a>
 800a3a8:	4610      	mov	r0, r2
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	bd38      	pop	{r3, r4, r5, pc}
 800a3ae:	4b03      	ldr	r3, [pc, #12]	; (800a3bc <_mprec_log10+0x64>)
 800a3b0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800a3b4:	e9d0 2300 	ldrd	r2, r3, [r0]
 800a3b8:	e7f6      	b.n	800a3a8 <_mprec_log10+0x50>
 800a3ba:	bf00      	nop
 800a3bc:	0800cc90 	.word	0x0800cc90

0800a3c0 <__copybits>:
 800a3c0:	b4f0      	push	{r4, r5, r6, r7}
 800a3c2:	6916      	ldr	r6, [r2, #16]
 800a3c4:	4694      	mov	ip, r2
 800a3c6:	3901      	subs	r1, #1
 800a3c8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3cc:	114f      	asrs	r7, r1, #5
 800a3ce:	f10c 0314 	add.w	r3, ip, #20
 800a3d2:	3614      	adds	r6, #20
 800a3d4:	1c7a      	adds	r2, r7, #1
 800a3d6:	42b3      	cmp	r3, r6
 800a3d8:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 800a3dc:	d227      	bcs.n	800a42e <__copybits+0x6e>
 800a3de:	43da      	mvns	r2, r3
 800a3e0:	f8dc 4014 	ldr.w	r4, [ip, #20]
 800a3e4:	4601      	mov	r1, r0
 800a3e6:	f10c 0318 	add.w	r3, ip, #24
 800a3ea:	18b2      	adds	r2, r6, r2
 800a3ec:	429e      	cmp	r6, r3
 800a3ee:	f841 4b04 	str.w	r4, [r1], #4
 800a3f2:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800a3f6:	d913      	bls.n	800a420 <__copybits+0x60>
 800a3f8:	b132      	cbz	r2, 800a408 <__copybits+0x48>
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	f10c 031c 	add.w	r3, ip, #28
 800a400:	429e      	cmp	r6, r3
 800a402:	f841 2b04 	str.w	r2, [r1], #4
 800a406:	d90b      	bls.n	800a420 <__copybits+0x60>
 800a408:	461d      	mov	r5, r3
 800a40a:	460c      	mov	r4, r1
 800a40c:	f855 2b04 	ldr.w	r2, [r5], #4
 800a410:	f844 2b04 	str.w	r2, [r4], #4
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	604b      	str	r3, [r1, #4]
 800a418:	1d2b      	adds	r3, r5, #4
 800a41a:	1d21      	adds	r1, r4, #4
 800a41c:	429e      	cmp	r6, r3
 800a41e:	d8f3      	bhi.n	800a408 <__copybits+0x48>
 800a420:	ebcc 0106 	rsb	r1, ip, r6
 800a424:	3915      	subs	r1, #21
 800a426:	f021 0203 	bic.w	r2, r1, #3
 800a42a:	1d13      	adds	r3, r2, #4
 800a42c:	18c0      	adds	r0, r0, r3
 800a42e:	4287      	cmp	r7, r0
 800a430:	d915      	bls.n	800a45e <__copybits+0x9e>
 800a432:	4603      	mov	r3, r0
 800a434:	2100      	movs	r1, #0
 800a436:	f843 1b04 	str.w	r1, [r3], #4
 800a43a:	43c0      	mvns	r0, r0
 800a43c:	183a      	adds	r2, r7, r0
 800a43e:	429f      	cmp	r7, r3
 800a440:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800a444:	d90b      	bls.n	800a45e <__copybits+0x9e>
 800a446:	b118      	cbz	r0, 800a450 <__copybits+0x90>
 800a448:	f843 1b04 	str.w	r1, [r3], #4
 800a44c:	429f      	cmp	r7, r3
 800a44e:	d906      	bls.n	800a45e <__copybits+0x9e>
 800a450:	461a      	mov	r2, r3
 800a452:	f842 1b04 	str.w	r1, [r2], #4
 800a456:	6059      	str	r1, [r3, #4]
 800a458:	1d13      	adds	r3, r2, #4
 800a45a:	429f      	cmp	r7, r3
 800a45c:	d8f8      	bhi.n	800a450 <__copybits+0x90>
 800a45e:	bcf0      	pop	{r4, r5, r6, r7}
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop

0800a464 <__any_on>:
 800a464:	b430      	push	{r4, r5}
 800a466:	6904      	ldr	r4, [r0, #16]
 800a468:	114a      	asrs	r2, r1, #5
 800a46a:	4294      	cmp	r4, r2
 800a46c:	f100 0314 	add.w	r3, r0, #20
 800a470:	da22      	bge.n	800a4b8 <__any_on+0x54>
 800a472:	4622      	mov	r2, r4
 800a474:	3204      	adds	r2, #4
 800a476:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a47a:	1d01      	adds	r1, r0, #4
 800a47c:	428b      	cmp	r3, r1
 800a47e:	d229      	bcs.n	800a4d4 <__any_on+0x70>
 800a480:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800a484:	b972      	cbnz	r2, 800a4a4 <__any_on+0x40>
 800a486:	1ac1      	subs	r1, r0, r3
 800a488:	1cca      	adds	r2, r1, #3
 800a48a:	0752      	lsls	r2, r2, #29
 800a48c:	d40d      	bmi.n	800a4aa <__any_on+0x46>
 800a48e:	4283      	cmp	r3, r0
 800a490:	d220      	bcs.n	800a4d4 <__any_on+0x70>
 800a492:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a496:	3804      	subs	r0, #4
 800a498:	b922      	cbnz	r2, 800a4a4 <__any_on+0x40>
 800a49a:	f850 1c04 	ldr.w	r1, [r0, #-4]
 800a49e:	3804      	subs	r0, #4
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	d0f4      	beq.n	800a48e <__any_on+0x2a>
 800a4a4:	2001      	movs	r0, #1
 800a4a6:	bc30      	pop	{r4, r5}
 800a4a8:	4770      	bx	lr
 800a4aa:	4283      	cmp	r3, r0
 800a4ac:	d212      	bcs.n	800a4d4 <__any_on+0x70>
 800a4ae:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 800a4b2:	2900      	cmp	r1, #0
 800a4b4:	d0eb      	beq.n	800a48e <__any_on+0x2a>
 800a4b6:	e7f5      	b.n	800a4a4 <__any_on+0x40>
 800a4b8:	dddc      	ble.n	800a474 <__any_on+0x10>
 800a4ba:	f011 011f 	ands.w	r1, r1, #31
 800a4be:	d0d9      	beq.n	800a474 <__any_on+0x10>
 800a4c0:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 800a4c4:	6964      	ldr	r4, [r4, #20]
 800a4c6:	fa24 f501 	lsr.w	r5, r4, r1
 800a4ca:	fa05 f101 	lsl.w	r1, r5, r1
 800a4ce:	42a1      	cmp	r1, r4
 800a4d0:	d1e8      	bne.n	800a4a4 <__any_on+0x40>
 800a4d2:	e7cf      	b.n	800a474 <__any_on+0x10>
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	e7e6      	b.n	800a4a6 <__any_on+0x42>

0800a4d8 <__fpclassifyd>:
 800a4d8:	460b      	mov	r3, r1
 800a4da:	b161      	cbz	r1, 800a4f6 <__fpclassifyd+0x1e>
 800a4dc:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800a4e0:	d009      	beq.n	800a4f6 <__fpclassifyd+0x1e>
 800a4e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a4e6:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 800a4ea:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800a4ee:	4291      	cmp	r1, r2
 800a4f0:	d805      	bhi.n	800a4fe <__fpclassifyd+0x26>
 800a4f2:	2004      	movs	r0, #4
 800a4f4:	4770      	bx	lr
 800a4f6:	2800      	cmp	r0, #0
 800a4f8:	d1f3      	bne.n	800a4e2 <__fpclassifyd+0xa>
 800a4fa:	2002      	movs	r0, #2
 800a4fc:	4770      	bx	lr
 800a4fe:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800a502:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800a506:	4291      	cmp	r1, r2
 800a508:	d9f3      	bls.n	800a4f2 <__fpclassifyd+0x1a>
 800a50a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a50e:	f2c0 020f 	movt	r2, #15
 800a512:	4293      	cmp	r3, r2
 800a514:	d801      	bhi.n	800a51a <__fpclassifyd+0x42>
 800a516:	2003      	movs	r0, #3
 800a518:	4770      	bx	lr
 800a51a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a51e:	4291      	cmp	r1, r2
 800a520:	d9f9      	bls.n	800a516 <__fpclassifyd+0x3e>
 800a522:	2200      	movs	r2, #0
 800a524:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800a528:	4293      	cmp	r3, r2
 800a52a:	d004      	beq.n	800a536 <__fpclassifyd+0x5e>
 800a52c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800a530:	d001      	beq.n	800a536 <__fpclassifyd+0x5e>
 800a532:	2000      	movs	r0, #0
 800a534:	4770      	bx	lr
 800a536:	f1d0 0001 	rsbs	r0, r0, #1
 800a53a:	bf38      	it	cc
 800a53c:	2000      	movcc	r0, #0
 800a53e:	4770      	bx	lr

0800a540 <_sbrk_r>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	4c07      	ldr	r4, [pc, #28]	; (800a560 <_sbrk_r+0x20>)
 800a544:	2300      	movs	r3, #0
 800a546:	4605      	mov	r5, r0
 800a548:	4608      	mov	r0, r1
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	f7f7 ffb4 	bl	80024b8 <_sbrk>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d000      	beq.n	800a556 <_sbrk_r+0x16>
 800a554:	bd38      	pop	{r3, r4, r5, pc}
 800a556:	6821      	ldr	r1, [r4, #0]
 800a558:	2900      	cmp	r1, #0
 800a55a:	d0fb      	beq.n	800a554 <_sbrk_r+0x14>
 800a55c:	6029      	str	r1, [r5, #0]
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	20000e90 	.word	0x20000e90

0800a564 <strcmp>:
 800a564:	ea80 0201 	eor.w	r2, r0, r1
 800a568:	f012 0f03 	tst.w	r2, #3
 800a56c:	f040 803a 	bne.w	800a5e4 <strcmp_unaligned>
 800a570:	f010 0203 	ands.w	r2, r0, #3
 800a574:	f020 0003 	bic.w	r0, r0, #3
 800a578:	f021 0103 	bic.w	r1, r1, #3
 800a57c:	f850 cb04 	ldr.w	ip, [r0], #4
 800a580:	bf08      	it	eq
 800a582:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a586:	d00d      	beq.n	800a5a4 <strcmp+0x40>
 800a588:	f082 0203 	eor.w	r2, r2, #3
 800a58c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a590:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800a594:	fa23 f202 	lsr.w	r2, r3, r2
 800a598:	f851 3b04 	ldr.w	r3, [r1], #4
 800a59c:	ea4c 0c02 	orr.w	ip, ip, r2
 800a5a0:	ea43 0302 	orr.w	r3, r3, r2
 800a5a4:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 800a5a8:	459c      	cmp	ip, r3
 800a5aa:	bf01      	itttt	eq
 800a5ac:	ea22 020c 	biceq.w	r2, r2, ip
 800a5b0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800a5b4:	f850 cb04 	ldreq.w	ip, [r0], #4
 800a5b8:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a5bc:	d0f2      	beq.n	800a5a4 <strcmp+0x40>
 800a5be:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800a5c2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800a5c6:	2801      	cmp	r0, #1
 800a5c8:	bf28      	it	cs
 800a5ca:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800a5ce:	bf08      	it	eq
 800a5d0:	0a1b      	lsreq	r3, r3, #8
 800a5d2:	d0f4      	beq.n	800a5be <strcmp+0x5a>
 800a5d4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 800a5d8:	ea4f 6010 	mov.w	r0, r0, lsr #24
 800a5dc:	eba0 0003 	sub.w	r0, r0, r3
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop

0800a5e4 <strcmp_unaligned>:
 800a5e4:	f010 0f03 	tst.w	r0, #3
 800a5e8:	d00a      	beq.n	800a600 <strcmp_unaligned+0x1c>
 800a5ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5f2:	2a01      	cmp	r2, #1
 800a5f4:	bf28      	it	cs
 800a5f6:	429a      	cmpcs	r2, r3
 800a5f8:	d0f4      	beq.n	800a5e4 <strcmp_unaligned>
 800a5fa:	eba2 0003 	sub.w	r0, r2, r3
 800a5fe:	4770      	bx	lr
 800a600:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800a604:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800a608:	f04f 0201 	mov.w	r2, #1
 800a60c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800a610:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800a614:	f001 0c03 	and.w	ip, r1, #3
 800a618:	f021 0103 	bic.w	r1, r1, #3
 800a61c:	f850 4b04 	ldr.w	r4, [r0], #4
 800a620:	f851 5b04 	ldr.w	r5, [r1], #4
 800a624:	f1bc 0f02 	cmp.w	ip, #2
 800a628:	d026      	beq.n	800a678 <strcmp_unaligned+0x94>
 800a62a:	d84b      	bhi.n	800a6c4 <strcmp_unaligned+0xe0>
 800a62c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800a630:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800a634:	eba4 0302 	sub.w	r3, r4, r2
 800a638:	ea23 0304 	bic.w	r3, r3, r4
 800a63c:	d10d      	bne.n	800a65a <strcmp_unaligned+0x76>
 800a63e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a642:	bf08      	it	eq
 800a644:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a648:	d10a      	bne.n	800a660 <strcmp_unaligned+0x7c>
 800a64a:	ea8c 0c04 	eor.w	ip, ip, r4
 800a64e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800a652:	d10c      	bne.n	800a66e <strcmp_unaligned+0x8a>
 800a654:	f850 4b04 	ldr.w	r4, [r0], #4
 800a658:	e7e8      	b.n	800a62c <strcmp_unaligned+0x48>
 800a65a:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800a65e:	e05c      	b.n	800a71a <strcmp_unaligned+0x136>
 800a660:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800a664:	d152      	bne.n	800a70c <strcmp_unaligned+0x128>
 800a666:	780d      	ldrb	r5, [r1, #0]
 800a668:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800a66c:	e055      	b.n	800a71a <strcmp_unaligned+0x136>
 800a66e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800a672:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800a676:	e050      	b.n	800a71a <strcmp_unaligned+0x136>
 800a678:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 800a67c:	eba4 0302 	sub.w	r3, r4, r2
 800a680:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a684:	ea23 0304 	bic.w	r3, r3, r4
 800a688:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 800a68c:	d117      	bne.n	800a6be <strcmp_unaligned+0xda>
 800a68e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a692:	bf08      	it	eq
 800a694:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a698:	d107      	bne.n	800a6aa <strcmp_unaligned+0xc6>
 800a69a:	ea8c 0c04 	eor.w	ip, ip, r4
 800a69e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800a6a2:	d108      	bne.n	800a6b6 <strcmp_unaligned+0xd2>
 800a6a4:	f850 4b04 	ldr.w	r4, [r0], #4
 800a6a8:	e7e6      	b.n	800a678 <strcmp_unaligned+0x94>
 800a6aa:	041b      	lsls	r3, r3, #16
 800a6ac:	d12e      	bne.n	800a70c <strcmp_unaligned+0x128>
 800a6ae:	880d      	ldrh	r5, [r1, #0]
 800a6b0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a6b4:	e031      	b.n	800a71a <strcmp_unaligned+0x136>
 800a6b6:	ea4f 4505 	mov.w	r5, r5, lsl #16
 800a6ba:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a6be:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800a6c2:	e02a      	b.n	800a71a <strcmp_unaligned+0x136>
 800a6c4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 800a6c8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 800a6cc:	eba4 0302 	sub.w	r3, r4, r2
 800a6d0:	ea23 0304 	bic.w	r3, r3, r4
 800a6d4:	d10d      	bne.n	800a6f2 <strcmp_unaligned+0x10e>
 800a6d6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a6da:	bf08      	it	eq
 800a6dc:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a6e0:	d10a      	bne.n	800a6f8 <strcmp_unaligned+0x114>
 800a6e2:	ea8c 0c04 	eor.w	ip, ip, r4
 800a6e6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 800a6ea:	d10a      	bne.n	800a702 <strcmp_unaligned+0x11e>
 800a6ec:	f850 4b04 	ldr.w	r4, [r0], #4
 800a6f0:	e7e8      	b.n	800a6c4 <strcmp_unaligned+0xe0>
 800a6f2:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800a6f6:	e010      	b.n	800a71a <strcmp_unaligned+0x136>
 800a6f8:	f014 0fff 	tst.w	r4, #255	; 0xff
 800a6fc:	d006      	beq.n	800a70c <strcmp_unaligned+0x128>
 800a6fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800a702:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800a706:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 800a70a:	e006      	b.n	800a71a <strcmp_unaligned+0x136>
 800a70c:	f04f 0000 	mov.w	r0, #0
 800a710:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a714:	f85d 5b04 	ldr.w	r5, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800a71e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800a722:	2801      	cmp	r0, #1
 800a724:	bf28      	it	cs
 800a726:	4290      	cmpcs	r0, r2
 800a728:	bf04      	itt	eq
 800a72a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800a72e:	0a2d      	lsreq	r5, r5, #8
 800a730:	d0f3      	beq.n	800a71a <strcmp_unaligned+0x136>
 800a732:	eba2 0000 	sub.w	r0, r2, r0
 800a736:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a73a:	f85d 5b04 	ldr.w	r5, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <__ssprint_r>:
 800a740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a744:	6894      	ldr	r4, [r2, #8]
 800a746:	6817      	ldr	r7, [r2, #0]
 800a748:	b083      	sub	sp, #12
 800a74a:	4692      	mov	sl, r2
 800a74c:	4681      	mov	r9, r0
 800a74e:	460d      	mov	r5, r1
 800a750:	2c00      	cmp	r4, #0
 800a752:	d06e      	beq.n	800a832 <__ssprint_r+0xf2>
 800a754:	f04f 0b00 	mov.w	fp, #0
 800a758:	6808      	ldr	r0, [r1, #0]
 800a75a:	688e      	ldr	r6, [r1, #8]
 800a75c:	465c      	mov	r4, fp
 800a75e:	2c00      	cmp	r4, #0
 800a760:	d047      	beq.n	800a7f2 <__ssprint_r+0xb2>
 800a762:	42b4      	cmp	r4, r6
 800a764:	46b0      	mov	r8, r6
 800a766:	d349      	bcc.n	800a7fc <__ssprint_r+0xbc>
 800a768:	89ab      	ldrh	r3, [r5, #12]
 800a76a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a76e:	d030      	beq.n	800a7d2 <__ssprint_r+0x92>
 800a770:	696e      	ldr	r6, [r5, #20]
 800a772:	6929      	ldr	r1, [r5, #16]
 800a774:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800a778:	ebc1 0800 	rsb	r8, r1, r0
 800a77c:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 800a780:	1c60      	adds	r0, r4, #1
 800a782:	1076      	asrs	r6, r6, #1
 800a784:	4440      	add	r0, r8
 800a786:	4286      	cmp	r6, r0
 800a788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a78c:	4632      	mov	r2, r6
 800a78e:	b21b      	sxth	r3, r3
 800a790:	bf3c      	itt	cc
 800a792:	4606      	movcc	r6, r0
 800a794:	4632      	movcc	r2, r6
 800a796:	4648      	mov	r0, r9
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d032      	beq.n	800a802 <__ssprint_r+0xc2>
 800a79c:	4611      	mov	r1, r2
 800a79e:	f7fe fc33 	bl	8009008 <_malloc_r>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	d036      	beq.n	800a814 <__ssprint_r+0xd4>
 800a7a6:	6929      	ldr	r1, [r5, #16]
 800a7a8:	9001      	str	r0, [sp, #4]
 800a7aa:	4642      	mov	r2, r8
 800a7ac:	f7fb fab4 	bl	8005d18 <memcpy>
 800a7b0:	89aa      	ldrh	r2, [r5, #12]
 800a7b2:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 800a7b6:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800a7ba:	81a9      	strh	r1, [r5, #12]
 800a7bc:	9901      	ldr	r1, [sp, #4]
 800a7be:	ebc8 0306 	rsb	r3, r8, r6
 800a7c2:	eb01 0008 	add.w	r0, r1, r8
 800a7c6:	616e      	str	r6, [r5, #20]
 800a7c8:	6129      	str	r1, [r5, #16]
 800a7ca:	6028      	str	r0, [r5, #0]
 800a7cc:	4626      	mov	r6, r4
 800a7ce:	60ab      	str	r3, [r5, #8]
 800a7d0:	46a0      	mov	r8, r4
 800a7d2:	4659      	mov	r1, fp
 800a7d4:	4642      	mov	r2, r8
 800a7d6:	f001 f869 	bl	800b8ac <memmove>
 800a7da:	f8da 1008 	ldr.w	r1, [sl, #8]
 800a7de:	68aa      	ldr	r2, [r5, #8]
 800a7e0:	6828      	ldr	r0, [r5, #0]
 800a7e2:	1b96      	subs	r6, r2, r6
 800a7e4:	4440      	add	r0, r8
 800a7e6:	1b0c      	subs	r4, r1, r4
 800a7e8:	60ae      	str	r6, [r5, #8]
 800a7ea:	6028      	str	r0, [r5, #0]
 800a7ec:	f8ca 4008 	str.w	r4, [sl, #8]
 800a7f0:	b1fc      	cbz	r4, 800a832 <__ssprint_r+0xf2>
 800a7f2:	f8d7 b000 	ldr.w	fp, [r7]
 800a7f6:	687c      	ldr	r4, [r7, #4]
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	e7b0      	b.n	800a75e <__ssprint_r+0x1e>
 800a7fc:	4626      	mov	r6, r4
 800a7fe:	46a0      	mov	r8, r4
 800a800:	e7e7      	b.n	800a7d2 <__ssprint_r+0x92>
 800a802:	f001 f9b5 	bl	800bb70 <_realloc_r>
 800a806:	4601      	mov	r1, r0
 800a808:	2800      	cmp	r0, #0
 800a80a:	d1d8      	bne.n	800a7be <__ssprint_r+0x7e>
 800a80c:	4648      	mov	r0, r9
 800a80e:	6929      	ldr	r1, [r5, #16]
 800a810:	f000 ff82 	bl	800b718 <_free_r>
 800a814:	89aa      	ldrh	r2, [r5, #12]
 800a816:	2100      	movs	r1, #0
 800a818:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 800a81c:	230c      	movs	r3, #12
 800a81e:	f8c9 3000 	str.w	r3, [r9]
 800a822:	81a8      	strh	r0, [r5, #12]
 800a824:	f04f 30ff 	mov.w	r0, #4294967295
 800a828:	f8ca 1008 	str.w	r1, [sl, #8]
 800a82c:	f8ca 1004 	str.w	r1, [sl, #4]
 800a830:	e002      	b.n	800a838 <__ssprint_r+0xf8>
 800a832:	f8ca 4004 	str.w	r4, [sl, #4]
 800a836:	4620      	mov	r0, r4
 800a838:	b003      	add	sp, #12
 800a83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a83e:	bf00      	nop

0800a840 <_svfiprintf_r>:
 800a840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a844:	b0af      	sub	sp, #188	; 0xbc
 800a846:	9103      	str	r1, [sp, #12]
 800a848:	8989      	ldrh	r1, [r1, #12]
 800a84a:	9005      	str	r0, [sp, #20]
 800a84c:	f001 0480 	and.w	r4, r1, #128	; 0x80
 800a850:	b221      	sxth	r1, r4
 800a852:	9309      	str	r3, [sp, #36]	; 0x24
 800a854:	b121      	cbz	r1, 800a860 <_svfiprintf_r+0x20>
 800a856:	9c03      	ldr	r4, [sp, #12]
 800a858:	6923      	ldr	r3, [r4, #16]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 8690 	beq.w	800b580 <_svfiprintf_r+0xd40>
 800a860:	2600      	movs	r6, #0
 800a862:	ac1e      	add	r4, sp, #120	; 0x78
 800a864:	4d9f      	ldr	r5, [pc, #636]	; (800aae4 <_svfiprintf_r+0x2a4>)
 800a866:	9401      	str	r4, [sp, #4]
 800a868:	960b      	str	r6, [sp, #44]	; 0x2c
 800a86a:	9411      	str	r4, [sp, #68]	; 0x44
 800a86c:	9613      	str	r6, [sp, #76]	; 0x4c
 800a86e:	9612      	str	r6, [sp, #72]	; 0x48
 800a870:	4691      	mov	r9, r2
 800a872:	9607      	str	r6, [sp, #28]
 800a874:	f899 2000 	ldrb.w	r2, [r9]
 800a878:	2a00      	cmp	r2, #0
 800a87a:	f000 8403 	beq.w	800b084 <_svfiprintf_r+0x844>
 800a87e:	2a25      	cmp	r2, #37	; 0x25
 800a880:	f000 8400 	beq.w	800b084 <_svfiprintf_r+0x844>
 800a884:	f109 0701 	add.w	r7, r9, #1
 800a888:	e001      	b.n	800a88e <_svfiprintf_r+0x4e>
 800a88a:	2925      	cmp	r1, #37	; 0x25
 800a88c:	d004      	beq.n	800a898 <_svfiprintf_r+0x58>
 800a88e:	463e      	mov	r6, r7
 800a890:	3701      	adds	r7, #1
 800a892:	7831      	ldrb	r1, [r6, #0]
 800a894:	2900      	cmp	r1, #0
 800a896:	d1f8      	bne.n	800a88a <_svfiprintf_r+0x4a>
 800a898:	ebc9 0706 	rsb	r7, r9, r6
 800a89c:	b17f      	cbz	r7, 800a8be <_svfiprintf_r+0x7e>
 800a89e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8a2:	f8c4 9000 	str.w	r9, [r4]
 800a8a6:	1c51      	adds	r1, r2, #1
 800a8a8:	19d8      	adds	r0, r3, r7
 800a8aa:	2907      	cmp	r1, #7
 800a8ac:	6067      	str	r7, [r4, #4]
 800a8ae:	9013      	str	r0, [sp, #76]	; 0x4c
 800a8b0:	9112      	str	r1, [sp, #72]	; 0x48
 800a8b2:	f300 84d7 	bgt.w	800b264 <_svfiprintf_r+0xa24>
 800a8b6:	3408      	adds	r4, #8
 800a8b8:	9b07      	ldr	r3, [sp, #28]
 800a8ba:	19d8      	adds	r0, r3, r7
 800a8bc:	9007      	str	r0, [sp, #28]
 800a8be:	7832      	ldrb	r2, [r6, #0]
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	f000 8418 	beq.w	800b0f6 <_svfiprintf_r+0x8b6>
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8cc:	7873      	ldrb	r3, [r6, #1]
 800a8ce:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 800a8d2:	460a      	mov	r2, r1
 800a8d4:	f106 0901 	add.w	r9, r6, #1
 800a8d8:	9002      	str	r0, [sp, #8]
 800a8da:	9108      	str	r1, [sp, #32]
 800a8dc:	4688      	mov	r8, r1
 800a8de:	f109 0901 	add.w	r9, r9, #1
 800a8e2:	f1a3 0120 	sub.w	r1, r3, #32
 800a8e6:	2958      	cmp	r1, #88	; 0x58
 800a8e8:	f200 81fb 	bhi.w	800ace2 <_svfiprintf_r+0x4a2>
 800a8ec:	e8df f011 	tbh	[pc, r1, lsl #1]
 800a8f0:	01f901f2 	.word	0x01f901f2
 800a8f4:	01ed01f9 	.word	0x01ed01f9
 800a8f8:	01f901f9 	.word	0x01f901f9
 800a8fc:	01f901f9 	.word	0x01f901f9
 800a900:	01f901f9 	.word	0x01f901f9
 800a904:	025a00a8 	.word	0x025a00a8
 800a908:	00b501f9 	.word	0x00b501f9
 800a90c:	01f9025e 	.word	0x01f9025e
 800a910:	02440255 	.word	0x02440255
 800a914:	02440244 	.word	0x02440244
 800a918:	02440244 	.word	0x02440244
 800a91c:	02440244 	.word	0x02440244
 800a920:	02440244 	.word	0x02440244
 800a924:	01f901f9 	.word	0x01f901f9
 800a928:	01f901f9 	.word	0x01f901f9
 800a92c:	01f901f9 	.word	0x01f901f9
 800a930:	01f901f9 	.word	0x01f901f9
 800a934:	01f901f9 	.word	0x01f901f9
 800a938:	01f90220 	.word	0x01f90220
 800a93c:	01f901f9 	.word	0x01f901f9
 800a940:	01f901f9 	.word	0x01f901f9
 800a944:	01f901f9 	.word	0x01f901f9
 800a948:	01f901f9 	.word	0x01f901f9
 800a94c:	009601f9 	.word	0x009601f9
 800a950:	01f901f9 	.word	0x01f901f9
 800a954:	01f901f9 	.word	0x01f901f9
 800a958:	005901f9 	.word	0x005901f9
 800a95c:	01f901f9 	.word	0x01f901f9
 800a960:	01f901cb 	.word	0x01f901cb
 800a964:	01f901f9 	.word	0x01f901f9
 800a968:	01f901f9 	.word	0x01f901f9
 800a96c:	01f901f9 	.word	0x01f901f9
 800a970:	01f901f9 	.word	0x01f901f9
 800a974:	012901f9 	.word	0x012901f9
 800a978:	01f90110 	.word	0x01f90110
 800a97c:	01f901f9 	.word	0x01f901f9
 800a980:	0110010b 	.word	0x0110010b
 800a984:	01f901f9 	.word	0x01f901f9
 800a988:	01f900fe 	.word	0x01f900fe
 800a98c:	009801b7 	.word	0x009801b7
 800a990:	00e200e7 	.word	0x00e200e7
 800a994:	00ba01f9 	.word	0x00ba01f9
 800a998:	005b01f9 	.word	0x005b01f9
 800a99c:	01f901f9 	.word	0x01f901f9
 800a9a0:	0208      	.short	0x0208
 800a9a2:	f048 0810 	orr.w	r8, r8, #16
 800a9a6:	f018 0f20 	tst.w	r8, #32
 800a9aa:	f000 84f0 	beq.w	800b38e <_svfiprintf_r+0xb4e>
 800a9ae:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a9b0:	1df2      	adds	r2, r6, #7
 800a9b2:	f022 0107 	bic.w	r1, r2, #7
 800a9b6:	e9d1 6700 	ldrd	r6, r7, [r1]
 800a9ba:	f101 0c08 	add.w	ip, r1, #8
 800a9be:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	f04f 0b00 	mov.w	fp, #0
 800a9c8:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800a9cc:	9a02      	ldr	r2, [sp, #8]
 800a9ce:	2a00      	cmp	r2, #0
 800a9d0:	bfa8      	it	ge
 800a9d2:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 800a9d6:	ea56 0a07 	orrs.w	sl, r6, r7
 800a9da:	f040 8360 	bne.w	800b09e <_svfiprintf_r+0x85e>
 800a9de:	9902      	ldr	r1, [sp, #8]
 800a9e0:	2900      	cmp	r1, #0
 800a9e2:	f040 835c 	bne.w	800b09e <_svfiprintf_r+0x85e>
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f040 84cb 	bne.w	800b382 <_svfiprintf_r+0xb42>
 800a9ec:	f018 0f01 	tst.w	r8, #1
 800a9f0:	f000 8516 	beq.w	800b420 <_svfiprintf_r+0xbe0>
 800a9f4:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800a9f8:	2730      	movs	r7, #48	; 0x30
 800a9fa:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 800a9fe:	9901      	ldr	r1, [sp, #4]
 800aa00:	ebca 0201 	rsb	r2, sl, r1
 800aa04:	9204      	str	r2, [sp, #16]
 800aa06:	9f04      	ldr	r7, [sp, #16]
 800aa08:	9b02      	ldr	r3, [sp, #8]
 800aa0a:	429f      	cmp	r7, r3
 800aa0c:	bfb8      	it	lt
 800aa0e:	461f      	movlt	r7, r3
 800aa10:	f1bb 0f00 	cmp.w	fp, #0
 800aa14:	f000 80a7 	beq.w	800ab66 <_svfiprintf_r+0x326>
 800aa18:	3701      	adds	r7, #1
 800aa1a:	e0a4      	b.n	800ab66 <_svfiprintf_r+0x326>
 800aa1c:	f048 0810 	orr.w	r8, r8, #16
 800aa20:	f018 0320 	ands.w	r3, r8, #32
 800aa24:	f000 84d1 	beq.w	800b3ca <_svfiprintf_r+0xb8a>
 800aa28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa2a:	1ddf      	adds	r7, r3, #7
 800aa2c:	f027 0207 	bic.w	r2, r7, #7
 800aa30:	f102 0c08 	add.w	ip, r2, #8
 800aa34:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800aa38:	e9d2 6700 	ldrd	r6, r7, [r2]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	e7c1      	b.n	800a9c4 <_svfiprintf_r+0x184>
 800aa40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa42:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa44:	6819      	ldr	r1, [r3, #0]
 800aa46:	9108      	str	r1, [sp, #32]
 800aa48:	9b08      	ldr	r3, [sp, #32]
 800aa4a:	1d01      	adds	r1, r0, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f280 84e2 	bge.w	800b416 <_svfiprintf_r+0xbd6>
 800aa52:	9808      	ldr	r0, [sp, #32]
 800aa54:	9109      	str	r1, [sp, #36]	; 0x24
 800aa56:	4243      	negs	r3, r0
 800aa58:	9308      	str	r3, [sp, #32]
 800aa5a:	f048 0804 	orr.w	r8, r8, #4
 800aa5e:	f899 3000 	ldrb.w	r3, [r9]
 800aa62:	e73c      	b.n	800a8de <_svfiprintf_r+0x9e>
 800aa64:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800aa68:	f8db a000 	ldr.w	sl, [fp]
 800aa6c:	2600      	movs	r6, #0
 800aa6e:	465f      	mov	r7, fp
 800aa70:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 800aa74:	1d3b      	adds	r3, r7, #4
 800aa76:	f1ba 0f00 	cmp.w	sl, #0
 800aa7a:	f000 8575 	beq.w	800b568 <_svfiprintf_r+0xd28>
 800aa7e:	9a02      	ldr	r2, [sp, #8]
 800aa80:	2a00      	cmp	r2, #0
 800aa82:	4650      	mov	r0, sl
 800aa84:	f2c0 853f 	blt.w	800b506 <_svfiprintf_r+0xcc6>
 800aa88:	4631      	mov	r1, r6
 800aa8a:	9a02      	ldr	r2, [sp, #8]
 800aa8c:	9300      	str	r3, [sp, #0]
 800aa8e:	f7fe fd69 	bl	8009564 <memchr>
 800aa92:	9900      	ldr	r1, [sp, #0]
 800aa94:	2800      	cmp	r0, #0
 800aa96:	f000 859b 	beq.w	800b5d0 <_svfiprintf_r+0xd90>
 800aa9a:	9a02      	ldr	r2, [sp, #8]
 800aa9c:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800aaa0:	9109      	str	r1, [sp, #36]	; 0x24
 800aaa2:	ebca 0300 	rsb	r3, sl, r0
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	9304      	str	r3, [sp, #16]
 800aaaa:	f340 8534 	ble.w	800b516 <_svfiprintf_r+0xcd6>
 800aaae:	9204      	str	r2, [sp, #16]
 800aab0:	9602      	str	r6, [sp, #8]
 800aab2:	e7a8      	b.n	800aa06 <_svfiprintf_r+0x1c6>
 800aab4:	f048 0820 	orr.w	r8, r8, #32
 800aab8:	f899 3000 	ldrb.w	r3, [r9]
 800aabc:	e70f      	b.n	800a8de <_svfiprintf_r+0x9e>
 800aabe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aac0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aac2:	6831      	ldr	r1, [r6, #0]
 800aac4:	460e      	mov	r6, r1
 800aac6:	4908      	ldr	r1, [pc, #32]	; (800aae8 <_svfiprintf_r+0x2a8>)
 800aac8:	2730      	movs	r7, #48	; 0x30
 800aaca:	2378      	movs	r3, #120	; 0x78
 800aacc:	1d10      	adds	r0, r2, #4
 800aace:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 800aad2:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800aad6:	9009      	str	r0, [sp, #36]	; 0x24
 800aad8:	2700      	movs	r7, #0
 800aada:	f048 0802 	orr.w	r8, r8, #2
 800aade:	910b      	str	r1, [sp, #44]	; 0x2c
 800aae0:	2302      	movs	r3, #2
 800aae2:	e76f      	b.n	800a9c4 <_svfiprintf_r+0x184>
 800aae4:	0800cda8 	.word	0x0800cda8
 800aae8:	0800cc1c 	.word	0x0800cc1c
 800aaec:	f899 3000 	ldrb.w	r3, [r9]
 800aaf0:	4648      	mov	r0, r9
 800aaf2:	2b6c      	cmp	r3, #108	; 0x6c
 800aaf4:	bf03      	ittte	eq
 800aaf6:	f109 0901 	addeq.w	r9, r9, #1
 800aafa:	f048 0820 	orreq.w	r8, r8, #32
 800aafe:	7843      	ldrbeq	r3, [r0, #1]
 800ab00:	f048 0810 	orrne.w	r8, r8, #16
 800ab04:	e6eb      	b.n	800a8de <_svfiprintf_r+0x9e>
 800ab06:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 800ab0a:	f899 3000 	ldrb.w	r3, [r9]
 800ab0e:	e6e6      	b.n	800a8de <_svfiprintf_r+0x9e>
 800ab10:	f018 0f20 	tst.w	r8, #32
 800ab14:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ab18:	f000 8112 	beq.w	800ad40 <_svfiprintf_r+0x500>
 800ab1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab1e:	1ddf      	adds	r7, r3, #7
 800ab20:	f027 0607 	bic.w	r6, r7, #7
 800ab24:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab28:	3608      	adds	r6, #8
 800ab2a:	2a00      	cmp	r2, #0
 800ab2c:	f173 0100 	sbcs.w	r1, r3, #0
 800ab30:	9609      	str	r6, [sp, #36]	; 0x24
 800ab32:	461f      	mov	r7, r3
 800ab34:	4616      	mov	r6, r2
 800ab36:	f2c0 8116 	blt.w	800ad66 <_svfiprintf_r+0x526>
 800ab3a:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800ab3e:	2301      	movs	r3, #1
 800ab40:	e744      	b.n	800a9cc <_svfiprintf_r+0x18c>
 800ab42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ab44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	2701      	movs	r7, #1
 800ab4c:	1d08      	adds	r0, r1, #4
 800ab4e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ab52:	9009      	str	r0, [sp, #36]	; 0x24
 800ab54:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800ab58:	9704      	str	r7, [sp, #16]
 800ab5a:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800ab5e:	f04f 0b00 	mov.w	fp, #0
 800ab62:	f8cd b008 	str.w	fp, [sp, #8]
 800ab66:	f018 0102 	ands.w	r1, r8, #2
 800ab6a:	bf18      	it	ne
 800ab6c:	3702      	addne	r7, #2
 800ab6e:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 800ab72:	9106      	str	r1, [sp, #24]
 800ab74:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800ab78:	f040 815a 	bne.w	800ae30 <_svfiprintf_r+0x5f0>
 800ab7c:	9808      	ldr	r0, [sp, #32]
 800ab7e:	ebc7 0b00 	rsb	fp, r7, r0
 800ab82:	f1bb 0f00 	cmp.w	fp, #0
 800ab86:	f340 8153 	ble.w	800ae30 <_svfiprintf_r+0x5f0>
 800ab8a:	f1bb 0f10 	cmp.w	fp, #16
 800ab8e:	f340 8512 	ble.w	800b5b6 <_svfiprintf_r+0xd76>
 800ab92:	f64c 56b8 	movw	r6, #52664	; 0xcdb8
 800ab96:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ab98:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ab9a:	4ba2      	ldr	r3, [pc, #648]	; (800ae24 <_svfiprintf_r+0x5e4>)
 800ab9c:	f6c0 0600 	movt	r6, #2048	; 0x800
 800aba0:	6026      	str	r6, [r4, #0]
 800aba2:	2610      	movs	r6, #16
 800aba4:	1991      	adds	r1, r2, r6
 800aba6:	1c42      	adds	r2, r0, #1
 800aba8:	f1ab 0c11 	sub.w	ip, fp, #17
 800abac:	2a07      	cmp	r2, #7
 800abae:	930c      	str	r3, [sp, #48]	; 0x30
 800abb0:	6066      	str	r6, [r4, #4]
 800abb2:	9113      	str	r1, [sp, #76]	; 0x4c
 800abb4:	9212      	str	r2, [sp, #72]	; 0x48
 800abb6:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800abba:	f300 83c8 	bgt.w	800b34e <_svfiprintf_r+0xb0e>
 800abbe:	3408      	adds	r4, #8
 800abc0:	f1ab 0b10 	sub.w	fp, fp, #16
 800abc4:	f1bb 0f10 	cmp.w	fp, #16
 800abc8:	f340 8120 	ble.w	800ae0c <_svfiprintf_r+0x5cc>
 800abcc:	b19b      	cbz	r3, 800abf6 <_svfiprintf_r+0x3b6>
 800abce:	3201      	adds	r2, #1
 800abd0:	f64c 53b8 	movw	r3, #52664	; 0xcdb8
 800abd4:	3110      	adds	r1, #16
 800abd6:	f6c0 0300 	movt	r3, #2048	; 0x800
 800abda:	2a07      	cmp	r2, #7
 800abdc:	e884 0048 	stmia.w	r4, {r3, r6}
 800abe0:	9113      	str	r1, [sp, #76]	; 0x4c
 800abe2:	9212      	str	r2, [sp, #72]	; 0x48
 800abe4:	f300 83c1 	bgt.w	800b36a <_svfiprintf_r+0xb2a>
 800abe8:	3408      	adds	r4, #8
 800abea:	f1ab 0b10 	sub.w	fp, fp, #16
 800abee:	f1bb 0f10 	cmp.w	fp, #16
 800abf2:	f340 810b 	ble.w	800ae0c <_svfiprintf_r+0x5cc>
 800abf6:	4623      	mov	r3, r4
 800abf8:	970d      	str	r7, [sp, #52]	; 0x34
 800abfa:	9c03      	ldr	r4, [sp, #12]
 800abfc:	9f05      	ldr	r7, [sp, #20]
 800abfe:	e016      	b.n	800ac2e <_svfiprintf_r+0x3ee>
 800ac00:	3308      	adds	r3, #8
 800ac02:	3201      	adds	r2, #1
 800ac04:	f64c 50b8 	movw	r0, #52664	; 0xcdb8
 800ac08:	3110      	adds	r1, #16
 800ac0a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800ac0e:	2a07      	cmp	r2, #7
 800ac10:	e883 0041 	stmia.w	r3, {r0, r6}
 800ac14:	9113      	str	r1, [sp, #76]	; 0x4c
 800ac16:	9212      	str	r2, [sp, #72]	; 0x48
 800ac18:	f1ab 0b10 	sub.w	fp, fp, #16
 800ac1c:	f300 80e3 	bgt.w	800ade6 <_svfiprintf_r+0x5a6>
 800ac20:	f1ab 0b10 	sub.w	fp, fp, #16
 800ac24:	3308      	adds	r3, #8
 800ac26:	f1bb 0f10 	cmp.w	fp, #16
 800ac2a:	f340 80ed 	ble.w	800ae08 <_svfiprintf_r+0x5c8>
 800ac2e:	3201      	adds	r2, #1
 800ac30:	f64c 50b8 	movw	r0, #52664	; 0xcdb8
 800ac34:	3110      	adds	r1, #16
 800ac36:	f6c0 0000 	movt	r0, #2048	; 0x800
 800ac3a:	2a07      	cmp	r2, #7
 800ac3c:	9113      	str	r1, [sp, #76]	; 0x4c
 800ac3e:	9212      	str	r2, [sp, #72]	; 0x48
 800ac40:	e883 0041 	stmia.w	r3, {r0, r6}
 800ac44:	dddc      	ble.n	800ac00 <_svfiprintf_r+0x3c0>
 800ac46:	4638      	mov	r0, r7
 800ac48:	4621      	mov	r1, r4
 800ac4a:	aa11      	add	r2, sp, #68	; 0x44
 800ac4c:	f7ff fd78 	bl	800a740 <__ssprint_r>
 800ac50:	2800      	cmp	r0, #0
 800ac52:	f040 8257 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800ac56:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac5a:	ab1e      	add	r3, sp, #120	; 0x78
 800ac5c:	e7d1      	b.n	800ac02 <_svfiprintf_r+0x3c2>
 800ac5e:	f018 0f20 	tst.w	r8, #32
 800ac62:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ac66:	f040 840f 	bne.w	800b488 <_svfiprintf_r+0xc48>
 800ac6a:	f018 0f10 	tst.w	r8, #16
 800ac6e:	f000 846b 	beq.w	800b548 <_svfiprintf_r+0xd08>
 800ac72:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ac76:	9e07      	ldr	r6, [sp, #28]
 800ac78:	f8da 3000 	ldr.w	r3, [sl]
 800ac7c:	4650      	mov	r0, sl
 800ac7e:	1d01      	adds	r1, r0, #4
 800ac80:	9109      	str	r1, [sp, #36]	; 0x24
 800ac82:	601e      	str	r6, [r3, #0]
 800ac84:	e5f6      	b.n	800a874 <_svfiprintf_r+0x34>
 800ac86:	4e68      	ldr	r6, [pc, #416]	; (800ae28 <_svfiprintf_r+0x5e8>)
 800ac88:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ac8c:	f018 0f20 	tst.w	r8, #32
 800ac90:	960b      	str	r6, [sp, #44]	; 0x2c
 800ac92:	d03c      	beq.n	800ad0e <_svfiprintf_r+0x4ce>
 800ac94:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac96:	1dc7      	adds	r7, r0, #7
 800ac98:	f027 0607 	bic.w	r6, r7, #7
 800ac9c:	f106 0c08 	add.w	ip, r6, #8
 800aca0:	e9d6 6700 	ldrd	r6, r7, [r6]
 800aca4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800aca8:	f018 0f01 	tst.w	r8, #1
 800acac:	f000 8099 	beq.w	800ade2 <_svfiprintf_r+0x5a2>
 800acb0:	ea56 0107 	orrs.w	r1, r6, r7
 800acb4:	f000 8095 	beq.w	800ade2 <_svfiprintf_r+0x5a2>
 800acb8:	2230      	movs	r2, #48	; 0x30
 800acba:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800acbe:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 800acc2:	f048 0802 	orr.w	r8, r8, #2
 800acc6:	2302      	movs	r3, #2
 800acc8:	e67c      	b.n	800a9c4 <_svfiprintf_r+0x184>
 800acca:	f048 0801 	orr.w	r8, r8, #1
 800acce:	f899 3000 	ldrb.w	r3, [r9]
 800acd2:	e604      	b.n	800a8de <_svfiprintf_r+0x9e>
 800acd4:	f899 3000 	ldrb.w	r3, [r9]
 800acd8:	2a00      	cmp	r2, #0
 800acda:	f47f ae00 	bne.w	800a8de <_svfiprintf_r+0x9e>
 800acde:	2220      	movs	r2, #32
 800ace0:	e5fd      	b.n	800a8de <_svfiprintf_r+0x9e>
 800ace2:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f000 8205 	beq.w	800b0f6 <_svfiprintf_r+0x8b6>
 800acec:	2701      	movs	r7, #1
 800acee:	2200      	movs	r2, #0
 800acf0:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800acf4:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800acf8:	9704      	str	r7, [sp, #16]
 800acfa:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800acfe:	e72e      	b.n	800ab5e <_svfiprintf_r+0x31e>
 800ad00:	4e4a      	ldr	r6, [pc, #296]	; (800ae2c <_svfiprintf_r+0x5ec>)
 800ad02:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ad06:	f018 0f20 	tst.w	r8, #32
 800ad0a:	960b      	str	r6, [sp, #44]	; 0x2c
 800ad0c:	d1c2      	bne.n	800ac94 <_svfiprintf_r+0x454>
 800ad0e:	f018 0f10 	tst.w	r8, #16
 800ad12:	f040 83b0 	bne.w	800b476 <_svfiprintf_r+0xc36>
 800ad16:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ad1a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800ad1e:	f000 840a 	beq.w	800b536 <_svfiprintf_r+0xcf6>
 800ad22:	4658      	mov	r0, fp
 800ad24:	1d07      	adds	r7, r0, #4
 800ad26:	9709      	str	r7, [sp, #36]	; 0x24
 800ad28:	f8bb 6000 	ldrh.w	r6, [fp]
 800ad2c:	2700      	movs	r7, #0
 800ad2e:	e7bb      	b.n	800aca8 <_svfiprintf_r+0x468>
 800ad30:	f048 0810 	orr.w	r8, r8, #16
 800ad34:	f018 0f20 	tst.w	r8, #32
 800ad38:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800ad3c:	f47f aeee 	bne.w	800ab1c <_svfiprintf_r+0x2dc>
 800ad40:	f018 0f10 	tst.w	r8, #16
 800ad44:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800ad48:	f000 8370 	beq.w	800b42c <_svfiprintf_r+0xbec>
 800ad4c:	f8db 6000 	ldr.w	r6, [fp]
 800ad50:	17f7      	asrs	r7, r6, #31
 800ad52:	4659      	mov	r1, fp
 800ad54:	4632      	mov	r2, r6
 800ad56:	463b      	mov	r3, r7
 800ad58:	1d08      	adds	r0, r1, #4
 800ad5a:	2a00      	cmp	r2, #0
 800ad5c:	f173 0100 	sbcs.w	r1, r3, #0
 800ad60:	9009      	str	r0, [sp, #36]	; 0x24
 800ad62:	f6bf aeea 	bge.w	800ab3a <_svfiprintf_r+0x2fa>
 800ad66:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 800ad6a:	4276      	negs	r6, r6
 800ad6c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800ad70:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800ad74:	2301      	movs	r3, #1
 800ad76:	e629      	b.n	800a9cc <_svfiprintf_r+0x18c>
 800ad78:	4648      	mov	r0, r9
 800ad7a:	2100      	movs	r1, #0
 800ad7c:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800ad80:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ad84:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800ad88:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800ad8c:	2e09      	cmp	r6, #9
 800ad8e:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 800ad92:	4681      	mov	r9, r0
 800ad94:	d9f2      	bls.n	800ad7c <_svfiprintf_r+0x53c>
 800ad96:	9108      	str	r1, [sp, #32]
 800ad98:	e5a3      	b.n	800a8e2 <_svfiprintf_r+0xa2>
 800ad9a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800ad9e:	f899 3000 	ldrb.w	r3, [r9]
 800ada2:	e59c      	b.n	800a8de <_svfiprintf_r+0x9e>
 800ada4:	f899 3000 	ldrb.w	r3, [r9]
 800ada8:	222b      	movs	r2, #43	; 0x2b
 800adaa:	e598      	b.n	800a8de <_svfiprintf_r+0x9e>
 800adac:	464e      	mov	r6, r9
 800adae:	f816 3b01 	ldrb.w	r3, [r6], #1
 800adb2:	2b2a      	cmp	r3, #42	; 0x2a
 800adb4:	f000 8414 	beq.w	800b5e0 <_svfiprintf_r+0xda0>
 800adb8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800adbc:	2000      	movs	r0, #0
 800adbe:	2909      	cmp	r1, #9
 800adc0:	f200 8401 	bhi.w	800b5c6 <_svfiprintf_r+0xd86>
 800adc4:	f816 3b01 	ldrb.w	r3, [r6], #1
 800adc8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800adcc:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800add0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800add4:	2909      	cmp	r1, #9
 800add6:	46b1      	mov	r9, r6
 800add8:	d9f4      	bls.n	800adc4 <_svfiprintf_r+0x584>
 800adda:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 800adde:	9002      	str	r0, [sp, #8]
 800ade0:	e57f      	b.n	800a8e2 <_svfiprintf_r+0xa2>
 800ade2:	2302      	movs	r3, #2
 800ade4:	e5ee      	b.n	800a9c4 <_svfiprintf_r+0x184>
 800ade6:	4638      	mov	r0, r7
 800ade8:	4621      	mov	r1, r4
 800adea:	aa11      	add	r2, sp, #68	; 0x44
 800adec:	f7ff fca8 	bl	800a740 <__ssprint_r>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	f040 8187 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800adf6:	f1ab 0b10 	sub.w	fp, fp, #16
 800adfa:	f1bb 0f10 	cmp.w	fp, #16
 800adfe:	ab1e      	add	r3, sp, #120	; 0x78
 800ae00:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ae02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae04:	f73f af13 	bgt.w	800ac2e <_svfiprintf_r+0x3ee>
 800ae08:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ae0a:	461c      	mov	r4, r3
 800ae0c:	3201      	adds	r2, #1
 800ae0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae10:	9212      	str	r2, [sp, #72]	; 0x48
 800ae12:	4459      	add	r1, fp
 800ae14:	2a07      	cmp	r2, #7
 800ae16:	e884 0808 	stmia.w	r4, {r3, fp}
 800ae1a:	9113      	str	r1, [sp, #76]	; 0x4c
 800ae1c:	f300 82c9 	bgt.w	800b3b2 <_svfiprintf_r+0xb72>
 800ae20:	3408      	adds	r4, #8
 800ae22:	e007      	b.n	800ae34 <_svfiprintf_r+0x5f4>
 800ae24:	0800cdb8 	.word	0x0800cdb8
 800ae28:	0800cc08 	.word	0x0800cc08
 800ae2c:	0800cc1c 	.word	0x0800cc1c
 800ae30:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ae32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae34:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 800ae38:	b160      	cbz	r0, 800ae54 <_svfiprintf_r+0x614>
 800ae3a:	3201      	adds	r2, #1
 800ae3c:	3101      	adds	r1, #1
 800ae3e:	2001      	movs	r0, #1
 800ae40:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 800ae44:	2a07      	cmp	r2, #7
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	6060      	str	r0, [r4, #4]
 800ae4a:	9113      	str	r1, [sp, #76]	; 0x4c
 800ae4c:	9212      	str	r2, [sp, #72]	; 0x48
 800ae4e:	f300 8266 	bgt.w	800b31e <_svfiprintf_r+0xade>
 800ae52:	3408      	adds	r4, #8
 800ae54:	9b06      	ldr	r3, [sp, #24]
 800ae56:	b15b      	cbz	r3, 800ae70 <_svfiprintf_r+0x630>
 800ae58:	3201      	adds	r2, #1
 800ae5a:	3102      	adds	r1, #2
 800ae5c:	2302      	movs	r3, #2
 800ae5e:	a810      	add	r0, sp, #64	; 0x40
 800ae60:	2a07      	cmp	r2, #7
 800ae62:	6020      	str	r0, [r4, #0]
 800ae64:	6063      	str	r3, [r4, #4]
 800ae66:	9113      	str	r1, [sp, #76]	; 0x4c
 800ae68:	9212      	str	r2, [sp, #72]	; 0x48
 800ae6a:	f300 8264 	bgt.w	800b336 <_svfiprintf_r+0xaf6>
 800ae6e:	3408      	adds	r4, #8
 800ae70:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ae72:	2e80      	cmp	r6, #128	; 0x80
 800ae74:	f000 815a 	beq.w	800b12c <_svfiprintf_r+0x8ec>
 800ae78:	f8dd b008 	ldr.w	fp, [sp, #8]
 800ae7c:	9e04      	ldr	r6, [sp, #16]
 800ae7e:	ebc6 060b 	rsb	r6, r6, fp
 800ae82:	2e00      	cmp	r6, #0
 800ae84:	dd67      	ble.n	800af56 <_svfiprintf_r+0x716>
 800ae86:	2e10      	cmp	r6, #16
 800ae88:	f340 8348 	ble.w	800b51c <_svfiprintf_r+0xcdc>
 800ae8c:	f04f 0b10 	mov.w	fp, #16
 800ae90:	3201      	adds	r2, #1
 800ae92:	4ba4      	ldr	r3, [pc, #656]	; (800b124 <_svfiprintf_r+0x8e4>)
 800ae94:	9212      	str	r2, [sp, #72]	; 0x48
 800ae96:	f1a6 0c11 	sub.w	ip, r6, #17
 800ae9a:	4459      	add	r1, fp
 800ae9c:	2a07      	cmp	r2, #7
 800ae9e:	9302      	str	r3, [sp, #8]
 800aea0:	e884 0820 	stmia.w	r4, {r5, fp}
 800aea4:	9113      	str	r1, [sp, #76]	; 0x4c
 800aea6:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800aeaa:	f300 81c1 	bgt.w	800b230 <_svfiprintf_r+0x9f0>
 800aeae:	3408      	adds	r4, #8
 800aeb0:	3e10      	subs	r6, #16
 800aeb2:	2e10      	cmp	r6, #16
 800aeb4:	dd44      	ble.n	800af40 <_svfiprintf_r+0x700>
 800aeb6:	b163      	cbz	r3, 800aed2 <_svfiprintf_r+0x692>
 800aeb8:	3201      	adds	r2, #1
 800aeba:	3110      	adds	r1, #16
 800aebc:	2a07      	cmp	r2, #7
 800aebe:	e884 0820 	stmia.w	r4, {r5, fp}
 800aec2:	9113      	str	r1, [sp, #76]	; 0x4c
 800aec4:	9212      	str	r2, [sp, #72]	; 0x48
 800aec6:	f300 81c1 	bgt.w	800b24c <_svfiprintf_r+0xa0c>
 800aeca:	3408      	adds	r4, #8
 800aecc:	3e10      	subs	r6, #16
 800aece:	2e10      	cmp	r6, #16
 800aed0:	dd36      	ble.n	800af40 <_svfiprintf_r+0x700>
 800aed2:	4620      	mov	r0, r4
 800aed4:	9706      	str	r7, [sp, #24]
 800aed6:	9c03      	ldr	r4, [sp, #12]
 800aed8:	9f05      	ldr	r7, [sp, #20]
 800aeda:	e00d      	b.n	800aef8 <_svfiprintf_r+0x6b8>
 800aedc:	3008      	adds	r0, #8
 800aede:	3201      	adds	r2, #1
 800aee0:	3110      	adds	r1, #16
 800aee2:	3e10      	subs	r6, #16
 800aee4:	2a07      	cmp	r2, #7
 800aee6:	e880 0820 	stmia.w	r0, {r5, fp}
 800aeea:	9113      	str	r1, [sp, #76]	; 0x4c
 800aeec:	9212      	str	r2, [sp, #72]	; 0x48
 800aeee:	dc17      	bgt.n	800af20 <_svfiprintf_r+0x6e0>
 800aef0:	3e10      	subs	r6, #16
 800aef2:	3008      	adds	r0, #8
 800aef4:	2e10      	cmp	r6, #16
 800aef6:	dd21      	ble.n	800af3c <_svfiprintf_r+0x6fc>
 800aef8:	3201      	adds	r2, #1
 800aefa:	3110      	adds	r1, #16
 800aefc:	2a07      	cmp	r2, #7
 800aefe:	9113      	str	r1, [sp, #76]	; 0x4c
 800af00:	9212      	str	r2, [sp, #72]	; 0x48
 800af02:	e880 0820 	stmia.w	r0, {r5, fp}
 800af06:	dde9      	ble.n	800aedc <_svfiprintf_r+0x69c>
 800af08:	4638      	mov	r0, r7
 800af0a:	4621      	mov	r1, r4
 800af0c:	aa11      	add	r2, sp, #68	; 0x44
 800af0e:	f7ff fc17 	bl	800a740 <__ssprint_r>
 800af12:	2800      	cmp	r0, #0
 800af14:	f040 80f6 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800af18:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800af1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af1c:	a81e      	add	r0, sp, #120	; 0x78
 800af1e:	e7de      	b.n	800aede <_svfiprintf_r+0x69e>
 800af20:	4638      	mov	r0, r7
 800af22:	4621      	mov	r1, r4
 800af24:	aa11      	add	r2, sp, #68	; 0x44
 800af26:	f7ff fc0b 	bl	800a740 <__ssprint_r>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	f040 80ea 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800af30:	3e10      	subs	r6, #16
 800af32:	2e10      	cmp	r6, #16
 800af34:	a81e      	add	r0, sp, #120	; 0x78
 800af36:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800af38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af3a:	dcdd      	bgt.n	800aef8 <_svfiprintf_r+0x6b8>
 800af3c:	9f06      	ldr	r7, [sp, #24]
 800af3e:	4604      	mov	r4, r0
 800af40:	3201      	adds	r2, #1
 800af42:	9b02      	ldr	r3, [sp, #8]
 800af44:	9212      	str	r2, [sp, #72]	; 0x48
 800af46:	1989      	adds	r1, r1, r6
 800af48:	2a07      	cmp	r2, #7
 800af4a:	e884 0048 	stmia.w	r4, {r3, r6}
 800af4e:	9113      	str	r1, [sp, #76]	; 0x4c
 800af50:	f300 8193 	bgt.w	800b27a <_svfiprintf_r+0xa3a>
 800af54:	3408      	adds	r4, #8
 800af56:	9b04      	ldr	r3, [sp, #16]
 800af58:	f8c4 a000 	str.w	sl, [r4]
 800af5c:	3201      	adds	r2, #1
 800af5e:	18c9      	adds	r1, r1, r3
 800af60:	2a07      	cmp	r2, #7
 800af62:	6063      	str	r3, [r4, #4]
 800af64:	9113      	str	r1, [sp, #76]	; 0x4c
 800af66:	9212      	str	r2, [sp, #72]	; 0x48
 800af68:	f300 814e 	bgt.w	800b208 <_svfiprintf_r+0x9c8>
 800af6c:	f104 0208 	add.w	r2, r4, #8
 800af70:	f018 0f04 	tst.w	r8, #4
 800af74:	d074      	beq.n	800b060 <_svfiprintf_r+0x820>
 800af76:	9e08      	ldr	r6, [sp, #32]
 800af78:	1bf6      	subs	r6, r6, r7
 800af7a:	2e00      	cmp	r6, #0
 800af7c:	dd70      	ble.n	800b060 <_svfiprintf_r+0x820>
 800af7e:	2e10      	cmp	r6, #16
 800af80:	dd5a      	ble.n	800b038 <_svfiprintf_r+0x7f8>
 800af82:	9812      	ldr	r0, [sp, #72]	; 0x48
 800af84:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 800b128 <_svfiprintf_r+0x8e8>
 800af88:	f64c 54b8 	movw	r4, #52664	; 0xcdb8
 800af8c:	f6c0 0400 	movt	r4, #2048	; 0x800
 800af90:	1c43      	adds	r3, r0, #1
 800af92:	6014      	str	r4, [r2, #0]
 800af94:	2410      	movs	r4, #16
 800af96:	f1a6 0811 	sub.w	r8, r6, #17
 800af9a:	1909      	adds	r1, r1, r4
 800af9c:	2b07      	cmp	r3, #7
 800af9e:	6054      	str	r4, [r2, #4]
 800afa0:	9113      	str	r1, [sp, #76]	; 0x4c
 800afa2:	9312      	str	r3, [sp, #72]	; 0x48
 800afa4:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800afa8:	f300 821e 	bgt.w	800b3e8 <_svfiprintf_r+0xba8>
 800afac:	3208      	adds	r2, #8
 800afae:	3e10      	subs	r6, #16
 800afb0:	2e10      	cmp	r6, #16
 800afb2:	dd44      	ble.n	800b03e <_svfiprintf_r+0x7fe>
 800afb4:	f1b8 0f00 	cmp.w	r8, #0
 800afb8:	d010      	beq.n	800afdc <_svfiprintf_r+0x79c>
 800afba:	3301      	adds	r3, #1
 800afbc:	f64c 50b8 	movw	r0, #52664	; 0xcdb8
 800afc0:	3110      	adds	r1, #16
 800afc2:	f6c0 0000 	movt	r0, #2048	; 0x800
 800afc6:	2b07      	cmp	r3, #7
 800afc8:	e882 0011 	stmia.w	r2, {r0, r4}
 800afcc:	9113      	str	r1, [sp, #76]	; 0x4c
 800afce:	9312      	str	r3, [sp, #72]	; 0x48
 800afd0:	f300 8267 	bgt.w	800b4a2 <_svfiprintf_r+0xc62>
 800afd4:	3208      	adds	r2, #8
 800afd6:	3e10      	subs	r6, #16
 800afd8:	2e10      	cmp	r6, #16
 800afda:	dd30      	ble.n	800b03e <_svfiprintf_r+0x7fe>
 800afdc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800afe0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800afe4:	e011      	b.n	800b00a <_svfiprintf_r+0x7ca>
 800afe6:	3208      	adds	r2, #8
 800afe8:	3301      	adds	r3, #1
 800afea:	f64c 50b8 	movw	r0, #52664	; 0xcdb8
 800afee:	3110      	adds	r1, #16
 800aff0:	f6c0 0000 	movt	r0, #2048	; 0x800
 800aff4:	3e10      	subs	r6, #16
 800aff6:	2b07      	cmp	r3, #7
 800aff8:	e882 0011 	stmia.w	r2, {r0, r4}
 800affc:	9113      	str	r1, [sp, #76]	; 0x4c
 800affe:	9312      	str	r3, [sp, #72]	; 0x48
 800b000:	dc42      	bgt.n	800b088 <_svfiprintf_r+0x848>
 800b002:	3208      	adds	r2, #8
 800b004:	3e10      	subs	r6, #16
 800b006:	2e10      	cmp	r6, #16
 800b008:	dd19      	ble.n	800b03e <_svfiprintf_r+0x7fe>
 800b00a:	3301      	adds	r3, #1
 800b00c:	f64c 50b8 	movw	r0, #52664	; 0xcdb8
 800b010:	3110      	adds	r1, #16
 800b012:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b016:	2b07      	cmp	r3, #7
 800b018:	e882 0011 	stmia.w	r2, {r0, r4}
 800b01c:	9113      	str	r1, [sp, #76]	; 0x4c
 800b01e:	9312      	str	r3, [sp, #72]	; 0x48
 800b020:	dde1      	ble.n	800afe6 <_svfiprintf_r+0x7a6>
 800b022:	4640      	mov	r0, r8
 800b024:	4659      	mov	r1, fp
 800b026:	aa11      	add	r2, sp, #68	; 0x44
 800b028:	f7ff fb8a 	bl	800a740 <__ssprint_r>
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d169      	bne.n	800b104 <_svfiprintf_r+0x8c4>
 800b030:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b032:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b034:	aa1e      	add	r2, sp, #120	; 0x78
 800b036:	e7d7      	b.n	800afe8 <_svfiprintf_r+0x7a8>
 800b038:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b03a:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 800b128 <_svfiprintf_r+0x8e8>
 800b03e:	1c5c      	adds	r4, r3, #1
 800b040:	1871      	adds	r1, r6, r1
 800b042:	2c07      	cmp	r4, #7
 800b044:	f8c2 a000 	str.w	sl, [r2]
 800b048:	6056      	str	r6, [r2, #4]
 800b04a:	9113      	str	r1, [sp, #76]	; 0x4c
 800b04c:	9412      	str	r4, [sp, #72]	; 0x48
 800b04e:	dd07      	ble.n	800b060 <_svfiprintf_r+0x820>
 800b050:	9805      	ldr	r0, [sp, #20]
 800b052:	9903      	ldr	r1, [sp, #12]
 800b054:	aa11      	add	r2, sp, #68	; 0x44
 800b056:	f7ff fb73 	bl	800a740 <__ssprint_r>
 800b05a:	2800      	cmp	r0, #0
 800b05c:	d152      	bne.n	800b104 <_svfiprintf_r+0x8c4>
 800b05e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b060:	9a07      	ldr	r2, [sp, #28]
 800b062:	9808      	ldr	r0, [sp, #32]
 800b064:	4287      	cmp	r7, r0
 800b066:	bfac      	ite	ge
 800b068:	19d2      	addge	r2, r2, r7
 800b06a:	1812      	addlt	r2, r2, r0
 800b06c:	9207      	str	r2, [sp, #28]
 800b06e:	2900      	cmp	r1, #0
 800b070:	f040 80d5 	bne.w	800b21e <_svfiprintf_r+0x9de>
 800b074:	f899 2000 	ldrb.w	r2, [r9]
 800b078:	2600      	movs	r6, #0
 800b07a:	9612      	str	r6, [sp, #72]	; 0x48
 800b07c:	ac1e      	add	r4, sp, #120	; 0x78
 800b07e:	2a00      	cmp	r2, #0
 800b080:	f47f abfd 	bne.w	800a87e <_svfiprintf_r+0x3e>
 800b084:	464e      	mov	r6, r9
 800b086:	e41a      	b.n	800a8be <_svfiprintf_r+0x7e>
 800b088:	4640      	mov	r0, r8
 800b08a:	4659      	mov	r1, fp
 800b08c:	aa11      	add	r2, sp, #68	; 0x44
 800b08e:	f7ff fb57 	bl	800a740 <__ssprint_r>
 800b092:	2800      	cmp	r0, #0
 800b094:	d136      	bne.n	800b104 <_svfiprintf_r+0x8c4>
 800b096:	aa1e      	add	r2, sp, #120	; 0x78
 800b098:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b09a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b09c:	e7b2      	b.n	800b004 <_svfiprintf_r+0x7c4>
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	f000 8117 	beq.w	800b2d2 <_svfiprintf_r+0xa92>
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 800b0aa:	f000 80f2 	beq.w	800b292 <_svfiprintf_r+0xa52>
 800b0ae:	46dc      	mov	ip, fp
 800b0b0:	f04f 0a07 	mov.w	sl, #7
 800b0b4:	08f0      	lsrs	r0, r6, #3
 800b0b6:	ea06 020a 	and.w	r2, r6, sl
 800b0ba:	08fb      	lsrs	r3, r7, #3
 800b0bc:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 800b0c0:	3230      	adds	r2, #48	; 0x30
 800b0c2:	461f      	mov	r7, r3
 800b0c4:	b2d0      	uxtb	r0, r2
 800b0c6:	ea56 0b07 	orrs.w	fp, r6, r7
 800b0ca:	468a      	mov	sl, r1
 800b0cc:	7008      	strb	r0, [r1, #0]
 800b0ce:	f101 31ff 	add.w	r1, r1, #4294967295
 800b0d2:	d1ed      	bne.n	800b0b0 <_svfiprintf_r+0x870>
 800b0d4:	f018 0f01 	tst.w	r8, #1
 800b0d8:	46e3      	mov	fp, ip
 800b0da:	4657      	mov	r7, sl
 800b0dc:	f43f ac8f 	beq.w	800a9fe <_svfiprintf_r+0x1be>
 800b0e0:	2830      	cmp	r0, #48	; 0x30
 800b0e2:	f43f ac8c 	beq.w	800a9fe <_svfiprintf_r+0x1be>
 800b0e6:	9801      	ldr	r0, [sp, #4]
 800b0e8:	2330      	movs	r3, #48	; 0x30
 800b0ea:	f807 3c01 	strb.w	r3, [r7, #-1]
 800b0ee:	1a47      	subs	r7, r0, r1
 800b0f0:	468a      	mov	sl, r1
 800b0f2:	9704      	str	r7, [sp, #16]
 800b0f4:	e487      	b.n	800aa06 <_svfiprintf_r+0x1c6>
 800b0f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b0f8:	b121      	cbz	r1, 800b104 <_svfiprintf_r+0x8c4>
 800b0fa:	9805      	ldr	r0, [sp, #20]
 800b0fc:	9903      	ldr	r1, [sp, #12]
 800b0fe:	aa11      	add	r2, sp, #68	; 0x44
 800b100:	f7ff fb1e 	bl	800a740 <__ssprint_r>
 800b104:	9c03      	ldr	r4, [sp, #12]
 800b106:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b10a:	89a3      	ldrh	r3, [r4, #12]
 800b10c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b110:	b210      	sxth	r0, r2
 800b112:	2800      	cmp	r0, #0
 800b114:	bf18      	it	ne
 800b116:	f04f 3aff 	movne.w	sl, #4294967295
 800b11a:	4650      	mov	r0, sl
 800b11c:	b02f      	add	sp, #188	; 0xbc
 800b11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b122:	bf00      	nop
 800b124:	0800cda8 	.word	0x0800cda8
 800b128:	0800cdb8 	.word	0x0800cdb8
 800b12c:	9808      	ldr	r0, [sp, #32]
 800b12e:	1bc6      	subs	r6, r0, r7
 800b130:	2e00      	cmp	r6, #0
 800b132:	f77f aea1 	ble.w	800ae78 <_svfiprintf_r+0x638>
 800b136:	2e10      	cmp	r6, #16
 800b138:	f340 8242 	ble.w	800b5c0 <_svfiprintf_r+0xd80>
 800b13c:	f04f 0b10 	mov.w	fp, #16
 800b140:	3201      	adds	r2, #1
 800b142:	48a8      	ldr	r0, [pc, #672]	; (800b3e4 <_svfiprintf_r+0xba4>)
 800b144:	9212      	str	r2, [sp, #72]	; 0x48
 800b146:	f1a6 0311 	sub.w	r3, r6, #17
 800b14a:	4459      	add	r1, fp
 800b14c:	2a07      	cmp	r2, #7
 800b14e:	e884 0820 	stmia.w	r4, {r5, fp}
 800b152:	9113      	str	r1, [sp, #76]	; 0x4c
 800b154:	9006      	str	r0, [sp, #24]
 800b156:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b15a:	f300 81ae 	bgt.w	800b4ba <_svfiprintf_r+0xc7a>
 800b15e:	3408      	adds	r4, #8
 800b160:	3e10      	subs	r6, #16
 800b162:	2e10      	cmp	r6, #16
 800b164:	dd44      	ble.n	800b1f0 <_svfiprintf_r+0x9b0>
 800b166:	b163      	cbz	r3, 800b182 <_svfiprintf_r+0x942>
 800b168:	3201      	adds	r2, #1
 800b16a:	3110      	adds	r1, #16
 800b16c:	2a07      	cmp	r2, #7
 800b16e:	e884 0820 	stmia.w	r4, {r5, fp}
 800b172:	9113      	str	r1, [sp, #76]	; 0x4c
 800b174:	9212      	str	r2, [sp, #72]	; 0x48
 800b176:	f300 81ae 	bgt.w	800b4d6 <_svfiprintf_r+0xc96>
 800b17a:	3408      	adds	r4, #8
 800b17c:	3e10      	subs	r6, #16
 800b17e:	2e10      	cmp	r6, #16
 800b180:	dd36      	ble.n	800b1f0 <_svfiprintf_r+0x9b0>
 800b182:	970a      	str	r7, [sp, #40]	; 0x28
 800b184:	4613      	mov	r3, r2
 800b186:	9f03      	ldr	r7, [sp, #12]
 800b188:	4622      	mov	r2, r4
 800b18a:	9c05      	ldr	r4, [sp, #20]
 800b18c:	e00d      	b.n	800b1aa <_svfiprintf_r+0x96a>
 800b18e:	3208      	adds	r2, #8
 800b190:	1c43      	adds	r3, r0, #1
 800b192:	3110      	adds	r1, #16
 800b194:	3e10      	subs	r6, #16
 800b196:	2b07      	cmp	r3, #7
 800b198:	e882 0820 	stmia.w	r2, {r5, fp}
 800b19c:	9113      	str	r1, [sp, #76]	; 0x4c
 800b19e:	9312      	str	r3, [sp, #72]	; 0x48
 800b1a0:	dc16      	bgt.n	800b1d0 <_svfiprintf_r+0x990>
 800b1a2:	3e10      	subs	r6, #16
 800b1a4:	3208      	adds	r2, #8
 800b1a6:	2e10      	cmp	r6, #16
 800b1a8:	dd1f      	ble.n	800b1ea <_svfiprintf_r+0x9aa>
 800b1aa:	1c58      	adds	r0, r3, #1
 800b1ac:	3110      	adds	r1, #16
 800b1ae:	2807      	cmp	r0, #7
 800b1b0:	9113      	str	r1, [sp, #76]	; 0x4c
 800b1b2:	9012      	str	r0, [sp, #72]	; 0x48
 800b1b4:	e882 0820 	stmia.w	r2, {r5, fp}
 800b1b8:	dde9      	ble.n	800b18e <_svfiprintf_r+0x94e>
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	4639      	mov	r1, r7
 800b1be:	aa11      	add	r2, sp, #68	; 0x44
 800b1c0:	f7ff fabe 	bl	800a740 <__ssprint_r>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d19d      	bne.n	800b104 <_svfiprintf_r+0x8c4>
 800b1c8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b1ca:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b1cc:	aa1e      	add	r2, sp, #120	; 0x78
 800b1ce:	e7df      	b.n	800b190 <_svfiprintf_r+0x950>
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	4639      	mov	r1, r7
 800b1d4:	aa11      	add	r2, sp, #68	; 0x44
 800b1d6:	f7ff fab3 	bl	800a740 <__ssprint_r>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	d192      	bne.n	800b104 <_svfiprintf_r+0x8c4>
 800b1de:	3e10      	subs	r6, #16
 800b1e0:	2e10      	cmp	r6, #16
 800b1e2:	aa1e      	add	r2, sp, #120	; 0x78
 800b1e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b1e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1e8:	dcdf      	bgt.n	800b1aa <_svfiprintf_r+0x96a>
 800b1ea:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800b1ec:	4614      	mov	r4, r2
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	3201      	adds	r2, #1
 800b1f2:	9b06      	ldr	r3, [sp, #24]
 800b1f4:	9212      	str	r2, [sp, #72]	; 0x48
 800b1f6:	1989      	adds	r1, r1, r6
 800b1f8:	2a07      	cmp	r2, #7
 800b1fa:	e884 0048 	stmia.w	r4, {r3, r6}
 800b1fe:	9113      	str	r1, [sp, #76]	; 0x4c
 800b200:	f300 8175 	bgt.w	800b4ee <_svfiprintf_r+0xcae>
 800b204:	3408      	adds	r4, #8
 800b206:	e637      	b.n	800ae78 <_svfiprintf_r+0x638>
 800b208:	9805      	ldr	r0, [sp, #20]
 800b20a:	9903      	ldr	r1, [sp, #12]
 800b20c:	aa11      	add	r2, sp, #68	; 0x44
 800b20e:	f7ff fa97 	bl	800a740 <__ssprint_r>
 800b212:	2800      	cmp	r0, #0
 800b214:	f47f af76 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b218:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b21a:	aa1e      	add	r2, sp, #120	; 0x78
 800b21c:	e6a8      	b.n	800af70 <_svfiprintf_r+0x730>
 800b21e:	9805      	ldr	r0, [sp, #20]
 800b220:	9903      	ldr	r1, [sp, #12]
 800b222:	aa11      	add	r2, sp, #68	; 0x44
 800b224:	f7ff fa8c 	bl	800a740 <__ssprint_r>
 800b228:	2800      	cmp	r0, #0
 800b22a:	f43f af23 	beq.w	800b074 <_svfiprintf_r+0x834>
 800b22e:	e769      	b.n	800b104 <_svfiprintf_r+0x8c4>
 800b230:	9805      	ldr	r0, [sp, #20]
 800b232:	9903      	ldr	r1, [sp, #12]
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	aa11      	add	r2, sp, #68	; 0x44
 800b238:	f7ff fa82 	bl	800a740 <__ssprint_r>
 800b23c:	9b00      	ldr	r3, [sp, #0]
 800b23e:	2800      	cmp	r0, #0
 800b240:	f47f af60 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b244:	ac1e      	add	r4, sp, #120	; 0x78
 800b246:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b248:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b24a:	e631      	b.n	800aeb0 <_svfiprintf_r+0x670>
 800b24c:	9805      	ldr	r0, [sp, #20]
 800b24e:	9903      	ldr	r1, [sp, #12]
 800b250:	aa11      	add	r2, sp, #68	; 0x44
 800b252:	f7ff fa75 	bl	800a740 <__ssprint_r>
 800b256:	2800      	cmp	r0, #0
 800b258:	f47f af54 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b25c:	ac1e      	add	r4, sp, #120	; 0x78
 800b25e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b260:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b262:	e633      	b.n	800aecc <_svfiprintf_r+0x68c>
 800b264:	9805      	ldr	r0, [sp, #20]
 800b266:	9903      	ldr	r1, [sp, #12]
 800b268:	aa11      	add	r2, sp, #68	; 0x44
 800b26a:	f7ff fa69 	bl	800a740 <__ssprint_r>
 800b26e:	2800      	cmp	r0, #0
 800b270:	f47f af48 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b274:	ac1e      	add	r4, sp, #120	; 0x78
 800b276:	f7ff bb1f 	b.w	800a8b8 <_svfiprintf_r+0x78>
 800b27a:	9805      	ldr	r0, [sp, #20]
 800b27c:	9903      	ldr	r1, [sp, #12]
 800b27e:	aa11      	add	r2, sp, #68	; 0x44
 800b280:	f7ff fa5e 	bl	800a740 <__ssprint_r>
 800b284:	2800      	cmp	r0, #0
 800b286:	f47f af3d 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b28a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b28c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b28e:	ac1e      	add	r4, sp, #120	; 0x78
 800b290:	e661      	b.n	800af56 <_svfiprintf_r+0x716>
 800b292:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b294:	f8cd b010 	str.w	fp, [sp, #16]
 800b298:	f04f 0b0f 	mov.w	fp, #15
 800b29c:	ea06 020b 	and.w	r2, r6, fp
 800b2a0:	1883      	adds	r3, r0, r2
 800b2a2:	0936      	lsrs	r6, r6, #4
 800b2a4:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 800b2a8:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 800b2ac:	468a      	mov	sl, r1
 800b2ae:	4616      	mov	r6, r2
 800b2b0:	7819      	ldrb	r1, [r3, #0]
 800b2b2:	4667      	mov	r7, ip
 800b2b4:	ea56 0b07 	orrs.w	fp, r6, r7
 800b2b8:	f88a 1000 	strb.w	r1, [sl]
 800b2bc:	f10a 31ff 	add.w	r1, sl, #4294967295
 800b2c0:	d1ea      	bne.n	800b298 <_svfiprintf_r+0xa58>
 800b2c2:	9f01      	ldr	r7, [sp, #4]
 800b2c4:	f8dd b010 	ldr.w	fp, [sp, #16]
 800b2c8:	ebca 0007 	rsb	r0, sl, r7
 800b2cc:	9004      	str	r0, [sp, #16]
 800b2ce:	f7ff bb9a 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b2d2:	2f00      	cmp	r7, #0
 800b2d4:	bf08      	it	eq
 800b2d6:	2e0a      	cmpeq	r6, #10
 800b2d8:	f0c0 8092 	bcc.w	800b400 <_svfiprintf_r+0xbc0>
 800b2dc:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 800b2e0:	9404      	str	r4, [sp, #16]
 800b2e2:	461c      	mov	r4, r3
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	4639      	mov	r1, r7
 800b2e8:	220a      	movs	r2, #10
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	f001 f8f6 	bl	800c4dc <__aeabi_uldivmod>
 800b2f0:	3230      	adds	r2, #48	; 0x30
 800b2f2:	7022      	strb	r2, [r4, #0]
 800b2f4:	4630      	mov	r0, r6
 800b2f6:	4639      	mov	r1, r7
 800b2f8:	220a      	movs	r2, #10
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	f001 f8ee 	bl	800c4dc <__aeabi_uldivmod>
 800b300:	4606      	mov	r6, r0
 800b302:	460f      	mov	r7, r1
 800b304:	ea56 0007 	orrs.w	r0, r6, r7
 800b308:	46a2      	mov	sl, r4
 800b30a:	f104 34ff 	add.w	r4, r4, #4294967295
 800b30e:	d1e9      	bne.n	800b2e4 <_svfiprintf_r+0xaa4>
 800b310:	9a01      	ldr	r2, [sp, #4]
 800b312:	9c04      	ldr	r4, [sp, #16]
 800b314:	ebca 0102 	rsb	r1, sl, r2
 800b318:	9104      	str	r1, [sp, #16]
 800b31a:	f7ff bb74 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b31e:	9805      	ldr	r0, [sp, #20]
 800b320:	9903      	ldr	r1, [sp, #12]
 800b322:	aa11      	add	r2, sp, #68	; 0x44
 800b324:	f7ff fa0c 	bl	800a740 <__ssprint_r>
 800b328:	2800      	cmp	r0, #0
 800b32a:	f47f aeeb 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b32e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b330:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b332:	ac1e      	add	r4, sp, #120	; 0x78
 800b334:	e58e      	b.n	800ae54 <_svfiprintf_r+0x614>
 800b336:	9805      	ldr	r0, [sp, #20]
 800b338:	9903      	ldr	r1, [sp, #12]
 800b33a:	aa11      	add	r2, sp, #68	; 0x44
 800b33c:	f7ff fa00 	bl	800a740 <__ssprint_r>
 800b340:	2800      	cmp	r0, #0
 800b342:	f47f aedf 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b346:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b348:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b34a:	ac1e      	add	r4, sp, #120	; 0x78
 800b34c:	e590      	b.n	800ae70 <_svfiprintf_r+0x630>
 800b34e:	9805      	ldr	r0, [sp, #20]
 800b350:	9903      	ldr	r1, [sp, #12]
 800b352:	9300      	str	r3, [sp, #0]
 800b354:	aa11      	add	r2, sp, #68	; 0x44
 800b356:	f7ff f9f3 	bl	800a740 <__ssprint_r>
 800b35a:	9b00      	ldr	r3, [sp, #0]
 800b35c:	2800      	cmp	r0, #0
 800b35e:	f47f aed1 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b362:	ac1e      	add	r4, sp, #120	; 0x78
 800b364:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b366:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b368:	e42a      	b.n	800abc0 <_svfiprintf_r+0x380>
 800b36a:	9805      	ldr	r0, [sp, #20]
 800b36c:	9903      	ldr	r1, [sp, #12]
 800b36e:	aa11      	add	r2, sp, #68	; 0x44
 800b370:	f7ff f9e6 	bl	800a740 <__ssprint_r>
 800b374:	2800      	cmp	r0, #0
 800b376:	f47f aec5 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b37a:	ac1e      	add	r4, sp, #120	; 0x78
 800b37c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b37e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b380:	e433      	b.n	800abea <_svfiprintf_r+0x3aa>
 800b382:	9802      	ldr	r0, [sp, #8]
 800b384:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800b388:	9004      	str	r0, [sp, #16]
 800b38a:	f7ff bb3c 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b38e:	f018 0f10 	tst.w	r8, #16
 800b392:	d152      	bne.n	800b43a <_svfiprintf_r+0xbfa>
 800b394:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b398:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b39c:	f000 80c1 	beq.w	800b522 <_svfiprintf_r+0xce2>
 800b3a0:	465a      	mov	r2, fp
 800b3a2:	1d11      	adds	r1, r2, #4
 800b3a4:	f8bb 6000 	ldrh.w	r6, [fp]
 800b3a8:	9109      	str	r1, [sp, #36]	; 0x24
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	2700      	movs	r7, #0
 800b3ae:	f7ff bb09 	b.w	800a9c4 <_svfiprintf_r+0x184>
 800b3b2:	9805      	ldr	r0, [sp, #20]
 800b3b4:	9903      	ldr	r1, [sp, #12]
 800b3b6:	aa11      	add	r2, sp, #68	; 0x44
 800b3b8:	f7ff f9c2 	bl	800a740 <__ssprint_r>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	f47f aea1 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b3c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b3c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b3c6:	ac1e      	add	r4, sp, #120	; 0x78
 800b3c8:	e534      	b.n	800ae34 <_svfiprintf_r+0x5f4>
 800b3ca:	f018 0710 	ands.w	r7, r8, #16
 800b3ce:	d040      	beq.n	800b452 <_svfiprintf_r+0xc12>
 800b3d0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b3d4:	4651      	mov	r1, sl
 800b3d6:	1d08      	adds	r0, r1, #4
 800b3d8:	f8da 6000 	ldr.w	r6, [sl]
 800b3dc:	9009      	str	r0, [sp, #36]	; 0x24
 800b3de:	2700      	movs	r7, #0
 800b3e0:	f7ff baf0 	b.w	800a9c4 <_svfiprintf_r+0x184>
 800b3e4:	0800cda8 	.word	0x0800cda8
 800b3e8:	9805      	ldr	r0, [sp, #20]
 800b3ea:	9903      	ldr	r1, [sp, #12]
 800b3ec:	aa11      	add	r2, sp, #68	; 0x44
 800b3ee:	f7ff f9a7 	bl	800a740 <__ssprint_r>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	f47f ae86 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b3f8:	aa1e      	add	r2, sp, #120	; 0x78
 800b3fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b3fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3fe:	e5d6      	b.n	800afae <_svfiprintf_r+0x76e>
 800b400:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800b404:	3630      	adds	r6, #48	; 0x30
 800b406:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 800b40a:	9f01      	ldr	r7, [sp, #4]
 800b40c:	ebca 0007 	rsb	r0, sl, r7
 800b410:	9004      	str	r0, [sp, #16]
 800b412:	f7ff baf8 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b416:	f899 3000 	ldrb.w	r3, [r9]
 800b41a:	9109      	str	r1, [sp, #36]	; 0x24
 800b41c:	f7ff ba5f 	b.w	800a8de <_svfiprintf_r+0x9e>
 800b420:	9b02      	ldr	r3, [sp, #8]
 800b422:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800b426:	9304      	str	r3, [sp, #16]
 800b428:	f7ff baed 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b42c:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b430:	f43f ac8c 	beq.w	800ad4c <_svfiprintf_r+0x50c>
 800b434:	f9bb 6000 	ldrsh.w	r6, [fp]
 800b438:	e48a      	b.n	800ad50 <_svfiprintf_r+0x510>
 800b43a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b43e:	f8da 7000 	ldr.w	r7, [sl]
 800b442:	4650      	mov	r0, sl
 800b444:	1d03      	adds	r3, r0, #4
 800b446:	463e      	mov	r6, r7
 800b448:	9309      	str	r3, [sp, #36]	; 0x24
 800b44a:	2700      	movs	r7, #0
 800b44c:	2301      	movs	r3, #1
 800b44e:	f7ff bab9 	b.w	800a9c4 <_svfiprintf_r+0x184>
 800b452:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b456:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800b45a:	bf0c      	ite	eq
 800b45c:	f8db 7000 	ldreq.w	r7, [fp]
 800b460:	f8bb 6000 	ldrhne.w	r6, [fp]
 800b464:	4658      	mov	r0, fp
 800b466:	bf14      	ite	ne
 800b468:	463b      	movne	r3, r7
 800b46a:	463e      	moveq	r6, r7
 800b46c:	1d02      	adds	r2, r0, #4
 800b46e:	2700      	movs	r7, #0
 800b470:	9209      	str	r2, [sp, #36]	; 0x24
 800b472:	f7ff baa7 	b.w	800a9c4 <_svfiprintf_r+0x184>
 800b476:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b47a:	4652      	mov	r2, sl
 800b47c:	1d11      	adds	r1, r2, #4
 800b47e:	f8da 6000 	ldr.w	r6, [sl]
 800b482:	9109      	str	r1, [sp, #36]	; 0x24
 800b484:	2700      	movs	r7, #0
 800b486:	e40f      	b.n	800aca8 <_svfiprintf_r+0x468>
 800b488:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800b48c:	9a07      	ldr	r2, [sp, #28]
 800b48e:	f8dc 3000 	ldr.w	r3, [ip]
 800b492:	4661      	mov	r1, ip
 800b494:	17d0      	asrs	r0, r2, #31
 800b496:	1d0e      	adds	r6, r1, #4
 800b498:	601a      	str	r2, [r3, #0]
 800b49a:	6058      	str	r0, [r3, #4]
 800b49c:	9609      	str	r6, [sp, #36]	; 0x24
 800b49e:	f7ff b9e9 	b.w	800a874 <_svfiprintf_r+0x34>
 800b4a2:	9805      	ldr	r0, [sp, #20]
 800b4a4:	9903      	ldr	r1, [sp, #12]
 800b4a6:	aa11      	add	r2, sp, #68	; 0x44
 800b4a8:	f7ff f94a 	bl	800a740 <__ssprint_r>
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	f47f ae29 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b4b2:	aa1e      	add	r2, sp, #120	; 0x78
 800b4b4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b4b8:	e58d      	b.n	800afd6 <_svfiprintf_r+0x796>
 800b4ba:	9805      	ldr	r0, [sp, #20]
 800b4bc:	9903      	ldr	r1, [sp, #12]
 800b4be:	9300      	str	r3, [sp, #0]
 800b4c0:	aa11      	add	r2, sp, #68	; 0x44
 800b4c2:	f7ff f93d 	bl	800a740 <__ssprint_r>
 800b4c6:	9b00      	ldr	r3, [sp, #0]
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	f47f ae1b 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b4ce:	ac1e      	add	r4, sp, #120	; 0x78
 800b4d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4d4:	e644      	b.n	800b160 <_svfiprintf_r+0x920>
 800b4d6:	9805      	ldr	r0, [sp, #20]
 800b4d8:	9903      	ldr	r1, [sp, #12]
 800b4da:	aa11      	add	r2, sp, #68	; 0x44
 800b4dc:	f7ff f930 	bl	800a740 <__ssprint_r>
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	f47f ae0f 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b4e6:	ac1e      	add	r4, sp, #120	; 0x78
 800b4e8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4ec:	e646      	b.n	800b17c <_svfiprintf_r+0x93c>
 800b4ee:	9805      	ldr	r0, [sp, #20]
 800b4f0:	9903      	ldr	r1, [sp, #12]
 800b4f2:	aa11      	add	r2, sp, #68	; 0x44
 800b4f4:	f7ff f924 	bl	800a740 <__ssprint_r>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	f47f ae03 	bne.w	800b104 <_svfiprintf_r+0x8c4>
 800b4fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b500:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b502:	ac1e      	add	r4, sp, #120	; 0x78
 800b504:	e4b8      	b.n	800ae78 <_svfiprintf_r+0x638>
 800b506:	9300      	str	r3, [sp, #0]
 800b508:	f7fa fcf2 	bl	8005ef0 <strlen>
 800b50c:	9004      	str	r0, [sp, #16]
 800b50e:	9800      	ldr	r0, [sp, #0]
 800b510:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800b514:	9009      	str	r0, [sp, #36]	; 0x24
 800b516:	9602      	str	r6, [sp, #8]
 800b518:	f7ff ba75 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b51c:	483d      	ldr	r0, [pc, #244]	; (800b614 <_svfiprintf_r+0xdd4>)
 800b51e:	9002      	str	r0, [sp, #8]
 800b520:	e50e      	b.n	800af40 <_svfiprintf_r+0x700>
 800b522:	f8db 1000 	ldr.w	r1, [fp]
 800b526:	4658      	mov	r0, fp
 800b528:	1d03      	adds	r3, r0, #4
 800b52a:	9309      	str	r3, [sp, #36]	; 0x24
 800b52c:	460e      	mov	r6, r1
 800b52e:	2700      	movs	r7, #0
 800b530:	2301      	movs	r3, #1
 800b532:	f7ff ba47 	b.w	800a9c4 <_svfiprintf_r+0x184>
 800b536:	f8db 7000 	ldr.w	r7, [fp]
 800b53a:	465a      	mov	r2, fp
 800b53c:	1d11      	adds	r1, r2, #4
 800b53e:	463e      	mov	r6, r7
 800b540:	9109      	str	r1, [sp, #36]	; 0x24
 800b542:	2700      	movs	r7, #0
 800b544:	f7ff bbb0 	b.w	800aca8 <_svfiprintf_r+0x468>
 800b548:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b54c:	d028      	beq.n	800b5a0 <_svfiprintf_r+0xd60>
 800b54e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b552:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800b556:	f8da 1000 	ldr.w	r1, [sl]
 800b55a:	4656      	mov	r6, sl
 800b55c:	1d32      	adds	r2, r6, #4
 800b55e:	9209      	str	r2, [sp, #36]	; 0x24
 800b560:	f8a1 c000 	strh.w	ip, [r1]
 800b564:	f7ff b986 	b.w	800a874 <_svfiprintf_r+0x34>
 800b568:	9802      	ldr	r0, [sp, #8]
 800b56a:	9309      	str	r3, [sp, #36]	; 0x24
 800b56c:	2806      	cmp	r0, #6
 800b56e:	bf28      	it	cs
 800b570:	2006      	movcs	r0, #6
 800b572:	9004      	str	r0, [sp, #16]
 800b574:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 800b578:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 800b61c <_svfiprintf_r+0xddc>
 800b57c:	f7ff baef 	b.w	800ab5e <_svfiprintf_r+0x31e>
 800b580:	2140      	movs	r1, #64	; 0x40
 800b582:	9200      	str	r2, [sp, #0]
 800b584:	f7fd fd40 	bl	8009008 <_malloc_r>
 800b588:	9a00      	ldr	r2, [sp, #0]
 800b58a:	6020      	str	r0, [r4, #0]
 800b58c:	6120      	str	r0, [r4, #16]
 800b58e:	2800      	cmp	r0, #0
 800b590:	d037      	beq.n	800b602 <_svfiprintf_r+0xdc2>
 800b592:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b596:	2040      	movs	r0, #64	; 0x40
 800b598:	f8cb 0014 	str.w	r0, [fp, #20]
 800b59c:	f7ff b960 	b.w	800a860 <_svfiprintf_r+0x20>
 800b5a0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b5a4:	9b07      	ldr	r3, [sp, #28]
 800b5a6:	f8db 6000 	ldr.w	r6, [fp]
 800b5aa:	465a      	mov	r2, fp
 800b5ac:	1d10      	adds	r0, r2, #4
 800b5ae:	9009      	str	r0, [sp, #36]	; 0x24
 800b5b0:	6033      	str	r3, [r6, #0]
 800b5b2:	f7ff b95f 	b.w	800a874 <_svfiprintf_r+0x34>
 800b5b6:	4b18      	ldr	r3, [pc, #96]	; (800b618 <_svfiprintf_r+0xdd8>)
 800b5b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b5ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5bc:	930c      	str	r3, [sp, #48]	; 0x30
 800b5be:	e425      	b.n	800ae0c <_svfiprintf_r+0x5cc>
 800b5c0:	4b14      	ldr	r3, [pc, #80]	; (800b614 <_svfiprintf_r+0xdd4>)
 800b5c2:	9306      	str	r3, [sp, #24]
 800b5c4:	e614      	b.n	800b1f0 <_svfiprintf_r+0x9b0>
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	46b1      	mov	r9, r6
 800b5ca:	9002      	str	r0, [sp, #8]
 800b5cc:	f7ff b989 	b.w	800a8e2 <_svfiprintf_r+0xa2>
 800b5d0:	9f02      	ldr	r7, [sp, #8]
 800b5d2:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800b5d6:	9109      	str	r1, [sp, #36]	; 0x24
 800b5d8:	9704      	str	r7, [sp, #16]
 800b5da:	9002      	str	r0, [sp, #8]
 800b5dc:	f7ff ba13 	b.w	800aa06 <_svfiprintf_r+0x1c6>
 800b5e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5e4:	6818      	ldr	r0, [r3, #0]
 800b5e6:	f899 3001 	ldrb.w	r3, [r9, #1]
 800b5ea:	9002      	str	r0, [sp, #8]
 800b5ec:	3104      	adds	r1, #4
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	9109      	str	r1, [sp, #36]	; 0x24
 800b5f2:	46b1      	mov	r9, r6
 800b5f4:	f6bf a973 	bge.w	800a8de <_svfiprintf_r+0x9e>
 800b5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fc:	9002      	str	r0, [sp, #8]
 800b5fe:	f7ff b96e 	b.w	800a8de <_svfiprintf_r+0x9e>
 800b602:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b606:	210c      	movs	r1, #12
 800b608:	f8ca 1000 	str.w	r1, [sl]
 800b60c:	f04f 30ff 	mov.w	r0, #4294967295
 800b610:	e584      	b.n	800b11c <_svfiprintf_r+0x8dc>
 800b612:	bf00      	nop
 800b614:	0800cda8 	.word	0x0800cda8
 800b618:	0800cdb8 	.word	0x0800cdb8
 800b61c:	0800cc30 	.word	0x0800cc30

0800b620 <_calloc_r>:
 800b620:	b510      	push	{r4, lr}
 800b622:	fb01 f102 	mul.w	r1, r1, r2
 800b626:	f7fd fcef 	bl	8009008 <_malloc_r>
 800b62a:	4604      	mov	r4, r0
 800b62c:	b168      	cbz	r0, 800b64a <_calloc_r+0x2a>
 800b62e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b632:	f022 0103 	bic.w	r1, r2, #3
 800b636:	1f0a      	subs	r2, r1, #4
 800b638:	2a24      	cmp	r2, #36	; 0x24
 800b63a:	d818      	bhi.n	800b66e <_calloc_r+0x4e>
 800b63c:	2a13      	cmp	r2, #19
 800b63e:	d806      	bhi.n	800b64e <_calloc_r+0x2e>
 800b640:	4603      	mov	r3, r0
 800b642:	2000      	movs	r0, #0
 800b644:	6018      	str	r0, [r3, #0]
 800b646:	6058      	str	r0, [r3, #4]
 800b648:	6098      	str	r0, [r3, #8]
 800b64a:	4620      	mov	r0, r4
 800b64c:	bd10      	pop	{r4, pc}
 800b64e:	2300      	movs	r3, #0
 800b650:	2a1b      	cmp	r2, #27
 800b652:	6003      	str	r3, [r0, #0]
 800b654:	6043      	str	r3, [r0, #4]
 800b656:	d90f      	bls.n	800b678 <_calloc_r+0x58>
 800b658:	2a24      	cmp	r2, #36	; 0x24
 800b65a:	6083      	str	r3, [r0, #8]
 800b65c:	60c3      	str	r3, [r0, #12]
 800b65e:	bf05      	ittet	eq
 800b660:	6103      	streq	r3, [r0, #16]
 800b662:	6143      	streq	r3, [r0, #20]
 800b664:	f100 0310 	addne.w	r3, r0, #16
 800b668:	f100 0318 	addeq.w	r3, r0, #24
 800b66c:	e7e9      	b.n	800b642 <_calloc_r+0x22>
 800b66e:	2100      	movs	r1, #0
 800b670:	f000 f9e8 	bl	800ba44 <memset>
 800b674:	4620      	mov	r0, r4
 800b676:	bd10      	pop	{r4, pc}
 800b678:	f100 0308 	add.w	r3, r0, #8
 800b67c:	e7e1      	b.n	800b642 <_calloc_r+0x22>
 800b67e:	bf00      	nop

0800b680 <_malloc_trim_r>:
 800b680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b682:	4d22      	ldr	r5, [pc, #136]	; (800b70c <_malloc_trim_r+0x8c>)
 800b684:	460f      	mov	r7, r1
 800b686:	4604      	mov	r4, r0
 800b688:	f7fe f80c 	bl	80096a4 <__malloc_lock>
 800b68c:	68ab      	ldr	r3, [r5, #8]
 800b68e:	685e      	ldr	r6, [r3, #4]
 800b690:	f026 0603 	bic.w	r6, r6, #3
 800b694:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 800b698:	1bc1      	subs	r1, r0, r7
 800b69a:	0b0a      	lsrs	r2, r1, #12
 800b69c:	1e57      	subs	r7, r2, #1
 800b69e:	033f      	lsls	r7, r7, #12
 800b6a0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800b6a4:	db07      	blt.n	800b6b6 <_malloc_trim_r+0x36>
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f7fe ff49 	bl	800a540 <_sbrk_r>
 800b6ae:	68ab      	ldr	r3, [r5, #8]
 800b6b0:	1999      	adds	r1, r3, r6
 800b6b2:	4288      	cmp	r0, r1
 800b6b4:	d004      	beq.n	800b6c0 <_malloc_trim_r+0x40>
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f7fd fff6 	bl	80096a8 <__malloc_unlock>
 800b6bc:	2000      	movs	r0, #0
 800b6be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6c0:	4279      	negs	r1, r7
 800b6c2:	4620      	mov	r0, r4
 800b6c4:	f7fe ff3c 	bl	800a540 <_sbrk_r>
 800b6c8:	3001      	adds	r0, #1
 800b6ca:	d00d      	beq.n	800b6e8 <_malloc_trim_r+0x68>
 800b6cc:	4b10      	ldr	r3, [pc, #64]	; (800b710 <_malloc_trim_r+0x90>)
 800b6ce:	68a8      	ldr	r0, [r5, #8]
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	1bf6      	subs	r6, r6, r7
 800b6d4:	f046 0601 	orr.w	r6, r6, #1
 800b6d8:	1bd7      	subs	r7, r2, r7
 800b6da:	6046      	str	r6, [r0, #4]
 800b6dc:	4620      	mov	r0, r4
 800b6de:	601f      	str	r7, [r3, #0]
 800b6e0:	f7fd ffe2 	bl	80096a8 <__malloc_unlock>
 800b6e4:	2001      	movs	r0, #1
 800b6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f7fe ff28 	bl	800a540 <_sbrk_r>
 800b6f0:	68ab      	ldr	r3, [r5, #8]
 800b6f2:	1ac2      	subs	r2, r0, r3
 800b6f4:	2a0f      	cmp	r2, #15
 800b6f6:	ddde      	ble.n	800b6b6 <_malloc_trim_r+0x36>
 800b6f8:	4906      	ldr	r1, [pc, #24]	; (800b714 <_malloc_trim_r+0x94>)
 800b6fa:	6809      	ldr	r1, [r1, #0]
 800b6fc:	1a40      	subs	r0, r0, r1
 800b6fe:	4904      	ldr	r1, [pc, #16]	; (800b710 <_malloc_trim_r+0x90>)
 800b700:	f042 0201 	orr.w	r2, r2, #1
 800b704:	6008      	str	r0, [r1, #0]
 800b706:	605a      	str	r2, [r3, #4]
 800b708:	e7d5      	b.n	800b6b6 <_malloc_trim_r+0x36>
 800b70a:	bf00      	nop
 800b70c:	20001dd0 	.word	0x20001dd0
 800b710:	20000854 	.word	0x20000854
 800b714:	200021dc 	.word	0x200021dc

0800b718 <_free_r>:
 800b718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b71c:	460d      	mov	r5, r1
 800b71e:	4606      	mov	r6, r0
 800b720:	2900      	cmp	r1, #0
 800b722:	d055      	beq.n	800b7d0 <_free_r+0xb8>
 800b724:	f7fd ffbe 	bl	80096a4 <__malloc_lock>
 800b728:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800b72c:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800b89c <_free_r+0x184>
 800b730:	f1a5 0408 	sub.w	r4, r5, #8
 800b734:	f021 0301 	bic.w	r3, r1, #1
 800b738:	18e2      	adds	r2, r4, r3
 800b73a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800b73e:	6857      	ldr	r7, [r2, #4]
 800b740:	4290      	cmp	r0, r2
 800b742:	f027 0703 	bic.w	r7, r7, #3
 800b746:	d065      	beq.n	800b814 <_free_r+0xfc>
 800b748:	f011 0101 	ands.w	r1, r1, #1
 800b74c:	6057      	str	r7, [r2, #4]
 800b74e:	d032      	beq.n	800b7b6 <_free_r+0x9e>
 800b750:	2100      	movs	r1, #0
 800b752:	19d0      	adds	r0, r2, r7
 800b754:	6840      	ldr	r0, [r0, #4]
 800b756:	07c0      	lsls	r0, r0, #31
 800b758:	d406      	bmi.n	800b768 <_free_r+0x50>
 800b75a:	19db      	adds	r3, r3, r7
 800b75c:	6890      	ldr	r0, [r2, #8]
 800b75e:	2900      	cmp	r1, #0
 800b760:	d04a      	beq.n	800b7f8 <_free_r+0xe0>
 800b762:	68d2      	ldr	r2, [r2, #12]
 800b764:	60c2      	str	r2, [r0, #12]
 800b766:	6090      	str	r0, [r2, #8]
 800b768:	f043 0001 	orr.w	r0, r3, #1
 800b76c:	6060      	str	r0, [r4, #4]
 800b76e:	50e3      	str	r3, [r4, r3]
 800b770:	b9e1      	cbnz	r1, 800b7ac <_free_r+0x94>
 800b772:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b776:	d32d      	bcc.n	800b7d4 <_free_r+0xbc>
 800b778:	0a5a      	lsrs	r2, r3, #9
 800b77a:	2a04      	cmp	r2, #4
 800b77c:	d866      	bhi.n	800b84c <_free_r+0x134>
 800b77e:	0998      	lsrs	r0, r3, #6
 800b780:	3038      	adds	r0, #56	; 0x38
 800b782:	0042      	lsls	r2, r0, #1
 800b784:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 800b788:	4944      	ldr	r1, [pc, #272]	; (800b89c <_free_r+0x184>)
 800b78a:	f8de 2008 	ldr.w	r2, [lr, #8]
 800b78e:	4572      	cmp	r2, lr
 800b790:	d062      	beq.n	800b858 <_free_r+0x140>
 800b792:	6850      	ldr	r0, [r2, #4]
 800b794:	f020 0103 	bic.w	r1, r0, #3
 800b798:	428b      	cmp	r3, r1
 800b79a:	d202      	bcs.n	800b7a2 <_free_r+0x8a>
 800b79c:	6892      	ldr	r2, [r2, #8]
 800b79e:	4596      	cmp	lr, r2
 800b7a0:	d1f7      	bne.n	800b792 <_free_r+0x7a>
 800b7a2:	68d0      	ldr	r0, [r2, #12]
 800b7a4:	60e0      	str	r0, [r4, #12]
 800b7a6:	60a2      	str	r2, [r4, #8]
 800b7a8:	60d4      	str	r4, [r2, #12]
 800b7aa:	6084      	str	r4, [r0, #8]
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b2:	f7fd bf79 	b.w	80096a8 <__malloc_unlock>
 800b7b6:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800b7ba:	1b64      	subs	r4, r4, r5
 800b7bc:	f10c 0808 	add.w	r8, ip, #8
 800b7c0:	68a0      	ldr	r0, [r4, #8]
 800b7c2:	4540      	cmp	r0, r8
 800b7c4:	442b      	add	r3, r5
 800b7c6:	d03f      	beq.n	800b848 <_free_r+0x130>
 800b7c8:	68e5      	ldr	r5, [r4, #12]
 800b7ca:	60c5      	str	r5, [r0, #12]
 800b7cc:	60a8      	str	r0, [r5, #8]
 800b7ce:	e7c0      	b.n	800b752 <_free_r+0x3a>
 800b7d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7d4:	08dd      	lsrs	r5, r3, #3
 800b7d6:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 800b7da:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800b7de:	6891      	ldr	r1, [r2, #8]
 800b7e0:	60e2      	str	r2, [r4, #12]
 800b7e2:	10ab      	asrs	r3, r5, #2
 800b7e4:	2501      	movs	r5, #1
 800b7e6:	fa05 f303 	lsl.w	r3, r5, r3
 800b7ea:	4318      	orrs	r0, r3
 800b7ec:	60a1      	str	r1, [r4, #8]
 800b7ee:	f8cc 0004 	str.w	r0, [ip, #4]
 800b7f2:	6094      	str	r4, [r2, #8]
 800b7f4:	60cc      	str	r4, [r1, #12]
 800b7f6:	e7d9      	b.n	800b7ac <_free_r+0x94>
 800b7f8:	4d29      	ldr	r5, [pc, #164]	; (800b8a0 <_free_r+0x188>)
 800b7fa:	42a8      	cmp	r0, r5
 800b7fc:	d1b1      	bne.n	800b762 <_free_r+0x4a>
 800b7fe:	f043 0201 	orr.w	r2, r3, #1
 800b802:	f8cc 4014 	str.w	r4, [ip, #20]
 800b806:	f8cc 4010 	str.w	r4, [ip, #16]
 800b80a:	60e0      	str	r0, [r4, #12]
 800b80c:	60a0      	str	r0, [r4, #8]
 800b80e:	6062      	str	r2, [r4, #4]
 800b810:	50e3      	str	r3, [r4, r3]
 800b812:	e7cb      	b.n	800b7ac <_free_r+0x94>
 800b814:	18ff      	adds	r7, r7, r3
 800b816:	07cb      	lsls	r3, r1, #31
 800b818:	d407      	bmi.n	800b82a <_free_r+0x112>
 800b81a:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800b81e:	1a64      	subs	r4, r4, r1
 800b820:	187f      	adds	r7, r7, r1
 800b822:	68e3      	ldr	r3, [r4, #12]
 800b824:	68a0      	ldr	r0, [r4, #8]
 800b826:	60c3      	str	r3, [r0, #12]
 800b828:	6098      	str	r0, [r3, #8]
 800b82a:	4a1e      	ldr	r2, [pc, #120]	; (800b8a4 <_free_r+0x18c>)
 800b82c:	f8cc 4008 	str.w	r4, [ip, #8]
 800b830:	6811      	ldr	r1, [r2, #0]
 800b832:	f047 0301 	orr.w	r3, r7, #1
 800b836:	428f      	cmp	r7, r1
 800b838:	6063      	str	r3, [r4, #4]
 800b83a:	d3b7      	bcc.n	800b7ac <_free_r+0x94>
 800b83c:	4a1a      	ldr	r2, [pc, #104]	; (800b8a8 <_free_r+0x190>)
 800b83e:	4630      	mov	r0, r6
 800b840:	6811      	ldr	r1, [r2, #0]
 800b842:	f7ff ff1d 	bl	800b680 <_malloc_trim_r>
 800b846:	e7b1      	b.n	800b7ac <_free_r+0x94>
 800b848:	2101      	movs	r1, #1
 800b84a:	e782      	b.n	800b752 <_free_r+0x3a>
 800b84c:	2a14      	cmp	r2, #20
 800b84e:	d80c      	bhi.n	800b86a <_free_r+0x152>
 800b850:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800b854:	0042      	lsls	r2, r0, #1
 800b856:	e795      	b.n	800b784 <_free_r+0x6c>
 800b858:	684b      	ldr	r3, [r1, #4]
 800b85a:	1080      	asrs	r0, r0, #2
 800b85c:	2501      	movs	r5, #1
 800b85e:	fa05 f000 	lsl.w	r0, r5, r0
 800b862:	4303      	orrs	r3, r0
 800b864:	604b      	str	r3, [r1, #4]
 800b866:	4610      	mov	r0, r2
 800b868:	e79c      	b.n	800b7a4 <_free_r+0x8c>
 800b86a:	2a54      	cmp	r2, #84	; 0x54
 800b86c:	d803      	bhi.n	800b876 <_free_r+0x15e>
 800b86e:	0b18      	lsrs	r0, r3, #12
 800b870:	306e      	adds	r0, #110	; 0x6e
 800b872:	0042      	lsls	r2, r0, #1
 800b874:	e786      	b.n	800b784 <_free_r+0x6c>
 800b876:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b87a:	d803      	bhi.n	800b884 <_free_r+0x16c>
 800b87c:	0bd8      	lsrs	r0, r3, #15
 800b87e:	3077      	adds	r0, #119	; 0x77
 800b880:	0042      	lsls	r2, r0, #1
 800b882:	e77f      	b.n	800b784 <_free_r+0x6c>
 800b884:	f240 5154 	movw	r1, #1364	; 0x554
 800b888:	428a      	cmp	r2, r1
 800b88a:	d803      	bhi.n	800b894 <_free_r+0x17c>
 800b88c:	0c98      	lsrs	r0, r3, #18
 800b88e:	307c      	adds	r0, #124	; 0x7c
 800b890:	0042      	lsls	r2, r0, #1
 800b892:	e777      	b.n	800b784 <_free_r+0x6c>
 800b894:	22fc      	movs	r2, #252	; 0xfc
 800b896:	207e      	movs	r0, #126	; 0x7e
 800b898:	e774      	b.n	800b784 <_free_r+0x6c>
 800b89a:	bf00      	nop
 800b89c:	20001dd0 	.word	0x20001dd0
 800b8a0:	20001dd8 	.word	0x20001dd8
 800b8a4:	200021d8 	.word	0x200021d8
 800b8a8:	20000850 	.word	0x20000850

0800b8ac <memmove>:
 800b8ac:	4288      	cmp	r0, r1
 800b8ae:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800b8b2:	d926      	bls.n	800b902 <memmove+0x56>
 800b8b4:	188c      	adds	r4, r1, r2
 800b8b6:	42a0      	cmp	r0, r4
 800b8b8:	d223      	bcs.n	800b902 <memmove+0x56>
 800b8ba:	1883      	adds	r3, r0, r2
 800b8bc:	1e55      	subs	r5, r2, #1
 800b8be:	b1ea      	cbz	r2, 800b8fc <memmove+0x50>
 800b8c0:	4622      	mov	r2, r4
 800b8c2:	f005 0401 	and.w	r4, r5, #1
 800b8c6:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800b8ca:	f803 1d01 	strb.w	r1, [r3, #-1]!
 800b8ce:	1e69      	subs	r1, r5, #1
 800b8d0:	b1a5      	cbz	r5, 800b8fc <memmove+0x50>
 800b8d2:	b13c      	cbz	r4, 800b8e4 <memmove+0x38>
 800b8d4:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800b8d8:	3901      	subs	r1, #1
 800b8da:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b8de:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800b8e2:	d00b      	beq.n	800b8fc <memmove+0x50>
 800b8e4:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800b8e8:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800b8ec:	3902      	subs	r1, #2
 800b8ee:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800b8f2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b8f6:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800b8fa:	d1f3      	bne.n	800b8e4 <memmove+0x38>
 800b8fc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800b900:	4770      	bx	lr
 800b902:	2a0f      	cmp	r2, #15
 800b904:	f240 8096 	bls.w	800ba34 <memmove+0x188>
 800b908:	ea41 0300 	orr.w	r3, r1, r0
 800b90c:	079b      	lsls	r3, r3, #30
 800b90e:	f040 8093 	bne.w	800ba38 <memmove+0x18c>
 800b912:	680c      	ldr	r4, [r1, #0]
 800b914:	6004      	str	r4, [r0, #0]
 800b916:	684d      	ldr	r5, [r1, #4]
 800b918:	6045      	str	r5, [r0, #4]
 800b91a:	688e      	ldr	r6, [r1, #8]
 800b91c:	f1a2 0310 	sub.w	r3, r2, #16
 800b920:	6086      	str	r6, [r0, #8]
 800b922:	68cc      	ldr	r4, [r1, #12]
 800b924:	461d      	mov	r5, r3
 800b926:	2d0f      	cmp	r5, #15
 800b928:	60c4      	str	r4, [r0, #12]
 800b92a:	f3c3 1600 	ubfx	r6, r3, #4, #1
 800b92e:	f101 0410 	add.w	r4, r1, #16
 800b932:	f100 0310 	add.w	r3, r0, #16
 800b936:	d922      	bls.n	800b97e <memmove+0xd2>
 800b938:	b166      	cbz	r6, 800b954 <memmove+0xa8>
 800b93a:	6826      	ldr	r6, [r4, #0]
 800b93c:	601e      	str	r6, [r3, #0]
 800b93e:	6866      	ldr	r6, [r4, #4]
 800b940:	605e      	str	r6, [r3, #4]
 800b942:	68a6      	ldr	r6, [r4, #8]
 800b944:	609e      	str	r6, [r3, #8]
 800b946:	68e6      	ldr	r6, [r4, #12]
 800b948:	3d10      	subs	r5, #16
 800b94a:	60de      	str	r6, [r3, #12]
 800b94c:	3410      	adds	r4, #16
 800b94e:	3310      	adds	r3, #16
 800b950:	2d0f      	cmp	r5, #15
 800b952:	d914      	bls.n	800b97e <memmove+0xd2>
 800b954:	6826      	ldr	r6, [r4, #0]
 800b956:	601e      	str	r6, [r3, #0]
 800b958:	6866      	ldr	r6, [r4, #4]
 800b95a:	605e      	str	r6, [r3, #4]
 800b95c:	68a6      	ldr	r6, [r4, #8]
 800b95e:	609e      	str	r6, [r3, #8]
 800b960:	68e6      	ldr	r6, [r4, #12]
 800b962:	60de      	str	r6, [r3, #12]
 800b964:	6926      	ldr	r6, [r4, #16]
 800b966:	611e      	str	r6, [r3, #16]
 800b968:	6966      	ldr	r6, [r4, #20]
 800b96a:	615e      	str	r6, [r3, #20]
 800b96c:	69a6      	ldr	r6, [r4, #24]
 800b96e:	619e      	str	r6, [r3, #24]
 800b970:	69e6      	ldr	r6, [r4, #28]
 800b972:	3d20      	subs	r5, #32
 800b974:	61de      	str	r6, [r3, #28]
 800b976:	3420      	adds	r4, #32
 800b978:	3320      	adds	r3, #32
 800b97a:	2d0f      	cmp	r5, #15
 800b97c:	d8ea      	bhi.n	800b954 <memmove+0xa8>
 800b97e:	f1a2 0310 	sub.w	r3, r2, #16
 800b982:	f023 040f 	bic.w	r4, r3, #15
 800b986:	f002 030f 	and.w	r3, r2, #15
 800b98a:	3410      	adds	r4, #16
 800b98c:	2b03      	cmp	r3, #3
 800b98e:	eb00 0804 	add.w	r8, r0, r4
 800b992:	4421      	add	r1, r4
 800b994:	d952      	bls.n	800ba3c <memmove+0x190>
 800b996:	f1a3 0904 	sub.w	r9, r3, #4
 800b99a:	460b      	mov	r3, r1
 800b99c:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800b9a0:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800b9a4:	f853 6b04 	ldr.w	r6, [r3], #4
 800b9a8:	ebc1 050c 	rsb	r5, r1, ip
 800b9ac:	4644      	mov	r4, r8
 800b9ae:	f10c 0c04 	add.w	ip, ip, #4
 800b9b2:	4563      	cmp	r3, ip
 800b9b4:	f844 6b04 	str.w	r6, [r4], #4
 800b9b8:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800b9bc:	d012      	beq.n	800b9e4 <memmove+0x138>
 800b9be:	b12d      	cbz	r5, 800b9cc <memmove+0x120>
 800b9c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b9c4:	4563      	cmp	r3, ip
 800b9c6:	f844 5b04 	str.w	r5, [r4], #4
 800b9ca:	d00b      	beq.n	800b9e4 <memmove+0x138>
 800b9cc:	461e      	mov	r6, r3
 800b9ce:	4625      	mov	r5, r4
 800b9d0:	f856 7b04 	ldr.w	r7, [r6], #4
 800b9d4:	f845 7b04 	str.w	r7, [r5], #4
 800b9d8:	685f      	ldr	r7, [r3, #4]
 800b9da:	1d33      	adds	r3, r6, #4
 800b9dc:	6067      	str	r7, [r4, #4]
 800b9de:	1d2c      	adds	r4, r5, #4
 800b9e0:	4563      	cmp	r3, ip
 800b9e2:	d1f3      	bne.n	800b9cc <memmove+0x120>
 800b9e4:	f109 0301 	add.w	r3, r9, #1
 800b9e8:	009c      	lsls	r4, r3, #2
 800b9ea:	1909      	adds	r1, r1, r4
 800b9ec:	f002 0203 	and.w	r2, r2, #3
 800b9f0:	4444      	add	r4, r8
 800b9f2:	2a00      	cmp	r2, #0
 800b9f4:	d082      	beq.n	800b8fc <memmove+0x50>
 800b9f6:	4623      	mov	r3, r4
 800b9f8:	780d      	ldrb	r5, [r1, #0]
 800b9fa:	f803 5b01 	strb.w	r5, [r3], #1
 800b9fe:	18a2      	adds	r2, r4, r2
 800ba00:	43e4      	mvns	r4, r4
 800ba02:	1914      	adds	r4, r2, r4
 800ba04:	4293      	cmp	r3, r2
 800ba06:	f004 0401 	and.w	r4, r4, #1
 800ba0a:	f43f af77 	beq.w	800b8fc <memmove+0x50>
 800ba0e:	b134      	cbz	r4, 800ba1e <memmove+0x172>
 800ba10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ba14:	f803 4b01 	strb.w	r4, [r3], #1
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	f43f af6f 	beq.w	800b8fc <memmove+0x50>
 800ba1e:	784d      	ldrb	r5, [r1, #1]
 800ba20:	461c      	mov	r4, r3
 800ba22:	f804 5b01 	strb.w	r5, [r4], #1
 800ba26:	788d      	ldrb	r5, [r1, #2]
 800ba28:	705d      	strb	r5, [r3, #1]
 800ba2a:	1c63      	adds	r3, r4, #1
 800ba2c:	3102      	adds	r1, #2
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d1f5      	bne.n	800ba1e <memmove+0x172>
 800ba32:	e763      	b.n	800b8fc <memmove+0x50>
 800ba34:	4604      	mov	r4, r0
 800ba36:	e7dc      	b.n	800b9f2 <memmove+0x146>
 800ba38:	4604      	mov	r4, r0
 800ba3a:	e7dc      	b.n	800b9f6 <memmove+0x14a>
 800ba3c:	4644      	mov	r4, r8
 800ba3e:	461a      	mov	r2, r3
 800ba40:	e7d7      	b.n	800b9f2 <memmove+0x146>
 800ba42:	bf00      	nop

0800ba44 <memset>:
 800ba44:	b4f0      	push	{r4, r5, r6, r7}
 800ba46:	0784      	lsls	r4, r0, #30
 800ba48:	4603      	mov	r3, r0
 800ba4a:	f000 808e 	beq.w	800bb6a <memset+0x126>
 800ba4e:	1e54      	subs	r4, r2, #1
 800ba50:	2a00      	cmp	r2, #0
 800ba52:	f000 8088 	beq.w	800bb66 <memset+0x122>
 800ba56:	07e5      	lsls	r5, r4, #31
 800ba58:	b2ce      	uxtb	r6, r1
 800ba5a:	d411      	bmi.n	800ba80 <memset+0x3c>
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	1e67      	subs	r7, r4, #1
 800ba60:	f802 6b01 	strb.w	r6, [r2], #1
 800ba64:	4613      	mov	r3, r2
 800ba66:	4615      	mov	r5, r2
 800ba68:	0792      	lsls	r2, r2, #30
 800ba6a:	d00f      	beq.n	800ba8c <memset+0x48>
 800ba6c:	2c00      	cmp	r4, #0
 800ba6e:	d07a      	beq.n	800bb66 <memset+0x122>
 800ba70:	f803 6b01 	strb.w	r6, [r3], #1
 800ba74:	079a      	lsls	r2, r3, #30
 800ba76:	463c      	mov	r4, r7
 800ba78:	461d      	mov	r5, r3
 800ba7a:	d007      	beq.n	800ba8c <memset+0x48>
 800ba7c:	3c01      	subs	r4, #1
 800ba7e:	e7ed      	b.n	800ba5c <memset+0x18>
 800ba80:	4603      	mov	r3, r0
 800ba82:	f803 6b01 	strb.w	r6, [r3], #1
 800ba86:	079a      	lsls	r2, r3, #30
 800ba88:	461d      	mov	r5, r3
 800ba8a:	d1f7      	bne.n	800ba7c <memset+0x38>
 800ba8c:	2c03      	cmp	r4, #3
 800ba8e:	d952      	bls.n	800bb36 <memset+0xf2>
 800ba90:	b2ce      	uxtb	r6, r1
 800ba92:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 800ba96:	2c0f      	cmp	r4, #15
 800ba98:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 800ba9c:	d92d      	bls.n	800bafa <memset+0xb6>
 800ba9e:	f1a4 0210 	sub.w	r2, r4, #16
 800baa2:	4617      	mov	r7, r2
 800baa4:	2f0f      	cmp	r7, #15
 800baa6:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800baaa:	602b      	str	r3, [r5, #0]
 800baac:	606b      	str	r3, [r5, #4]
 800baae:	60ab      	str	r3, [r5, #8]
 800bab0:	60eb      	str	r3, [r5, #12]
 800bab2:	f105 0210 	add.w	r2, r5, #16
 800bab6:	d916      	bls.n	800bae6 <memset+0xa2>
 800bab8:	b13e      	cbz	r6, 800baca <memset+0x86>
 800baba:	3f10      	subs	r7, #16
 800babc:	6013      	str	r3, [r2, #0]
 800babe:	6053      	str	r3, [r2, #4]
 800bac0:	6093      	str	r3, [r2, #8]
 800bac2:	60d3      	str	r3, [r2, #12]
 800bac4:	3210      	adds	r2, #16
 800bac6:	2f0f      	cmp	r7, #15
 800bac8:	d90d      	bls.n	800bae6 <memset+0xa2>
 800baca:	3f20      	subs	r7, #32
 800bacc:	f102 0610 	add.w	r6, r2, #16
 800bad0:	6013      	str	r3, [r2, #0]
 800bad2:	6053      	str	r3, [r2, #4]
 800bad4:	6093      	str	r3, [r2, #8]
 800bad6:	60d3      	str	r3, [r2, #12]
 800bad8:	6113      	str	r3, [r2, #16]
 800bada:	6153      	str	r3, [r2, #20]
 800badc:	6193      	str	r3, [r2, #24]
 800bade:	61d3      	str	r3, [r2, #28]
 800bae0:	3220      	adds	r2, #32
 800bae2:	2f0f      	cmp	r7, #15
 800bae4:	d8f1      	bhi.n	800baca <memset+0x86>
 800bae6:	f1a4 0210 	sub.w	r2, r4, #16
 800baea:	f022 020f 	bic.w	r2, r2, #15
 800baee:	f004 040f 	and.w	r4, r4, #15
 800baf2:	3210      	adds	r2, #16
 800baf4:	2c03      	cmp	r4, #3
 800baf6:	4415      	add	r5, r2
 800baf8:	d91d      	bls.n	800bb36 <memset+0xf2>
 800bafa:	1f27      	subs	r7, r4, #4
 800bafc:	463e      	mov	r6, r7
 800bafe:	462a      	mov	r2, r5
 800bb00:	2e03      	cmp	r6, #3
 800bb02:	f842 3b04 	str.w	r3, [r2], #4
 800bb06:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800bb0a:	d90d      	bls.n	800bb28 <memset+0xe4>
 800bb0c:	b127      	cbz	r7, 800bb18 <memset+0xd4>
 800bb0e:	3e04      	subs	r6, #4
 800bb10:	2e03      	cmp	r6, #3
 800bb12:	f842 3b04 	str.w	r3, [r2], #4
 800bb16:	d907      	bls.n	800bb28 <memset+0xe4>
 800bb18:	4617      	mov	r7, r2
 800bb1a:	3e08      	subs	r6, #8
 800bb1c:	f847 3b04 	str.w	r3, [r7], #4
 800bb20:	6053      	str	r3, [r2, #4]
 800bb22:	1d3a      	adds	r2, r7, #4
 800bb24:	2e03      	cmp	r6, #3
 800bb26:	d8f7      	bhi.n	800bb18 <memset+0xd4>
 800bb28:	1f23      	subs	r3, r4, #4
 800bb2a:	f023 0203 	bic.w	r2, r3, #3
 800bb2e:	1d13      	adds	r3, r2, #4
 800bb30:	f004 0403 	and.w	r4, r4, #3
 800bb34:	18ed      	adds	r5, r5, r3
 800bb36:	b1b4      	cbz	r4, 800bb66 <memset+0x122>
 800bb38:	462b      	mov	r3, r5
 800bb3a:	b2c9      	uxtb	r1, r1
 800bb3c:	f803 1b01 	strb.w	r1, [r3], #1
 800bb40:	192c      	adds	r4, r5, r4
 800bb42:	43ed      	mvns	r5, r5
 800bb44:	1962      	adds	r2, r4, r5
 800bb46:	42a3      	cmp	r3, r4
 800bb48:	f002 0501 	and.w	r5, r2, #1
 800bb4c:	d00b      	beq.n	800bb66 <memset+0x122>
 800bb4e:	b11d      	cbz	r5, 800bb58 <memset+0x114>
 800bb50:	f803 1b01 	strb.w	r1, [r3], #1
 800bb54:	42a3      	cmp	r3, r4
 800bb56:	d006      	beq.n	800bb66 <memset+0x122>
 800bb58:	461a      	mov	r2, r3
 800bb5a:	f802 1b01 	strb.w	r1, [r2], #1
 800bb5e:	7059      	strb	r1, [r3, #1]
 800bb60:	1c53      	adds	r3, r2, #1
 800bb62:	42a3      	cmp	r3, r4
 800bb64:	d1f8      	bne.n	800bb58 <memset+0x114>
 800bb66:	bcf0      	pop	{r4, r5, r6, r7}
 800bb68:	4770      	bx	lr
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	4614      	mov	r4, r2
 800bb6e:	e78d      	b.n	800ba8c <memset+0x48>

0800bb70 <_realloc_r>:
 800bb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb74:	460c      	mov	r4, r1
 800bb76:	b083      	sub	sp, #12
 800bb78:	4681      	mov	r9, r0
 800bb7a:	4617      	mov	r7, r2
 800bb7c:	2900      	cmp	r1, #0
 800bb7e:	f000 80c5 	beq.w	800bd0c <_realloc_r+0x19c>
 800bb82:	f7fd fd8f 	bl	80096a4 <__malloc_lock>
 800bb86:	f107 050b 	add.w	r5, r7, #11
 800bb8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bb8e:	2d16      	cmp	r5, #22
 800bb90:	f1a4 0a08 	sub.w	sl, r4, #8
 800bb94:	f023 0603 	bic.w	r6, r3, #3
 800bb98:	d84f      	bhi.n	800bc3a <_realloc_r+0xca>
 800bb9a:	2110      	movs	r1, #16
 800bb9c:	460d      	mov	r5, r1
 800bb9e:	42af      	cmp	r7, r5
 800bba0:	d850      	bhi.n	800bc44 <_realloc_r+0xd4>
 800bba2:	428e      	cmp	r6, r1
 800bba4:	da53      	bge.n	800bc4e <_realloc_r+0xde>
 800bba6:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 800bf48 <_realloc_r+0x3d8>
 800bbaa:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800bbae:	eb0a 0206 	add.w	r2, sl, r6
 800bbb2:	4290      	cmp	r0, r2
 800bbb4:	f000 80b0 	beq.w	800bd18 <_realloc_r+0x1a8>
 800bbb8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800bbbc:	f02e 0801 	bic.w	r8, lr, #1
 800bbc0:	4490      	add	r8, r2
 800bbc2:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800bbc6:	f018 0f01 	tst.w	r8, #1
 800bbca:	d059      	beq.n	800bc80 <_realloc_r+0x110>
 800bbcc:	f04f 0e00 	mov.w	lr, #0
 800bbd0:	4672      	mov	r2, lr
 800bbd2:	07db      	lsls	r3, r3, #31
 800bbd4:	d476      	bmi.n	800bcc4 <_realloc_r+0x154>
 800bbd6:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800bbda:	ebc3 0b0a 	rsb	fp, r3, sl
 800bbde:	f8db 3004 	ldr.w	r3, [fp, #4]
 800bbe2:	f023 0303 	bic.w	r3, r3, #3
 800bbe6:	199b      	adds	r3, r3, r6
 800bbe8:	9301      	str	r3, [sp, #4]
 800bbea:	2a00      	cmp	r2, #0
 800bbec:	d067      	beq.n	800bcbe <_realloc_r+0x14e>
 800bbee:	4282      	cmp	r2, r0
 800bbf0:	eb0e 0803 	add.w	r8, lr, r3
 800bbf4:	f000 80f1 	beq.w	800bdda <_realloc_r+0x26a>
 800bbf8:	4588      	cmp	r8, r1
 800bbfa:	db60      	blt.n	800bcbe <_realloc_r+0x14e>
 800bbfc:	68d1      	ldr	r1, [r2, #12]
 800bbfe:	6890      	ldr	r0, [r2, #8]
 800bc00:	465f      	mov	r7, fp
 800bc02:	60c1      	str	r1, [r0, #12]
 800bc04:	6088      	str	r0, [r1, #8]
 800bc06:	f8db 300c 	ldr.w	r3, [fp, #12]
 800bc0a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800bc0e:	1f32      	subs	r2, r6, #4
 800bc10:	2a24      	cmp	r2, #36	; 0x24
 800bc12:	60cb      	str	r3, [r1, #12]
 800bc14:	6099      	str	r1, [r3, #8]
 800bc16:	f200 812a 	bhi.w	800be6e <_realloc_r+0x2fe>
 800bc1a:	2a13      	cmp	r2, #19
 800bc1c:	f240 80b9 	bls.w	800bd92 <_realloc_r+0x222>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	f8cb 3008 	str.w	r3, [fp, #8]
 800bc26:	6861      	ldr	r1, [r4, #4]
 800bc28:	2a1b      	cmp	r2, #27
 800bc2a:	f8cb 100c 	str.w	r1, [fp, #12]
 800bc2e:	f200 8134 	bhi.w	800be9a <_realloc_r+0x32a>
 800bc32:	f10b 0010 	add.w	r0, fp, #16
 800bc36:	3408      	adds	r4, #8
 800bc38:	e0ac      	b.n	800bd94 <_realloc_r+0x224>
 800bc3a:	f025 0507 	bic.w	r5, r5, #7
 800bc3e:	2d00      	cmp	r5, #0
 800bc40:	4629      	mov	r1, r5
 800bc42:	daac      	bge.n	800bb9e <_realloc_r+0x2e>
 800bc44:	270c      	movs	r7, #12
 800bc46:	f8c9 7000 	str.w	r7, [r9]
 800bc4a:	2700      	movs	r7, #0
 800bc4c:	e014      	b.n	800bc78 <_realloc_r+0x108>
 800bc4e:	46b0      	mov	r8, r6
 800bc50:	ebc5 0708 	rsb	r7, r5, r8
 800bc54:	2f0f      	cmp	r7, #15
 800bc56:	d81e      	bhi.n	800bc96 <_realloc_r+0x126>
 800bc58:	f003 0301 	and.w	r3, r3, #1
 800bc5c:	eb0a 0108 	add.w	r1, sl, r8
 800bc60:	ea43 0008 	orr.w	r0, r3, r8
 800bc64:	f8ca 0004 	str.w	r0, [sl, #4]
 800bc68:	684a      	ldr	r2, [r1, #4]
 800bc6a:	f042 0701 	orr.w	r7, r2, #1
 800bc6e:	604f      	str	r7, [r1, #4]
 800bc70:	4648      	mov	r0, r9
 800bc72:	f7fd fd19 	bl	80096a8 <__malloc_unlock>
 800bc76:	4627      	mov	r7, r4
 800bc78:	4638      	mov	r0, r7
 800bc7a:	b003      	add	sp, #12
 800bc7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc80:	f02e 0e03 	bic.w	lr, lr, #3
 800bc84:	eb0e 0806 	add.w	r8, lr, r6
 800bc88:	4588      	cmp	r8, r1
 800bc8a:	dba2      	blt.n	800bbd2 <_realloc_r+0x62>
 800bc8c:	68d7      	ldr	r7, [r2, #12]
 800bc8e:	6892      	ldr	r2, [r2, #8]
 800bc90:	60d7      	str	r7, [r2, #12]
 800bc92:	60ba      	str	r2, [r7, #8]
 800bc94:	e7dc      	b.n	800bc50 <_realloc_r+0xe0>
 800bc96:	eb0a 0105 	add.w	r1, sl, r5
 800bc9a:	f003 0301 	and.w	r3, r3, #1
 800bc9e:	19c8      	adds	r0, r1, r7
 800bca0:	431d      	orrs	r5, r3
 800bca2:	f047 0201 	orr.w	r2, r7, #1
 800bca6:	f8ca 5004 	str.w	r5, [sl, #4]
 800bcaa:	604a      	str	r2, [r1, #4]
 800bcac:	6847      	ldr	r7, [r0, #4]
 800bcae:	f047 0301 	orr.w	r3, r7, #1
 800bcb2:	6043      	str	r3, [r0, #4]
 800bcb4:	3108      	adds	r1, #8
 800bcb6:	4648      	mov	r0, r9
 800bcb8:	f7ff fd2e 	bl	800b718 <_free_r>
 800bcbc:	e7d8      	b.n	800bc70 <_realloc_r+0x100>
 800bcbe:	9b01      	ldr	r3, [sp, #4]
 800bcc0:	428b      	cmp	r3, r1
 800bcc2:	da34      	bge.n	800bd2e <_realloc_r+0x1be>
 800bcc4:	4639      	mov	r1, r7
 800bcc6:	4648      	mov	r0, r9
 800bcc8:	f7fd f99e 	bl	8009008 <_malloc_r>
 800bccc:	4607      	mov	r7, r0
 800bcce:	b1c8      	cbz	r0, 800bd04 <_realloc_r+0x194>
 800bcd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bcd4:	f023 0201 	bic.w	r2, r3, #1
 800bcd8:	f1a0 0108 	sub.w	r1, r0, #8
 800bcdc:	4452      	add	r2, sl
 800bcde:	4291      	cmp	r1, r2
 800bce0:	f000 80be 	beq.w	800be60 <_realloc_r+0x2f0>
 800bce4:	1f32      	subs	r2, r6, #4
 800bce6:	2a24      	cmp	r2, #36	; 0x24
 800bce8:	d873      	bhi.n	800bdd2 <_realloc_r+0x262>
 800bcea:	2a13      	cmp	r2, #19
 800bcec:	d846      	bhi.n	800bd7c <_realloc_r+0x20c>
 800bcee:	4623      	mov	r3, r4
 800bcf0:	6819      	ldr	r1, [r3, #0]
 800bcf2:	6001      	str	r1, [r0, #0]
 800bcf4:	685a      	ldr	r2, [r3, #4]
 800bcf6:	6042      	str	r2, [r0, #4]
 800bcf8:	689b      	ldr	r3, [r3, #8]
 800bcfa:	6083      	str	r3, [r0, #8]
 800bcfc:	4648      	mov	r0, r9
 800bcfe:	4621      	mov	r1, r4
 800bd00:	f7ff fd0a 	bl	800b718 <_free_r>
 800bd04:	4648      	mov	r0, r9
 800bd06:	f7fd fccf 	bl	80096a8 <__malloc_unlock>
 800bd0a:	e7b5      	b.n	800bc78 <_realloc_r+0x108>
 800bd0c:	4611      	mov	r1, r2
 800bd0e:	b003      	add	sp, #12
 800bd10:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd14:	f7fd b978 	b.w	8009008 <_malloc_r>
 800bd18:	6842      	ldr	r2, [r0, #4]
 800bd1a:	f022 0e03 	bic.w	lr, r2, #3
 800bd1e:	eb0e 0206 	add.w	r2, lr, r6
 800bd22:	f105 0810 	add.w	r8, r5, #16
 800bd26:	4542      	cmp	r2, r8
 800bd28:	da3f      	bge.n	800bdaa <_realloc_r+0x23a>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	e751      	b.n	800bbd2 <_realloc_r+0x62>
 800bd2e:	465f      	mov	r7, fp
 800bd30:	f8db 000c 	ldr.w	r0, [fp, #12]
 800bd34:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800bd38:	1f32      	subs	r2, r6, #4
 800bd3a:	2a24      	cmp	r2, #36	; 0x24
 800bd3c:	60c8      	str	r0, [r1, #12]
 800bd3e:	6081      	str	r1, [r0, #8]
 800bd40:	f200 80a0 	bhi.w	800be84 <_realloc_r+0x314>
 800bd44:	2a13      	cmp	r2, #19
 800bd46:	f240 809b 	bls.w	800be80 <_realloc_r+0x310>
 800bd4a:	6820      	ldr	r0, [r4, #0]
 800bd4c:	f8cb 0008 	str.w	r0, [fp, #8]
 800bd50:	6861      	ldr	r1, [r4, #4]
 800bd52:	2a1b      	cmp	r2, #27
 800bd54:	f8cb 100c 	str.w	r1, [fp, #12]
 800bd58:	f200 80b4 	bhi.w	800bec4 <_realloc_r+0x354>
 800bd5c:	f10b 0310 	add.w	r3, fp, #16
 800bd60:	3408      	adds	r4, #8
 800bd62:	6820      	ldr	r0, [r4, #0]
 800bd64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bd68:	6018      	str	r0, [r3, #0]
 800bd6a:	6862      	ldr	r2, [r4, #4]
 800bd6c:	605a      	str	r2, [r3, #4]
 800bd6e:	68a4      	ldr	r4, [r4, #8]
 800bd70:	609c      	str	r4, [r3, #8]
 800bd72:	f8db 3004 	ldr.w	r3, [fp, #4]
 800bd76:	463c      	mov	r4, r7
 800bd78:	46da      	mov	sl, fp
 800bd7a:	e769      	b.n	800bc50 <_realloc_r+0xe0>
 800bd7c:	6821      	ldr	r1, [r4, #0]
 800bd7e:	6001      	str	r1, [r0, #0]
 800bd80:	6860      	ldr	r0, [r4, #4]
 800bd82:	2a1b      	cmp	r2, #27
 800bd84:	6078      	str	r0, [r7, #4]
 800bd86:	d860      	bhi.n	800be4a <_realloc_r+0x2da>
 800bd88:	f107 0008 	add.w	r0, r7, #8
 800bd8c:	f104 0308 	add.w	r3, r4, #8
 800bd90:	e7ae      	b.n	800bcf0 <_realloc_r+0x180>
 800bd92:	4638      	mov	r0, r7
 800bd94:	6823      	ldr	r3, [r4, #0]
 800bd96:	6003      	str	r3, [r0, #0]
 800bd98:	6862      	ldr	r2, [r4, #4]
 800bd9a:	6042      	str	r2, [r0, #4]
 800bd9c:	68a4      	ldr	r4, [r4, #8]
 800bd9e:	6084      	str	r4, [r0, #8]
 800bda0:	f8db 3004 	ldr.w	r3, [fp, #4]
 800bda4:	463c      	mov	r4, r7
 800bda6:	46da      	mov	sl, fp
 800bda8:	e752      	b.n	800bc50 <_realloc_r+0xe0>
 800bdaa:	eb0a 0705 	add.w	r7, sl, r5
 800bdae:	1b50      	subs	r0, r2, r5
 800bdb0:	f040 0201 	orr.w	r2, r0, #1
 800bdb4:	607a      	str	r2, [r7, #4]
 800bdb6:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800bdba:	f8cc 7008 	str.w	r7, [ip, #8]
 800bdbe:	f001 0301 	and.w	r3, r1, #1
 800bdc2:	431d      	orrs	r5, r3
 800bdc4:	f844 5c04 	str.w	r5, [r4, #-4]
 800bdc8:	4648      	mov	r0, r9
 800bdca:	f7fd fc6d 	bl	80096a8 <__malloc_unlock>
 800bdce:	4627      	mov	r7, r4
 800bdd0:	e752      	b.n	800bc78 <_realloc_r+0x108>
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	f7ff fd6a 	bl	800b8ac <memmove>
 800bdd8:	e790      	b.n	800bcfc <_realloc_r+0x18c>
 800bdda:	f105 0010 	add.w	r0, r5, #16
 800bdde:	4580      	cmp	r8, r0
 800bde0:	f6ff af6d 	blt.w	800bcbe <_realloc_r+0x14e>
 800bde4:	465f      	mov	r7, fp
 800bde6:	f8db 000c 	ldr.w	r0, [fp, #12]
 800bdea:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800bdee:	1f32      	subs	r2, r6, #4
 800bdf0:	2a24      	cmp	r2, #36	; 0x24
 800bdf2:	60c8      	str	r0, [r1, #12]
 800bdf4:	6081      	str	r1, [r0, #8]
 800bdf6:	f200 8087 	bhi.w	800bf08 <_realloc_r+0x398>
 800bdfa:	2a13      	cmp	r2, #19
 800bdfc:	d978      	bls.n	800bef0 <_realloc_r+0x380>
 800bdfe:	6820      	ldr	r0, [r4, #0]
 800be00:	f8cb 0008 	str.w	r0, [fp, #8]
 800be04:	6861      	ldr	r1, [r4, #4]
 800be06:	2a1b      	cmp	r2, #27
 800be08:	f8cb 100c 	str.w	r1, [fp, #12]
 800be0c:	f200 8085 	bhi.w	800bf1a <_realloc_r+0x3aa>
 800be10:	f10b 0310 	add.w	r3, fp, #16
 800be14:	3408      	adds	r4, #8
 800be16:	6820      	ldr	r0, [r4, #0]
 800be18:	6018      	str	r0, [r3, #0]
 800be1a:	6862      	ldr	r2, [r4, #4]
 800be1c:	605a      	str	r2, [r3, #4]
 800be1e:	68a1      	ldr	r1, [r4, #8]
 800be20:	6099      	str	r1, [r3, #8]
 800be22:	eb0b 0305 	add.w	r3, fp, r5
 800be26:	ebc5 0008 	rsb	r0, r5, r8
 800be2a:	f040 0201 	orr.w	r2, r0, #1
 800be2e:	605a      	str	r2, [r3, #4]
 800be30:	f8db 1004 	ldr.w	r1, [fp, #4]
 800be34:	f8cc 3008 	str.w	r3, [ip, #8]
 800be38:	f001 0301 	and.w	r3, r1, #1
 800be3c:	431d      	orrs	r5, r3
 800be3e:	f8cb 5004 	str.w	r5, [fp, #4]
 800be42:	4648      	mov	r0, r9
 800be44:	f7fd fc30 	bl	80096a8 <__malloc_unlock>
 800be48:	e716      	b.n	800bc78 <_realloc_r+0x108>
 800be4a:	68a3      	ldr	r3, [r4, #8]
 800be4c:	60bb      	str	r3, [r7, #8]
 800be4e:	68e1      	ldr	r1, [r4, #12]
 800be50:	2a24      	cmp	r2, #36	; 0x24
 800be52:	60f9      	str	r1, [r7, #12]
 800be54:	d02d      	beq.n	800beb2 <_realloc_r+0x342>
 800be56:	f107 0010 	add.w	r0, r7, #16
 800be5a:	f104 0310 	add.w	r3, r4, #16
 800be5e:	e747      	b.n	800bcf0 <_realloc_r+0x180>
 800be60:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800be64:	f027 0c03 	bic.w	ip, r7, #3
 800be68:	eb0c 0806 	add.w	r8, ip, r6
 800be6c:	e6f0      	b.n	800bc50 <_realloc_r+0xe0>
 800be6e:	4621      	mov	r1, r4
 800be70:	4638      	mov	r0, r7
 800be72:	f7ff fd1b 	bl	800b8ac <memmove>
 800be76:	463c      	mov	r4, r7
 800be78:	f8db 3004 	ldr.w	r3, [fp, #4]
 800be7c:	46da      	mov	sl, fp
 800be7e:	e6e7      	b.n	800bc50 <_realloc_r+0xe0>
 800be80:	463b      	mov	r3, r7
 800be82:	e76e      	b.n	800bd62 <_realloc_r+0x1f2>
 800be84:	4621      	mov	r1, r4
 800be86:	4638      	mov	r0, r7
 800be88:	f7ff fd10 	bl	800b8ac <memmove>
 800be8c:	463c      	mov	r4, r7
 800be8e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800be92:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800be96:	46da      	mov	sl, fp
 800be98:	e6da      	b.n	800bc50 <_realloc_r+0xe0>
 800be9a:	68a0      	ldr	r0, [r4, #8]
 800be9c:	f8cb 0010 	str.w	r0, [fp, #16]
 800bea0:	68e3      	ldr	r3, [r4, #12]
 800bea2:	2a24      	cmp	r2, #36	; 0x24
 800bea4:	f8cb 3014 	str.w	r3, [fp, #20]
 800bea8:	d018      	beq.n	800bedc <_realloc_r+0x36c>
 800beaa:	f10b 0018 	add.w	r0, fp, #24
 800beae:	3410      	adds	r4, #16
 800beb0:	e770      	b.n	800bd94 <_realloc_r+0x224>
 800beb2:	6922      	ldr	r2, [r4, #16]
 800beb4:	613a      	str	r2, [r7, #16]
 800beb6:	6963      	ldr	r3, [r4, #20]
 800beb8:	f107 0018 	add.w	r0, r7, #24
 800bebc:	617b      	str	r3, [r7, #20]
 800bebe:	f104 0318 	add.w	r3, r4, #24
 800bec2:	e715      	b.n	800bcf0 <_realloc_r+0x180>
 800bec4:	68a3      	ldr	r3, [r4, #8]
 800bec6:	f8cb 3010 	str.w	r3, [fp, #16]
 800beca:	68e0      	ldr	r0, [r4, #12]
 800becc:	2a24      	cmp	r2, #36	; 0x24
 800bece:	f8cb 0014 	str.w	r0, [fp, #20]
 800bed2:	d00f      	beq.n	800bef4 <_realloc_r+0x384>
 800bed4:	f10b 0318 	add.w	r3, fp, #24
 800bed8:	3410      	adds	r4, #16
 800beda:	e742      	b.n	800bd62 <_realloc_r+0x1f2>
 800bedc:	6922      	ldr	r2, [r4, #16]
 800bede:	f8cb 2018 	str.w	r2, [fp, #24]
 800bee2:	6961      	ldr	r1, [r4, #20]
 800bee4:	f10b 0020 	add.w	r0, fp, #32
 800bee8:	f8cb 101c 	str.w	r1, [fp, #28]
 800beec:	3418      	adds	r4, #24
 800beee:	e751      	b.n	800bd94 <_realloc_r+0x224>
 800bef0:	463b      	mov	r3, r7
 800bef2:	e790      	b.n	800be16 <_realloc_r+0x2a6>
 800bef4:	6922      	ldr	r2, [r4, #16]
 800bef6:	f8cb 2018 	str.w	r2, [fp, #24]
 800befa:	6961      	ldr	r1, [r4, #20]
 800befc:	f10b 0320 	add.w	r3, fp, #32
 800bf00:	f8cb 101c 	str.w	r1, [fp, #28]
 800bf04:	3418      	adds	r4, #24
 800bf06:	e72c      	b.n	800bd62 <_realloc_r+0x1f2>
 800bf08:	4638      	mov	r0, r7
 800bf0a:	4621      	mov	r1, r4
 800bf0c:	f8cd c000 	str.w	ip, [sp]
 800bf10:	f7ff fccc 	bl	800b8ac <memmove>
 800bf14:	f8dd c000 	ldr.w	ip, [sp]
 800bf18:	e783      	b.n	800be22 <_realloc_r+0x2b2>
 800bf1a:	68a3      	ldr	r3, [r4, #8]
 800bf1c:	f8cb 3010 	str.w	r3, [fp, #16]
 800bf20:	68e0      	ldr	r0, [r4, #12]
 800bf22:	2a24      	cmp	r2, #36	; 0x24
 800bf24:	f8cb 0014 	str.w	r0, [fp, #20]
 800bf28:	d003      	beq.n	800bf32 <_realloc_r+0x3c2>
 800bf2a:	f10b 0318 	add.w	r3, fp, #24
 800bf2e:	3410      	adds	r4, #16
 800bf30:	e771      	b.n	800be16 <_realloc_r+0x2a6>
 800bf32:	6922      	ldr	r2, [r4, #16]
 800bf34:	f8cb 2018 	str.w	r2, [fp, #24]
 800bf38:	6961      	ldr	r1, [r4, #20]
 800bf3a:	f10b 0320 	add.w	r3, fp, #32
 800bf3e:	f8cb 101c 	str.w	r1, [fp, #28]
 800bf42:	3418      	adds	r4, #24
 800bf44:	e767      	b.n	800be16 <_realloc_r+0x2a6>
 800bf46:	bf00      	nop
 800bf48:	20001dd0 	.word	0x20001dd0

0800bf4c <cleanup_glue>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	460c      	mov	r4, r1
 800bf50:	6809      	ldr	r1, [r1, #0]
 800bf52:	4605      	mov	r5, r0
 800bf54:	b109      	cbz	r1, 800bf5a <cleanup_glue+0xe>
 800bf56:	f7ff fff9 	bl	800bf4c <cleanup_glue>
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	4621      	mov	r1, r4
 800bf5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf62:	f7ff bbd9 	b.w	800b718 <_free_r>
 800bf66:	bf00      	nop

0800bf68 <_reclaim_reent>:
 800bf68:	4b21      	ldr	r3, [pc, #132]	; (800bff0 <_reclaim_reent+0x88>)
 800bf6a:	6819      	ldr	r1, [r3, #0]
 800bf6c:	4288      	cmp	r0, r1
 800bf6e:	b570      	push	{r4, r5, r6, lr}
 800bf70:	4605      	mov	r5, r0
 800bf72:	d030      	beq.n	800bfd6 <_reclaim_reent+0x6e>
 800bf74:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800bf76:	b1a2      	cbz	r2, 800bfa2 <_reclaim_reent+0x3a>
 800bf78:	2000      	movs	r0, #0
 800bf7a:	4606      	mov	r6, r0
 800bf7c:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 800bf80:	b139      	cbz	r1, 800bf92 <_reclaim_reent+0x2a>
 800bf82:	680c      	ldr	r4, [r1, #0]
 800bf84:	4628      	mov	r0, r5
 800bf86:	f7ff fbc7 	bl	800b718 <_free_r>
 800bf8a:	4621      	mov	r1, r4
 800bf8c:	2c00      	cmp	r4, #0
 800bf8e:	d1f8      	bne.n	800bf82 <_reclaim_reent+0x1a>
 800bf90:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 800bf92:	3601      	adds	r6, #1
 800bf94:	2e20      	cmp	r6, #32
 800bf96:	4630      	mov	r0, r6
 800bf98:	d1f0      	bne.n	800bf7c <_reclaim_reent+0x14>
 800bf9a:	4628      	mov	r0, r5
 800bf9c:	4611      	mov	r1, r2
 800bf9e:	f7ff fbbb 	bl	800b718 <_free_r>
 800bfa2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800bfa4:	b111      	cbz	r1, 800bfac <_reclaim_reent+0x44>
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	f7ff fbb6 	bl	800b718 <_free_r>
 800bfac:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800bfb0:	b151      	cbz	r1, 800bfc8 <_reclaim_reent+0x60>
 800bfb2:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 800bfb6:	42b1      	cmp	r1, r6
 800bfb8:	d006      	beq.n	800bfc8 <_reclaim_reent+0x60>
 800bfba:	680c      	ldr	r4, [r1, #0]
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	f7ff fbab 	bl	800b718 <_free_r>
 800bfc2:	42a6      	cmp	r6, r4
 800bfc4:	4621      	mov	r1, r4
 800bfc6:	d1f8      	bne.n	800bfba <_reclaim_reent+0x52>
 800bfc8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800bfca:	b111      	cbz	r1, 800bfd2 <_reclaim_reent+0x6a>
 800bfcc:	4628      	mov	r0, r5
 800bfce:	f7ff fba3 	bl	800b718 <_free_r>
 800bfd2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800bfd4:	b903      	cbnz	r3, 800bfd8 <_reclaim_reent+0x70>
 800bfd6:	bd70      	pop	{r4, r5, r6, pc}
 800bfd8:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800bfda:	4628      	mov	r0, r5
 800bfdc:	4788      	blx	r1
 800bfde:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 800bfe2:	2900      	cmp	r1, #0
 800bfe4:	d0f7      	beq.n	800bfd6 <_reclaim_reent+0x6e>
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bfec:	f7ff bfae 	b.w	800bf4c <cleanup_glue>
 800bff0:	20001d50 	.word	0x20001d50

0800bff4 <_wrapup_reent>:
 800bff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bff8:	4680      	mov	r8, r0
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d02e      	beq.n	800c05c <_wrapup_reent+0x68>
 800bffe:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 800c002:	b317      	cbz	r7, 800c04a <_wrapup_reent+0x56>
 800c004:	687c      	ldr	r4, [r7, #4]
 800c006:	1e65      	subs	r5, r4, #1
 800c008:	d41c      	bmi.n	800c044 <_wrapup_reent+0x50>
 800c00a:	3402      	adds	r4, #2
 800c00c:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800c010:	f005 0901 	and.w	r9, r5, #1
 800c014:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 800c018:	4780      	blx	r0
 800c01a:	1e6e      	subs	r6, r5, #1
 800c01c:	b195      	cbz	r5, 800c044 <_wrapup_reent+0x50>
 800c01e:	f1b9 0f00 	cmp.w	r9, #0
 800c022:	d005      	beq.n	800c030 <_wrapup_reent+0x3c>
 800c024:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800c028:	3e01      	subs	r6, #1
 800c02a:	4788      	blx	r1
 800c02c:	1c73      	adds	r3, r6, #1
 800c02e:	d009      	beq.n	800c044 <_wrapup_reent+0x50>
 800c030:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 800c034:	4790      	blx	r2
 800c036:	1e75      	subs	r5, r6, #1
 800c038:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800c03c:	4798      	blx	r3
 800c03e:	3e02      	subs	r6, #2
 800c040:	2d00      	cmp	r5, #0
 800c042:	d1f5      	bne.n	800c030 <_wrapup_reent+0x3c>
 800c044:	683f      	ldr	r7, [r7, #0]
 800c046:	2f00      	cmp	r7, #0
 800c048:	d1dc      	bne.n	800c004 <_wrapup_reent+0x10>
 800c04a:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 800c04e:	b119      	cbz	r1, 800c058 <_wrapup_reent+0x64>
 800c050:	4640      	mov	r0, r8
 800c052:	4788      	blx	r1
 800c054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c058:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c05c:	4b01      	ldr	r3, [pc, #4]	; (800c064 <_wrapup_reent+0x70>)
 800c05e:	f8d3 8000 	ldr.w	r8, [r3]
 800c062:	e7cc      	b.n	800bffe <_wrapup_reent+0xa>
 800c064:	20001d50 	.word	0x20001d50

0800c068 <__aeabi_dmul>:
 800c068:	b570      	push	{r4, r5, r6, lr}
 800c06a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c06e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c072:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c076:	bf1d      	ittte	ne
 800c078:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c07c:	ea94 0f0c 	teqne	r4, ip
 800c080:	ea95 0f0c 	teqne	r5, ip
 800c084:	f000 f8de 	bleq	800c244 <__aeabi_dmul+0x1dc>
 800c088:	442c      	add	r4, r5
 800c08a:	ea81 0603 	eor.w	r6, r1, r3
 800c08e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c092:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c096:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c09a:	bf18      	it	ne
 800c09c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c0a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c0a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c0a8:	d038      	beq.n	800c11c <__aeabi_dmul+0xb4>
 800c0aa:	fba0 ce02 	umull	ip, lr, r0, r2
 800c0ae:	f04f 0500 	mov.w	r5, #0
 800c0b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c0b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c0ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c0be:	f04f 0600 	mov.w	r6, #0
 800c0c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c0c6:	f09c 0f00 	teq	ip, #0
 800c0ca:	bf18      	it	ne
 800c0cc:	f04e 0e01 	orrne.w	lr, lr, #1
 800c0d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c0d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c0d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c0dc:	d204      	bcs.n	800c0e8 <__aeabi_dmul+0x80>
 800c0de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c0e2:	416d      	adcs	r5, r5
 800c0e4:	eb46 0606 	adc.w	r6, r6, r6
 800c0e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c0ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c0f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c0f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c0f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c0fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c100:	bf88      	it	hi
 800c102:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c106:	d81e      	bhi.n	800c146 <__aeabi_dmul+0xde>
 800c108:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c10c:	bf08      	it	eq
 800c10e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c112:	f150 0000 	adcs.w	r0, r0, #0
 800c116:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c11a:	bd70      	pop	{r4, r5, r6, pc}
 800c11c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c120:	ea46 0101 	orr.w	r1, r6, r1
 800c124:	ea40 0002 	orr.w	r0, r0, r2
 800c128:	ea81 0103 	eor.w	r1, r1, r3
 800c12c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c130:	bfc2      	ittt	gt
 800c132:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c136:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c13a:	bd70      	popgt	{r4, r5, r6, pc}
 800c13c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c140:	f04f 0e00 	mov.w	lr, #0
 800c144:	3c01      	subs	r4, #1
 800c146:	f300 80ab 	bgt.w	800c2a0 <__aeabi_dmul+0x238>
 800c14a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c14e:	bfde      	ittt	le
 800c150:	2000      	movle	r0, #0
 800c152:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c156:	bd70      	pople	{r4, r5, r6, pc}
 800c158:	f1c4 0400 	rsb	r4, r4, #0
 800c15c:	3c20      	subs	r4, #32
 800c15e:	da35      	bge.n	800c1cc <__aeabi_dmul+0x164>
 800c160:	340c      	adds	r4, #12
 800c162:	dc1b      	bgt.n	800c19c <__aeabi_dmul+0x134>
 800c164:	f104 0414 	add.w	r4, r4, #20
 800c168:	f1c4 0520 	rsb	r5, r4, #32
 800c16c:	fa00 f305 	lsl.w	r3, r0, r5
 800c170:	fa20 f004 	lsr.w	r0, r0, r4
 800c174:	fa01 f205 	lsl.w	r2, r1, r5
 800c178:	ea40 0002 	orr.w	r0, r0, r2
 800c17c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c180:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c184:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c188:	fa21 f604 	lsr.w	r6, r1, r4
 800c18c:	eb42 0106 	adc.w	r1, r2, r6
 800c190:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c194:	bf08      	it	eq
 800c196:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c19a:	bd70      	pop	{r4, r5, r6, pc}
 800c19c:	f1c4 040c 	rsb	r4, r4, #12
 800c1a0:	f1c4 0520 	rsb	r5, r4, #32
 800c1a4:	fa00 f304 	lsl.w	r3, r0, r4
 800c1a8:	fa20 f005 	lsr.w	r0, r0, r5
 800c1ac:	fa01 f204 	lsl.w	r2, r1, r4
 800c1b0:	ea40 0002 	orr.w	r0, r0, r2
 800c1b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c1b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c1bc:	f141 0100 	adc.w	r1, r1, #0
 800c1c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c1c4:	bf08      	it	eq
 800c1c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	f1c4 0520 	rsb	r5, r4, #32
 800c1d0:	fa00 f205 	lsl.w	r2, r0, r5
 800c1d4:	ea4e 0e02 	orr.w	lr, lr, r2
 800c1d8:	fa20 f304 	lsr.w	r3, r0, r4
 800c1dc:	fa01 f205 	lsl.w	r2, r1, r5
 800c1e0:	ea43 0302 	orr.w	r3, r3, r2
 800c1e4:	fa21 f004 	lsr.w	r0, r1, r4
 800c1e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c1ec:	fa21 f204 	lsr.w	r2, r1, r4
 800c1f0:	ea20 0002 	bic.w	r0, r0, r2
 800c1f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c1f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c1fc:	bf08      	it	eq
 800c1fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c202:	bd70      	pop	{r4, r5, r6, pc}
 800c204:	f094 0f00 	teq	r4, #0
 800c208:	d10f      	bne.n	800c22a <__aeabi_dmul+0x1c2>
 800c20a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c20e:	0040      	lsls	r0, r0, #1
 800c210:	eb41 0101 	adc.w	r1, r1, r1
 800c214:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c218:	bf08      	it	eq
 800c21a:	3c01      	subeq	r4, #1
 800c21c:	d0f7      	beq.n	800c20e <__aeabi_dmul+0x1a6>
 800c21e:	ea41 0106 	orr.w	r1, r1, r6
 800c222:	f095 0f00 	teq	r5, #0
 800c226:	bf18      	it	ne
 800c228:	4770      	bxne	lr
 800c22a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c22e:	0052      	lsls	r2, r2, #1
 800c230:	eb43 0303 	adc.w	r3, r3, r3
 800c234:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c238:	bf08      	it	eq
 800c23a:	3d01      	subeq	r5, #1
 800c23c:	d0f7      	beq.n	800c22e <__aeabi_dmul+0x1c6>
 800c23e:	ea43 0306 	orr.w	r3, r3, r6
 800c242:	4770      	bx	lr
 800c244:	ea94 0f0c 	teq	r4, ip
 800c248:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c24c:	bf18      	it	ne
 800c24e:	ea95 0f0c 	teqne	r5, ip
 800c252:	d00c      	beq.n	800c26e <__aeabi_dmul+0x206>
 800c254:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c258:	bf18      	it	ne
 800c25a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c25e:	d1d1      	bne.n	800c204 <__aeabi_dmul+0x19c>
 800c260:	ea81 0103 	eor.w	r1, r1, r3
 800c264:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c268:	f04f 0000 	mov.w	r0, #0
 800c26c:	bd70      	pop	{r4, r5, r6, pc}
 800c26e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c272:	bf06      	itte	eq
 800c274:	4610      	moveq	r0, r2
 800c276:	4619      	moveq	r1, r3
 800c278:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c27c:	d019      	beq.n	800c2b2 <__aeabi_dmul+0x24a>
 800c27e:	ea94 0f0c 	teq	r4, ip
 800c282:	d102      	bne.n	800c28a <__aeabi_dmul+0x222>
 800c284:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c288:	d113      	bne.n	800c2b2 <__aeabi_dmul+0x24a>
 800c28a:	ea95 0f0c 	teq	r5, ip
 800c28e:	d105      	bne.n	800c29c <__aeabi_dmul+0x234>
 800c290:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c294:	bf1c      	itt	ne
 800c296:	4610      	movne	r0, r2
 800c298:	4619      	movne	r1, r3
 800c29a:	d10a      	bne.n	800c2b2 <__aeabi_dmul+0x24a>
 800c29c:	ea81 0103 	eor.w	r1, r1, r3
 800c2a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c2a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c2a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c2ac:	f04f 0000 	mov.w	r0, #0
 800c2b0:	bd70      	pop	{r4, r5, r6, pc}
 800c2b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c2b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c2ba:	bd70      	pop	{r4, r5, r6, pc}

0800c2bc <__aeabi_ddiv>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c2c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c2c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c2ca:	bf1d      	ittte	ne
 800c2cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c2d0:	ea94 0f0c 	teqne	r4, ip
 800c2d4:	ea95 0f0c 	teqne	r5, ip
 800c2d8:	f000 f8a7 	bleq	800c42a <__aeabi_ddiv+0x16e>
 800c2dc:	eba4 0405 	sub.w	r4, r4, r5
 800c2e0:	ea81 0e03 	eor.w	lr, r1, r3
 800c2e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c2e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c2ec:	f000 8088 	beq.w	800c400 <__aeabi_ddiv+0x144>
 800c2f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c2f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c2f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c2fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c300:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c304:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c308:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c30c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c310:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c314:	429d      	cmp	r5, r3
 800c316:	bf08      	it	eq
 800c318:	4296      	cmpeq	r6, r2
 800c31a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c31e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c322:	d202      	bcs.n	800c32a <__aeabi_ddiv+0x6e>
 800c324:	085b      	lsrs	r3, r3, #1
 800c326:	ea4f 0232 	mov.w	r2, r2, rrx
 800c32a:	1ab6      	subs	r6, r6, r2
 800c32c:	eb65 0503 	sbc.w	r5, r5, r3
 800c330:	085b      	lsrs	r3, r3, #1
 800c332:	ea4f 0232 	mov.w	r2, r2, rrx
 800c336:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c33a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c33e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c342:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c346:	bf22      	ittt	cs
 800c348:	1ab6      	subcs	r6, r6, r2
 800c34a:	4675      	movcs	r5, lr
 800c34c:	ea40 000c 	orrcs.w	r0, r0, ip
 800c350:	085b      	lsrs	r3, r3, #1
 800c352:	ea4f 0232 	mov.w	r2, r2, rrx
 800c356:	ebb6 0e02 	subs.w	lr, r6, r2
 800c35a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c35e:	bf22      	ittt	cs
 800c360:	1ab6      	subcs	r6, r6, r2
 800c362:	4675      	movcs	r5, lr
 800c364:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c368:	085b      	lsrs	r3, r3, #1
 800c36a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c36e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c372:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c376:	bf22      	ittt	cs
 800c378:	1ab6      	subcs	r6, r6, r2
 800c37a:	4675      	movcs	r5, lr
 800c37c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c380:	085b      	lsrs	r3, r3, #1
 800c382:	ea4f 0232 	mov.w	r2, r2, rrx
 800c386:	ebb6 0e02 	subs.w	lr, r6, r2
 800c38a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c38e:	bf22      	ittt	cs
 800c390:	1ab6      	subcs	r6, r6, r2
 800c392:	4675      	movcs	r5, lr
 800c394:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c398:	ea55 0e06 	orrs.w	lr, r5, r6
 800c39c:	d018      	beq.n	800c3d0 <__aeabi_ddiv+0x114>
 800c39e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c3a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c3a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c3aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c3ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c3b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c3b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c3ba:	d1c0      	bne.n	800c33e <__aeabi_ddiv+0x82>
 800c3bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c3c0:	d10b      	bne.n	800c3da <__aeabi_ddiv+0x11e>
 800c3c2:	ea41 0100 	orr.w	r1, r1, r0
 800c3c6:	f04f 0000 	mov.w	r0, #0
 800c3ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800c3ce:	e7b6      	b.n	800c33e <__aeabi_ddiv+0x82>
 800c3d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c3d4:	bf04      	itt	eq
 800c3d6:	4301      	orreq	r1, r0
 800c3d8:	2000      	moveq	r0, #0
 800c3da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c3de:	bf88      	it	hi
 800c3e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c3e4:	f63f aeaf 	bhi.w	800c146 <__aeabi_dmul+0xde>
 800c3e8:	ebb5 0c03 	subs.w	ip, r5, r3
 800c3ec:	bf04      	itt	eq
 800c3ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c3f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c3f6:	f150 0000 	adcs.w	r0, r0, #0
 800c3fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c3fe:	bd70      	pop	{r4, r5, r6, pc}
 800c400:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c404:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c408:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c40c:	bfc2      	ittt	gt
 800c40e:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c412:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c416:	bd70      	popgt	{r4, r5, r6, pc}
 800c418:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c41c:	f04f 0e00 	mov.w	lr, #0
 800c420:	3c01      	subs	r4, #1
 800c422:	e690      	b.n	800c146 <__aeabi_dmul+0xde>
 800c424:	ea45 0e06 	orr.w	lr, r5, r6
 800c428:	e68d      	b.n	800c146 <__aeabi_dmul+0xde>
 800c42a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c42e:	ea94 0f0c 	teq	r4, ip
 800c432:	bf08      	it	eq
 800c434:	ea95 0f0c 	teqeq	r5, ip
 800c438:	f43f af3b 	beq.w	800c2b2 <__aeabi_dmul+0x24a>
 800c43c:	ea94 0f0c 	teq	r4, ip
 800c440:	d10a      	bne.n	800c458 <__aeabi_ddiv+0x19c>
 800c442:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c446:	f47f af34 	bne.w	800c2b2 <__aeabi_dmul+0x24a>
 800c44a:	ea95 0f0c 	teq	r5, ip
 800c44e:	f47f af25 	bne.w	800c29c <__aeabi_dmul+0x234>
 800c452:	4610      	mov	r0, r2
 800c454:	4619      	mov	r1, r3
 800c456:	e72c      	b.n	800c2b2 <__aeabi_dmul+0x24a>
 800c458:	ea95 0f0c 	teq	r5, ip
 800c45c:	d106      	bne.n	800c46c <__aeabi_ddiv+0x1b0>
 800c45e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c462:	f43f aefd 	beq.w	800c260 <__aeabi_dmul+0x1f8>
 800c466:	4610      	mov	r0, r2
 800c468:	4619      	mov	r1, r3
 800c46a:	e722      	b.n	800c2b2 <__aeabi_dmul+0x24a>
 800c46c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c470:	bf18      	it	ne
 800c472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c476:	f47f aec5 	bne.w	800c204 <__aeabi_dmul+0x19c>
 800c47a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c47e:	f47f af0d 	bne.w	800c29c <__aeabi_dmul+0x234>
 800c482:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c486:	f47f aeeb 	bne.w	800c260 <__aeabi_dmul+0x1f8>
 800c48a:	e712      	b.n	800c2b2 <__aeabi_dmul+0x24a>

0800c48c <__aeabi_d2iz>:
 800c48c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c490:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c494:	d215      	bcs.n	800c4c2 <__aeabi_d2iz+0x36>
 800c496:	d511      	bpl.n	800c4bc <__aeabi_d2iz+0x30>
 800c498:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c49c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c4a0:	d912      	bls.n	800c4c8 <__aeabi_d2iz+0x3c>
 800c4a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c4a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c4aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c4ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c4b2:	fa23 f002 	lsr.w	r0, r3, r2
 800c4b6:	bf18      	it	ne
 800c4b8:	4240      	negne	r0, r0
 800c4ba:	4770      	bx	lr
 800c4bc:	f04f 0000 	mov.w	r0, #0
 800c4c0:	4770      	bx	lr
 800c4c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c4c6:	d105      	bne.n	800c4d4 <__aeabi_d2iz+0x48>
 800c4c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c4cc:	bf08      	it	eq
 800c4ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c4d2:	4770      	bx	lr
 800c4d4:	f04f 0000 	mov.w	r0, #0
 800c4d8:	4770      	bx	lr
 800c4da:	bf00      	nop

0800c4dc <__aeabi_uldivmod>:
 800c4dc:	b94b      	cbnz	r3, 800c4f2 <__aeabi_uldivmod+0x16>
 800c4de:	b942      	cbnz	r2, 800c4f2 <__aeabi_uldivmod+0x16>
 800c4e0:	2900      	cmp	r1, #0
 800c4e2:	bf08      	it	eq
 800c4e4:	2800      	cmpeq	r0, #0
 800c4e6:	d002      	beq.n	800c4ee <__aeabi_uldivmod+0x12>
 800c4e8:	f04f 31ff 	mov.w	r1, #4294967295
 800c4ec:	4608      	mov	r0, r1
 800c4ee:	f000 b837 	b.w	800c560 <__aeabi_idiv0>
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	46ec      	mov	ip, sp
 800c4f6:	e92d 5000 	stmdb	sp!, {ip, lr}
 800c4fa:	f000 f81b 	bl	800c534 <__gnu_uldivmod_helper>
 800c4fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c502:	b002      	add	sp, #8
 800c504:	bc0c      	pop	{r2, r3}
 800c506:	4770      	bx	lr

0800c508 <__gnu_ldivmod_helper>:
 800c508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50a:	4616      	mov	r6, r2
 800c50c:	4604      	mov	r4, r0
 800c50e:	460d      	mov	r5, r1
 800c510:	461f      	mov	r7, r3
 800c512:	f000 f827 	bl	800c564 <__divdi3>
 800c516:	fb06 f301 	mul.w	r3, r6, r1
 800c51a:	fb00 3707 	mla	r7, r0, r7, r3
 800c51e:	fba6 2300 	umull	r2, r3, r6, r0
 800c522:	18fb      	adds	r3, r7, r3
 800c524:	1aa2      	subs	r2, r4, r2
 800c526:	eb65 0303 	sbc.w	r3, r5, r3
 800c52a:	9c06      	ldr	r4, [sp, #24]
 800c52c:	e9c4 2300 	strd	r2, r3, [r4]
 800c530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c532:	bf00      	nop

0800c534 <__gnu_uldivmod_helper>:
 800c534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c536:	4616      	mov	r6, r2
 800c538:	4604      	mov	r4, r0
 800c53a:	460d      	mov	r5, r1
 800c53c:	461f      	mov	r7, r3
 800c53e:	f000 f96f 	bl	800c820 <__udivdi3>
 800c542:	fb00 f707 	mul.w	r7, r0, r7
 800c546:	fba0 2306 	umull	r2, r3, r0, r6
 800c54a:	fb06 7701 	mla	r7, r6, r1, r7
 800c54e:	18fb      	adds	r3, r7, r3
 800c550:	1aa2      	subs	r2, r4, r2
 800c552:	eb65 0303 	sbc.w	r3, r5, r3
 800c556:	9c06      	ldr	r4, [sp, #24]
 800c558:	e9c4 2300 	strd	r2, r3, [r4]
 800c55c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c55e:	bf00      	nop

0800c560 <__aeabi_idiv0>:
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop

0800c564 <__divdi3>:
 800c564:	2900      	cmp	r1, #0
 800c566:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c56a:	461d      	mov	r5, r3
 800c56c:	f2c0 809d 	blt.w	800c6aa <__divdi3+0x146>
 800c570:	2400      	movs	r4, #0
 800c572:	2d00      	cmp	r5, #0
 800c574:	f2c0 8094 	blt.w	800c6a0 <__divdi3+0x13c>
 800c578:	4680      	mov	r8, r0
 800c57a:	460f      	mov	r7, r1
 800c57c:	4694      	mov	ip, r2
 800c57e:	461e      	mov	r6, r3
 800c580:	bbe3      	cbnz	r3, 800c5fc <__divdi3+0x98>
 800c582:	428a      	cmp	r2, r1
 800c584:	d955      	bls.n	800c632 <__divdi3+0xce>
 800c586:	fab2 f782 	clz	r7, r2
 800c58a:	b147      	cbz	r7, 800c59e <__divdi3+0x3a>
 800c58c:	f1c7 0520 	rsb	r5, r7, #32
 800c590:	fa20 f605 	lsr.w	r6, r0, r5
 800c594:	fa01 f107 	lsl.w	r1, r1, r7
 800c598:	40ba      	lsls	r2, r7
 800c59a:	4331      	orrs	r1, r6
 800c59c:	40b8      	lsls	r0, r7
 800c59e:	0c17      	lsrs	r7, r2, #16
 800c5a0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c5a4:	0c03      	lsrs	r3, r0, #16
 800c5a6:	fa1f fc82 	uxth.w	ip, r2
 800c5aa:	fb07 1116 	mls	r1, r7, r6, r1
 800c5ae:	fb0c f506 	mul.w	r5, ip, r6
 800c5b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c5b6:	429d      	cmp	r5, r3
 800c5b8:	d908      	bls.n	800c5cc <__divdi3+0x68>
 800c5ba:	1e71      	subs	r1, r6, #1
 800c5bc:	189b      	adds	r3, r3, r2
 800c5be:	f080 8113 	bcs.w	800c7e8 <__divdi3+0x284>
 800c5c2:	429d      	cmp	r5, r3
 800c5c4:	f240 8110 	bls.w	800c7e8 <__divdi3+0x284>
 800c5c8:	3e02      	subs	r6, #2
 800c5ca:	189b      	adds	r3, r3, r2
 800c5cc:	1b59      	subs	r1, r3, r5
 800c5ce:	fbb1 f5f7 	udiv	r5, r1, r7
 800c5d2:	fb07 1315 	mls	r3, r7, r5, r1
 800c5d6:	b280      	uxth	r0, r0
 800c5d8:	fb0c fc05 	mul.w	ip, ip, r5
 800c5dc:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 800c5e0:	458c      	cmp	ip, r1
 800c5e2:	d907      	bls.n	800c5f4 <__divdi3+0x90>
 800c5e4:	1e6b      	subs	r3, r5, #1
 800c5e6:	188a      	adds	r2, r1, r2
 800c5e8:	f080 8100 	bcs.w	800c7ec <__divdi3+0x288>
 800c5ec:	4594      	cmp	ip, r2
 800c5ee:	f240 80fd 	bls.w	800c7ec <__divdi3+0x288>
 800c5f2:	3d02      	subs	r5, #2
 800c5f4:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 800c5f8:	2500      	movs	r5, #0
 800c5fa:	e003      	b.n	800c604 <__divdi3+0xa0>
 800c5fc:	428b      	cmp	r3, r1
 800c5fe:	d90c      	bls.n	800c61a <__divdi3+0xb6>
 800c600:	2500      	movs	r5, #0
 800c602:	4629      	mov	r1, r5
 800c604:	460a      	mov	r2, r1
 800c606:	462b      	mov	r3, r5
 800c608:	b114      	cbz	r4, 800c610 <__divdi3+0xac>
 800c60a:	4252      	negs	r2, r2
 800c60c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c610:	4610      	mov	r0, r2
 800c612:	4619      	mov	r1, r3
 800c614:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c618:	4770      	bx	lr
 800c61a:	fab3 f583 	clz	r5, r3
 800c61e:	2d00      	cmp	r5, #0
 800c620:	f040 8087 	bne.w	800c732 <__divdi3+0x1ce>
 800c624:	428b      	cmp	r3, r1
 800c626:	d301      	bcc.n	800c62c <__divdi3+0xc8>
 800c628:	4282      	cmp	r2, r0
 800c62a:	d8ea      	bhi.n	800c602 <__divdi3+0x9e>
 800c62c:	2500      	movs	r5, #0
 800c62e:	2101      	movs	r1, #1
 800c630:	e7e8      	b.n	800c604 <__divdi3+0xa0>
 800c632:	b912      	cbnz	r2, 800c63a <__divdi3+0xd6>
 800c634:	2601      	movs	r6, #1
 800c636:	fbb6 f2f2 	udiv	r2, r6, r2
 800c63a:	fab2 f682 	clz	r6, r2
 800c63e:	2e00      	cmp	r6, #0
 800c640:	d139      	bne.n	800c6b6 <__divdi3+0x152>
 800c642:	1a8e      	subs	r6, r1, r2
 800c644:	0c13      	lsrs	r3, r2, #16
 800c646:	fa1f fc82 	uxth.w	ip, r2
 800c64a:	2501      	movs	r5, #1
 800c64c:	fbb6 f7f3 	udiv	r7, r6, r3
 800c650:	fb03 6117 	mls	r1, r3, r7, r6
 800c654:	ea4f 4910 	mov.w	r9, r0, lsr #16
 800c658:	fb0c f807 	mul.w	r8, ip, r7
 800c65c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 800c660:	45b0      	cmp	r8, r6
 800c662:	d906      	bls.n	800c672 <__divdi3+0x10e>
 800c664:	1e79      	subs	r1, r7, #1
 800c666:	18b6      	adds	r6, r6, r2
 800c668:	d202      	bcs.n	800c670 <__divdi3+0x10c>
 800c66a:	45b0      	cmp	r8, r6
 800c66c:	f200 80d3 	bhi.w	800c816 <__divdi3+0x2b2>
 800c670:	460f      	mov	r7, r1
 800c672:	ebc8 0606 	rsb	r6, r8, r6
 800c676:	fbb6 f1f3 	udiv	r1, r6, r3
 800c67a:	fb03 6311 	mls	r3, r3, r1, r6
 800c67e:	b280      	uxth	r0, r0
 800c680:	fb0c fc01 	mul.w	ip, ip, r1
 800c684:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800c688:	459c      	cmp	ip, r3
 800c68a:	d906      	bls.n	800c69a <__divdi3+0x136>
 800c68c:	1e4e      	subs	r6, r1, #1
 800c68e:	189a      	adds	r2, r3, r2
 800c690:	d202      	bcs.n	800c698 <__divdi3+0x134>
 800c692:	4594      	cmp	ip, r2
 800c694:	f200 80c2 	bhi.w	800c81c <__divdi3+0x2b8>
 800c698:	4631      	mov	r1, r6
 800c69a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800c69e:	e7b1      	b.n	800c604 <__divdi3+0xa0>
 800c6a0:	43e4      	mvns	r4, r4
 800c6a2:	4252      	negs	r2, r2
 800c6a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c6a8:	e766      	b.n	800c578 <__divdi3+0x14>
 800c6aa:	4240      	negs	r0, r0
 800c6ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c6b0:	f04f 34ff 	mov.w	r4, #4294967295
 800c6b4:	e75d      	b.n	800c572 <__divdi3+0xe>
 800c6b6:	40b2      	lsls	r2, r6
 800c6b8:	f1c6 0920 	rsb	r9, r6, #32
 800c6bc:	fa21 f709 	lsr.w	r7, r1, r9
 800c6c0:	fa20 f509 	lsr.w	r5, r0, r9
 800c6c4:	0c13      	lsrs	r3, r2, #16
 800c6c6:	fa01 f106 	lsl.w	r1, r1, r6
 800c6ca:	fbb7 f8f3 	udiv	r8, r7, r3
 800c6ce:	ea45 0901 	orr.w	r9, r5, r1
 800c6d2:	fa1f fc82 	uxth.w	ip, r2
 800c6d6:	fb03 7718 	mls	r7, r3, r8, r7
 800c6da:	ea4f 4119 	mov.w	r1, r9, lsr #16
 800c6de:	fb0c f508 	mul.w	r5, ip, r8
 800c6e2:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800c6e6:	40b0      	lsls	r0, r6
 800c6e8:	42bd      	cmp	r5, r7
 800c6ea:	d90a      	bls.n	800c702 <__divdi3+0x19e>
 800c6ec:	18bf      	adds	r7, r7, r2
 800c6ee:	f108 36ff 	add.w	r6, r8, #4294967295
 800c6f2:	f080 808e 	bcs.w	800c812 <__divdi3+0x2ae>
 800c6f6:	42bd      	cmp	r5, r7
 800c6f8:	f240 808b 	bls.w	800c812 <__divdi3+0x2ae>
 800c6fc:	f1a8 0802 	sub.w	r8, r8, #2
 800c700:	18bf      	adds	r7, r7, r2
 800c702:	1b79      	subs	r1, r7, r5
 800c704:	fbb1 f5f3 	udiv	r5, r1, r3
 800c708:	fb03 1715 	mls	r7, r3, r5, r1
 800c70c:	fa1f f989 	uxth.w	r9, r9
 800c710:	fb0c f605 	mul.w	r6, ip, r5
 800c714:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 800c718:	428e      	cmp	r6, r1
 800c71a:	d906      	bls.n	800c72a <__divdi3+0x1c6>
 800c71c:	1e6f      	subs	r7, r5, #1
 800c71e:	1889      	adds	r1, r1, r2
 800c720:	d271      	bcs.n	800c806 <__divdi3+0x2a2>
 800c722:	428e      	cmp	r6, r1
 800c724:	d96f      	bls.n	800c806 <__divdi3+0x2a2>
 800c726:	3d02      	subs	r5, #2
 800c728:	1889      	adds	r1, r1, r2
 800c72a:	1b8e      	subs	r6, r1, r6
 800c72c:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 800c730:	e78c      	b.n	800c64c <__divdi3+0xe8>
 800c732:	f1c5 0120 	rsb	r1, r5, #32
 800c736:	fa22 f301 	lsr.w	r3, r2, r1
 800c73a:	fa06 f605 	lsl.w	r6, r6, r5
 800c73e:	431e      	orrs	r6, r3
 800c740:	fa27 f201 	lsr.w	r2, r7, r1
 800c744:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800c748:	fa07 f705 	lsl.w	r7, r7, r5
 800c74c:	fa20 f101 	lsr.w	r1, r0, r1
 800c750:	fbb2 f8f9 	udiv	r8, r2, r9
 800c754:	430f      	orrs	r7, r1
 800c756:	0c3b      	lsrs	r3, r7, #16
 800c758:	fa1f fa86 	uxth.w	sl, r6
 800c75c:	fb09 2218 	mls	r2, r9, r8, r2
 800c760:	fb0a fb08 	mul.w	fp, sl, r8
 800c764:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c768:	4593      	cmp	fp, r2
 800c76a:	fa0c fc05 	lsl.w	ip, ip, r5
 800c76e:	d908      	bls.n	800c782 <__divdi3+0x21e>
 800c770:	1992      	adds	r2, r2, r6
 800c772:	f108 31ff 	add.w	r1, r8, #4294967295
 800c776:	d24a      	bcs.n	800c80e <__divdi3+0x2aa>
 800c778:	4593      	cmp	fp, r2
 800c77a:	d948      	bls.n	800c80e <__divdi3+0x2aa>
 800c77c:	f1a8 0802 	sub.w	r8, r8, #2
 800c780:	1992      	adds	r2, r2, r6
 800c782:	ebcb 0302 	rsb	r3, fp, r2
 800c786:	fbb3 f1f9 	udiv	r1, r3, r9
 800c78a:	fb09 3211 	mls	r2, r9, r1, r3
 800c78e:	b2bf      	uxth	r7, r7
 800c790:	fb0a fa01 	mul.w	sl, sl, r1
 800c794:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 800c798:	459a      	cmp	sl, r3
 800c79a:	d906      	bls.n	800c7aa <__divdi3+0x246>
 800c79c:	1e4a      	subs	r2, r1, #1
 800c79e:	199b      	adds	r3, r3, r6
 800c7a0:	d233      	bcs.n	800c80a <__divdi3+0x2a6>
 800c7a2:	459a      	cmp	sl, r3
 800c7a4:	d931      	bls.n	800c80a <__divdi3+0x2a6>
 800c7a6:	3902      	subs	r1, #2
 800c7a8:	199b      	adds	r3, r3, r6
 800c7aa:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800c7ae:	0c0f      	lsrs	r7, r1, #16
 800c7b0:	fa1f f88c 	uxth.w	r8, ip
 800c7b4:	fb08 f607 	mul.w	r6, r8, r7
 800c7b8:	b28a      	uxth	r2, r1
 800c7ba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c7be:	fb08 f802 	mul.w	r8, r8, r2
 800c7c2:	fb0c 6202 	mla	r2, ip, r2, r6
 800c7c6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c7ca:	fb0c fc07 	mul.w	ip, ip, r7
 800c7ce:	4296      	cmp	r6, r2
 800c7d0:	bf88      	it	hi
 800c7d2:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 800c7d6:	ebca 0303 	rsb	r3, sl, r3
 800c7da:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 800c7de:	4563      	cmp	r3, ip
 800c7e0:	d30e      	bcc.n	800c800 <__divdi3+0x29c>
 800c7e2:	d005      	beq.n	800c7f0 <__divdi3+0x28c>
 800c7e4:	2500      	movs	r5, #0
 800c7e6:	e70d      	b.n	800c604 <__divdi3+0xa0>
 800c7e8:	460e      	mov	r6, r1
 800c7ea:	e6ef      	b.n	800c5cc <__divdi3+0x68>
 800c7ec:	461d      	mov	r5, r3
 800c7ee:	e701      	b.n	800c5f4 <__divdi3+0x90>
 800c7f0:	fa1f f888 	uxth.w	r8, r8
 800c7f4:	fa00 f005 	lsl.w	r0, r0, r5
 800c7f8:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 800c7fc:	42a8      	cmp	r0, r5
 800c7fe:	d2f1      	bcs.n	800c7e4 <__divdi3+0x280>
 800c800:	3901      	subs	r1, #1
 800c802:	2500      	movs	r5, #0
 800c804:	e6fe      	b.n	800c604 <__divdi3+0xa0>
 800c806:	463d      	mov	r5, r7
 800c808:	e78f      	b.n	800c72a <__divdi3+0x1c6>
 800c80a:	4611      	mov	r1, r2
 800c80c:	e7cd      	b.n	800c7aa <__divdi3+0x246>
 800c80e:	4688      	mov	r8, r1
 800c810:	e7b7      	b.n	800c782 <__divdi3+0x21e>
 800c812:	46b0      	mov	r8, r6
 800c814:	e775      	b.n	800c702 <__divdi3+0x19e>
 800c816:	3f02      	subs	r7, #2
 800c818:	18b6      	adds	r6, r6, r2
 800c81a:	e72a      	b.n	800c672 <__divdi3+0x10e>
 800c81c:	3902      	subs	r1, #2
 800c81e:	e73c      	b.n	800c69a <__divdi3+0x136>

0800c820 <__udivdi3>:
 800c820:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800c824:	4614      	mov	r4, r2
 800c826:	4605      	mov	r5, r0
 800c828:	460e      	mov	r6, r1
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d13d      	bne.n	800c8aa <__udivdi3+0x8a>
 800c82e:	428a      	cmp	r2, r1
 800c830:	d949      	bls.n	800c8c6 <__udivdi3+0xa6>
 800c832:	fab2 f782 	clz	r7, r2
 800c836:	b147      	cbz	r7, 800c84a <__udivdi3+0x2a>
 800c838:	f1c7 0120 	rsb	r1, r7, #32
 800c83c:	fa20 f201 	lsr.w	r2, r0, r1
 800c840:	fa06 f607 	lsl.w	r6, r6, r7
 800c844:	40bc      	lsls	r4, r7
 800c846:	4316      	orrs	r6, r2
 800c848:	40bd      	lsls	r5, r7
 800c84a:	0c22      	lsrs	r2, r4, #16
 800c84c:	fbb6 f0f2 	udiv	r0, r6, r2
 800c850:	0c2f      	lsrs	r7, r5, #16
 800c852:	b2a1      	uxth	r1, r4
 800c854:	fb02 6610 	mls	r6, r2, r0, r6
 800c858:	fb01 f300 	mul.w	r3, r1, r0
 800c85c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800c860:	42b3      	cmp	r3, r6
 800c862:	d908      	bls.n	800c876 <__udivdi3+0x56>
 800c864:	1e47      	subs	r7, r0, #1
 800c866:	1936      	adds	r6, r6, r4
 800c868:	f080 80f8 	bcs.w	800ca5c <__udivdi3+0x23c>
 800c86c:	42b3      	cmp	r3, r6
 800c86e:	f240 80f5 	bls.w	800ca5c <__udivdi3+0x23c>
 800c872:	3802      	subs	r0, #2
 800c874:	1936      	adds	r6, r6, r4
 800c876:	1af6      	subs	r6, r6, r3
 800c878:	fbb6 f3f2 	udiv	r3, r6, r2
 800c87c:	fb02 6213 	mls	r2, r2, r3, r6
 800c880:	b2ad      	uxth	r5, r5
 800c882:	fb01 f103 	mul.w	r1, r1, r3
 800c886:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800c88a:	4291      	cmp	r1, r2
 800c88c:	d907      	bls.n	800c89e <__udivdi3+0x7e>
 800c88e:	1e5e      	subs	r6, r3, #1
 800c890:	1912      	adds	r2, r2, r4
 800c892:	f080 80e5 	bcs.w	800ca60 <__udivdi3+0x240>
 800c896:	4291      	cmp	r1, r2
 800c898:	f240 80e2 	bls.w	800ca60 <__udivdi3+0x240>
 800c89c:	3b02      	subs	r3, #2
 800c89e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c8a2:	2100      	movs	r1, #0
 800c8a4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800c8a8:	4770      	bx	lr
 800c8aa:	428b      	cmp	r3, r1
 800c8ac:	d843      	bhi.n	800c936 <__udivdi3+0x116>
 800c8ae:	fab3 f483 	clz	r4, r3
 800c8b2:	2c00      	cmp	r4, #0
 800c8b4:	d142      	bne.n	800c93c <__udivdi3+0x11c>
 800c8b6:	428b      	cmp	r3, r1
 800c8b8:	d302      	bcc.n	800c8c0 <__udivdi3+0xa0>
 800c8ba:	4282      	cmp	r2, r0
 800c8bc:	f200 80df 	bhi.w	800ca7e <__udivdi3+0x25e>
 800c8c0:	2100      	movs	r1, #0
 800c8c2:	2001      	movs	r0, #1
 800c8c4:	e7ee      	b.n	800c8a4 <__udivdi3+0x84>
 800c8c6:	b912      	cbnz	r2, 800c8ce <__udivdi3+0xae>
 800c8c8:	2701      	movs	r7, #1
 800c8ca:	fbb7 f4f2 	udiv	r4, r7, r2
 800c8ce:	fab4 f284 	clz	r2, r4
 800c8d2:	2a00      	cmp	r2, #0
 800c8d4:	f040 8088 	bne.w	800c9e8 <__udivdi3+0x1c8>
 800c8d8:	1b0a      	subs	r2, r1, r4
 800c8da:	0c23      	lsrs	r3, r4, #16
 800c8dc:	b2a7      	uxth	r7, r4
 800c8de:	2101      	movs	r1, #1
 800c8e0:	fbb2 f6f3 	udiv	r6, r2, r3
 800c8e4:	fb03 2216 	mls	r2, r3, r6, r2
 800c8e8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 800c8ec:	fb07 f006 	mul.w	r0, r7, r6
 800c8f0:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 800c8f4:	4290      	cmp	r0, r2
 800c8f6:	d907      	bls.n	800c908 <__udivdi3+0xe8>
 800c8f8:	1912      	adds	r2, r2, r4
 800c8fa:	f106 3cff 	add.w	ip, r6, #4294967295
 800c8fe:	d202      	bcs.n	800c906 <__udivdi3+0xe6>
 800c900:	4290      	cmp	r0, r2
 800c902:	f200 80ce 	bhi.w	800caa2 <__udivdi3+0x282>
 800c906:	4666      	mov	r6, ip
 800c908:	1a12      	subs	r2, r2, r0
 800c90a:	fbb2 f0f3 	udiv	r0, r2, r3
 800c90e:	fb03 2310 	mls	r3, r3, r0, r2
 800c912:	b2ad      	uxth	r5, r5
 800c914:	fb07 f700 	mul.w	r7, r7, r0
 800c918:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800c91c:	429f      	cmp	r7, r3
 800c91e:	d907      	bls.n	800c930 <__udivdi3+0x110>
 800c920:	1e42      	subs	r2, r0, #1
 800c922:	191b      	adds	r3, r3, r4
 800c924:	f080 809e 	bcs.w	800ca64 <__udivdi3+0x244>
 800c928:	429f      	cmp	r7, r3
 800c92a:	f240 809b 	bls.w	800ca64 <__udivdi3+0x244>
 800c92e:	3802      	subs	r0, #2
 800c930:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800c934:	e7b6      	b.n	800c8a4 <__udivdi3+0x84>
 800c936:	2100      	movs	r1, #0
 800c938:	4608      	mov	r0, r1
 800c93a:	e7b3      	b.n	800c8a4 <__udivdi3+0x84>
 800c93c:	f1c4 0620 	rsb	r6, r4, #32
 800c940:	fa22 f506 	lsr.w	r5, r2, r6
 800c944:	fa03 f304 	lsl.w	r3, r3, r4
 800c948:	432b      	orrs	r3, r5
 800c94a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c94e:	fa21 f506 	lsr.w	r5, r1, r6
 800c952:	fa01 f104 	lsl.w	r1, r1, r4
 800c956:	fa20 f606 	lsr.w	r6, r0, r6
 800c95a:	fbb5 f7fc 	udiv	r7, r5, ip
 800c95e:	ea46 0a01 	orr.w	sl, r6, r1
 800c962:	fa1f f883 	uxth.w	r8, r3
 800c966:	fb0c 5517 	mls	r5, ip, r7, r5
 800c96a:	ea4f 411a 	mov.w	r1, sl, lsr #16
 800c96e:	fb08 f907 	mul.w	r9, r8, r7
 800c972:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800c976:	45a9      	cmp	r9, r5
 800c978:	fa02 f204 	lsl.w	r2, r2, r4
 800c97c:	d903      	bls.n	800c986 <__udivdi3+0x166>
 800c97e:	1e7e      	subs	r6, r7, #1
 800c980:	18ed      	adds	r5, r5, r3
 800c982:	d37f      	bcc.n	800ca84 <__udivdi3+0x264>
 800c984:	4637      	mov	r7, r6
 800c986:	ebc9 0105 	rsb	r1, r9, r5
 800c98a:	fbb1 f6fc 	udiv	r6, r1, ip
 800c98e:	fb0c 1516 	mls	r5, ip, r6, r1
 800c992:	fa1f fa8a 	uxth.w	sl, sl
 800c996:	fb08 f806 	mul.w	r8, r8, r6
 800c99a:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 800c99e:	4588      	cmp	r8, r1
 800c9a0:	d903      	bls.n	800c9aa <__udivdi3+0x18a>
 800c9a2:	1e75      	subs	r5, r6, #1
 800c9a4:	18c9      	adds	r1, r1, r3
 800c9a6:	d373      	bcc.n	800ca90 <__udivdi3+0x270>
 800c9a8:	462e      	mov	r6, r5
 800c9aa:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 800c9ae:	0c37      	lsrs	r7, r6, #16
 800c9b0:	fa1f fc82 	uxth.w	ip, r2
 800c9b4:	fb0c f507 	mul.w	r5, ip, r7
 800c9b8:	0c12      	lsrs	r2, r2, #16
 800c9ba:	b2b3      	uxth	r3, r6
 800c9bc:	fb0c fc03 	mul.w	ip, ip, r3
 800c9c0:	fb02 5303 	mla	r3, r2, r3, r5
 800c9c4:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 800c9c8:	fb02 f207 	mul.w	r2, r2, r7
 800c9cc:	429d      	cmp	r5, r3
 800c9ce:	bf88      	it	hi
 800c9d0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 800c9d4:	ebc8 0101 	rsb	r1, r8, r1
 800c9d8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c9dc:	4291      	cmp	r1, r2
 800c9de:	d34b      	bcc.n	800ca78 <__udivdi3+0x258>
 800c9e0:	d042      	beq.n	800ca68 <__udivdi3+0x248>
 800c9e2:	4630      	mov	r0, r6
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	e75d      	b.n	800c8a4 <__udivdi3+0x84>
 800c9e8:	4094      	lsls	r4, r2
 800c9ea:	f1c2 0520 	rsb	r5, r2, #32
 800c9ee:	fa21 f605 	lsr.w	r6, r1, r5
 800c9f2:	0c23      	lsrs	r3, r4, #16
 800c9f4:	fa20 f705 	lsr.w	r7, r0, r5
 800c9f8:	fa01 f102 	lsl.w	r1, r1, r2
 800c9fc:	fbb6 fcf3 	udiv	ip, r6, r3
 800ca00:	4339      	orrs	r1, r7
 800ca02:	0c0d      	lsrs	r5, r1, #16
 800ca04:	b2a7      	uxth	r7, r4
 800ca06:	fb03 661c 	mls	r6, r3, ip, r6
 800ca0a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800ca0e:	fb07 f80c 	mul.w	r8, r7, ip
 800ca12:	45b0      	cmp	r8, r6
 800ca14:	fa00 f502 	lsl.w	r5, r0, r2
 800ca18:	d908      	bls.n	800ca2c <__udivdi3+0x20c>
 800ca1a:	1936      	adds	r6, r6, r4
 800ca1c:	f10c 30ff 	add.w	r0, ip, #4294967295
 800ca20:	d23d      	bcs.n	800ca9e <__udivdi3+0x27e>
 800ca22:	45b0      	cmp	r8, r6
 800ca24:	d93b      	bls.n	800ca9e <__udivdi3+0x27e>
 800ca26:	f1ac 0c02 	sub.w	ip, ip, #2
 800ca2a:	1936      	adds	r6, r6, r4
 800ca2c:	ebc8 0206 	rsb	r2, r8, r6
 800ca30:	fbb2 f0f3 	udiv	r0, r2, r3
 800ca34:	fb03 2610 	mls	r6, r3, r0, r2
 800ca38:	b28a      	uxth	r2, r1
 800ca3a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800ca3e:	fb07 f100 	mul.w	r1, r7, r0
 800ca42:	4291      	cmp	r1, r2
 800ca44:	d906      	bls.n	800ca54 <__udivdi3+0x234>
 800ca46:	1e46      	subs	r6, r0, #1
 800ca48:	1912      	adds	r2, r2, r4
 800ca4a:	d226      	bcs.n	800ca9a <__udivdi3+0x27a>
 800ca4c:	4291      	cmp	r1, r2
 800ca4e:	d924      	bls.n	800ca9a <__udivdi3+0x27a>
 800ca50:	3802      	subs	r0, #2
 800ca52:	1912      	adds	r2, r2, r4
 800ca54:	1a52      	subs	r2, r2, r1
 800ca56:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 800ca5a:	e741      	b.n	800c8e0 <__udivdi3+0xc0>
 800ca5c:	4638      	mov	r0, r7
 800ca5e:	e70a      	b.n	800c876 <__udivdi3+0x56>
 800ca60:	4633      	mov	r3, r6
 800ca62:	e71c      	b.n	800c89e <__udivdi3+0x7e>
 800ca64:	4610      	mov	r0, r2
 800ca66:	e763      	b.n	800c930 <__udivdi3+0x110>
 800ca68:	fa1f fc8c 	uxth.w	ip, ip
 800ca6c:	fa00 f004 	lsl.w	r0, r0, r4
 800ca70:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 800ca74:	4298      	cmp	r0, r3
 800ca76:	d2b4      	bcs.n	800c9e2 <__udivdi3+0x1c2>
 800ca78:	1e70      	subs	r0, r6, #1
 800ca7a:	2100      	movs	r1, #0
 800ca7c:	e712      	b.n	800c8a4 <__udivdi3+0x84>
 800ca7e:	4621      	mov	r1, r4
 800ca80:	4620      	mov	r0, r4
 800ca82:	e70f      	b.n	800c8a4 <__udivdi3+0x84>
 800ca84:	45a9      	cmp	r9, r5
 800ca86:	f67f af7d 	bls.w	800c984 <__udivdi3+0x164>
 800ca8a:	3f02      	subs	r7, #2
 800ca8c:	18ed      	adds	r5, r5, r3
 800ca8e:	e77a      	b.n	800c986 <__udivdi3+0x166>
 800ca90:	4588      	cmp	r8, r1
 800ca92:	d989      	bls.n	800c9a8 <__udivdi3+0x188>
 800ca94:	3e02      	subs	r6, #2
 800ca96:	18c9      	adds	r1, r1, r3
 800ca98:	e787      	b.n	800c9aa <__udivdi3+0x18a>
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	e7da      	b.n	800ca54 <__udivdi3+0x234>
 800ca9e:	4684      	mov	ip, r0
 800caa0:	e7c4      	b.n	800ca2c <__udivdi3+0x20c>
 800caa2:	3e02      	subs	r6, #2
 800caa4:	1912      	adds	r2, r2, r4
 800caa6:	e72f      	b.n	800c908 <__udivdi3+0xe8>
