
TCRS_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b3c  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f778  0800f778  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f778  0800f778  0001f778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f780  0800f780  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f780  0800f780  0001f780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f784  0800f784  0001f784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800f788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000753c  2000008c  0800f814  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200075c8  0800f814  000275c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000263b8  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e34  00000000  00000000  00046474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  0004b2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019f8  00000000  00000000  0004ced0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c337  00000000  00000000  0004e8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000214ba  00000000  00000000  0006abff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0eb5  00000000  00000000  0008c0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012cf6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078a8  00000000  00000000  0012cfc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cc24 	.word	0x0800cc24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	0800cc24 	.word	0x0800cc24

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <_Z18start_display_taskPv>:
#include <../st7735/st7735.h>
#include "../st7735/fonts.h"
#include "../st7735/testimg.h"


void start_display_task([[maybe_unused]]void *argument){
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af04      	add	r7, sp, #16
 800057e:	6078      	str	r0, [r7, #4]


	for(;;){


		ST7735_FillScreen(ST7735_BLACK);
 8000580:	2000      	movs	r0, #0
 8000582:	f001 f84f 	bl	8001624 <_Z17ST7735_FillScreent>
//		for(int y = 0; y < ST7735_HEIGHT; y++) {
//			ST7735_DrawPixel(0, y, ST7735_RED);
//			ST7735_DrawPixel(ST7735_WIDTH-1, y, ST7735_RED);
//		}

		osDelay(300);
 8000586:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800058a:	f008 fbbc 	bl	8008d06 <osDelay>

		// Check fonts
		ST7735_FillScreen(ST7735_BLACK);
 800058e:	2000      	movs	r0, #0
 8000590:	f001 f848 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "Font_7x10, red on black, lorem ipsum dolor sit amet", Font_7x10, ST7735_RED, ST7735_BLACK);
 8000594:	4b68      	ldr	r3, [pc, #416]	; (8000738 <_Z18start_display_taskPv+0x1c0>)
 8000596:	2200      	movs	r2, #0
 8000598:	9202      	str	r2, [sp, #8]
 800059a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	685a      	ldr	r2, [r3, #4]
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a65      	ldr	r2, [pc, #404]	; (800073c <_Z18start_display_taskPv+0x1c4>)
 80005a8:	2100      	movs	r1, #0
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 ff80 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		ST7735_WriteString(0, 3*10, "Font_11x18, green, lorem ipsum", Font_11x18, ST7735_GREEN, ST7735_BLACK);
 80005b0:	4b63      	ldr	r3, [pc, #396]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	9202      	str	r2, [sp, #8]
 80005b6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80005ba:	9201      	str	r2, [sp, #4]
 80005bc:	685a      	ldr	r2, [r3, #4]
 80005be:	9200      	str	r2, [sp, #0]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a60      	ldr	r2, [pc, #384]	; (8000744 <_Z18start_display_taskPv+0x1cc>)
 80005c4:	211e      	movs	r1, #30
 80005c6:	2000      	movs	r0, #0
 80005c8:	f000 ff72 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		ST7735_WriteString(0, 3*10+3*18, "Font_16x26", Font_16x26, ST7735_BLUE, ST7735_BLACK);
 80005cc:	4b5e      	ldr	r3, [pc, #376]	; (8000748 <_Z18start_display_taskPv+0x1d0>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	9202      	str	r2, [sp, #8]
 80005d2:	221f      	movs	r2, #31
 80005d4:	9201      	str	r2, [sp, #4]
 80005d6:	685a      	ldr	r2, [r3, #4]
 80005d8:	9200      	str	r2, [sp, #0]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a5b      	ldr	r2, [pc, #364]	; (800074c <_Z18start_display_taskPv+0x1d4>)
 80005de:	2154      	movs	r1, #84	; 0x54
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 ff65 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(100);
 80005e6:	2064      	movs	r0, #100	; 0x64
 80005e8:	f008 fb8d 	bl	8008d06 <osDelay>

		// Check colors
		ST7735_FillScreen(ST7735_BLACK);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f001 f819 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "BLACK", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80005f2:	4b53      	ldr	r3, [pc, #332]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	9202      	str	r2, [sp, #8]
 80005f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005fc:	9201      	str	r2, [sp, #4]
 80005fe:	685a      	ldr	r2, [r3, #4]
 8000600:	9200      	str	r2, [sp, #0]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a52      	ldr	r2, [pc, #328]	; (8000750 <_Z18start_display_taskPv+0x1d8>)
 8000606:	2100      	movs	r1, #0
 8000608:	2000      	movs	r0, #0
 800060a:	f000 ff51 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 800060e:	20c8      	movs	r0, #200	; 0xc8
 8000610:	f008 fb79 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_BLUE);
 8000614:	201f      	movs	r0, #31
 8000616:	f001 f805 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "BLUE", Font_11x18, ST7735_BLACK, ST7735_BLUE);
 800061a:	4b49      	ldr	r3, [pc, #292]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 800061c:	221f      	movs	r2, #31
 800061e:	9202      	str	r2, [sp, #8]
 8000620:	2200      	movs	r2, #0
 8000622:	9201      	str	r2, [sp, #4]
 8000624:	685a      	ldr	r2, [r3, #4]
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a4a      	ldr	r2, [pc, #296]	; (8000754 <_Z18start_display_taskPv+0x1dc>)
 800062c:	2100      	movs	r1, #0
 800062e:	2000      	movs	r0, #0
 8000630:	f000 ff3e 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 8000634:	20c8      	movs	r0, #200	; 0xc8
 8000636:	f008 fb66 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_RED);
 800063a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800063e:	f000 fff1 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "RED", Font_11x18, ST7735_BLACK, ST7735_RED);
 8000642:	4b3f      	ldr	r3, [pc, #252]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 8000644:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000648:	9202      	str	r2, [sp, #8]
 800064a:	2200      	movs	r2, #0
 800064c:	9201      	str	r2, [sp, #4]
 800064e:	685a      	ldr	r2, [r3, #4]
 8000650:	9200      	str	r2, [sp, #0]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a40      	ldr	r2, [pc, #256]	; (8000758 <_Z18start_display_taskPv+0x1e0>)
 8000656:	2100      	movs	r1, #0
 8000658:	2000      	movs	r0, #0
 800065a:	f000 ff29 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 800065e:	20c8      	movs	r0, #200	; 0xc8
 8000660:	f008 fb51 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_GREEN);
 8000664:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8000668:	f000 ffdc 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "GREEN", Font_11x18, ST7735_BLACK, ST7735_GREEN);
 800066c:	4b34      	ldr	r3, [pc, #208]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 800066e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000672:	9202      	str	r2, [sp, #8]
 8000674:	2200      	movs	r2, #0
 8000676:	9201      	str	r2, [sp, #4]
 8000678:	685a      	ldr	r2, [r3, #4]
 800067a:	9200      	str	r2, [sp, #0]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a37      	ldr	r2, [pc, #220]	; (800075c <_Z18start_display_taskPv+0x1e4>)
 8000680:	2100      	movs	r1, #0
 8000682:	2000      	movs	r0, #0
 8000684:	f000 ff14 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 8000688:	20c8      	movs	r0, #200	; 0xc8
 800068a:	f008 fb3c 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_CYAN);
 800068e:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8000692:	f000 ffc7 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "CYAN", Font_11x18, ST7735_BLACK, ST7735_CYAN);
 8000696:	4b2a      	ldr	r3, [pc, #168]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 8000698:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800069c:	9202      	str	r2, [sp, #8]
 800069e:	2200      	movs	r2, #0
 80006a0:	9201      	str	r2, [sp, #4]
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a2d      	ldr	r2, [pc, #180]	; (8000760 <_Z18start_display_taskPv+0x1e8>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	2000      	movs	r0, #0
 80006ae:	f000 feff 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 80006b2:	20c8      	movs	r0, #200	; 0xc8
 80006b4:	f008 fb27 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_MAGENTA);
 80006b8:	f64f 001f 	movw	r0, #63519	; 0xf81f
 80006bc:	f000 ffb2 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "MAGENTA", Font_11x18, ST7735_BLACK, ST7735_MAGENTA);
 80006c0:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 80006c2:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80006c6:	9202      	str	r2, [sp, #8]
 80006c8:	2200      	movs	r2, #0
 80006ca:	9201      	str	r2, [sp, #4]
 80006cc:	685a      	ldr	r2, [r3, #4]
 80006ce:	9200      	str	r2, [sp, #0]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a24      	ldr	r2, [pc, #144]	; (8000764 <_Z18start_display_taskPv+0x1ec>)
 80006d4:	2100      	movs	r1, #0
 80006d6:	2000      	movs	r0, #0
 80006d8:	f000 feea 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 80006dc:	20c8      	movs	r0, #200	; 0xc8
 80006de:	f008 fb12 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_YELLOW);
 80006e2:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80006e6:	f000 ff9d 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "YELLOW", Font_11x18, ST7735_BLACK, ST7735_YELLOW);
 80006ea:	4b15      	ldr	r3, [pc, #84]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 80006ec:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80006f0:	9202      	str	r2, [sp, #8]
 80006f2:	2200      	movs	r2, #0
 80006f4:	9201      	str	r2, [sp, #4]
 80006f6:	685a      	ldr	r2, [r3, #4]
 80006f8:	9200      	str	r2, [sp, #0]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a1a      	ldr	r2, [pc, #104]	; (8000768 <_Z18start_display_taskPv+0x1f0>)
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 fed5 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 8000706:	20c8      	movs	r0, #200	; 0xc8
 8000708:	f008 fafd 	bl	8008d06 <osDelay>

		ST7735_FillScreen(ST7735_WHITE);
 800070c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000710:	f000 ff88 	bl	8001624 <_Z17ST7735_FillScreent>
		ST7735_WriteString(0, 0, "WHITE", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <_Z18start_display_taskPv+0x1c8>)
 8000716:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800071a:	9202      	str	r2, [sp, #8]
 800071c:	2200      	movs	r2, #0
 800071e:	9201      	str	r2, [sp, #4]
 8000720:	685a      	ldr	r2, [r3, #4]
 8000722:	9200      	str	r2, [sp, #0]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a11      	ldr	r2, [pc, #68]	; (800076c <_Z18start_display_taskPv+0x1f4>)
 8000728:	2100      	movs	r1, #0
 800072a:	2000      	movs	r0, #0
 800072c:	f000 fec0 	bl	80014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>
		osDelay(200);
 8000730:	20c8      	movs	r0, #200	; 0xc8
 8000732:	f008 fae8 	bl	8008d06 <osDelay>
		ST7735_FillScreen(ST7735_BLACK);
 8000736:	e723      	b.n	8000580 <_Z18start_display_taskPv+0x8>
 8000738:	20000004 	.word	0x20000004
 800073c:	0800cc3c 	.word	0x0800cc3c
 8000740:	2000000c 	.word	0x2000000c
 8000744:	0800cc70 	.word	0x0800cc70
 8000748:	20000014 	.word	0x20000014
 800074c:	0800cc90 	.word	0x0800cc90
 8000750:	0800cc9c 	.word	0x0800cc9c
 8000754:	0800cca4 	.word	0x0800cca4
 8000758:	0800ccac 	.word	0x0800ccac
 800075c:	0800ccb0 	.word	0x0800ccb0
 8000760:	0800ccb8 	.word	0x0800ccb8
 8000764:	0800ccc0 	.word	0x0800ccc0
 8000768:	0800ccc8 	.word	0x0800ccc8
 800076c:	0800ccd0 	.word	0x0800ccd0

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000774:	f000 ff68 	bl	8001648 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000778:	f000 f83c 	bl	80007f4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077c:	f000 f938 	bl	80009f0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000780:	f000 f906 	bl	8000990 <_ZL11MX_DMA_Initv>
  MX_SPI1_Init();
 8000784:	f000 f8c8 	bl	8000918 <_ZL12MX_SPI1_Initv>
  MX_SDIO_SD_Init();
 8000788:	f000 f8a6 	bl	80008d8 <_ZL15MX_SDIO_SD_Initv>
  MX_FATFS_Init();
 800078c:	f005 f96a 	bl	8005a64 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 8000790:	f000 fe00 	bl	8001394 <_Z11ST7735_Initv>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000794:	f008 f9a4 	bl	8008ae0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000798:	4a0d      	ldr	r2, [pc, #52]	; (80007d0 <main+0x60>)
 800079a:	2100      	movs	r1, #0
 800079c:	480d      	ldr	r0, [pc, #52]	; (80007d4 <main+0x64>)
 800079e:	f008 fa20 	bl	8008be2 <osThreadNew>
 80007a2:	4603      	mov	r3, r0
 80007a4:	4a0c      	ldr	r2, [pc, #48]	; (80007d8 <main+0x68>)
 80007a6:	6013      	str	r3, [r2, #0]

  /* creation of display_task */
  display_taskHandle = osThreadNew(start_display_task, NULL, &display_task_attributes);
 80007a8:	4a0c      	ldr	r2, [pc, #48]	; (80007dc <main+0x6c>)
 80007aa:	2100      	movs	r1, #0
 80007ac:	480c      	ldr	r0, [pc, #48]	; (80007e0 <main+0x70>)
 80007ae:	f008 fa18 	bl	8008be2 <osThreadNew>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4a0b      	ldr	r2, [pc, #44]	; (80007e4 <main+0x74>)
 80007b6:	6013      	str	r3, [r2, #0]

  /* creation of sd_saver_task */
  sd_saver_taskHandle = osThreadNew(start_sd_saver_task, NULL, &sd_saver_task_attributes);
 80007b8:	4a0b      	ldr	r2, [pc, #44]	; (80007e8 <main+0x78>)
 80007ba:	2100      	movs	r1, #0
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <main+0x7c>)
 80007be:	f008 fa10 	bl	8008be2 <osThreadNew>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4a0a      	ldr	r2, [pc, #40]	; (80007f0 <main+0x80>)
 80007c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007c8:	f008 f9d0 	bl	8008b6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <main+0x5c>
 80007ce:	bf00      	nop
 80007d0:	0800cd98 	.word	0x0800cd98
 80007d4:	08000ad5 	.word	0x08000ad5
 80007d8:	200002a4 	.word	0x200002a4
 80007dc:	0800cdbc 	.word	0x0800cdbc
 80007e0:	08000579 	.word	0x08000579
 80007e4:	200002a8 	.word	0x200002a8
 80007e8:	0800cde0 	.word	0x0800cde0
 80007ec:	08000b25 	.word	0x08000b25
 80007f0:	20002308 	.word	0x20002308

080007f4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b094      	sub	sp, #80	; 0x50
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	2230      	movs	r2, #48	; 0x30
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f00b fdd2 	bl	800c3ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000818:	2300      	movs	r3, #0
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	4b2c      	ldr	r3, [pc, #176]	; (80008d0 <_Z18SystemClock_Configv+0xdc>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000820:	4a2b      	ldr	r2, [pc, #172]	; (80008d0 <_Z18SystemClock_Configv+0xdc>)
 8000822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000826:	6413      	str	r3, [r2, #64]	; 0x40
 8000828:	4b29      	ldr	r3, [pc, #164]	; (80008d0 <_Z18SystemClock_Configv+0xdc>)
 800082a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	4b26      	ldr	r3, [pc, #152]	; (80008d4 <_Z18SystemClock_Configv+0xe0>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a25      	ldr	r2, [pc, #148]	; (80008d4 <_Z18SystemClock_Configv+0xe0>)
 800083e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	4b23      	ldr	r3, [pc, #140]	; (80008d4 <_Z18SystemClock_Configv+0xe0>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000850:	2302      	movs	r3, #2
 8000852:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000854:	2301      	movs	r3, #1
 8000856:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000858:	2310      	movs	r3, #16
 800085a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085c:	2302      	movs	r3, #2
 800085e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000860:	2300      	movs	r3, #0
 8000862:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000864:	2308      	movs	r3, #8
 8000866:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000868:	2364      	movs	r3, #100	; 0x64
 800086a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086c:	2302      	movs	r3, #2
 800086e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000870:	2305      	movs	r3, #5
 8000872:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000874:	f107 0320 	add.w	r3, r7, #32
 8000878:	4618      	mov	r0, r3
 800087a:	f001 fd83 	bl	8002384 <HAL_RCC_OscConfig>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	bf14      	ite	ne
 8000884:	2301      	movne	r3, #1
 8000886:	2300      	moveq	r3, #0
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 800088e:	f000 f943 	bl	8000b18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000892:	230f      	movs	r3, #15
 8000894:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000896:	2302      	movs	r3, #2
 8000898:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800089e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	2103      	movs	r1, #3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 ffe0 	bl	8002874 <HAL_RCC_ClockConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	bf14      	ite	ne
 80008ba:	2301      	movne	r3, #1
 80008bc:	2300      	moveq	r3, #0
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 80008c4:	f000 f928 	bl	8000b18 <Error_Handler>
  }
}
 80008c8:	bf00      	nop
 80008ca:	3750      	adds	r7, #80	; 0x50
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40007000 	.word	0x40007000

080008d8 <_ZL15MX_SDIO_SD_Initv>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80008dc:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008de:	4a0d      	ldr	r2, [pc, #52]	; (8000914 <_ZL15MX_SDIO_SD_Initv+0x3c>)
 80008e0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80008e2:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80008e8:	4b09      	ldr	r3, [pc, #36]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80008ee:	4b08      	ldr	r3, [pc, #32]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80008fa:	4b05      	ldr	r3, [pc, #20]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8000900:	4b03      	ldr	r3, [pc, #12]	; (8000910 <_ZL15MX_SDIO_SD_Initv+0x38>)
 8000902:	2202      	movs	r2, #2
 8000904:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	200000a8 	.word	0x200000a8
 8000914:	40012c00 	.word	0x40012c00

08000918 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800091c:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800091e:	4a1b      	ldr	r2, [pc, #108]	; (800098c <_ZL12MX_SPI1_Initv+0x74>)
 8000920:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000922:	4b19      	ldr	r3, [pc, #100]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000924:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000928:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000930:	4b15      	ldr	r3, [pc, #84]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800093c:	4b12      	ldr	r3, [pc, #72]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800093e:	2200      	movs	r2, #0
 8000940:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000948:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800094c:	2208      	movs	r2, #8
 800094e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000950:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000952:	2200      	movs	r2, #0
 8000954:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000958:	2200      	movs	r2, #0
 800095a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800095c:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800095e:	2200      	movs	r2, #0
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 8000964:	220a      	movs	r2, #10
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000968:	4807      	ldr	r0, [pc, #28]	; (8000988 <_ZL12MX_SPI1_Initv+0x70>)
 800096a:	f003 fcca 	bl	8004302 <HAL_SPI_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	bf14      	ite	ne
 8000974:	2301      	movne	r3, #1
 8000976:	2300      	moveq	r3, #0
 8000978:	b2db      	uxtb	r3, r3
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 800097e:	f000 f8cb 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200001ec 	.word	0x200001ec
 800098c:	40013000 	.word	0x40013000

08000990 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	4b14      	ldr	r3, [pc, #80]	; (80009ec <_ZL11MX_DMA_Initv+0x5c>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a13      	ldr	r2, [pc, #76]	; (80009ec <_ZL11MX_DMA_Initv+0x5c>)
 80009a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b11      	ldr	r3, [pc, #68]	; (80009ec <_ZL11MX_DMA_Initv+0x5c>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2105      	movs	r1, #5
 80009b6:	203a      	movs	r0, #58	; 0x3a
 80009b8:	f000 ff64 	bl	8001884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80009bc:	203a      	movs	r0, #58	; 0x3a
 80009be:	f000 ff7d 	bl	80018bc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2105      	movs	r1, #5
 80009c6:	203b      	movs	r0, #59	; 0x3b
 80009c8:	f000 ff5c 	bl	8001884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80009cc:	203b      	movs	r0, #59	; 0x3b
 80009ce:	f000 ff75 	bl	80018bc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2105      	movs	r1, #5
 80009d6:	2045      	movs	r0, #69	; 0x45
 80009d8:	f000 ff54 	bl	8001884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80009dc:	2045      	movs	r0, #69	; 0x45
 80009de:	f000 ff6d 	bl	80018bc <HAL_NVIC_EnableIRQ>

}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800

080009f0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	4b2f      	ldr	r3, [pc, #188]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a2e      	ldr	r2, [pc, #184]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b2c      	ldr	r3, [pc, #176]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b28      	ldr	r3, [pc, #160]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a27      	ldr	r2, [pc, #156]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b25      	ldr	r3, [pc, #148]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	603b      	str	r3, [r7, #0]
 8000a42:	4b21      	ldr	r3, [pc, #132]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a20      	ldr	r2, [pc, #128]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	; (8000ac8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|DISPLAY_CS_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	211c      	movs	r1, #28
 8000a5e:	481b      	ldr	r0, [pc, #108]	; (8000acc <_ZL12MX_GPIO_Initv+0xdc>)
 8000a60:	f001 fc5c 	bl	800231c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPLAY_COMAND_Pin|DISPLAY_RESET_Pin|DISPLAY_BACKLIGHT_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	2107      	movs	r1, #7
 8000a68:	4819      	ldr	r0, [pc, #100]	; (8000ad0 <_ZL12MX_GPIO_Initv+0xe0>)
 8000a6a:	f001 fc57 	bl	800231c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin DISPLAY_CS_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DISPLAY_CS_Pin;
 8000a6e:	231c      	movs	r3, #28
 8000a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 030c 	add.w	r3, r7, #12
 8000a82:	4619      	mov	r1, r3
 8000a84:	4811      	ldr	r0, [pc, #68]	; (8000acc <_ZL12MX_GPIO_Initv+0xdc>)
 8000a86:	f001 fac5 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPLAY_COMAND_Pin DISPLAY_RESET_Pin DISPLAY_BACKLIGHT_Pin */
  GPIO_InitStruct.Pin = DISPLAY_COMAND_Pin|DISPLAY_RESET_Pin|DISPLAY_BACKLIGHT_Pin;
 8000a8a:	2307      	movs	r3, #7
 8000a8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9a:	f107 030c 	add.w	r3, r7, #12
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	480b      	ldr	r0, [pc, #44]	; (8000ad0 <_ZL12MX_GPIO_Initv+0xe0>)
 8000aa2:	f001 fab7 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_1V8_Pin */
  GPIO_InitStruct.Pin = EN_1V8_Pin;
 8000aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aaa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aac:	2300      	movs	r3, #0
 8000aae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EN_1V8_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <_ZL12MX_GPIO_Initv+0xe0>)
 8000abc:	f001 faaa 	bl	8002014 <HAL_GPIO_Init>

}
 8000ac0:	bf00      	nop
 8000ac2:	3720      	adds	r7, #32
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40020000 	.word	0x40020000
 8000ad0:	40020400 	.word	0x40020400

08000ad4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask([[maybe_unused]]void *argument)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8000adc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ae0:	f008 f911 	bl	8008d06 <osDelay>
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000ae4:	2108      	movs	r1, #8
 8000ae6:	4802      	ldr	r0, [pc, #8]	; (8000af0 <_Z16StartDefaultTaskPv+0x1c>)
 8000ae8:	f001 fc31 	bl	800234e <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000aec:	e7f6      	b.n	8000adc <_Z16StartDefaultTaskPv+0x8>
 8000aee:	bf00      	nop
 8000af0:	40020000 	.word	0x40020000

08000af4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a04      	ldr	r2, [pc, #16]	; (8000b14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d101      	bne.n	8000b0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b06:	f000 fdc1 	bl	800168c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40014800 	.word	0x40014800

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <Error_Handler+0x8>
	...

08000b24 <_Z19start_sd_saver_taskPv>:

#include "sd_saver_task.hpp"



void start_sd_saver_task([[maybe_unused]]void *argument){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b096      	sub	sp, #88	; 0x58
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]


	char sd_string_to_save[64] = {0};
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	223c      	movs	r2, #60	; 0x3c
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f00b fc37 	bl	800c3ac <memset>
	unsigned int sd_byteswritten = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]

	unsigned int counter = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	657b      	str	r3, [r7, #84]	; 0x54

	init_file_system();
 8000b46:	f000 f837 	bl	8000bb8 <_Z16init_file_systemv>


	for(;;){

		auto size = snprintf(sd_string_to_save, 64, "jakies dlugie dane dane dane halo halo %d, \n", counter++);
 8000b4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b4c:	1c5a      	adds	r2, r3, #1
 8000b4e:	657a      	str	r2, [r7, #84]	; 0x54
 8000b50:	f107 000c 	add.w	r0, r7, #12
 8000b54:	4a15      	ldr	r2, [pc, #84]	; (8000bac <_Z19start_sd_saver_taskPv+0x88>)
 8000b56:	2140      	movs	r1, #64	; 0x40
 8000b58:	f00b fc30 	bl	800c3bc <sniprintf>
 8000b5c:	6538      	str	r0, [r7, #80]	; 0x50

		auto write_status = f_write(&SDFile, sd_string_to_save, size, &sd_byteswritten);
 8000b5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000b60:	f107 0308 	add.w	r3, r7, #8
 8000b64:	f107 010c 	add.w	r1, r7, #12
 8000b68:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <_Z19start_sd_saver_taskPv+0x8c>)
 8000b6a:	f007 fa18 	bl	8007f9e <f_write>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		auto sync_status = f_sync(&SDFile);
 8000b74:	480e      	ldr	r0, [pc, #56]	; (8000bb0 <_Z19start_sd_saver_taskPv+0x8c>)
 8000b76:	f007 fbd5 	bl	8008324 <f_sync>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

		osDelay(100);
 8000b80:	2064      	movs	r0, #100	; 0x64
 8000b82:	f008 f8c0 	bl	8008d06 <osDelay>

		if( FRESULT::FR_OK == write_status && FRESULT::FR_OK == sync_status ){
 8000b86:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d108      	bne.n	8000ba0 <_Z19start_sd_saver_taskPv+0x7c>
 8000b8e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d104      	bne.n	8000ba0 <_Z19start_sd_saver_taskPv+0x7c>
			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000b96:	2104      	movs	r1, #4
 8000b98:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <_Z19start_sd_saver_taskPv+0x90>)
 8000b9a:	f001 fbd8 	bl	800234e <HAL_GPIO_TogglePin>
 8000b9e:	e004      	b.n	8000baa <_Z19start_sd_saver_taskPv+0x86>
		}
		else {
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	4803      	ldr	r0, [pc, #12]	; (8000bb4 <_Z19start_sd_saver_taskPv+0x90>)
 8000ba6:	f001 fbb9 	bl	800231c <HAL_GPIO_WritePin>
		}
	}
 8000baa:	e7ce      	b.n	8000b4a <_Z19start_sd_saver_taskPv+0x26>
 8000bac:	0800cd04 	.word	0x0800cd04
 8000bb0:	20005510 	.word	0x20005510
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <_Z16init_file_systemv>:
}


FRESULT init_file_system() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

	FRESULT res = FRESULT::FR_OK;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	71fb      	strb	r3, [r7, #7]

	res = f_mount(&SDFatFS, SDPath, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	4911      	ldr	r1, [pc, #68]	; (8000c0c <_Z16init_file_systemv+0x54>)
 8000bc6:	4812      	ldr	r0, [pc, #72]	; (8000c10 <_Z16init_file_systemv+0x58>)
 8000bc8:	f006 ffb2 	bl	8007b30 <f_mount>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	71fb      	strb	r3, [r7, #7]
	if(FRESULT::FR_OK != res){
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <_Z16init_file_systemv+0x22>
		return res;
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	e014      	b.n	8000c04 <_Z16init_file_systemv+0x4c>
	}

	res =  f_open(&SDFile, "t.txt", FA_OPEN_APPEND | FA_WRITE);
 8000bda:	2232      	movs	r2, #50	; 0x32
 8000bdc:	490d      	ldr	r1, [pc, #52]	; (8000c14 <_Z16init_file_systemv+0x5c>)
 8000bde:	480e      	ldr	r0, [pc, #56]	; (8000c18 <_Z16init_file_systemv+0x60>)
 8000be0:	f007 f80a 	bl	8007bf8 <f_open>
 8000be4:	4603      	mov	r3, r0
 8000be6:	71fb      	strb	r3, [r7, #7]
	if(FRESULT::FR_OK != res){
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <_Z16init_file_systemv+0x3a>
		return res;
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	e008      	b.n	8000c04 <_Z16init_file_systemv+0x4c>
	}

	res = f_lseek(&SDFile, f_size(&SDFile));
 8000bf2:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <_Z16init_file_systemv+0x60>)
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4807      	ldr	r0, [pc, #28]	; (8000c18 <_Z16init_file_systemv+0x60>)
 8000bfa:	f007 fc1c 	bl	8008436 <f_lseek>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]


	return res;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	2000550c 	.word	0x2000550c
 8000c10:	20006540 	.word	0x20006540
 8000c14:	0800cd34 	.word	0x0800cd34
 8000c18:	20005510 	.word	0x20005510

08000c1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <HAL_MspInit+0x54>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <HAL_MspInit+0x54>)
 8000c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c30:	6453      	str	r3, [r2, #68]	; 0x44
 8000c32:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <HAL_MspInit+0x54>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	603b      	str	r3, [r7, #0]
 8000c42:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <HAL_MspInit+0x54>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <HAL_MspInit+0x54>)
 8000c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4e:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <HAL_MspInit+0x54>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	210f      	movs	r1, #15
 8000c5e:	f06f 0001 	mvn.w	r0, #1
 8000c62:	f000 fe0f 	bl	8001884 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800

08000c74 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08a      	sub	sp, #40	; 0x28
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a70      	ldr	r2, [pc, #448]	; (8000e54 <HAL_SD_MspInit+0x1e0>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	f040 80da 	bne.w	8000e4c <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000c98:	2300      	movs	r3, #0
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	4b6e      	ldr	r3, [pc, #440]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca0:	4a6d      	ldr	r2, [pc, #436]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000ca2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ca6:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca8:	4b6b      	ldr	r3, [pc, #428]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cb0:	613b      	str	r3, [r7, #16]
 8000cb2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	4b67      	ldr	r3, [pc, #412]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbc:	4a66      	ldr	r2, [pc, #408]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc4:	4b64      	ldr	r3, [pc, #400]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	4b60      	ldr	r3, [pc, #384]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd8:	4a5f      	ldr	r2, [pc, #380]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000cda:	f043 0302 	orr.w	r3, r3, #2
 8000cde:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce0:	4b5d      	ldr	r3, [pc, #372]	; (8000e58 <HAL_SD_MspInit+0x1e4>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce4:	f003 0302 	and.w	r3, r3, #2
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB4     ------> SDIO_D0
    PB5     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000cec:	f44f 7350 	mov.w	r3, #832	; 0x340
 8000cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000cfe:	230c      	movs	r3, #12
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	4854      	ldr	r0, [pc, #336]	; (8000e5c <HAL_SD_MspInit+0x1e8>)
 8000d0a:	f001 f983 	bl	8002014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d20:	230c      	movs	r3, #12
 8000d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	484d      	ldr	r0, [pc, #308]	; (8000e60 <HAL_SD_MspInit+0x1ec>)
 8000d2c:	f001 f972 	bl	8002014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d30:	2330      	movs	r3, #48	; 0x30
 8000d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d40:	230c      	movs	r3, #12
 8000d42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4845      	ldr	r0, [pc, #276]	; (8000e60 <HAL_SD_MspInit+0x1ec>)
 8000d4c:	f001 f962 	bl	8002014 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8000d50:	4b44      	ldr	r3, [pc, #272]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d52:	4a45      	ldr	r2, [pc, #276]	; (8000e68 <HAL_SD_MspInit+0x1f4>)
 8000d54:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000d56:	4b43      	ldr	r3, [pc, #268]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d5c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d5e:	4b41      	ldr	r3, [pc, #260]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d64:	4b3f      	ldr	r3, [pc, #252]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d6a:	4b3e      	ldr	r3, [pc, #248]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d70:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d72:	4b3c      	ldr	r3, [pc, #240]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d78:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d7a:	4b3a      	ldr	r3, [pc, #232]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d7c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d80:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000d82:	4b38      	ldr	r3, [pc, #224]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d84:	2220      	movs	r2, #32
 8000d86:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d88:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d8e:	4b35      	ldr	r3, [pc, #212]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d90:	2204      	movs	r2, #4
 8000d92:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d94:	4b33      	ldr	r3, [pc, #204]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d96:	2203      	movs	r2, #3
 8000d98:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8000d9a:	4b32      	ldr	r3, [pc, #200]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000d9c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000da0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000da2:	4b30      	ldr	r3, [pc, #192]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000da4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000da8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8000daa:	482e      	ldr	r0, [pc, #184]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000dac:	f000 fd94 	bl	80018d8 <HAL_DMA_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8000db6:	f7ff feaf 	bl	8000b18 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a29      	ldr	r2, [pc, #164]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000dbe:	641a      	str	r2, [r3, #64]	; 0x40
 8000dc0:	4a28      	ldr	r2, [pc, #160]	; (8000e64 <HAL_SD_MspInit+0x1f0>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8000dc6:	4b29      	ldr	r3, [pc, #164]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000dc8:	4a29      	ldr	r2, [pc, #164]	; (8000e70 <HAL_SD_MspInit+0x1fc>)
 8000dca:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8000dcc:	4b27      	ldr	r3, [pc, #156]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000dce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000dd2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dd4:	4b25      	ldr	r3, [pc, #148]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000dd6:	2240      	movs	r2, #64	; 0x40
 8000dd8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dda:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000de0:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000de2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000de6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000de8:	4b20      	ldr	r3, [pc, #128]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000dea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dee:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000df0:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000df2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000df6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000dfa:	2220      	movs	r2, #32
 8000dfc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dfe:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000e04:	4b19      	ldr	r3, [pc, #100]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e06:	2204      	movs	r2, #4
 8000e08:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8000e10:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e12:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000e16:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e1a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000e1e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8000e20:	4812      	ldr	r0, [pc, #72]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e22:	f000 fd59 	bl	80018d8 <HAL_DMA_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8000e2c:	f7ff fe74 	bl	8000b18 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e34:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e36:	4a0d      	ldr	r2, [pc, #52]	; (8000e6c <HAL_SD_MspInit+0x1f8>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2105      	movs	r1, #5
 8000e40:	2031      	movs	r0, #49	; 0x31
 8000e42:	f000 fd1f 	bl	8001884 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8000e46:	2031      	movs	r0, #49	; 0x31
 8000e48:	f000 fd38 	bl	80018bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000e4c:	bf00      	nop
 8000e4e:	3728      	adds	r7, #40	; 0x28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40012c00 	.word	0x40012c00
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40020000 	.word	0x40020000
 8000e60:	40020400 	.word	0x40020400
 8000e64:	2000012c 	.word	0x2000012c
 8000e68:	40026458 	.word	0x40026458
 8000e6c:	2000018c 	.word	0x2000018c
 8000e70:	400264a0 	.word	0x400264a0

08000e74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a3a      	ldr	r2, [pc, #232]	; (8000f7c <HAL_SPI_MspInit+0x108>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d16d      	bne.n	8000f72 <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	4b39      	ldr	r3, [pc, #228]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9e:	4a38      	ldr	r2, [pc, #224]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000ea0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ea6:	4b36      	ldr	r3, [pc, #216]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	4b32      	ldr	r3, [pc, #200]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	4a31      	ldr	r2, [pc, #196]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec2:	4b2f      	ldr	r3, [pc, #188]	; (8000f80 <HAL_SPI_MspInit+0x10c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ece:	23a0      	movs	r3, #160	; 0xa0
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eda:	2303      	movs	r3, #3
 8000edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ede:	2305      	movs	r3, #5
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4826      	ldr	r0, [pc, #152]	; (8000f84 <HAL_SPI_MspInit+0x110>)
 8000eea:	f001 f893 	bl	8002014 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8000eee:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000ef0:	4a26      	ldr	r2, [pc, #152]	; (8000f8c <HAL_SPI_MspInit+0x118>)
 8000ef2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8000ef4:	4b24      	ldr	r3, [pc, #144]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000ef6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000efa:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000efc:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000efe:	2240      	movs	r2, #64	; 0x40
 8000f00:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f02:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f08:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f0e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f10:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f24:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f28:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000f30:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f32:	2203      	movs	r2, #3
 8000f34:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_INC16;
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f38:	f04f 72c0 	mov.w	r2, #25165824	; 0x1800000
 8000f3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_INC16;
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f40:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8000f44:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000f46:	4810      	ldr	r0, [pc, #64]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f48:	f000 fcc6 	bl	80018d8 <HAL_DMA_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_SPI_MspInit+0xe2>
    {
      Error_Handler();
 8000f52:	f7ff fde1 	bl	8000b18 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a0b      	ldr	r2, [pc, #44]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f5a:	649a      	str	r2, [r3, #72]	; 0x48
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <HAL_SPI_MspInit+0x114>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2105      	movs	r1, #5
 8000f66:	2023      	movs	r0, #35	; 0x23
 8000f68:	f000 fc8c 	bl	8001884 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000f6c:	2023      	movs	r0, #35	; 0x23
 8000f6e:	f000 fca5 	bl	80018bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f72:	bf00      	nop
 8000f74:	3728      	adds	r7, #40	; 0x28
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40013000 	.word	0x40013000
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40020000 	.word	0x40020000
 8000f88:	20000244 	.word	0x20000244
 8000f8c:	40026440 	.word	0x40026440

08000f90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	; 0x30
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	201a      	movs	r0, #26
 8000fa6:	f000 fc6d 	bl	8001884 <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000faa:	201a      	movs	r0, #26
 8000fac:	f000 fc86 	bl	80018bc <HAL_NVIC_EnableIRQ>
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <HAL_InitTick+0xa0>)
 8000fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	; (8001030 <HAL_InitTick+0xa0>)
 8000fba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fbe:	6453      	str	r3, [r2, #68]	; 0x44
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <HAL_InitTick+0xa0>)
 8000fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fcc:	f107 0210 	add.w	r2, r7, #16
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f001 fe32 	bl	8002c40 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fdc:	f001 fe1c 	bl	8002c18 <HAL_RCC_GetPCLK2Freq>
 8000fe0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe4:	4a13      	ldr	r2, [pc, #76]	; (8001034 <HAL_InitTick+0xa4>)
 8000fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fea:	0c9b      	lsrs	r3, r3, #18
 8000fec:	3b01      	subs	r3, #1
 8000fee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_InitTick+0xa8>)
 8000ff2:	4a12      	ldr	r2, [pc, #72]	; (800103c <HAL_InitTick+0xac>)
 8000ff4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <HAL_InitTick+0xa8>)
 8000ff8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ffc:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000ffe:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <HAL_InitTick+0xa8>)
 8001000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001002:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <HAL_InitTick+0xa8>)
 8001006:	2200      	movs	r2, #0
 8001008:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <HAL_InitTick+0xa8>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8001010:	4809      	ldr	r0, [pc, #36]	; (8001038 <HAL_InitTick+0xa8>)
 8001012:	f003 fd33 	bl	8004a7c <HAL_TIM_Base_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 800101c:	4806      	ldr	r0, [pc, #24]	; (8001038 <HAL_InitTick+0xa8>)
 800101e:	f003 fd87 	bl	8004b30 <HAL_TIM_Base_Start_IT>
 8001022:	4603      	mov	r3, r0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3730      	adds	r7, #48	; 0x30
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40023800 	.word	0x40023800
 8001034:	431bde83 	.word	0x431bde83
 8001038:	200054bc 	.word	0x200054bc
 800103c:	40014800 	.word	0x40014800

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <NMI_Handler+0x4>

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800104a:	e7fe      	b.n	800104a <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <MemManage_Handler+0x4>

08001052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <UsageFault_Handler+0x4>

0800105e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001070:	4802      	ldr	r0, [pc, #8]	; (800107c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001072:	f003 fdbf 	bl	8004bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200054bc 	.word	0x200054bc

08001080 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001084:	4802      	ldr	r0, [pc, #8]	; (8001090 <SPI1_IRQHandler+0x10>)
 8001086:	f003 fa7b 	bl	8004580 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200001ec 	.word	0x200001ec

08001094 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001098:	4802      	ldr	r0, [pc, #8]	; (80010a4 <SDIO_IRQHandler+0x10>)
 800109a:	f002 f879 	bl	8003190 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200000a8 	.word	0x200000a8

080010a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80010ac:	4802      	ldr	r0, [pc, #8]	; (80010b8 <DMA2_Stream2_IRQHandler+0x10>)
 80010ae:	f000 fd3b 	bl	8001b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000244 	.word	0x20000244

080010bc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <DMA2_Stream3_IRQHandler+0x10>)
 80010c2:	f000 fd31 	bl	8001b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	2000012c 	.word	0x2000012c

080010d0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80010d4:	4802      	ldr	r0, [pc, #8]	; (80010e0 <DMA2_Stream6_IRQHandler+0x10>)
 80010d6:	f000 fd27 	bl	8001b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000018c 	.word	0x2000018c

080010e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ec:	4a14      	ldr	r2, [pc, #80]	; (8001140 <_sbrk+0x5c>)
 80010ee:	4b15      	ldr	r3, [pc, #84]	; (8001144 <_sbrk+0x60>)
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <_sbrk+0x64>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d102      	bne.n	8001106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001100:	4b11      	ldr	r3, [pc, #68]	; (8001148 <_sbrk+0x64>)
 8001102:	4a12      	ldr	r2, [pc, #72]	; (800114c <_sbrk+0x68>)
 8001104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001106:	4b10      	ldr	r3, [pc, #64]	; (8001148 <_sbrk+0x64>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	429a      	cmp	r2, r3
 8001112:	d207      	bcs.n	8001124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001114:	f00b f912 	bl	800c33c <__errno>
 8001118:	4603      	mov	r3, r0
 800111a:	220c      	movs	r2, #12
 800111c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800111e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001122:	e009      	b.n	8001138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <_sbrk+0x64>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800112a:	4b07      	ldr	r3, [pc, #28]	; (8001148 <_sbrk+0x64>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	4a05      	ldr	r2, [pc, #20]	; (8001148 <_sbrk+0x64>)
 8001134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001136:	68fb      	ldr	r3, [r7, #12]
}
 8001138:	4618      	mov	r0, r3
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20020000 	.word	0x20020000
 8001144:	00000400 	.word	0x00000400
 8001148:	20004368 	.word	0x20004368
 800114c:	200075c8 	.word	0x200075c8

08001150 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <SystemInit+0x20>)
 8001156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800115a:	4a05      	ldr	r2, [pc, #20]	; (8001170 <SystemInit+0x20>)
 800115c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001160:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001174:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001178:	480d      	ldr	r0, [pc, #52]	; (80011b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800117a:	490e      	ldr	r1, [pc, #56]	; (80011b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800117c:	4a0e      	ldr	r2, [pc, #56]	; (80011b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001190:	4c0b      	ldr	r4, [pc, #44]	; (80011c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800119e:	f7ff ffd7 	bl	8001150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011a2:	f00b f8d1 	bl	800c348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011a6:	f7ff fae3 	bl	8000770 <main>
  bx  lr    
 80011aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80011b8:	0800f788 	.word	0x0800f788
  ldr r2, =_sbss
 80011bc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80011c0:	200075c8 	.word	0x200075c8

080011c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c4:	e7fe      	b.n	80011c4 <ADC_IRQHandler>
	...

080011c8 <_ZL13ST7735_Selectv>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2110      	movs	r1, #16
 80011d0:	4802      	ldr	r0, [pc, #8]	; (80011dc <_ZL13ST7735_Selectv+0x14>)
 80011d2:	f001 f8a3 	bl	800231c <HAL_GPIO_WritePin>
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40020000 	.word	0x40020000

080011e0 <_Z15ST7735_Unselectv>:

void ST7735_Unselect() {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80011e4:	2201      	movs	r2, #1
 80011e6:	2110      	movs	r1, #16
 80011e8:	4802      	ldr	r0, [pc, #8]	; (80011f4 <_Z15ST7735_Unselectv+0x14>)
 80011ea:	f001 f897 	bl	800231c <HAL_GPIO_WritePin>
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020000 	.word	0x40020000

080011f8 <_ZL12ST7735_Resetv>:

static void ST7735_Reset() {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2102      	movs	r1, #2
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <_ZL12ST7735_Resetv+0x24>)
 8001202:	f001 f88b 	bl	800231c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001206:	2005      	movs	r0, #5
 8001208:	f000 fa60 	bl	80016cc <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2102      	movs	r1, #2
 8001210:	4802      	ldr	r0, [pc, #8]	; (800121c <_ZL12ST7735_Resetv+0x24>)
 8001212:	f001 f883 	bl	800231c <HAL_GPIO_WritePin>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40020400 	.word	0x40020400

08001220 <_ZL19ST7735_WriteCommandh>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	2101      	movs	r1, #1
 800122e:	4806      	ldr	r0, [pc, #24]	; (8001248 <_ZL19ST7735_WriteCommandh+0x28>)
 8001230:	f001 f874 	bl	800231c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
 8001234:	1dfb      	adds	r3, r7, #7
 8001236:	2201      	movs	r2, #1
 8001238:	4619      	mov	r1, r3
 800123a:	4804      	ldr	r0, [pc, #16]	; (800124c <_ZL19ST7735_WriteCommandh+0x2c>)
 800123c:	f003 f8ea 	bl	8004414 <HAL_SPI_Transmit_DMA>
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40020400 	.word	0x40020400
 800124c:	200001ec 	.word	0x200001ec

08001250 <_ZL16ST7735_WriteDataPhj>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800125a:	2201      	movs	r2, #1
 800125c:	2101      	movs	r1, #1
 800125e:	4807      	ldr	r0, [pc, #28]	; (800127c <_ZL16ST7735_WriteDataPhj+0x2c>)
 8001260:	f001 f85c 	bl	800231c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	b29b      	uxth	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	4804      	ldr	r0, [pc, #16]	; (8001280 <_ZL16ST7735_WriteDataPhj+0x30>)
 800126e:	f003 f8d1 	bl	8004414 <HAL_SPI_Transmit_DMA>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40020400 	.word	0x40020400
 8001280:	200001ec 	.word	0x200001ec

08001284 <_ZL25ST7735_ExecuteCommandListPKh>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	1e5a      	subs	r2, r3, #1
 800129a:	73fa      	strb	r2, [r7, #15]
 800129c:	2b00      	cmp	r3, #0
 800129e:	bf14      	ite	ne
 80012a0:	2301      	movne	r3, #1
 80012a2:	2300      	moveq	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d035      	beq.n	8001316 <_ZL25ST7735_ExecuteCommandListPKh+0x92>
        uint8_t cmd = *addr++;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	1c5a      	adds	r2, r3, #1
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80012b4:	7afb      	ldrb	r3, [r7, #11]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ffb2 	bl	8001220 <_ZL19ST7735_WriteCommandh>

        numArgs = *addr++;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	607a      	str	r2, [r7, #4]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80012c6:	7abb      	ldrb	r3, [r7, #10]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ce:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80012d0:	7abb      	ldrb	r3, [r7, #10]
 80012d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012d6:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80012d8:	7abb      	ldrb	r3, [r7, #10]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d008      	beq.n	80012f0 <_ZL25ST7735_ExecuteCommandListPKh+0x6c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80012de:	7abb      	ldrb	r3, [r7, #10]
 80012e0:	4619      	mov	r1, r3
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ffb4 	bl	8001250 <_ZL16ST7735_WriteDataPhj>
            addr += numArgs;
 80012e8:	7abb      	ldrb	r3, [r7, #10]
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80012f0:	89bb      	ldrh	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0cf      	beq.n	8001296 <_ZL25ST7735_ExecuteCommandListPKh+0x12>
            ms = *addr++;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001300:	89bb      	ldrh	r3, [r7, #12]
 8001302:	2bff      	cmp	r3, #255	; 0xff
 8001304:	d102      	bne.n	800130c <_ZL25ST7735_ExecuteCommandListPKh+0x88>
 8001306:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800130a:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800130c:	89bb      	ldrh	r3, [r7, #12]
 800130e:	4618      	mov	r0, r3
 8001310:	f000 f9dc 	bl	80016cc <HAL_Delay>
    while(numCommands--) {
 8001314:	e7bf      	b.n	8001296 <_ZL25ST7735_ExecuteCommandListPKh+0x12>
        }
    }
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <_ZL23ST7735_SetAddressWindowhhhh>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800131e:	b590      	push	{r4, r7, lr}
 8001320:	b085      	sub	sp, #20
 8001322:	af00      	add	r7, sp, #0
 8001324:	4604      	mov	r4, r0
 8001326:	4608      	mov	r0, r1
 8001328:	4611      	mov	r1, r2
 800132a:	461a      	mov	r2, r3
 800132c:	4623      	mov	r3, r4
 800132e:	71fb      	strb	r3, [r7, #7]
 8001330:	4603      	mov	r3, r0
 8001332:	71bb      	strb	r3, [r7, #6]
 8001334:	460b      	mov	r3, r1
 8001336:	717b      	strb	r3, [r7, #5]
 8001338:	4613      	mov	r3, r2
 800133a:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800133c:	202a      	movs	r0, #42	; 0x2a
 800133e:	f7ff ff6f 	bl	8001220 <_ZL19ST7735_WriteCommandh>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	331a      	adds	r3, #26
 800134a:	b2db      	uxtb	r3, r3
 800134c:	737b      	strb	r3, [r7, #13]
 800134e:	797b      	ldrb	r3, [r7, #5]
 8001350:	331a      	adds	r3, #26
 8001352:	b2db      	uxtb	r3, r3
 8001354:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	2104      	movs	r1, #4
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff77 	bl	8001250 <_ZL16ST7735_WriteDataPhj>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001362:	202b      	movs	r0, #43	; 0x2b
 8001364:	f7ff ff5c 	bl	8001220 <_ZL19ST7735_WriteCommandh>
    data[1] = y0 + ST7735_YSTART;
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	3301      	adds	r3, #1
 800136c:	b2db      	uxtb	r3, r3
 800136e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001370:	793b      	ldrb	r3, [r7, #4]
 8001372:	3301      	adds	r3, #1
 8001374:	b2db      	uxtb	r3, r3
 8001376:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	2104      	movs	r1, #4
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff66 	bl	8001250 <_ZL16ST7735_WriteDataPhj>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001384:	202c      	movs	r0, #44	; 0x2c
 8001386:	f7ff ff4b 	bl	8001220 <_ZL19ST7735_WriteCommandh>
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}
	...

08001394 <_Z11ST7735_Initv>:

void ST7735_Init() {
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001398:	f7ff ff16 	bl	80011c8 <_ZL13ST7735_Selectv>
    ST7735_Reset();
 800139c:	f7ff ff2c 	bl	80011f8 <_ZL12ST7735_Resetv>
    ST7735_ExecuteCommandList(init_cmds1);
 80013a0:	4806      	ldr	r0, [pc, #24]	; (80013bc <_Z11ST7735_Initv+0x28>)
 80013a2:	f7ff ff6f 	bl	8001284 <_ZL25ST7735_ExecuteCommandListPKh>
    ST7735_ExecuteCommandList(init_cmds2);
 80013a6:	4806      	ldr	r0, [pc, #24]	; (80013c0 <_Z11ST7735_Initv+0x2c>)
 80013a8:	f7ff ff6c 	bl	8001284 <_ZL25ST7735_ExecuteCommandListPKh>
    ST7735_ExecuteCommandList(init_cmds3);
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <_Z11ST7735_Initv+0x30>)
 80013ae:	f7ff ff69 	bl	8001284 <_ZL25ST7735_ExecuteCommandListPKh>
    ST7735_Unselect();
 80013b2:	f7ff ff15 	bl	80011e0 <_Z15ST7735_Unselectv>
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	0800f630 	.word	0x0800f630
 80013c0:	0800f66c 	.word	0x0800f66c
 80013c4:	0800f67c 	.word	0x0800f67c

080013c8 <_ZL16ST7735_WriteCharttc7FontDeftt>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80013c8:	b082      	sub	sp, #8
 80013ca:	b590      	push	{r4, r7, lr}
 80013cc:	b089      	sub	sp, #36	; 0x24
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	637b      	str	r3, [r7, #52]	; 0x34
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
 80013d6:	460b      	mov	r3, r1
 80013d8:	80bb      	strh	r3, [r7, #4]
 80013da:	4613      	mov	r3, r2
 80013dc:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80013de:	88fb      	ldrh	r3, [r7, #6]
 80013e0:	b2d8      	uxtb	r0, r3
 80013e2:	88bb      	ldrh	r3, [r7, #4]
 80013e4:	b2d9      	uxtb	r1, r3
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80013ee:	4413      	add	r3, r2
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	3b01      	subs	r3, #1
 80013f4:	b2dc      	uxtb	r4, r3
 80013f6:	88bb      	ldrh	r3, [r7, #4]
 80013f8:	b2da      	uxtb	r2, r3
 80013fa:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80013fe:	4413      	add	r3, r2
 8001400:	b2db      	uxtb	r3, r3
 8001402:	3b01      	subs	r3, #1
 8001404:	b2db      	uxtb	r3, r3
 8001406:	4622      	mov	r2, r4
 8001408:	f7ff ff89 	bl	800131e <_ZL23ST7735_SetAddressWindowhhhh>

    for(i = 0; i < font.height; i++) {
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]
 8001410:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001414:	461a      	mov	r2, r3
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	4293      	cmp	r3, r2
 800141a:	d242      	bcs.n	80014a2 <_ZL16ST7735_WriteCharttc7FontDeftt+0xda>
        b = font.data[(ch - 32) * font.height + i];
 800141c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	3b20      	subs	r3, #32
 8001422:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001426:	fb01 f303 	mul.w	r3, r1, r3
 800142a:	4619      	mov	r1, r3
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	440b      	add	r3, r1
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4413      	add	r3, r2
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]
 800143c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001440:	461a      	mov	r2, r3
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	4293      	cmp	r3, r2
 8001446:	d228      	bcs.n	800149a <_ZL16ST7735_WriteCharttc7FontDeftt+0xd2>
            if((b << j) & 0x8000)  {
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d00d      	beq.n	8001474 <_ZL16ST7735_WriteCharttc7FontDeftt+0xac>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001458:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800145a:	121b      	asrs	r3, r3, #8
 800145c:	b2db      	uxtb	r3, r3
 800145e:	743b      	strb	r3, [r7, #16]
 8001460:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001462:	b2db      	uxtb	r3, r3
 8001464:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	2102      	movs	r1, #2
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff feef 	bl	8001250 <_ZL16ST7735_WriteDataPhj>
 8001472:	e00e      	b.n	8001492 <_ZL16ST7735_WriteCharttc7FontDeftt+0xca>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001474:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001478:	121b      	asrs	r3, r3, #8
 800147a:	b2db      	uxtb	r3, r3
 800147c:	733b      	strb	r3, [r7, #12]
 800147e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001482:	b2db      	uxtb	r3, r3
 8001484:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	2102      	movs	r1, #2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fedf 	bl	8001250 <_ZL16ST7735_WriteDataPhj>
        for(j = 0; j < font.width; j++) {
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	3301      	adds	r3, #1
 8001496:	61bb      	str	r3, [r7, #24]
 8001498:	e7d0      	b.n	800143c <_ZL16ST7735_WriteCharttc7FontDeftt+0x74>
    for(i = 0; i < font.height; i++) {
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	3301      	adds	r3, #1
 800149e:	61fb      	str	r3, [r7, #28]
 80014a0:	e7b6      	b.n	8001410 <_ZL16ST7735_WriteCharttc7FontDeftt+0x48>
            }
        }
    }
}
 80014a2:	bf00      	nop
 80014a4:	3724      	adds	r7, #36	; 0x24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80014ac:	b002      	add	sp, #8
 80014ae:	4770      	bx	lr

080014b0 <_Z18ST7735_WriteStringttPKc7FontDeftt>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80014b0:	b082      	sub	sp, #8
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af04      	add	r7, sp, #16
 80014b8:	603a      	str	r2, [r7, #0]
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	4603      	mov	r3, r0
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	460b      	mov	r3, r1
 80014c2:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80014c4:	f7ff fe80 	bl	80011c8 <_ZL13ST7735_Selectv>

    while(*str) {
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d02f      	beq.n	8001530 <_Z18ST7735_WriteStringttPKc7FontDeftt+0x80>
        if(x + font.width >= ST7735_WIDTH) {
 80014d0:	88fb      	ldrh	r3, [r7, #6]
 80014d2:	7d3a      	ldrb	r2, [r7, #20]
 80014d4:	4413      	add	r3, r2
 80014d6:	2b4f      	cmp	r3, #79	; 0x4f
 80014d8:	dd13      	ble.n	8001502 <_Z18ST7735_WriteStringttPKc7FontDeftt+0x52>
            x = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80014de:	7d7b      	ldrb	r3, [r7, #21]
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	88bb      	ldrh	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 80014e8:	88bb      	ldrh	r3, [r7, #4]
 80014ea:	7d7a      	ldrb	r2, [r7, #21]
 80014ec:	4413      	add	r3, r2
 80014ee:	2b9f      	cmp	r3, #159	; 0x9f
 80014f0:	dc1d      	bgt.n	800152e <_Z18ST7735_WriteStringttPKc7FontDeftt+0x7e>
                break;
            }

            if(*str == ' ') {
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b20      	cmp	r3, #32
 80014f8:	d103      	bne.n	8001502 <_Z18ST7735_WriteStringttPKc7FontDeftt+0x52>
                // skip spaces in the beginning of the new line
                str++;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	3301      	adds	r3, #1
 80014fe:	603b      	str	r3, [r7, #0]
                continue;
 8001500:	e014      	b.n	800152c <_Z18ST7735_WriteStringttPKc7FontDeftt+0x7c>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	781a      	ldrb	r2, [r3, #0]
 8001506:	88b9      	ldrh	r1, [r7, #4]
 8001508:	88f8      	ldrh	r0, [r7, #6]
 800150a:	8c3b      	ldrh	r3, [r7, #32]
 800150c:	9302      	str	r3, [sp, #8]
 800150e:	8bbb      	ldrh	r3, [r7, #28]
 8001510:	9301      	str	r3, [sp, #4]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f7ff ff56 	bl	80013c8 <_ZL16ST7735_WriteCharttc7FontDeftt>
        x += font.width;
 800151c:	7d3b      	ldrb	r3, [r7, #20]
 800151e:	b29a      	uxth	r2, r3
 8001520:	88fb      	ldrh	r3, [r7, #6]
 8001522:	4413      	add	r3, r2
 8001524:	80fb      	strh	r3, [r7, #6]
        str++;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	603b      	str	r3, [r7, #0]
    while(*str) {
 800152c:	e7cc      	b.n	80014c8 <_Z18ST7735_WriteStringttPKc7FontDeftt+0x18>
                break;
 800152e:	bf00      	nop
    }

    ST7735_Unselect();
 8001530:	f7ff fe56 	bl	80011e0 <_Z15ST7735_Unselectv>
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800153e:	b002      	add	sp, #8
 8001540:	4770      	bx	lr
	...

08001544 <_Z20ST7735_FillRectanglettttt>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	4604      	mov	r4, r0
 800154c:	4608      	mov	r0, r1
 800154e:	4611      	mov	r1, r2
 8001550:	461a      	mov	r2, r3
 8001552:	4623      	mov	r3, r4
 8001554:	80fb      	strh	r3, [r7, #6]
 8001556:	4603      	mov	r3, r0
 8001558:	80bb      	strh	r3, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	807b      	strh	r3, [r7, #2]
 800155e:	4613      	mov	r3, r2
 8001560:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	2b4f      	cmp	r3, #79	; 0x4f
 8001566:	d855      	bhi.n	8001614 <_Z20ST7735_FillRectanglettttt+0xd0>
 8001568:	88bb      	ldrh	r3, [r7, #4]
 800156a:	2b9f      	cmp	r3, #159	; 0x9f
 800156c:	d852      	bhi.n	8001614 <_Z20ST7735_FillRectanglettttt+0xd0>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800156e:	88fa      	ldrh	r2, [r7, #6]
 8001570:	887b      	ldrh	r3, [r7, #2]
 8001572:	4413      	add	r3, r2
 8001574:	2b50      	cmp	r3, #80	; 0x50
 8001576:	dd03      	ble.n	8001580 <_Z20ST7735_FillRectanglettttt+0x3c>
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 800157e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001580:	88ba      	ldrh	r2, [r7, #4]
 8001582:	883b      	ldrh	r3, [r7, #0]
 8001584:	4413      	add	r3, r2
 8001586:	2ba0      	cmp	r3, #160	; 0xa0
 8001588:	dd03      	ble.n	8001592 <_Z20ST7735_FillRectanglettttt+0x4e>
 800158a:	88bb      	ldrh	r3, [r7, #4]
 800158c:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001590:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001592:	f7ff fe19 	bl	80011c8 <_ZL13ST7735_Selectv>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	b2d8      	uxtb	r0, r3
 800159a:	88bb      	ldrh	r3, [r7, #4]
 800159c:	b2d9      	uxtb	r1, r3
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	887b      	ldrh	r3, [r7, #2]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4413      	add	r3, r2
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b2dc      	uxtb	r4, r3
 80015ae:	88bb      	ldrh	r3, [r7, #4]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	883b      	ldrh	r3, [r7, #0]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	4413      	add	r3, r2
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	3b01      	subs	r3, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	4622      	mov	r2, r4
 80015c0:	f7ff fead 	bl	800131e <_ZL23ST7735_SetAddressWindowhhhh>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80015c4:	8c3b      	ldrh	r3, [r7, #32]
 80015c6:	121b      	asrs	r3, r3, #8
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	733b      	strb	r3, [r7, #12]
 80015cc:	8c3b      	ldrh	r3, [r7, #32]
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2101      	movs	r1, #1
 80015d6:	4811      	ldr	r0, [pc, #68]	; (800161c <_Z20ST7735_FillRectanglettttt+0xd8>)
 80015d8:	f000 fea0 	bl	800231c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80015dc:	883b      	ldrh	r3, [r7, #0]
 80015de:	80bb      	strh	r3, [r7, #4]
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d013      	beq.n	800160e <_Z20ST7735_FillRectanglettttt+0xca>
        for(x = w; x > 0; x--) {
 80015e6:	887b      	ldrh	r3, [r7, #2]
 80015e8:	80fb      	strh	r3, [r7, #6]
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00a      	beq.n	8001606 <_Z20ST7735_FillRectanglettttt+0xc2>
            HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	2202      	movs	r2, #2
 80015f6:	4619      	mov	r1, r3
 80015f8:	4809      	ldr	r0, [pc, #36]	; (8001620 <_Z20ST7735_FillRectanglettttt+0xdc>)
 80015fa:	f002 ff0b 	bl	8004414 <HAL_SPI_Transmit_DMA>
        for(x = w; x > 0; x--) {
 80015fe:	88fb      	ldrh	r3, [r7, #6]
 8001600:	3b01      	subs	r3, #1
 8001602:	80fb      	strh	r3, [r7, #6]
 8001604:	e7f1      	b.n	80015ea <_Z20ST7735_FillRectanglettttt+0xa6>
    for(y = h; y > 0; y--) {
 8001606:	88bb      	ldrh	r3, [r7, #4]
 8001608:	3b01      	subs	r3, #1
 800160a:	80bb      	strh	r3, [r7, #4]
 800160c:	e7e8      	b.n	80015e0 <_Z20ST7735_FillRectanglettttt+0x9c>
        }
    }

    ST7735_Unselect();
 800160e:	f7ff fde7 	bl	80011e0 <_Z15ST7735_Unselectv>
 8001612:	e000      	b.n	8001616 <_Z20ST7735_FillRectanglettttt+0xd2>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001614:	bf00      	nop
}
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	bd90      	pop	{r4, r7, pc}
 800161c:	40020400 	.word	0x40020400
 8001620:	200001ec 	.word	0x200001ec

08001624 <_Z17ST7735_FillScreent>:

void ST7735_FillScreen(uint16_t color) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af02      	add	r7, sp, #8
 800162a:	4603      	mov	r3, r0
 800162c:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	23a0      	movs	r3, #160	; 0xa0
 8001634:	2250      	movs	r2, #80	; 0x50
 8001636:	2100      	movs	r1, #0
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ff83 	bl	8001544 <_Z20ST7735_FillRectanglettttt>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800164c:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_Init+0x40>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0d      	ldr	r2, [pc, #52]	; (8001688 <HAL_Init+0x40>)
 8001652:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001656:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <HAL_Init+0x40>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <HAL_Init+0x40>)
 800165e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001662:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <HAL_Init+0x40>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_Init+0x40>)
 800166a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800166e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001670:	2003      	movs	r0, #3
 8001672:	f000 f8fc 	bl	800186e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001676:	2000      	movs	r0, #0
 8001678:	f7ff fc8a 	bl	8000f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800167c:	f7ff face 	bl	8000c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40023c00 	.word	0x40023c00

0800168c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_IncTick+0x20>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	461a      	mov	r2, r3
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <HAL_IncTick+0x24>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4413      	add	r3, r2
 800169c:	4a04      	ldr	r2, [pc, #16]	; (80016b0 <HAL_IncTick+0x24>)
 800169e:	6013      	str	r3, [r2, #0]
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000020 	.word	0x20000020
 80016b0:	20005504 	.word	0x20005504

080016b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  return uwTick;
 80016b8:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <HAL_GetTick+0x14>)
 80016ba:	681b      	ldr	r3, [r3, #0]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	20005504 	.word	0x20005504

080016cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d4:	f7ff ffee 	bl	80016b4 <HAL_GetTick>
 80016d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016e4:	d005      	beq.n	80016f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016e6:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <HAL_Delay+0x44>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	461a      	mov	r2, r3
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4413      	add	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016f2:	bf00      	nop
 80016f4:	f7ff ffde 	bl	80016b4 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	429a      	cmp	r2, r3
 8001702:	d8f7      	bhi.n	80016f4 <HAL_Delay+0x28>
  {
  }
}
 8001704:	bf00      	nop
 8001706:	bf00      	nop
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000020 	.word	0x20000020

08001714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f003 0307 	and.w	r3, r3, #7
 8001722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <__NVIC_SetPriorityGrouping+0x44>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001730:	4013      	ands	r3, r2
 8001732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800173c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001746:	4a04      	ldr	r2, [pc, #16]	; (8001758 <__NVIC_SetPriorityGrouping+0x44>)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001760:	4b04      	ldr	r3, [pc, #16]	; (8001774 <__NVIC_GetPriorityGrouping+0x18>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	0a1b      	lsrs	r3, r3, #8
 8001766:	f003 0307 	and.w	r3, r3, #7
}
 800176a:	4618      	mov	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001786:	2b00      	cmp	r3, #0
 8001788:	db0b      	blt.n	80017a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	f003 021f 	and.w	r2, r3, #31
 8001790:	4907      	ldr	r1, [pc, #28]	; (80017b0 <__NVIC_EnableIRQ+0x38>)
 8001792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001796:	095b      	lsrs	r3, r3, #5
 8001798:	2001      	movs	r0, #1
 800179a:	fa00 f202 	lsl.w	r2, r0, r2
 800179e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000e100 	.word	0xe000e100

080017b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	6039      	str	r1, [r7, #0]
 80017be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	db0a      	blt.n	80017de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	490c      	ldr	r1, [pc, #48]	; (8001800 <__NVIC_SetPriority+0x4c>)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	0112      	lsls	r2, r2, #4
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	440b      	add	r3, r1
 80017d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017dc:	e00a      	b.n	80017f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	4908      	ldr	r1, [pc, #32]	; (8001804 <__NVIC_SetPriority+0x50>)
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	3b04      	subs	r3, #4
 80017ec:	0112      	lsls	r2, r2, #4
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	440b      	add	r3, r1
 80017f2:	761a      	strb	r2, [r3, #24]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000e100 	.word	0xe000e100
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001808:	b480      	push	{r7}
 800180a:	b089      	sub	sp, #36	; 0x24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	f1c3 0307 	rsb	r3, r3, #7
 8001822:	2b04      	cmp	r3, #4
 8001824:	bf28      	it	cs
 8001826:	2304      	movcs	r3, #4
 8001828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3304      	adds	r3, #4
 800182e:	2b06      	cmp	r3, #6
 8001830:	d902      	bls.n	8001838 <NVIC_EncodePriority+0x30>
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3b03      	subs	r3, #3
 8001836:	e000      	b.n	800183a <NVIC_EncodePriority+0x32>
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43da      	mvns	r2, r3
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	401a      	ands	r2, r3
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001850:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	fa01 f303 	lsl.w	r3, r1, r3
 800185a:	43d9      	mvns	r1, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001860:	4313      	orrs	r3, r2
         );
}
 8001862:	4618      	mov	r0, r3
 8001864:	3724      	adds	r7, #36	; 0x24
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff ff4c 	bl	8001714 <__NVIC_SetPriorityGrouping>
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
 8001890:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001896:	f7ff ff61 	bl	800175c <__NVIC_GetPriorityGrouping>
 800189a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	68b9      	ldr	r1, [r7, #8]
 80018a0:	6978      	ldr	r0, [r7, #20]
 80018a2:	f7ff ffb1 	bl	8001808 <NVIC_EncodePriority>
 80018a6:	4602      	mov	r2, r0
 80018a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ac:	4611      	mov	r1, r2
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff80 	bl	80017b4 <__NVIC_SetPriority>
}
 80018b4:	bf00      	nop
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ff54 	bl	8001778 <__NVIC_EnableIRQ>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff fee6 	bl	80016b4 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e099      	b.n	8001a28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2202      	movs	r2, #2
 80018f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f022 0201 	bic.w	r2, r2, #1
 8001912:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001914:	e00f      	b.n	8001936 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001916:	f7ff fecd 	bl	80016b4 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b05      	cmp	r3, #5
 8001922:	d908      	bls.n	8001936 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2220      	movs	r2, #32
 8001928:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2203      	movs	r2, #3
 800192e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e078      	b.n	8001a28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e8      	bne.n	8001916 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <HAL_DMA_Init+0x158>)
 8001950:	4013      	ands	r3, r2
 8001952:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001962:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800197a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	4313      	orrs	r3, r2
 8001986:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	2b04      	cmp	r3, #4
 800198e:	d107      	bne.n	80019a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	4313      	orrs	r3, r2
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	f023 0307 	bic.w	r3, r3, #7
 80019b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	4313      	orrs	r3, r2
 80019c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d117      	bne.n	80019fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00e      	beq.n	80019fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 fa9d 	bl	8001f1c <DMA_CheckFifoParam>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d008      	beq.n	80019fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2240      	movs	r2, #64	; 0x40
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019f6:	2301      	movs	r3, #1
 80019f8:	e016      	b.n	8001a28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 fa54 	bl	8001eb0 <DMA_CalcBaseAndBitshift>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a10:	223f      	movs	r2, #63	; 0x3f
 8001a12:	409a      	lsls	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	f010803f 	.word	0xf010803f

08001a34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_DMA_Start_IT+0x26>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e040      	b.n	8001adc <HAL_DMA_Start_IT+0xa8>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d12f      	bne.n	8001ace <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2202      	movs	r2, #2
 8001a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 f9e6 	bl	8001e54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a8c:	223f      	movs	r2, #63	; 0x3f
 8001a8e:	409a      	lsls	r2, r3
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0216 	orr.w	r2, r2, #22
 8001aa2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d007      	beq.n	8001abc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f042 0208 	orr.w	r2, r2, #8
 8001aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f042 0201 	orr.w	r2, r2, #1
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	e005      	b.n	8001ada <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d004      	beq.n	8001b02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2280      	movs	r2, #128	; 0x80
 8001afc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e00c      	b.n	8001b1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2205      	movs	r2, #5
 8001b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0201 	bic.w	r2, r2, #1
 8001b18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b34:	4b92      	ldr	r3, [pc, #584]	; (8001d80 <HAL_DMA_IRQHandler+0x258>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a92      	ldr	r2, [pc, #584]	; (8001d84 <HAL_DMA_IRQHandler+0x25c>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	0a9b      	lsrs	r3, r3, #10
 8001b40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b52:	2208      	movs	r2, #8
 8001b54:	409a      	lsls	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d01a      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d013      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 0204 	bic.w	r2, r2, #4
 8001b7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b80:	2208      	movs	r2, #8
 8001b82:	409a      	lsls	r2, r3
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b8c:	f043 0201 	orr.w	r2, r3, #1
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b98:	2201      	movs	r2, #1
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d012      	beq.n	8001bca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00b      	beq.n	8001bca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc2:	f043 0202 	orr.w	r2, r3, #2
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bce:	2204      	movs	r2, #4
 8001bd0:	409a      	lsls	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d012      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00b      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bec:	2204      	movs	r2, #4
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf8:	f043 0204 	orr.w	r2, r3, #4
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c04:	2210      	movs	r2, #16
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d043      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03c      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c22:	2210      	movs	r2, #16
 8001c24:	409a      	lsls	r2, r3
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d018      	beq.n	8001c6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d108      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d024      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	4798      	blx	r3
 8001c56:	e01f      	b.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01b      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	4798      	blx	r3
 8001c68:	e016      	b.n	8001c98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d107      	bne.n	8001c88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0208 	bic.w	r2, r2, #8
 8001c86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f000 808e 	beq.w	8001dc6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0310 	and.w	r3, r3, #16
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 8086 	beq.w	8001dc6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	409a      	lsls	r2, r3
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d136      	bne.n	8001d40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 0216 	bic.w	r2, r2, #22
 8001ce0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cf0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d103      	bne.n	8001d02 <HAL_DMA_IRQHandler+0x1da>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d007      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0208 	bic.w	r2, r2, #8
 8001d10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d16:	223f      	movs	r2, #63	; 0x3f
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d07d      	beq.n	8001e32 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	4798      	blx	r3
        }
        return;
 8001d3e:	e078      	b.n	8001e32 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d01c      	beq.n	8001d88 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d108      	bne.n	8001d6e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d030      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	4798      	blx	r3
 8001d6c:	e02b      	b.n	8001dc6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d027      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	4798      	blx	r3
 8001d7e:	e022      	b.n	8001dc6 <HAL_DMA_IRQHandler+0x29e>
 8001d80:	20000000 	.word	0x20000000
 8001d84:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10f      	bne.n	8001db6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0210 	bic.w	r2, r2, #16
 8001da4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d032      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d022      	beq.n	8001e20 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2205      	movs	r2, #5
 8001dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0201 	bic.w	r2, r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	3301      	adds	r3, #1
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d307      	bcc.n	8001e0e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1f2      	bne.n	8001df2 <HAL_DMA_IRQHandler+0x2ca>
 8001e0c:	e000      	b.n	8001e10 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e0e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	4798      	blx	r3
 8001e30:	e000      	b.n	8001e34 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e32:	bf00      	nop
    }
  }
}
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop

08001e3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2b40      	cmp	r3, #64	; 0x40
 8001e80:	d108      	bne.n	8001e94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e92:	e007      	b.n	8001ea4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	60da      	str	r2, [r3, #12]
}
 8001ea4:	bf00      	nop
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	3b10      	subs	r3, #16
 8001ec0:	4a14      	ldr	r2, [pc, #80]	; (8001f14 <DMA_CalcBaseAndBitshift+0x64>)
 8001ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec6:	091b      	lsrs	r3, r3, #4
 8001ec8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001eca:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <DMA_CalcBaseAndBitshift+0x68>)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4413      	add	r3, r2
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d909      	bls.n	8001ef2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ee6:	f023 0303 	bic.w	r3, r3, #3
 8001eea:	1d1a      	adds	r2, r3, #4
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	659a      	str	r2, [r3, #88]	; 0x58
 8001ef0:	e007      	b.n	8001f02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001efa:	f023 0303 	bic.w	r3, r3, #3
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	aaaaaaab 	.word	0xaaaaaaab
 8001f18:	0800f6a8 	.word	0x0800f6a8

08001f1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d11f      	bne.n	8001f76 <DMA_CheckFifoParam+0x5a>
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d856      	bhi.n	8001fea <DMA_CheckFifoParam+0xce>
 8001f3c:	a201      	add	r2, pc, #4	; (adr r2, 8001f44 <DMA_CheckFifoParam+0x28>)
 8001f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f42:	bf00      	nop
 8001f44:	08001f55 	.word	0x08001f55
 8001f48:	08001f67 	.word	0x08001f67
 8001f4c:	08001f55 	.word	0x08001f55
 8001f50:	08001feb 	.word	0x08001feb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d046      	beq.n	8001fee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f64:	e043      	b.n	8001fee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f6e:	d140      	bne.n	8001ff2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f74:	e03d      	b.n	8001ff2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f7e:	d121      	bne.n	8001fc4 <DMA_CheckFifoParam+0xa8>
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	d837      	bhi.n	8001ff6 <DMA_CheckFifoParam+0xda>
 8001f86:	a201      	add	r2, pc, #4	; (adr r2, 8001f8c <DMA_CheckFifoParam+0x70>)
 8001f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f8c:	08001f9d 	.word	0x08001f9d
 8001f90:	08001fa3 	.word	0x08001fa3
 8001f94:	08001f9d 	.word	0x08001f9d
 8001f98:	08001fb5 	.word	0x08001fb5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8001fa0:	e030      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d025      	beq.n	8001ffa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fb2:	e022      	b.n	8001ffa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fbc:	d11f      	bne.n	8001ffe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fc2:	e01c      	b.n	8001ffe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d903      	bls.n	8001fd2 <DMA_CheckFifoParam+0xb6>
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d003      	beq.n	8001fd8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fd0:	e018      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	73fb      	strb	r3, [r7, #15]
      break;
 8001fd6:	e015      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00e      	beq.n	8002002 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8001fe8:	e00b      	b.n	8002002 <DMA_CheckFifoParam+0xe6>
      break;
 8001fea:	bf00      	nop
 8001fec:	e00a      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;
 8001fee:	bf00      	nop
 8001ff0:	e008      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;
 8001ff2:	bf00      	nop
 8001ff4:	e006      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;
 8001ff6:	bf00      	nop
 8001ff8:	e004      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;
 8001ffa:	bf00      	nop
 8001ffc:	e002      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ffe:	bf00      	nop
 8002000:	e000      	b.n	8002004 <DMA_CheckFifoParam+0xe8>
      break;
 8002002:	bf00      	nop
    }
  } 
  
  return status; 
 8002004:	7bfb      	ldrb	r3, [r7, #15]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop

08002014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002014:	b480      	push	{r7}
 8002016:	b089      	sub	sp, #36	; 0x24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002026:	2300      	movs	r3, #0
 8002028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
 800202e:	e159      	b.n	80022e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002030:	2201      	movs	r2, #1
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	429a      	cmp	r2, r3
 800204a:	f040 8148 	bne.w	80022de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	2b01      	cmp	r3, #1
 8002058:	d005      	beq.n	8002066 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002062:	2b02      	cmp	r3, #2
 8002064:	d130      	bne.n	80020c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	2203      	movs	r2, #3
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800209c:	2201      	movs	r2, #1
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	091b      	lsrs	r3, r3, #4
 80020b2:	f003 0201 	and.w	r2, r3, #1
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d017      	beq.n	8002104 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	2203      	movs	r2, #3
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	43db      	mvns	r3, r3
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4013      	ands	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d123      	bne.n	8002158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	08da      	lsrs	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3208      	adds	r2, #8
 8002118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	220f      	movs	r2, #15
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4313      	orrs	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	08da      	lsrs	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3208      	adds	r2, #8
 8002152:	69b9      	ldr	r1, [r7, #24]
 8002154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	2203      	movs	r2, #3
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0203 	and.w	r2, r3, #3
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 80a2 	beq.w	80022de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b57      	ldr	r3, [pc, #348]	; (80022fc <HAL_GPIO_Init+0x2e8>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	4a56      	ldr	r2, [pc, #344]	; (80022fc <HAL_GPIO_Init+0x2e8>)
 80021a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a8:	6453      	str	r3, [r2, #68]	; 0x44
 80021aa:	4b54      	ldr	r3, [pc, #336]	; (80022fc <HAL_GPIO_Init+0x2e8>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021b6:	4a52      	ldr	r2, [pc, #328]	; (8002300 <HAL_GPIO_Init+0x2ec>)
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3302      	adds	r3, #2
 80021be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	220f      	movs	r2, #15
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4013      	ands	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a49      	ldr	r2, [pc, #292]	; (8002304 <HAL_GPIO_Init+0x2f0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d019      	beq.n	8002216 <HAL_GPIO_Init+0x202>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a48      	ldr	r2, [pc, #288]	; (8002308 <HAL_GPIO_Init+0x2f4>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <HAL_GPIO_Init+0x1fe>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a47      	ldr	r2, [pc, #284]	; (800230c <HAL_GPIO_Init+0x2f8>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00d      	beq.n	800220e <HAL_GPIO_Init+0x1fa>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a46      	ldr	r2, [pc, #280]	; (8002310 <HAL_GPIO_Init+0x2fc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <HAL_GPIO_Init+0x1f6>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a45      	ldr	r2, [pc, #276]	; (8002314 <HAL_GPIO_Init+0x300>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_GPIO_Init+0x1f2>
 8002202:	2304      	movs	r3, #4
 8002204:	e008      	b.n	8002218 <HAL_GPIO_Init+0x204>
 8002206:	2307      	movs	r3, #7
 8002208:	e006      	b.n	8002218 <HAL_GPIO_Init+0x204>
 800220a:	2303      	movs	r3, #3
 800220c:	e004      	b.n	8002218 <HAL_GPIO_Init+0x204>
 800220e:	2302      	movs	r3, #2
 8002210:	e002      	b.n	8002218 <HAL_GPIO_Init+0x204>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_GPIO_Init+0x204>
 8002216:	2300      	movs	r3, #0
 8002218:	69fa      	ldr	r2, [r7, #28]
 800221a:	f002 0203 	and.w	r2, r2, #3
 800221e:	0092      	lsls	r2, r2, #2
 8002220:	4093      	lsls	r3, r2
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002228:	4935      	ldr	r1, [pc, #212]	; (8002300 <HAL_GPIO_Init+0x2ec>)
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	089b      	lsrs	r3, r3, #2
 800222e:	3302      	adds	r3, #2
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002236:	4b38      	ldr	r3, [pc, #224]	; (8002318 <HAL_GPIO_Init+0x304>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800225a:	4a2f      	ldr	r2, [pc, #188]	; (8002318 <HAL_GPIO_Init+0x304>)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002260:	4b2d      	ldr	r3, [pc, #180]	; (8002318 <HAL_GPIO_Init+0x304>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002284:	4a24      	ldr	r2, [pc, #144]	; (8002318 <HAL_GPIO_Init+0x304>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800228a:	4b23      	ldr	r3, [pc, #140]	; (8002318 <HAL_GPIO_Init+0x304>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	43db      	mvns	r3, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4013      	ands	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ae:	4a1a      	ldr	r2, [pc, #104]	; (8002318 <HAL_GPIO_Init+0x304>)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022b4:	4b18      	ldr	r3, [pc, #96]	; (8002318 <HAL_GPIO_Init+0x304>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022d8:	4a0f      	ldr	r2, [pc, #60]	; (8002318 <HAL_GPIO_Init+0x304>)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3301      	adds	r3, #1
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	2b0f      	cmp	r3, #15
 80022e8:	f67f aea2 	bls.w	8002030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	3724      	adds	r7, #36	; 0x24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	40013800 	.word	0x40013800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020400 	.word	0x40020400
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00
 8002314:	40021000 	.word	0x40021000
 8002318:	40013c00 	.word	0x40013c00

0800231c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	807b      	strh	r3, [r7, #2]
 8002328:	4613      	mov	r3, r2
 800232a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800232c:	787b      	ldrb	r3, [r7, #1]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002332:	887a      	ldrh	r2, [r7, #2]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002338:	e003      	b.n	8002342 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800233a:	887b      	ldrh	r3, [r7, #2]
 800233c:	041a      	lsls	r2, r3, #16
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	619a      	str	r2, [r3, #24]
}
 8002342:	bf00      	nop
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	460b      	mov	r3, r1
 8002358:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002360:	887a      	ldrh	r2, [r7, #2]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	4013      	ands	r3, r2
 8002366:	041a      	lsls	r2, r3, #16
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	43d9      	mvns	r1, r3
 800236c:	887b      	ldrh	r3, [r7, #2]
 800236e:	400b      	ands	r3, r1
 8002370:	431a      	orrs	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	619a      	str	r2, [r3, #24]
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
	...

08002384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e264      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d075      	beq.n	800248e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023a2:	4ba3      	ldr	r3, [pc, #652]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 030c 	and.w	r3, r3, #12
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	d00c      	beq.n	80023c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ae:	4ba0      	ldr	r3, [pc, #640]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d112      	bne.n	80023e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ba:	4b9d      	ldr	r3, [pc, #628]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023c6:	d10b      	bne.n	80023e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c8:	4b99      	ldr	r3, [pc, #612]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d05b      	beq.n	800248c <HAL_RCC_OscConfig+0x108>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d157      	bne.n	800248c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e23f      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e8:	d106      	bne.n	80023f8 <HAL_RCC_OscConfig+0x74>
 80023ea:	4b91      	ldr	r3, [pc, #580]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a90      	ldr	r2, [pc, #576]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80023f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	e01d      	b.n	8002434 <HAL_RCC_OscConfig+0xb0>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002400:	d10c      	bne.n	800241c <HAL_RCC_OscConfig+0x98>
 8002402:	4b8b      	ldr	r3, [pc, #556]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a8a      	ldr	r2, [pc, #552]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b88      	ldr	r3, [pc, #544]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a87      	ldr	r2, [pc, #540]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e00b      	b.n	8002434 <HAL_RCC_OscConfig+0xb0>
 800241c:	4b84      	ldr	r3, [pc, #528]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a83      	ldr	r2, [pc, #524]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b81      	ldr	r3, [pc, #516]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a80      	ldr	r2, [pc, #512]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 800242e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d013      	beq.n	8002464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7ff f93a 	bl	80016b4 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff f936 	bl	80016b4 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	; 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e204      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002456:	4b76      	ldr	r3, [pc, #472]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0xc0>
 8002462:	e014      	b.n	800248e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7ff f926 	bl	80016b4 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800246c:	f7ff f922 	bl	80016b4 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b64      	cmp	r3, #100	; 0x64
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e1f0      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800247e:	4b6c      	ldr	r3, [pc, #432]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0xe8>
 800248a:	e000      	b.n	800248e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d063      	beq.n	8002562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800249a:	4b65      	ldr	r3, [pc, #404]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00b      	beq.n	80024be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024a6:	4b62      	ldr	r3, [pc, #392]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d11c      	bne.n	80024ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024b2:	4b5f      	ldr	r3, [pc, #380]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d116      	bne.n	80024ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024be:	4b5c      	ldr	r3, [pc, #368]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <HAL_RCC_OscConfig+0x152>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d001      	beq.n	80024d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e1c4      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d6:	4b56      	ldr	r3, [pc, #344]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4952      	ldr	r1, [pc, #328]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ea:	e03a      	b.n	8002562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d020      	beq.n	8002536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f4:	4b4f      	ldr	r3, [pc, #316]	; (8002634 <HAL_RCC_OscConfig+0x2b0>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fa:	f7ff f8db 	bl	80016b4 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002502:	f7ff f8d7 	bl	80016b4 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e1a5      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002514:	4b46      	ldr	r3, [pc, #280]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002520:	4b43      	ldr	r3, [pc, #268]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4940      	ldr	r1, [pc, #256]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002530:	4313      	orrs	r3, r2
 8002532:	600b      	str	r3, [r1, #0]
 8002534:	e015      	b.n	8002562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002536:	4b3f      	ldr	r3, [pc, #252]	; (8002634 <HAL_RCC_OscConfig+0x2b0>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253c:	f7ff f8ba 	bl	80016b4 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002544:	f7ff f8b6 	bl	80016b4 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e184      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002556:	4b36      	ldr	r3, [pc, #216]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d030      	beq.n	80025d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d016      	beq.n	80025a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002576:	4b30      	ldr	r3, [pc, #192]	; (8002638 <HAL_RCC_OscConfig+0x2b4>)
 8002578:	2201      	movs	r2, #1
 800257a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257c:	f7ff f89a 	bl	80016b4 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002584:	f7ff f896 	bl	80016b4 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e164      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002596:	4b26      	ldr	r3, [pc, #152]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x200>
 80025a2:	e015      	b.n	80025d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a4:	4b24      	ldr	r3, [pc, #144]	; (8002638 <HAL_RCC_OscConfig+0x2b4>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025aa:	f7ff f883 	bl	80016b4 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025b2:	f7ff f87f 	bl	80016b4 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e14d      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c4:	4b1a      	ldr	r3, [pc, #104]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80025c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1f0      	bne.n	80025b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 80a0 	beq.w	800271e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10f      	bne.n	800260e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	4a0e      	ldr	r2, [pc, #56]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 80025f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025fc:	6413      	str	r3, [r2, #64]	; 0x40
 80025fe:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <HAL_RCC_OscConfig+0x2ac>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800260a:	2301      	movs	r3, #1
 800260c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <HAL_RCC_OscConfig+0x2b8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002616:	2b00      	cmp	r3, #0
 8002618:	d121      	bne.n	800265e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <HAL_RCC_OscConfig+0x2b8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a07      	ldr	r2, [pc, #28]	; (800263c <HAL_RCC_OscConfig+0x2b8>)
 8002620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002626:	f7ff f845 	bl	80016b4 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262c:	e011      	b.n	8002652 <HAL_RCC_OscConfig+0x2ce>
 800262e:	bf00      	nop
 8002630:	40023800 	.word	0x40023800
 8002634:	42470000 	.word	0x42470000
 8002638:	42470e80 	.word	0x42470e80
 800263c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002640:	f7ff f838 	bl	80016b4 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e106      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002652:	4b85      	ldr	r3, [pc, #532]	; (8002868 <HAL_RCC_OscConfig+0x4e4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d106      	bne.n	8002674 <HAL_RCC_OscConfig+0x2f0>
 8002666:	4b81      	ldr	r3, [pc, #516]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800266a:	4a80      	ldr	r2, [pc, #512]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	6713      	str	r3, [r2, #112]	; 0x70
 8002672:	e01c      	b.n	80026ae <HAL_RCC_OscConfig+0x32a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2b05      	cmp	r3, #5
 800267a:	d10c      	bne.n	8002696 <HAL_RCC_OscConfig+0x312>
 800267c:	4b7b      	ldr	r3, [pc, #492]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800267e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002680:	4a7a      	ldr	r2, [pc, #488]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002682:	f043 0304 	orr.w	r3, r3, #4
 8002686:	6713      	str	r3, [r2, #112]	; 0x70
 8002688:	4b78      	ldr	r3, [pc, #480]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800268a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268c:	4a77      	ldr	r2, [pc, #476]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	6713      	str	r3, [r2, #112]	; 0x70
 8002694:	e00b      	b.n	80026ae <HAL_RCC_OscConfig+0x32a>
 8002696:	4b75      	ldr	r3, [pc, #468]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269a:	4a74      	ldr	r2, [pc, #464]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800269c:	f023 0301 	bic.w	r3, r3, #1
 80026a0:	6713      	str	r3, [r2, #112]	; 0x70
 80026a2:	4b72      	ldr	r3, [pc, #456]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a6:	4a71      	ldr	r2, [pc, #452]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80026a8:	f023 0304 	bic.w	r3, r3, #4
 80026ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d015      	beq.n	80026e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b6:	f7fe fffd 	bl	80016b4 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026bc:	e00a      	b.n	80026d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026be:	f7fe fff9 	bl	80016b4 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e0c5      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d4:	4b65      	ldr	r3, [pc, #404]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80026d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0ee      	beq.n	80026be <HAL_RCC_OscConfig+0x33a>
 80026e0:	e014      	b.n	800270c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e2:	f7fe ffe7 	bl	80016b4 <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e8:	e00a      	b.n	8002700 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ea:	f7fe ffe3 	bl	80016b4 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e0af      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002700:	4b5a      	ldr	r3, [pc, #360]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1ee      	bne.n	80026ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800270c:	7dfb      	ldrb	r3, [r7, #23]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d105      	bne.n	800271e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002712:	4b56      	ldr	r3, [pc, #344]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	4a55      	ldr	r2, [pc, #340]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 8002718:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800271c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 809b 	beq.w	800285e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002728:	4b50      	ldr	r3, [pc, #320]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 030c 	and.w	r3, r3, #12
 8002730:	2b08      	cmp	r3, #8
 8002732:	d05c      	beq.n	80027ee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	2b02      	cmp	r3, #2
 800273a:	d141      	bne.n	80027c0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273c:	4b4c      	ldr	r3, [pc, #304]	; (8002870 <HAL_RCC_OscConfig+0x4ec>)
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002742:	f7fe ffb7 	bl	80016b4 <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800274a:	f7fe ffb3 	bl	80016b4 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e081      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800275c:	4b43      	ldr	r3, [pc, #268]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1f0      	bne.n	800274a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69da      	ldr	r2, [r3, #28]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	431a      	orrs	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	019b      	lsls	r3, r3, #6
 8002778:	431a      	orrs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277e:	085b      	lsrs	r3, r3, #1
 8002780:	3b01      	subs	r3, #1
 8002782:	041b      	lsls	r3, r3, #16
 8002784:	431a      	orrs	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278a:	061b      	lsls	r3, r3, #24
 800278c:	4937      	ldr	r1, [pc, #220]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002792:	4b37      	ldr	r3, [pc, #220]	; (8002870 <HAL_RCC_OscConfig+0x4ec>)
 8002794:	2201      	movs	r2, #1
 8002796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002798:	f7fe ff8c 	bl	80016b4 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027a0:	f7fe ff88 	bl	80016b4 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e056      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b2:	4b2e      	ldr	r3, [pc, #184]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x41c>
 80027be:	e04e      	b.n	800285e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c0:	4b2b      	ldr	r3, [pc, #172]	; (8002870 <HAL_RCC_OscConfig+0x4ec>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c6:	f7fe ff75 	bl	80016b4 <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ce:	f7fe ff71 	bl	80016b4 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e03f      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e0:	4b22      	ldr	r3, [pc, #136]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1f0      	bne.n	80027ce <HAL_RCC_OscConfig+0x44a>
 80027ec:	e037      	b.n	800285e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e032      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027fa:	4b1c      	ldr	r3, [pc, #112]	; (800286c <HAL_RCC_OscConfig+0x4e8>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d028      	beq.n	800285a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002812:	429a      	cmp	r2, r3
 8002814:	d121      	bne.n	800285a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002820:	429a      	cmp	r2, r3
 8002822:	d11a      	bne.n	800285a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800282a:	4013      	ands	r3, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002830:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002832:	4293      	cmp	r3, r2
 8002834:	d111      	bne.n	800285a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002840:	085b      	lsrs	r3, r3, #1
 8002842:	3b01      	subs	r3, #1
 8002844:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002846:	429a      	cmp	r2, r3
 8002848:	d107      	bne.n	800285a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40007000 	.word	0x40007000
 800286c:	40023800 	.word	0x40023800
 8002870:	42470060 	.word	0x42470060

08002874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0cc      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002888:	4b68      	ldr	r3, [pc, #416]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	429a      	cmp	r2, r3
 8002894:	d90c      	bls.n	80028b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002896:	4b65      	ldr	r3, [pc, #404]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800289e:	4b63      	ldr	r3, [pc, #396]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0b8      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d020      	beq.n	80028fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d005      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028c8:	4b59      	ldr	r3, [pc, #356]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	4a58      	ldr	r2, [pc, #352]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e0:	4b53      	ldr	r3, [pc, #332]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	4a52      	ldr	r2, [pc, #328]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ec:	4b50      	ldr	r3, [pc, #320]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	494d      	ldr	r1, [pc, #308]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d044      	beq.n	8002994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d107      	bne.n	8002922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	4b47      	ldr	r3, [pc, #284]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d119      	bne.n	8002952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e07f      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b02      	cmp	r3, #2
 8002928:	d003      	beq.n	8002932 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800292e:	2b03      	cmp	r3, #3
 8002930:	d107      	bne.n	8002942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002932:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d109      	bne.n	8002952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e06f      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002942:	4b3b      	ldr	r3, [pc, #236]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e067      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002952:	4b37      	ldr	r3, [pc, #220]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f023 0203 	bic.w	r2, r3, #3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4934      	ldr	r1, [pc, #208]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002960:	4313      	orrs	r3, r2
 8002962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002964:	f7fe fea6 	bl	80016b4 <HAL_GetTick>
 8002968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296a:	e00a      	b.n	8002982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800296c:	f7fe fea2 	bl	80016b4 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	; 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e04f      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002982:	4b2b      	ldr	r3, [pc, #172]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 020c 	and.w	r2, r3, #12
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	429a      	cmp	r2, r3
 8002992:	d1eb      	bne.n	800296c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002994:	4b25      	ldr	r3, [pc, #148]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d20c      	bcs.n	80029bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a2:	4b22      	ldr	r3, [pc, #136]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <HAL_RCC_ClockConfig+0x1b8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d001      	beq.n	80029bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e032      	b.n	8002a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d008      	beq.n	80029da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	4916      	ldr	r1, [pc, #88]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d009      	beq.n	80029fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029e6:	4b12      	ldr	r3, [pc, #72]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	490e      	ldr	r1, [pc, #56]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029fa:	f000 f821 	bl	8002a40 <HAL_RCC_GetSysClockFreq>
 80029fe:	4602      	mov	r2, r0
 8002a00:	4b0b      	ldr	r3, [pc, #44]	; (8002a30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	091b      	lsrs	r3, r3, #4
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	490a      	ldr	r1, [pc, #40]	; (8002a34 <HAL_RCC_ClockConfig+0x1c0>)
 8002a0c:	5ccb      	ldrb	r3, [r1, r3]
 8002a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a12:	4a09      	ldr	r2, [pc, #36]	; (8002a38 <HAL_RCC_ClockConfig+0x1c4>)
 8002a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a16:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <HAL_RCC_ClockConfig+0x1c8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7fe fab8 	bl	8000f90 <HAL_InitTick>

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	40023c00 	.word	0x40023c00
 8002a30:	40023800 	.word	0x40023800
 8002a34:	0800ce04 	.word	0x0800ce04
 8002a38:	20000000 	.word	0x20000000
 8002a3c:	2000001c 	.word	0x2000001c

08002a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a44:	b084      	sub	sp, #16
 8002a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	607b      	str	r3, [r7, #4]
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	2300      	movs	r3, #0
 8002a52:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a58:	4b67      	ldr	r3, [pc, #412]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 030c 	and.w	r3, r3, #12
 8002a60:	2b08      	cmp	r3, #8
 8002a62:	d00d      	beq.n	8002a80 <HAL_RCC_GetSysClockFreq+0x40>
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	f200 80bd 	bhi.w	8002be4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_RCC_GetSysClockFreq+0x34>
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d003      	beq.n	8002a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8002a72:	e0b7      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a74:	4b61      	ldr	r3, [pc, #388]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a76:	60bb      	str	r3, [r7, #8]
       break;
 8002a78:	e0b7      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a7a:	4b60      	ldr	r3, [pc, #384]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a7c:	60bb      	str	r3, [r7, #8]
      break;
 8002a7e:	e0b4      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a80:	4b5d      	ldr	r3, [pc, #372]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a8a:	4b5b      	ldr	r3, [pc, #364]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d04d      	beq.n	8002b32 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a96:	4b58      	ldr	r3, [pc, #352]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	099b      	lsrs	r3, r3, #6
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002aa6:	f04f 0100 	mov.w	r1, #0
 8002aaa:	ea02 0800 	and.w	r8, r2, r0
 8002aae:	ea03 0901 	and.w	r9, r3, r1
 8002ab2:	4640      	mov	r0, r8
 8002ab4:	4649      	mov	r1, r9
 8002ab6:	f04f 0200 	mov.w	r2, #0
 8002aba:	f04f 0300 	mov.w	r3, #0
 8002abe:	014b      	lsls	r3, r1, #5
 8002ac0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ac4:	0142      	lsls	r2, r0, #5
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	4619      	mov	r1, r3
 8002aca:	ebb0 0008 	subs.w	r0, r0, r8
 8002ace:	eb61 0109 	sbc.w	r1, r1, r9
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	018b      	lsls	r3, r1, #6
 8002adc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ae0:	0182      	lsls	r2, r0, #6
 8002ae2:	1a12      	subs	r2, r2, r0
 8002ae4:	eb63 0301 	sbc.w	r3, r3, r1
 8002ae8:	f04f 0000 	mov.w	r0, #0
 8002aec:	f04f 0100 	mov.w	r1, #0
 8002af0:	00d9      	lsls	r1, r3, #3
 8002af2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002af6:	00d0      	lsls	r0, r2, #3
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	eb12 0208 	adds.w	r2, r2, r8
 8002b00:	eb43 0309 	adc.w	r3, r3, r9
 8002b04:	f04f 0000 	mov.w	r0, #0
 8002b08:	f04f 0100 	mov.w	r1, #0
 8002b0c:	0299      	lsls	r1, r3, #10
 8002b0e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002b12:	0290      	lsls	r0, r2, #10
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4610      	mov	r0, r2
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	f04f 0300 	mov.w	r3, #0
 8002b24:	f7fd fbac 	bl	8000280 <__aeabi_uldivmod>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	e04a      	b.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b32:	4b31      	ldr	r3, [pc, #196]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	099b      	lsrs	r3, r3, #6
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f04f 0300 	mov.w	r3, #0
 8002b3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002b42:	f04f 0100 	mov.w	r1, #0
 8002b46:	ea02 0400 	and.w	r4, r2, r0
 8002b4a:	ea03 0501 	and.w	r5, r3, r1
 8002b4e:	4620      	mov	r0, r4
 8002b50:	4629      	mov	r1, r5
 8002b52:	f04f 0200 	mov.w	r2, #0
 8002b56:	f04f 0300 	mov.w	r3, #0
 8002b5a:	014b      	lsls	r3, r1, #5
 8002b5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b60:	0142      	lsls	r2, r0, #5
 8002b62:	4610      	mov	r0, r2
 8002b64:	4619      	mov	r1, r3
 8002b66:	1b00      	subs	r0, r0, r4
 8002b68:	eb61 0105 	sbc.w	r1, r1, r5
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	018b      	lsls	r3, r1, #6
 8002b76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b7a:	0182      	lsls	r2, r0, #6
 8002b7c:	1a12      	subs	r2, r2, r0
 8002b7e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b82:	f04f 0000 	mov.w	r0, #0
 8002b86:	f04f 0100 	mov.w	r1, #0
 8002b8a:	00d9      	lsls	r1, r3, #3
 8002b8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b90:	00d0      	lsls	r0, r2, #3
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	1912      	adds	r2, r2, r4
 8002b98:	eb45 0303 	adc.w	r3, r5, r3
 8002b9c:	f04f 0000 	mov.w	r0, #0
 8002ba0:	f04f 0100 	mov.w	r1, #0
 8002ba4:	0299      	lsls	r1, r3, #10
 8002ba6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002baa:	0290      	lsls	r0, r2, #10
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	f7fd fb60 	bl	8000280 <__aeabi_uldivmod>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	0c1b      	lsrs	r3, r3, #16
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002bd8:	68fa      	ldr	r2, [r7, #12]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	60bb      	str	r3, [r7, #8]
      break;
 8002be2:	e002      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002be6:	60bb      	str	r3, [r7, #8]
      break;
 8002be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bea:	68bb      	ldr	r3, [r7, #8]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	00f42400 	.word	0x00f42400

08002c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c04:	4b03      	ldr	r3, [pc, #12]	; (8002c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000000 	.word	0x20000000

08002c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c1c:	f7ff fff0 	bl	8002c00 <HAL_RCC_GetHCLKFreq>
 8002c20:	4602      	mov	r2, r0
 8002c22:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	0b5b      	lsrs	r3, r3, #13
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	4903      	ldr	r1, [pc, #12]	; (8002c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c2e:	5ccb      	ldrb	r3, [r1, r3]
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	0800ce14 	.word	0x0800ce14

08002c40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_RCC_GetClockConfig+0x5c>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 0203 	and.w	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <HAL_RCC_GetClockConfig+0x5c>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c68:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <HAL_RCC_GetClockConfig+0x5c>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c74:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <HAL_RCC_GetClockConfig+0x5c>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	08db      	lsrs	r3, r3, #3
 8002c7a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c82:	4b07      	ldr	r3, [pc, #28]	; (8002ca0 <HAL_RCC_GetClockConfig+0x60>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0207 	and.w	r2, r3, #7
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	601a      	str	r2, [r3, #0]
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40023c00 	.word	0x40023c00

08002ca4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e022      	b.n	8002cfc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d105      	bne.n	8002cce <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7fd ffd3 	bl	8000c74 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f814 	bl	8002d04 <HAL_SD_InitCard>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00a      	b.n	8002cfc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b08e      	sub	sp, #56	; 0x38
 8002d08:	af04      	add	r7, sp, #16
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002d20:	2376      	movs	r3, #118	; 0x76
 8002d22:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681d      	ldr	r5, [r3, #0]
 8002d28:	466c      	mov	r4, sp
 8002d2a:	f107 0314 	add.w	r3, r7, #20
 8002d2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002d36:	f107 0308 	add.w	r3, r7, #8
 8002d3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	f002 f91d 	bl	8004f7c <SDIO_Init>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8002d48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e04c      	b.n	8002dee <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8002d54:	4b28      	ldr	r3, [pc, #160]	; (8002df8 <HAL_SD_InitCard+0xf4>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f002 f955 	bl	800500e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8002d64:	4b24      	ldr	r3, [pc, #144]	; (8002df8 <HAL_SD_InitCard+0xf4>)
 8002d66:	2201      	movs	r2, #1
 8002d68:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f001 f804 	bl	8003d78 <SD_PowerON>
 8002d70:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e02e      	b.n	8002dee <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 ff25 	bl	8003be0 <SD_InitCard>
 8002d96:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00b      	beq.n	8002db6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e01b      	b.n	8002dee <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f002 f9b8 	bl	8005134 <SDMMC_CmdBlockLength>
 8002dc4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00f      	beq.n	8002dec <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <HAL_SD_InitCard+0xf8>)
 8002dd2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e000      	b.n	8002dee <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3728      	adds	r7, #40	; 0x28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bdb0      	pop	{r4, r5, r7, pc}
 8002df6:	bf00      	nop
 8002df8:	422580a0 	.word	0x422580a0
 8002dfc:	004005ff 	.word	0x004005ff

08002e00 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08c      	sub	sp, #48	; 0x30
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d107      	bne.n	8002e28 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0c0      	b.n	8002faa <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	f040 80b9 	bne.w	8002fa8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002e3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	441a      	add	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d907      	bls.n	8002e5a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e0a7      	b.n	8002faa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2203      	movs	r2, #3
 8002e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2200      	movs	r2, #0
 8002e68:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8002e78:	f043 0302 	orr.w	r3, r3, #2
 8002e7c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	4a4c      	ldr	r2, [pc, #304]	; (8002fb4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8002e84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8a:	4a4b      	ldr	r2, [pc, #300]	; (8002fb8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8002e8c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	2200      	movs	r2, #0
 8002e94:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	3380      	adds	r3, #128	; 0x80
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	025b      	lsls	r3, r3, #9
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	f7fe fdb1 	bl	8001a34 <HAL_DMA_Start_IT>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d017      	beq.n	8002f08 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8002ee6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a33      	ldr	r2, [pc, #204]	; (8002fbc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8002eee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e050      	b.n	8002faa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8002f08:	4b2d      	ldr	r3, [pc, #180]	; (8002fc0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d002      	beq.n	8002f1c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8002f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f18:	025b      	lsls	r3, r3, #9
 8002f1a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f20:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	025b      	lsls	r3, r3, #9
 8002f26:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002f28:	2390      	movs	r3, #144	; 0x90
 8002f2a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8002f34:	2301      	movs	r3, #1
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f107 0210 	add.w	r2, r7, #16
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f002 f8ca 	bl	80050dc <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d90a      	bls.n	8002f64 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2282      	movs	r2, #130	; 0x82
 8002f52:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f002 f92e 	bl	80051bc <SDMMC_CmdReadMultiBlock>
 8002f60:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002f62:	e009      	b.n	8002f78 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2281      	movs	r2, #129	; 0x81
 8002f68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f70:	4618      	mov	r0, r3
 8002f72:	f002 f901 	bl	8005178 <SDMMC_CmdReadSingleBlock>
 8002f76:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8002f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d012      	beq.n	8002fa4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a0e      	ldr	r2, [pc, #56]	; (8002fbc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8002f84:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e002      	b.n	8002faa <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	e000      	b.n	8002faa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8002fa8:	2302      	movs	r3, #2
  }
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3730      	adds	r7, #48	; 0x30
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	080039ef 	.word	0x080039ef
 8002fb8:	08003a61 	.word	0x08003a61
 8002fbc:	004005ff 	.word	0x004005ff
 8002fc0:	4225858c 	.word	0x4225858c

08002fc4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08c      	sub	sp, #48	; 0x30
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d107      	bne.n	8002fec <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0c5      	b.n	8003178 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	f040 80be 	bne.w	8003176 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003000:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	441a      	add	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300a:	429a      	cmp	r2, r3
 800300c:	d907      	bls.n	800301e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003012:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0ac      	b.n	8003178 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2203      	movs	r2, #3
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2200      	movs	r2, #0
 800302c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	6812      	ldr	r2, [r2, #0]
 8003038:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800303c:	f043 0302 	orr.w	r3, r3, #2
 8003040:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003046:	4a4e      	ldr	r2, [pc, #312]	; (8003180 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003048:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304e:	4a4d      	ldr	r2, [pc, #308]	; (8003184 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003050:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003056:	2200      	movs	r2, #0
 8003058:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305e:	2b01      	cmp	r3, #1
 8003060:	d002      	beq.n	8003068 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8003062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003064:	025b      	lsls	r3, r3, #9
 8003066:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d90a      	bls.n	8003084 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	22a0      	movs	r2, #160	; 0xa0
 8003072:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800307a:	4618      	mov	r0, r3
 800307c:	f002 f8e2 	bl	8005244 <SDMMC_CmdWriteMultiBlock>
 8003080:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003082:	e009      	b.n	8003098 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2290      	movs	r2, #144	; 0x90
 8003088:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003090:	4618      	mov	r0, r3
 8003092:	f002 f8b5 	bl	8005200 <SDMMC_CmdWriteSingleBlock>
 8003096:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800309a:	2b00      	cmp	r3, #0
 800309c:	d012      	beq.n	80030c4 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a39      	ldr	r2, [pc, #228]	; (8003188 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80030a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ac:	431a      	orrs	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e059      	b.n	8003178 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80030c4:	4b31      	ldr	r3, [pc, #196]	; (800318c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ce:	2240      	movs	r2, #64	; 0x40
 80030d0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	3380      	adds	r3, #128	; 0x80
 80030fa:	461a      	mov	r2, r3
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	025b      	lsls	r3, r3, #9
 8003100:	089b      	lsrs	r3, r3, #2
 8003102:	f7fe fc97 	bl	8001a34 <HAL_DMA_Start_IT>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01c      	beq.n	8003146 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800311a:	f023 0302 	bic.w	r3, r3, #2
 800311e:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a18      	ldr	r2, [pc, #96]	; (8003188 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003126:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e018      	b.n	8003178 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800314a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	025b      	lsls	r3, r3, #9
 8003150:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003152:	2390      	movs	r3, #144	; 0x90
 8003154:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003156:	2300      	movs	r3, #0
 8003158:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800315a:	2300      	movs	r3, #0
 800315c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800315e:	2301      	movs	r3, #1
 8003160:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f107 0210 	add.w	r2, r7, #16
 800316a:	4611      	mov	r1, r2
 800316c:	4618      	mov	r0, r3
 800316e:	f001 ffb5 	bl	80050dc <SDIO_ConfigData>

      return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8003176:	2302      	movs	r3, #2
  }
}
 8003178:	4618      	mov	r0, r3
 800317a:	3730      	adds	r7, #48	; 0x30
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	080039c5 	.word	0x080039c5
 8003184:	08003a61 	.word	0x08003a61
 8003188:	004005ff 	.word	0x004005ff
 800318c:	4225858c 	.word	0x4225858c

08003190 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_SD_IRQHandler+0x2e>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f003 0308 	and.w	r3, r3, #8
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 fffd 	bl	80041b6 <SD_Read_IT>
 80031bc:	e165      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 808f 	beq.w	80032ec <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031d6:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6812      	ldr	r2, [r2, #0]
 80031e2:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80031e6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80031ea:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b00      	cmp	r3, #0
 8003204:	d039      	beq.n	800327a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d104      	bne.n	800321a <HAL_SD_IRQHandler+0x8a>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	2b00      	cmp	r3, #0
 8003218:	d011      	beq.n	800323e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f002 f832 	bl	8005288 <SDMMC_CmdStopTransfer>
 8003224:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	431a      	orrs	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f92f 	bl	800349c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f240 523a 	movw	r2, #1338	; 0x53a
 8003246:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <HAL_SD_IRQHandler+0xda>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f002 fca0 	bl	8005bb0 <HAL_SD_RxCpltCallback>
 8003270:	e10b      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f002 fc92 	bl	8005b9c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003278:	e107      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 8102 	beq.w	800348a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f003 0320 	and.w	r3, r3, #32
 800328c:	2b00      	cmp	r3, #0
 800328e:	d011      	beq.n	80032b4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f001 fff7 	bl	8005288 <SDMMC_CmdStopTransfer>
 800329a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f8f4 	bl	800349c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f040 80e5 	bne.w	800348a <HAL_SD_IRQHandler+0x2fa>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 80df 	bne.w	800348a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0208 	bic.w	r2, r2, #8
 80032da:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f002 fc59 	bl	8005b9c <HAL_SD_TxCpltCallback>
}
 80032ea:	e0ce      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d008      	beq.n	800330c <HAL_SD_IRQHandler+0x17c>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 ffa7 	bl	8004258 <SD_Write_IT>
 800330a:	e0be      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003312:	f240 233a 	movw	r3, #570	; 0x23a
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80b6 	beq.w	800348a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003330:	f043 0202 	orr.w	r2, r3, #2
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d005      	beq.n	8003352 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334a:	f043 0208 	orr.w	r2, r3, #8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003358:	f003 0320 	and.w	r3, r3, #32
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003364:	f043 0220 	orr.w	r2, r3, #32
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003372:	f003 0310 	and.w	r3, r3, #16
 8003376:	2b00      	cmp	r3, #0
 8003378:	d005      	beq.n	8003386 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337e:	f043 0210 	orr.w	r2, r3, #16
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800338c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003398:	f043 0208 	orr.w	r2, r3, #8
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f240 723a 	movw	r2, #1850	; 0x73a
 80033a8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80033b8:	f023 0302 	bic.w	r3, r3, #2
 80033bc:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f001 ff60 	bl	8005288 <SDMMC_CmdStopTransfer>
 80033c8:	4602      	mov	r2, r0
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 0308 	and.w	r3, r3, #8
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 f855 	bl	800349c <HAL_SD_ErrorCallback>
}
 80033f2:	e04a      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d045      	beq.n	800348a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f003 0310 	and.w	r3, r3, #16
 8003404:	2b00      	cmp	r3, #0
 8003406:	d104      	bne.n	8003412 <HAL_SD_IRQHandler+0x282>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b00      	cmp	r3, #0
 8003410:	d011      	beq.n	8003436 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003416:	4a1f      	ldr	r2, [pc, #124]	; (8003494 <HAL_SD_IRQHandler+0x304>)
 8003418:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fb60 	bl	8001ae4 <HAL_DMA_Abort_IT>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d02f      	beq.n	800348a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fb68 	bl	8003b04 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003434:	e029      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d104      	bne.n	800344a <HAL_SD_IRQHandler+0x2ba>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d011      	beq.n	800346e <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344e:	4a12      	ldr	r2, [pc, #72]	; (8003498 <HAL_SD_IRQHandler+0x308>)
 8003450:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	4618      	mov	r0, r3
 8003458:	f7fe fb44 	bl	8001ae4 <HAL_DMA_Abort_IT>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d013      	beq.n	800348a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fb83 	bl	8003b72 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800346c:	e00d      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f002 fb80 	bl	8005b88 <HAL_SD_AbortCallback>
}
 8003488:	e7ff      	b.n	800348a <HAL_SD_IRQHandler+0x2fa>
 800348a:	bf00      	nop
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	08003b05 	.word	0x08003b05
 8003498:	08003b73 	.word	0x08003b73

0800349c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034be:	0f9b      	lsrs	r3, r3, #30
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ca:	0e9b      	lsrs	r3, r3, #26
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034dc:	0e1b      	lsrs	r3, r3, #24
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ee:	0c1b      	lsrs	r3, r3, #16
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034fa:	0a1b      	lsrs	r3, r3, #8
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003506:	b2da      	uxtb	r2, r3
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003510:	0d1b      	lsrs	r3, r3, #20
 8003512:	b29a      	uxth	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800351c:	0c1b      	lsrs	r3, r3, #16
 800351e:	b2db      	uxtb	r3, r3
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	b2da      	uxtb	r2, r3
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800352e:	0bdb      	lsrs	r3, r3, #15
 8003530:	b2db      	uxtb	r3, r3
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	b2da      	uxtb	r2, r3
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003540:	0b9b      	lsrs	r3, r3, #14
 8003542:	b2db      	uxtb	r3, r3
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	b2da      	uxtb	r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003552:	0b5b      	lsrs	r3, r3, #13
 8003554:	b2db      	uxtb	r3, r3
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	b2da      	uxtb	r2, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003564:	0b1b      	lsrs	r3, r3, #12
 8003566:	b2db      	uxtb	r3, r3
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	b2da      	uxtb	r2, r3
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2200      	movs	r2, #0
 8003576:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357c:	2b00      	cmp	r3, #0
 800357e:	d163      	bne.n	8003648 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003584:	009a      	lsls	r2, r3, #2
 8003586:	f640 73fc 	movw	r3, #4092	; 0xffc
 800358a:	4013      	ands	r3, r2
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003590:	0f92      	lsrs	r2, r2, #30
 8003592:	431a      	orrs	r2, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359c:	0edb      	lsrs	r3, r3, #27
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035ae:	0e1b      	lsrs	r3, r3, #24
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035c0:	0d5b      	lsrs	r3, r3, #21
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035d2:	0c9b      	lsrs	r3, r3, #18
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035e4:	0bdb      	lsrs	r3, r3, #15
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	7e1b      	ldrb	r3, [r3, #24]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	3302      	adds	r3, #2
 8003608:	2201      	movs	r2, #1
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003612:	fb02 f203 	mul.w	r2, r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	7a1b      	ldrb	r3, [r3, #8]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	f003 030f 	and.w	r3, r3, #15
 8003624:	2201      	movs	r2, #1
 8003626:	409a      	lsls	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003634:	0a52      	lsrs	r2, r2, #9
 8003636:	fb02 f203 	mul.w	r2, r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003644:	661a      	str	r2, [r3, #96]	; 0x60
 8003646:	e031      	b.n	80036ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	2b01      	cmp	r3, #1
 800364e:	d11d      	bne.n	800368c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003654:	041b      	lsls	r3, r3, #16
 8003656:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800365e:	0c1b      	lsrs	r3, r3, #16
 8003660:	431a      	orrs	r2, r3
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	3301      	adds	r3, #1
 800366c:	029a      	lsls	r2, r3, #10
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003680:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	661a      	str	r2, [r3, #96]	; 0x60
 800368a:	e00f      	b.n	80036ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a58      	ldr	r2, [pc, #352]	; (80037f4 <HAL_SD_GetCardCSD+0x344>)
 8003692:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003698:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e09d      	b.n	80037e8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036b0:	0b9b      	lsrs	r3, r3, #14
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036c2:	09db      	lsrs	r3, r3, #7
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e4:	0fdb      	lsrs	r3, r3, #31
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f0:	0f5b      	lsrs	r3, r3, #29
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003702:	0e9b      	lsrs	r3, r3, #26
 8003704:	b2db      	uxtb	r3, r3
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	b2da      	uxtb	r2, r3
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003714:	0d9b      	lsrs	r3, r3, #22
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	b2da      	uxtb	r2, r3
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003726:	0d5b      	lsrs	r3, r3, #21
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	b2da      	uxtb	r2, r3
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	b2db      	uxtb	r3, r3
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	b2da      	uxtb	r2, r3
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003756:	0bdb      	lsrs	r3, r3, #15
 8003758:	b2db      	uxtb	r3, r3
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	b2da      	uxtb	r2, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376a:	0b9b      	lsrs	r3, r3, #14
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	b2da      	uxtb	r2, r3
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377e:	0b5b      	lsrs	r3, r3, #13
 8003780:	b2db      	uxtb	r3, r3
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	b2da      	uxtb	r2, r3
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003792:	0b1b      	lsrs	r3, r3, #12
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	b2da      	uxtb	r2, r3
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a6:	0a9b      	lsrs	r3, r3, #10
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ce:	085b      	lsrs	r3, r3, #1
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037d6:	b2da      	uxtb	r2, r3
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	004005ff 	.word	0x004005ff

080037f8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8003850:	b5b0      	push	{r4, r5, r7, lr}
 8003852:	b08e      	sub	sp, #56	; 0x38
 8003854:	af04      	add	r7, sp, #16
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2203      	movs	r2, #3
 8003864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386c:	2b03      	cmp	r3, #3
 800386e:	d02e      	beq.n	80038ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003876:	d106      	bne.n	8003886 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	639a      	str	r2, [r3, #56]	; 0x38
 8003884:	e029      	b.n	80038da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800388c:	d10a      	bne.n	80038a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 fb28 	bl	8003ee4 <SD_WideBus_Enable>
 8003894:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	431a      	orrs	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	639a      	str	r2, [r3, #56]	; 0x38
 80038a2:	e01a      	b.n	80038da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10a      	bne.n	80038c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fb65 	bl	8003f7a <SD_WideBus_Disable>
 80038b0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	431a      	orrs	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	639a      	str	r2, [r3, #56]	; 0x38
 80038be:	e00c      	b.n	80038da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	639a      	str	r2, [r3, #56]	; 0x38
 80038cc:	e005      	b.n	80038da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00b      	beq.n	80038fa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a26      	ldr	r2, [pc, #152]	; (8003980 <HAL_SD_ConfigWideBusOperation+0x130>)
 80038e8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80038f8:	e01f      	b.n	800393a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681d      	ldr	r5, [r3, #0]
 8003920:	466c      	mov	r4, sp
 8003922:	f107 0314 	add.w	r3, r7, #20
 8003926:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800392a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800392e:	f107 0308 	add.w	r3, r7, #8
 8003932:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003934:	4628      	mov	r0, r5
 8003936:	f001 fb21 	bl	8004f7c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003942:	4618      	mov	r0, r3
 8003944:	f001 fbf6 	bl	8005134 <SDMMC_CmdBlockLength>
 8003948:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00c      	beq.n	800396a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a0a      	ldr	r2, [pc, #40]	; (8003980 <HAL_SD_ConfigWideBusOperation+0x130>)
 8003956:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8003972:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003976:	4618      	mov	r0, r3
 8003978:	3728      	adds	r7, #40	; 0x28
 800397a:	46bd      	mov	sp, r7
 800397c:	bdb0      	pop	{r4, r5, r7, pc}
 800397e:	bf00      	nop
 8003980:	004005ff 	.word	0x004005ff

08003984 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003990:	f107 030c 	add.w	r3, r7, #12
 8003994:	4619      	mov	r1, r3
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fa7c 	bl	8003e94 <SD_SendStatus>
 800399c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	0a5b      	lsrs	r3, r3, #9
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80039ba:	693b      	ldr	r3, [r7, #16]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039e0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80039e2:	bf00      	nop
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b084      	sub	sp, #16
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fa:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a00:	2b82      	cmp	r3, #130	; 0x82
 8003a02:	d111      	bne.n	8003a28 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f001 fc3d 	bl	8005288 <SDMMC_CmdStopTransfer>
 8003a0e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d008      	beq.n	8003a28 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f7ff fd3a 	bl	800349c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0208 	bic.w	r2, r2, #8
 8003a36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f240 523a 	movw	r2, #1338	; 0x53a
 8003a40:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f002 f8ad 	bl	8005bb0 <HAL_SD_RxCpltCallback>
#endif
}
 8003a56:	bf00      	nop
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe f9e4 	bl	8001e3c <HAL_DMA_GetError>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d03e      	beq.n	8003af8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a80:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a88:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d002      	beq.n	8003a96 <SD_DMAError+0x36>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d12d      	bne.n	8003af2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a19      	ldr	r2, [pc, #100]	; (8003b00 <SD_DMAError+0xa0>)
 8003a9c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003aac:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8003aba:	6978      	ldr	r0, [r7, #20]
 8003abc:	f7ff ff62 	bl	8003984 <HAL_SD_GetCardState>
 8003ac0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b06      	cmp	r3, #6
 8003ac6:	d002      	beq.n	8003ace <SD_DMAError+0x6e>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b05      	cmp	r3, #5
 8003acc:	d10a      	bne.n	8003ae4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f001 fbd8 	bl	8005288 <SDMMC_CmdStopTransfer>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	2200      	movs	r2, #0
 8003af0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8003af2:	6978      	ldr	r0, [r7, #20]
 8003af4:	f7ff fcd2 	bl	800349c <HAL_SD_ErrorCallback>
#endif
  }
}
 8003af8:	bf00      	nop
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	004005ff 	.word	0x004005ff

08003b04 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b10:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f240 523a 	movw	r2, #1338	; 0x53a
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff ff31 	bl	8003984 <HAL_SD_GetCardState>
 8003b22:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2b06      	cmp	r3, #6
 8003b36:	d002      	beq.n	8003b3e <SD_DMATxAbort+0x3a>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b05      	cmp	r3, #5
 8003b3c:	d10a      	bne.n	8003b54 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 fba0 	bl	8005288 <SDMMC_CmdStopTransfer>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d103      	bne.n	8003b64 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f002 f813 	bl	8005b88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003b62:	e002      	b.n	8003b6a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f7ff fc99 	bl	800349c <HAL_SD_ErrorCallback>
}
 8003b6a:	bf00      	nop
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f240 523a 	movw	r2, #1338	; 0x53a
 8003b88:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f7ff fefa 	bl	8003984 <HAL_SD_GetCardState>
 8003b90:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b06      	cmp	r3, #6
 8003ba4:	d002      	beq.n	8003bac <SD_DMARxAbort+0x3a>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	d10a      	bne.n	8003bc2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 fb69 	bl	8005288 <SDMMC_CmdStopTransfer>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d103      	bne.n	8003bd2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f001 ffdc 	bl	8005b88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003bd0:	e002      	b.n	8003bd8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f7ff fc62 	bl	800349c <HAL_SD_ErrorCallback>
}
 8003bd8:	bf00      	nop
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003be0:	b5b0      	push	{r4, r5, r7, lr}
 8003be2:	b094      	sub	sp, #80	; 0x50
 8003be4:	af04      	add	r7, sp, #16
 8003be6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003be8:	2301      	movs	r3, #1
 8003bea:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f001 fa1b 	bl	800502c <SDIO_GetPowerState>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d102      	bne.n	8003c02 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003bfc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c00:	e0b6      	b.n	8003d70 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d02f      	beq.n	8003c6a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f001 fc44 	bl	800549c <SDMMC_CmdSendCID>
 8003c14:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <SD_InitCard+0x40>
    {
      return errorstate;
 8003c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c1e:	e0a7      	b.n	8003d70 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2100      	movs	r1, #0
 8003c26:	4618      	mov	r0, r3
 8003c28:	f001 fa45 	bl	80050b6 <SDIO_GetResponse>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2104      	movs	r1, #4
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f001 fa3c 	bl	80050b6 <SDIO_GetResponse>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2108      	movs	r1, #8
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f001 fa33 	bl	80050b6 <SDIO_GetResponse>
 8003c50:	4602      	mov	r2, r0
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	210c      	movs	r1, #12
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f001 fa2a 	bl	80050b6 <SDIO_GetResponse>
 8003c62:	4602      	mov	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d00d      	beq.n	8003c8e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f107 020e 	add.w	r2, r7, #14
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f001 fc4a 	bl	8005516 <SDMMC_CmdSetRelAdd>
 8003c82:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <SD_InitCard+0xae>
    {
      return errorstate;
 8003c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c8c:	e070      	b.n	8003d70 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d036      	beq.n	8003d04 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003c96:	89fb      	ldrh	r3, [r7, #14]
 8003c98:	461a      	mov	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca6:	041b      	lsls	r3, r3, #16
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4610      	mov	r0, r2
 8003cac:	f001 fc14 	bl	80054d8 <SDMMC_CmdSendCSD>
 8003cb0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003cb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <SD_InitCard+0xdc>
    {
      return errorstate;
 8003cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cba:	e059      	b.n	8003d70 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f001 f9f7 	bl	80050b6 <SDIO_GetResponse>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2104      	movs	r1, #4
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f001 f9ee 	bl	80050b6 <SDIO_GetResponse>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2108      	movs	r1, #8
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f001 f9e5 	bl	80050b6 <SDIO_GetResponse>
 8003cec:	4602      	mov	r2, r0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	210c      	movs	r1, #12
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f001 f9dc 	bl	80050b6 <SDIO_GetResponse>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2104      	movs	r1, #4
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f001 f9d3 	bl	80050b6 <SDIO_GetResponse>
 8003d10:	4603      	mov	r3, r0
 8003d12:	0d1a      	lsrs	r2, r3, #20
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003d18:	f107 0310 	add.w	r3, r7, #16
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7ff fbc6 	bl	80034b0 <HAL_SD_GetCardCSD>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003d2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003d2e:	e01f      	b.n	8003d70 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6819      	ldr	r1, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d38:	041b      	lsls	r3, r3, #16
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	4608      	mov	r0, r1
 8003d42:	f001 fac3 	bl	80052cc <SDMMC_CmdSelDesel>
 8003d46:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <SD_InitCard+0x172>
  {
    return errorstate;
 8003d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d50:	e00e      	b.n	8003d70 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681d      	ldr	r5, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	466c      	mov	r4, sp
 8003d5a:	f103 0210 	add.w	r2, r3, #16
 8003d5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003d64:	3304      	adds	r3, #4
 8003d66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d68:	4628      	mov	r0, r5
 8003d6a:	f001 f907 	bl	8004f7c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3740      	adds	r7, #64	; 0x40
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bdb0      	pop	{r4, r5, r7, pc}

08003d78 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f001 fabe 	bl	8005312 <SDMMC_CmdGoIdleState>
 8003d96:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	e072      	b.n	8003e88 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f001 fad1 	bl	800534e <SDMMC_CmdOperCond>
 8003dac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00d      	beq.n	8003dd0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f001 faa7 	bl	8005312 <SDMMC_CmdGoIdleState>
 8003dc4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d004      	beq.n	8003dd6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	e05b      	b.n	8003e88 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d137      	bne.n	8003e4e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2100      	movs	r1, #0
 8003de4:	4618      	mov	r0, r3
 8003de6:	f001 fad1 	bl	800538c <SDMMC_CmdAppCommand>
 8003dea:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d02d      	beq.n	8003e4e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003df2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003df6:	e047      	b.n	8003e88 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f001 fac4 	bl	800538c <SDMMC_CmdAppCommand>
 8003e04:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <SD_PowerON+0x98>
    {
      return errorstate;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	e03b      	b.n	8003e88 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	491e      	ldr	r1, [pc, #120]	; (8003e90 <SD_PowerON+0x118>)
 8003e16:	4618      	mov	r0, r3
 8003e18:	f001 fada 	bl	80053d0 <SDMMC_CmdAppOperCommand>
 8003e1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d002      	beq.n	8003e2a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003e24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003e28:	e02e      	b.n	8003e88 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f001 f940 	bl	80050b6 <SDIO_GetResponse>
 8003e36:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	0fdb      	lsrs	r3, r3, #31
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <SD_PowerON+0xcc>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <SD_PowerON+0xce>
 8003e44:	2300      	movs	r3, #0
 8003e46:	613b      	str	r3, [r7, #16]

    count++;
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d802      	bhi.n	8003e5e <SD_PowerON+0xe6>
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0cc      	beq.n	8003df8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d902      	bls.n	8003e6e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003e68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e6c:	e00c      	b.n	8003e88 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	645a      	str	r2, [r3, #68]	; 0x44
 8003e7e:	e002      	b.n	8003e86 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3718      	adds	r7, #24
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	c1100000 	.word	0xc1100000

08003e94 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d102      	bne.n	8003eaa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003ea4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003ea8:	e018      	b.n	8003edc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	f001 fb4e 	bl	8005558 <SDMMC_CmdSendStatus>
 8003ebc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	e009      	b.n	8003edc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f001 f8f1 	bl	80050b6 <SDIO_GetResponse>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8003eec:	2300      	movs	r3, #0
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2100      	movs	r1, #0
 8003efa:	4618      	mov	r0, r3
 8003efc:	f001 f8db 	bl	80050b6 <SDIO_GetResponse>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f0a:	d102      	bne.n	8003f12 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003f0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f10:	e02f      	b.n	8003f72 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8003f12:	f107 030c 	add.w	r3, r7, #12
 8003f16:	4619      	mov	r1, r3
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 f879 	bl	8004010 <SD_FindSCR>
 8003f1e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	e023      	b.n	8003f72 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d01c      	beq.n	8003f6e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f3c:	041b      	lsls	r3, r3, #16
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4610      	mov	r0, r2
 8003f42:	f001 fa23 	bl	800538c <SDMMC_CmdAppCommand>
 8003f46:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	e00f      	b.n	8003f72 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2102      	movs	r1, #2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f001 fa5c 	bl	8005416 <SDMMC_CmdBusWidth>
 8003f5e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	e003      	b.n	8003f72 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	e001      	b.n	8003f72 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003f6e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8003f82:	2300      	movs	r3, #0
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	2300      	movs	r3, #0
 8003f88:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f001 f890 	bl	80050b6 <SDIO_GetResponse>
 8003f96:	4603      	mov	r3, r0
 8003f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003fa0:	d102      	bne.n	8003fa8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003fa2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fa6:	e02f      	b.n	8004008 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8003fa8:	f107 030c 	add.w	r3, r7, #12
 8003fac:	4619      	mov	r1, r3
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f82e 	bl	8004010 <SD_FindSCR>
 8003fb4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	e023      	b.n	8004008 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01c      	beq.n	8004004 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd2:	041b      	lsls	r3, r3, #16
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4610      	mov	r0, r2
 8003fd8:	f001 f9d8 	bl	800538c <SDMMC_CmdAppCommand>
 8003fdc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	e00f      	b.n	8004008 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f001 fa11 	bl	8005416 <SDMMC_CmdBusWidth>
 8003ff4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	e003      	b.n	8004008 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004000:	2300      	movs	r3, #0
 8004002:	e001      	b.n	8004008 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004004:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004008:	4618      	mov	r0, r3
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004010:	b590      	push	{r4, r7, lr}
 8004012:	b08f      	sub	sp, #60	; 0x3c
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800401a:	f7fd fb4b 	bl	80016b4 <HAL_GetTick>
 800401e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004024:	2300      	movs	r3, #0
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	2300      	movs	r3, #0
 800402a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2108      	movs	r1, #8
 8004036:	4618      	mov	r0, r3
 8004038:	f001 f87c 	bl	8005134 <SDMMC_CmdBlockLength>
 800403c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800403e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004046:	e0b2      	b.n	80041ae <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004050:	041b      	lsls	r3, r3, #16
 8004052:	4619      	mov	r1, r3
 8004054:	4610      	mov	r0, r2
 8004056:	f001 f999 	bl	800538c <SDMMC_CmdAppCommand>
 800405a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800405c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004064:	e0a3      	b.n	80041ae <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004066:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800406a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800406c:	2308      	movs	r3, #8
 800406e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004070:	2330      	movs	r3, #48	; 0x30
 8004072:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004074:	2302      	movs	r3, #2
 8004076:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004078:	2300      	movs	r3, #0
 800407a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800407c:	2301      	movs	r3, #1
 800407e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f107 0210 	add.w	r2, r7, #16
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f001 f826 	bl	80050dc <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4618      	mov	r0, r3
 8004096:	f001 f9e0 	bl	800545a <SDMMC_CmdSendSCR>
 800409a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800409c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d02a      	beq.n	80040f8 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80040a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a4:	e083      	b.n	80041ae <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00f      	beq.n	80040d4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6819      	ldr	r1, [r3, #0]
 80040b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	f107 0208 	add.w	r2, r7, #8
 80040c0:	18d4      	adds	r4, r2, r3
 80040c2:	4608      	mov	r0, r1
 80040c4:	f000 ff85 	bl	8004fd2 <SDIO_ReadFIFO>
 80040c8:	4603      	mov	r3, r0
 80040ca:	6023      	str	r3, [r4, #0]
      index++;
 80040cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ce:	3301      	adds	r3, #1
 80040d0:	637b      	str	r3, [r7, #52]	; 0x34
 80040d2:	e006      	b.n	80040e2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d012      	beq.n	8004108 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80040e2:	f7fd fae7 	bl	80016b4 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f0:	d102      	bne.n	80040f8 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80040f2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80040f6:	e05a      	b.n	80041ae <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fe:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0cf      	beq.n	80040a6 <SD_FindSCR+0x96>
 8004106:	e000      	b.n	800410a <SD_FindSCR+0xfa>
      break;
 8004108:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004110:	f003 0308 	and.w	r3, r3, #8
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2208      	movs	r2, #8
 800411e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004120:	2308      	movs	r3, #8
 8004122:	e044      	b.n	80041ae <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2202      	movs	r2, #2
 8004138:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800413a:	2302      	movs	r3, #2
 800413c:	e037      	b.n	80041ae <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004144:	f003 0320 	and.w	r3, r3, #32
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2220      	movs	r2, #32
 8004152:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004154:	2320      	movs	r3, #32
 8004156:	e02a      	b.n	80041ae <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f240 523a 	movw	r2, #1338	; 0x53a
 8004160:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	061a      	lsls	r2, r3, #24
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	021b      	lsls	r3, r3, #8
 800416a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800416e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	0a1b      	lsrs	r3, r3, #8
 8004174:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004178:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	0e1b      	lsrs	r3, r3, #24
 800417e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004182:	601a      	str	r2, [r3, #0]
    scr++;
 8004184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004186:	3304      	adds	r3, #4
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	061a      	lsls	r2, r3, #24
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	021b      	lsls	r3, r3, #8
 8004192:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004196:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	0a1b      	lsrs	r3, r3, #8
 800419c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80041a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	0e1b      	lsrs	r3, r3, #24
 80041a6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80041a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041aa:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	373c      	adds	r7, #60	; 0x3c
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd90      	pop	{r4, r7, pc}

080041b6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b086      	sub	sp, #24
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d03f      	beq.n	8004250 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	e033      	b.n	800423e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fef9 	bl	8004fd2 <SDIO_ReadFIFO>
 80041e0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	0a1b      	lsrs	r3, r3, #8
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	3301      	adds	r3, #1
 8004204:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	3b01      	subs	r3, #1
 800420a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	0c1b      	lsrs	r3, r3, #16
 8004210:	b2da      	uxtb	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	3301      	adds	r3, #1
 800421a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	3b01      	subs	r3, #1
 8004220:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	0e1b      	lsrs	r3, r3, #24
 8004226:	b2da      	uxtb	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3301      	adds	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	3b01      	subs	r3, #1
 8004236:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3301      	adds	r3, #1
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2b07      	cmp	r3, #7
 8004242:	d9c8      	bls.n	80041d6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004250:	bf00      	nop
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d043      	beq.n	80042fa <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	e037      	b.n	80042e8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	3301      	adds	r3, #1
 8004282:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	3b01      	subs	r3, #1
 8004288:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	021a      	lsls	r2, r3, #8
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	4313      	orrs	r3, r2
 8004294:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3301      	adds	r3, #1
 800429a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	3b01      	subs	r3, #1
 80042a0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	041a      	lsls	r2, r3, #16
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60bb      	str	r3, [r7, #8]
      tmp++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	3301      	adds	r3, #1
 80042b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	3b01      	subs	r3, #1
 80042b8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	061a      	lsls	r2, r3, #24
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	3301      	adds	r3, #1
 80042ca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f107 0208 	add.w	r2, r7, #8
 80042da:	4611      	mov	r1, r2
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fe85 	bl	8004fec <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	3301      	adds	r3, #1
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	2b07      	cmp	r3, #7
 80042ec:	d9c4      	bls.n	8004278 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80042fa:	bf00      	nop
 80042fc:	3718      	adds	r7, #24
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e07b      	b.n	800440c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004318:	2b00      	cmp	r3, #0
 800431a:	d108      	bne.n	800432e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004324:	d009      	beq.n	800433a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	61da      	str	r2, [r3, #28]
 800432c:	e005      	b.n	800433a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d106      	bne.n	800435a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7fc fd8d 	bl	8000e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004370:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800438c:	431a      	orrs	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	431a      	orrs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043b4:	431a      	orrs	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043be:	ea42 0103 	orr.w	r1, r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	0c1b      	lsrs	r3, r3, #16
 80043d8:	f003 0104 	and.w	r1, r3, #4
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e0:	f003 0210 	and.w	r2, r3, #16
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	69da      	ldr	r2, [r3, #28]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	4613      	mov	r3, r2
 8004420:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_SPI_Transmit_DMA+0x20>
 8004430:	2302      	movs	r3, #2
 8004432:	e09b      	b.n	800456c <HAL_SPI_Transmit_DMA+0x158>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	d002      	beq.n	800444e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8004448:	2302      	movs	r3, #2
 800444a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800444c:	e089      	b.n	8004562 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <HAL_SPI_Transmit_DMA+0x46>
 8004454:	88fb      	ldrh	r3, [r7, #6]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d102      	bne.n	8004460 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800445e:	e080      	b.n	8004562 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2203      	movs	r2, #3
 8004464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	88fa      	ldrh	r2, [r7, #6]
 8004478:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	88fa      	ldrh	r2, [r7, #6]
 800447e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044a6:	d10f      	bne.n	80044c8 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044cc:	4a29      	ldr	r2, [pc, #164]	; (8004574 <HAL_SPI_Transmit_DMA+0x160>)
 80044ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044d4:	4a28      	ldr	r2, [pc, #160]	; (8004578 <HAL_SPI_Transmit_DMA+0x164>)
 80044d6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044dc:	4a27      	ldr	r2, [pc, #156]	; (800457c <HAL_SPI_Transmit_DMA+0x168>)
 80044de:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e4:	2200      	movs	r2, #0
 80044e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f0:	4619      	mov	r1, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	330c      	adds	r3, #12
 80044f8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004500:	f7fd fa98 	bl	8001a34 <HAL_DMA_Start_IT>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00c      	beq.n	8004524 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	f043 0210 	orr.w	r2, r3, #16
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004522:	e01e      	b.n	8004562 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	d007      	beq.n	8004542 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004540:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0220 	orr.w	r2, r2, #32
 8004550:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0202 	orr.w	r2, r2, #2
 8004560:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800456a:	7dfb      	ldrb	r3, [r7, #23]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	08004865 	.word	0x08004865
 8004578:	080047bd 	.word	0x080047bd
 800457c:	08004881 	.word	0x08004881

08004580 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	099b      	lsrs	r3, r3, #6
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10f      	bne.n	80045c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	099b      	lsrs	r3, r3, #6
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d004      	beq.n	80045c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
    return;
 80045c2:	e0d7      	b.n	8004774 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	085b      	lsrs	r3, r3, #1
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <HAL_SPI_IRQHandler+0x66>
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	09db      	lsrs	r3, r3, #7
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d004      	beq.n	80045e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	4798      	blx	r3
    return;
 80045e4:	e0c6      	b.n	8004774 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	095b      	lsrs	r3, r3, #5
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10c      	bne.n	800460c <HAL_SPI_IRQHandler+0x8c>
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	099b      	lsrs	r3, r3, #6
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d106      	bne.n	800460c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	0a1b      	lsrs	r3, r3, #8
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 80b4 	beq.w	8004774 <HAL_SPI_IRQHandler+0x1f4>
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	095b      	lsrs	r3, r3, #5
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80ad 	beq.w	8004774 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	099b      	lsrs	r3, r3, #6
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d023      	beq.n	800466e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b03      	cmp	r3, #3
 8004630:	d011      	beq.n	8004656 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004636:	f043 0204 	orr.w	r2, r3, #4
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	617b      	str	r3, [r7, #20]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	617b      	str	r3, [r7, #20]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	e00b      	b.n	800466e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004656:	2300      	movs	r3, #0
 8004658:	613b      	str	r3, [r7, #16]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	613b      	str	r3, [r7, #16]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	693b      	ldr	r3, [r7, #16]
        return;
 800466c:	e082      	b.n	8004774 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	095b      	lsrs	r3, r3, #5
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d014      	beq.n	80046a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467e:	f043 0201 	orr.w	r2, r3, #1
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004686:	2300      	movs	r3, #0
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	0a1b      	lsrs	r3, r3, #8
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00c      	beq.n	80046ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b4:	f043 0208 	orr.w	r2, r3, #8
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80046bc:	2300      	movs	r3, #0
 80046be:	60bb      	str	r3, [r7, #8]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	60bb      	str	r3, [r7, #8]
 80046c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d04f      	beq.n	8004772 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d104      	bne.n	80046fe <HAL_SPI_IRQHandler+0x17e>
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d034      	beq.n	8004768 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0203 	bic.w	r2, r2, #3
 800470c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d011      	beq.n	800473a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800471a:	4a18      	ldr	r2, [pc, #96]	; (800477c <HAL_SPI_IRQHandler+0x1fc>)
 800471c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004722:	4618      	mov	r0, r3
 8004724:	f7fd f9de 	bl	8001ae4 <HAL_DMA_Abort_IT>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004732:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800473e:	2b00      	cmp	r3, #0
 8004740:	d016      	beq.n	8004770 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004746:	4a0d      	ldr	r2, [pc, #52]	; (800477c <HAL_SPI_IRQHandler+0x1fc>)
 8004748:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800474e:	4618      	mov	r0, r3
 8004750:	f7fd f9c8 	bl	8001ae4 <HAL_DMA_Abort_IT>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004766:	e003      	b.n	8004770 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f81d 	bl	80047a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800476e:	e000      	b.n	8004772 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004770:	bf00      	nop
    return;
 8004772:	bf00      	nop
  }
}
 8004774:	3720      	adds	r7, #32
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	080048c1 	.word	0x080048c1

08004780 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047ca:	f7fc ff73 	bl	80016b4 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047de:	d03b      	beq.n	8004858 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0220 	bic.w	r2, r2, #32
 80047ee:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 0202 	bic.w	r2, r2, #2
 80047fe:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	2164      	movs	r1, #100	; 0x64
 8004804:	6978      	ldr	r0, [r7, #20]
 8004806:	f000 f8f7 	bl	80049f8 <SPI_EndRxTxTransaction>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004814:	f043 0220 	orr.w	r2, r3, #32
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	60fb      	str	r3, [r7, #12]
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	2200      	movs	r2, #0
 800483e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004850:	6978      	ldr	r0, [r7, #20]
 8004852:	f7ff ffa9 	bl	80047a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004856:	e002      	b.n	800485e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004858:	6978      	ldr	r0, [r7, #20]
 800485a:	f7ff ff91 	bl	8004780 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004870:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f7ff ff8e 	bl	8004794 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004878:	bf00      	nop
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0203 	bic.w	r2, r2, #3
 800489c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a2:	f043 0210 	orr.w	r2, r3, #16
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f7ff ff78 	bl	80047a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80048b8:	bf00      	nop
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048cc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f7ff ff64 	bl	80047a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80048e0:	bf00      	nop
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	4613      	mov	r3, r2
 80048f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80048f8:	f7fc fedc 	bl	80016b4 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	4413      	add	r3, r2
 8004906:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004908:	f7fc fed4 	bl	80016b4 <HAL_GetTick>
 800490c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800490e:	4b39      	ldr	r3, [pc, #228]	; (80049f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	015b      	lsls	r3, r3, #5
 8004914:	0d1b      	lsrs	r3, r3, #20
 8004916:	69fa      	ldr	r2, [r7, #28]
 8004918:	fb02 f303 	mul.w	r3, r2, r3
 800491c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800491e:	e054      	b.n	80049ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004926:	d050      	beq.n	80049ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004928:	f7fc fec4 	bl	80016b4 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	69fa      	ldr	r2, [r7, #28]
 8004934:	429a      	cmp	r2, r3
 8004936:	d902      	bls.n	800493e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d13d      	bne.n	80049ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800494c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004956:	d111      	bne.n	800497c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004960:	d004      	beq.n	800496c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800496a:	d107      	bne.n	800497c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800497a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004980:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004984:	d10f      	bne.n	80049a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e017      	b.n	80049ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	4013      	ands	r3, r2
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	bf0c      	ite	eq
 80049da:	2301      	moveq	r3, #1
 80049dc:	2300      	movne	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	461a      	mov	r2, r3
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d19b      	bne.n	8004920 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000000 	.word	0x20000000

080049f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b088      	sub	sp, #32
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a04:	4b1b      	ldr	r3, [pc, #108]	; (8004a74 <SPI_EndRxTxTransaction+0x7c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1b      	ldr	r2, [pc, #108]	; (8004a78 <SPI_EndRxTxTransaction+0x80>)
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	0d5b      	lsrs	r3, r3, #21
 8004a10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a14:	fb02 f303 	mul.w	r3, r2, r3
 8004a18:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a22:	d112      	bne.n	8004a4a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2180      	movs	r1, #128	; 0x80
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f7ff ff5a 	bl	80048e8 <SPI_WaitFlagStateUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d016      	beq.n	8004a68 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a3e:	f043 0220 	orr.w	r2, r3, #32
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e00f      	b.n	8004a6a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00a      	beq.n	8004a66 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a60:	2b80      	cmp	r3, #128	; 0x80
 8004a62:	d0f2      	beq.n	8004a4a <SPI_EndRxTxTransaction+0x52>
 8004a64:	e000      	b.n	8004a68 <SPI_EndRxTxTransaction+0x70>
        break;
 8004a66:	bf00      	nop
  }

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3718      	adds	r7, #24
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	20000000 	.word	0x20000000
 8004a78:	165e9f81 	.word	0x165e9f81

08004a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e041      	b.n	8004b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f839 	bl	8004b1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4610      	mov	r0, r2
 8004abc:	f000 f9ca 	bl	8004e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
	...

08004b30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d001      	beq.n	8004b48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e044      	b.n	8004bd2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68da      	ldr	r2, [r3, #12]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1e      	ldr	r2, [pc, #120]	; (8004be0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d018      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x6c>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b72:	d013      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x6c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a1a      	ldr	r2, [pc, #104]	; (8004be4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d00e      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x6c>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a19      	ldr	r2, [pc, #100]	; (8004be8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d009      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x6c>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a17      	ldr	r2, [pc, #92]	; (8004bec <HAL_TIM_Base_Start_IT+0xbc>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d004      	beq.n	8004b9c <HAL_TIM_Base_Start_IT+0x6c>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d111      	bne.n	8004bc0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b06      	cmp	r3, #6
 8004bac:	d010      	beq.n	8004bd0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f042 0201 	orr.w	r2, r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bbe:	e007      	b.n	8004bd0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40010000 	.word	0x40010000
 8004be4:	40000400 	.word	0x40000400
 8004be8:	40000800 	.word	0x40000800
 8004bec:	40000c00 	.word	0x40000c00
 8004bf0:	40014000 	.word	0x40014000

08004bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d122      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d11b      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 0202 	mvn.w	r2, #2
 8004c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f8ee 	bl	8004e18 <HAL_TIM_IC_CaptureCallback>
 8004c3c:	e005      	b.n	8004c4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f8e0 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f8f1 	bl	8004e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d122      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	d11b      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f06f 0204 	mvn.w	r2, #4
 8004c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f8c4 	bl	8004e18 <HAL_TIM_IC_CaptureCallback>
 8004c90:	e005      	b.n	8004c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f8b6 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f8c7 	bl	8004e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d122      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	f003 0308 	and.w	r3, r3, #8
 8004cbc:	2b08      	cmp	r3, #8
 8004cbe:	d11b      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f06f 0208 	mvn.w	r2, #8
 8004cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2204      	movs	r2, #4
 8004cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f89a 	bl	8004e18 <HAL_TIM_IC_CaptureCallback>
 8004ce4:	e005      	b.n	8004cf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 f88c 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f89d 	bl	8004e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b10      	cmp	r3, #16
 8004d04:	d122      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f003 0310 	and.w	r3, r3, #16
 8004d10:	2b10      	cmp	r3, #16
 8004d12:	d11b      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f06f 0210 	mvn.w	r2, #16
 8004d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2208      	movs	r2, #8
 8004d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f870 	bl	8004e18 <HAL_TIM_IC_CaptureCallback>
 8004d38:	e005      	b.n	8004d46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f862 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f873 	bl	8004e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d10e      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d107      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f06f 0201 	mvn.w	r2, #1
 8004d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f7fb febe 	bl	8000af4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d82:	2b80      	cmp	r3, #128	; 0x80
 8004d84:	d10e      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d90:	2b80      	cmp	r3, #128	; 0x80
 8004d92:	d107      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 f8e2 	bl	8004f68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b40      	cmp	r3, #64	; 0x40
 8004db0:	d10e      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbc:	2b40      	cmp	r3, #64	; 0x40
 8004dbe:	d107      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f838 	bl	8004e40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d10e      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0320 	and.w	r3, r3, #32
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d107      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0220 	mvn.w	r2, #32
 8004df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f8ac 	bl	8004f54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a34      	ldr	r2, [pc, #208]	; (8004f38 <TIM_Base_SetConfig+0xe4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00f      	beq.n	8004e8c <TIM_Base_SetConfig+0x38>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e72:	d00b      	beq.n	8004e8c <TIM_Base_SetConfig+0x38>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a31      	ldr	r2, [pc, #196]	; (8004f3c <TIM_Base_SetConfig+0xe8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d007      	beq.n	8004e8c <TIM_Base_SetConfig+0x38>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a30      	ldr	r2, [pc, #192]	; (8004f40 <TIM_Base_SetConfig+0xec>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d003      	beq.n	8004e8c <TIM_Base_SetConfig+0x38>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a2f      	ldr	r2, [pc, #188]	; (8004f44 <TIM_Base_SetConfig+0xf0>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d108      	bne.n	8004e9e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a25      	ldr	r2, [pc, #148]	; (8004f38 <TIM_Base_SetConfig+0xe4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d01b      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eac:	d017      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a22      	ldr	r2, [pc, #136]	; (8004f3c <TIM_Base_SetConfig+0xe8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d013      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a21      	ldr	r2, [pc, #132]	; (8004f40 <TIM_Base_SetConfig+0xec>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00f      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a20      	ldr	r2, [pc, #128]	; (8004f44 <TIM_Base_SetConfig+0xf0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00b      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a1f      	ldr	r2, [pc, #124]	; (8004f48 <TIM_Base_SetConfig+0xf4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d007      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a1e      	ldr	r2, [pc, #120]	; (8004f4c <TIM_Base_SetConfig+0xf8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d003      	beq.n	8004ede <TIM_Base_SetConfig+0x8a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a1d      	ldr	r2, [pc, #116]	; (8004f50 <TIM_Base_SetConfig+0xfc>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d108      	bne.n	8004ef0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a08      	ldr	r2, [pc, #32]	; (8004f38 <TIM_Base_SetConfig+0xe4>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d103      	bne.n	8004f24 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	691a      	ldr	r2, [r3, #16]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	615a      	str	r2, [r3, #20]
}
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40010000 	.word	0x40010000
 8004f3c:	40000400 	.word	0x40000400
 8004f40:	40000800 	.word	0x40000800
 8004f44:	40000c00 	.word	0x40000c00
 8004f48:	40014000 	.word	0x40014000
 8004f4c:	40014400 	.word	0x40014400
 8004f50:	40014800 	.word	0x40014800

08004f54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	b480      	push	{r7}
 8004f80:	b085      	sub	sp, #20
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
 8004f86:	f107 001c 	add.w	r0, r7, #28
 8004f8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004f92:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004f94:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8004f96:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8004f9a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8004f9e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8004fa2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8004fa6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8004fb6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	b004      	add	sp, #16
 8004fd0:	4770      	bx	lr

08004fd2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800500e:	b580      	push	{r7, lr}
 8005010:	b082      	sub	sp, #8
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2203      	movs	r2, #3
 800501a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800501c:	2002      	movs	r0, #2
 800501e:	f7fc fb55 	bl	80016cc <HAL_Delay>
  
  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0303 	and.w	r3, r3, #3
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005066:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800506c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005072:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005082:	f023 030f 	bic.w	r3, r3, #15
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	431a      	orrs	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	b2db      	uxtb	r3, r3
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b085      	sub	sp, #20
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
 80050be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3314      	adds	r3, #20
 80050c4:	461a      	mov	r2, r3
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	4413      	add	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
}  
 80050d0:	4618      	mov	r0, r3
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80050e6:	2300      	movs	r3, #0
 80050e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005102:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005108:	431a      	orrs	r2, r3
                       Data->DPSM);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800510e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005126:	2300      	movs	r3, #0

}
 8005128:	4618      	mov	r0, r3
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b088      	sub	sp, #32
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005142:	2310      	movs	r3, #16
 8005144:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005146:	2340      	movs	r3, #64	; 0x40
 8005148:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800514a:	2300      	movs	r3, #0
 800514c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800514e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005152:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005154:	f107 0308 	add.w	r3, r7, #8
 8005158:	4619      	mov	r1, r3
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff ff74 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005160:	f241 3288 	movw	r2, #5000	; 0x1388
 8005164:	2110      	movs	r1, #16
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 fa44 	bl	80055f4 <SDMMC_GetCmdResp1>
 800516c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800516e:	69fb      	ldr	r3, [r7, #28]
}
 8005170:	4618      	mov	r0, r3
 8005172:	3720      	adds	r7, #32
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005186:	2311      	movs	r3, #17
 8005188:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800518a:	2340      	movs	r3, #64	; 0x40
 800518c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800518e:	2300      	movs	r3, #0
 8005190:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005196:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005198:	f107 0308 	add.w	r3, r7, #8
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff ff52 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80051a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a8:	2111      	movs	r1, #17
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 fa22 	bl	80055f4 <SDMMC_GetCmdResp1>
 80051b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80051b2:	69fb      	ldr	r3, [r7, #28]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b088      	sub	sp, #32
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80051ca:	2312      	movs	r3, #18
 80051cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80051ce:	2340      	movs	r3, #64	; 0x40
 80051d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051d2:	2300      	movs	r3, #0
 80051d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80051d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051dc:	f107 0308 	add.w	r3, r7, #8
 80051e0:	4619      	mov	r1, r3
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7ff ff30 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80051e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ec:	2112      	movs	r1, #18
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fa00 	bl	80055f4 <SDMMC_GetCmdResp1>
 80051f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80051f6:	69fb      	ldr	r3, [r7, #28]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3720      	adds	r7, #32
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b088      	sub	sp, #32
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800520e:	2318      	movs	r3, #24
 8005210:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005212:	2340      	movs	r3, #64	; 0x40
 8005214:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005216:	2300      	movs	r3, #0
 8005218:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800521a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800521e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005220:	f107 0308 	add.w	r3, r7, #8
 8005224:	4619      	mov	r1, r3
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7ff ff0e 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800522c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005230:	2118      	movs	r1, #24
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f9de 	bl	80055f4 <SDMMC_GetCmdResp1>
 8005238:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800523a:	69fb      	ldr	r3, [r7, #28]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3720      	adds	r7, #32
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b088      	sub	sp, #32
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005252:	2319      	movs	r3, #25
 8005254:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005256:	2340      	movs	r3, #64	; 0x40
 8005258:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800525e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005262:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005264:	f107 0308 	add.w	r3, r7, #8
 8005268:	4619      	mov	r1, r3
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff feec 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005270:	f241 3288 	movw	r2, #5000	; 0x1388
 8005274:	2119      	movs	r1, #25
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f9bc 	bl	80055f4 <SDMMC_GetCmdResp1>
 800527c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800527e:	69fb      	ldr	r3, [r7, #28]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3720      	adds	r7, #32
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b088      	sub	sp, #32
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005294:	230c      	movs	r3, #12
 8005296:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005298:	2340      	movs	r3, #64	; 0x40
 800529a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800529c:	2300      	movs	r3, #0
 800529e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80052a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80052a6:	f107 0308 	add.w	r3, r7, #8
 80052aa:	4619      	mov	r1, r3
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f7ff fecb 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80052b2:	4a05      	ldr	r2, [pc, #20]	; (80052c8 <SDMMC_CmdStopTransfer+0x40>)
 80052b4:	210c      	movs	r1, #12
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f99c 	bl	80055f4 <SDMMC_GetCmdResp1>
 80052bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80052be:	69fb      	ldr	r3, [r7, #28]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3720      	adds	r7, #32
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	05f5e100 	.word	0x05f5e100

080052cc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08a      	sub	sp, #40	; 0x28
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80052dc:	2307      	movs	r3, #7
 80052de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80052e0:	2340      	movs	r3, #64	; 0x40
 80052e2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80052e4:	2300      	movs	r3, #0
 80052e6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80052e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052ec:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80052ee:	f107 0310 	add.w	r3, r7, #16
 80052f2:	4619      	mov	r1, r3
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f7ff fea7 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80052fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fe:	2107      	movs	r1, #7
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f977 	bl	80055f4 <SDMMC_GetCmdResp1>
 8005306:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8005308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800530a:	4618      	mov	r0, r3
 800530c:	3728      	adds	r7, #40	; 0x28
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b088      	sub	sp, #32
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8005322:	2300      	movs	r3, #0
 8005324:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800532a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800532e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005330:	f107 0308 	add.w	r3, r7, #8
 8005334:	4619      	mov	r1, r3
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7ff fe86 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f92d 	bl	800559c <SDMMC_GetCmdError>
 8005342:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005344:	69fb      	ldr	r3, [r7, #28]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3720      	adds	r7, #32
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b088      	sub	sp, #32
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005356:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800535a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800535c:	2308      	movs	r3, #8
 800535e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005360:	2340      	movs	r3, #64	; 0x40
 8005362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800536c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800536e:	f107 0308 	add.w	r3, r7, #8
 8005372:	4619      	mov	r1, r3
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f7ff fe67 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fb24 	bl	80059c8 <SDMMC_GetCmdResp7>
 8005380:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005382:	69fb      	ldr	r3, [r7, #28]
}
 8005384:	4618      	mov	r0, r3
 8005386:	3720      	adds	r7, #32
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b088      	sub	sp, #32
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800539a:	2337      	movs	r3, #55	; 0x37
 800539c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800539e:	2340      	movs	r3, #64	; 0x40
 80053a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80053a2:	2300      	movs	r3, #0
 80053a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80053a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80053ac:	f107 0308 	add.w	r3, r7, #8
 80053b0:	4619      	mov	r1, r3
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7ff fe48 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80053b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80053bc:	2137      	movs	r1, #55	; 0x37
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f918 	bl	80055f4 <SDMMC_GetCmdResp1>
 80053c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80053c6:	69fb      	ldr	r3, [r7, #28]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3720      	adds	r7, #32
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b088      	sub	sp, #32
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80053e6:	2329      	movs	r3, #41	; 0x29
 80053e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80053ea:	2340      	movs	r3, #64	; 0x40
 80053ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80053ee:	2300      	movs	r3, #0
 80053f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80053f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80053f8:	f107 0308 	add.w	r3, r7, #8
 80053fc:	4619      	mov	r1, r3
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7ff fe22 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 fa2b 	bl	8005860 <SDMMC_GetCmdResp3>
 800540a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800540c:	69fb      	ldr	r3, [r7, #28]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3720      	adds	r7, #32
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b088      	sub	sp, #32
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8005424:	2306      	movs	r3, #6
 8005426:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005428:	2340      	movs	r3, #64	; 0x40
 800542a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800542c:	2300      	movs	r3, #0
 800542e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005434:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005436:	f107 0308 	add.w	r3, r7, #8
 800543a:	4619      	mov	r1, r3
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f7ff fe03 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8005442:	f241 3288 	movw	r2, #5000	; 0x1388
 8005446:	2106      	movs	r1, #6
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f8d3 	bl	80055f4 <SDMMC_GetCmdResp1>
 800544e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005450:	69fb      	ldr	r3, [r7, #28]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3720      	adds	r7, #32
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b088      	sub	sp, #32
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005466:	2333      	movs	r3, #51	; 0x33
 8005468:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800546a:	2340      	movs	r3, #64	; 0x40
 800546c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800546e:	2300      	movs	r3, #0
 8005470:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005476:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005478:	f107 0308 	add.w	r3, r7, #8
 800547c:	4619      	mov	r1, r3
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7ff fde2 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005484:	f241 3288 	movw	r2, #5000	; 0x1388
 8005488:	2133      	movs	r1, #51	; 0x33
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f8b2 	bl	80055f4 <SDMMC_GetCmdResp1>
 8005490:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005492:	69fb      	ldr	r3, [r7, #28]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3720      	adds	r7, #32
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80054a8:	2302      	movs	r3, #2
 80054aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80054ac:	23c0      	movs	r3, #192	; 0xc0
 80054ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80054b0:	2300      	movs	r3, #0
 80054b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80054b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	4619      	mov	r1, r3
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f7ff fdc1 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f982 	bl	80057d0 <SDMMC_GetCmdResp2>
 80054cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80054ce:	69fb      	ldr	r3, [r7, #28]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3720      	adds	r7, #32
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80054e6:	2309      	movs	r3, #9
 80054e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80054ea:	23c0      	movs	r3, #192	; 0xc0
 80054ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80054ee:	2300      	movs	r3, #0
 80054f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80054f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054f8:	f107 0308 	add.w	r3, r7, #8
 80054fc:	4619      	mov	r1, r3
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7ff fda2 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f963 	bl	80057d0 <SDMMC_GetCmdResp2>
 800550a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800550c:	69fb      	ldr	r3, [r7, #28]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3720      	adds	r7, #32
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b088      	sub	sp, #32
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005524:	2303      	movs	r3, #3
 8005526:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005528:	2340      	movs	r3, #64	; 0x40
 800552a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005534:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005536:	f107 0308 	add.w	r3, r7, #8
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fd83 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	2103      	movs	r1, #3
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f9c8 	bl	80058dc <SDMMC_GetCmdResp6>
 800554c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800554e:	69fb      	ldr	r3, [r7, #28]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3720      	adds	r7, #32
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b088      	sub	sp, #32
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005566:	230d      	movs	r3, #13
 8005568:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800556a:	2340      	movs	r3, #64	; 0x40
 800556c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800556e:	2300      	movs	r3, #0
 8005570:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005576:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005578:	f107 0308 	add.w	r3, r7, #8
 800557c:	4619      	mov	r1, r3
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7ff fd62 	bl	8005048 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005584:	f241 3288 	movw	r2, #5000	; 0x1388
 8005588:	210d      	movs	r1, #13
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f832 	bl	80055f4 <SDMMC_GetCmdResp1>
 8005590:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005592:	69fb      	ldr	r3, [r7, #28]
}
 8005594:	4618      	mov	r0, r3
 8005596:	3720      	adds	r7, #32
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80055a4:	4b11      	ldr	r3, [pc, #68]	; (80055ec <SDMMC_GetCmdError+0x50>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a11      	ldr	r2, [pc, #68]	; (80055f0 <SDMMC_GetCmdError+0x54>)
 80055aa:	fba2 2303 	umull	r2, r3, r2, r3
 80055ae:	0a5b      	lsrs	r3, r3, #9
 80055b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b4:	fb02 f303 	mul.w	r3, r2, r3
 80055b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	1e5a      	subs	r2, r3, #1
 80055be:	60fa      	str	r2, [r7, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80055c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80055c8:	e009      	b.n	80055de <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f1      	beq.n	80055ba <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	22c5      	movs	r2, #197	; 0xc5
 80055da:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	20000000 	.word	0x20000000
 80055f0:	10624dd3 	.word	0x10624dd3

080055f4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	460b      	mov	r3, r1
 80055fe:	607a      	str	r2, [r7, #4]
 8005600:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005602:	4b70      	ldr	r3, [pc, #448]	; (80057c4 <SDMMC_GetCmdResp1+0x1d0>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a70      	ldr	r2, [pc, #448]	; (80057c8 <SDMMC_GetCmdResp1+0x1d4>)
 8005608:	fba2 2303 	umull	r2, r3, r2, r3
 800560c:	0a5a      	lsrs	r2, r3, #9
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	fb02 f303 	mul.w	r3, r2, r3
 8005614:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	1e5a      	subs	r2, r3, #1
 800561a:	61fa      	str	r2, [r7, #28]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005620:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005624:	e0c9      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800562a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0ef      	beq.n	8005616 <SDMMC_GetCmdResp1+0x22>
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1ea      	bne.n	8005616 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	d004      	beq.n	8005656 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2204      	movs	r2, #4
 8005650:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005652:	2304      	movs	r3, #4
 8005654:	e0b1      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d004      	beq.n	800566c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2201      	movs	r2, #1
 8005666:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005668:	2301      	movs	r3, #1
 800566a:	e0a6      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	22c5      	movs	r2, #197	; 0xc5
 8005670:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f7ff fd12 	bl	800509c <SDIO_GetCommandResponse>
 8005678:	4603      	mov	r3, r0
 800567a:	461a      	mov	r2, r3
 800567c:	7afb      	ldrb	r3, [r7, #11]
 800567e:	4293      	cmp	r3, r2
 8005680:	d001      	beq.n	8005686 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005682:	2301      	movs	r3, #1
 8005684:	e099      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005686:	2100      	movs	r1, #0
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f7ff fd14 	bl	80050b6 <SDIO_GetResponse>
 800568e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	4b4e      	ldr	r3, [pc, #312]	; (80057cc <SDMMC_GetCmdResp1+0x1d8>)
 8005694:	4013      	ands	r3, r2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800569a:	2300      	movs	r3, #0
 800569c:	e08d      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	da02      	bge.n	80056aa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80056a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056a8:	e087      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80056b4:	2340      	movs	r3, #64	; 0x40
 80056b6:	e080      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80056c2:	2380      	movs	r3, #128	; 0x80
 80056c4:	e079      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80056d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056d4:	e071      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d002      	beq.n	80056e6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80056e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056e4:	e069      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d002      	beq.n	80056f6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80056f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056f4:	e061      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005700:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005704:	e059      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005714:	e051      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d002      	beq.n	8005726 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005720:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005724:	e049      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d002      	beq.n	8005736 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005730:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005734:	e041      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005740:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005744:	e039      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005750:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005754:	e031      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d002      	beq.n	8005766 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005760:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005764:	e029      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005770:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005774:	e021      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d002      	beq.n	8005786 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005780:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005784:	e019      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005790:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005794:	e011      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80057a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80057a4:	e009      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f003 0308 	and.w	r3, r3, #8
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80057b0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80057b4:	e001      	b.n	80057ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80057b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3720      	adds	r7, #32
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20000000 	.word	0x20000000
 80057c8:	10624dd3 	.word	0x10624dd3
 80057cc:	fdffe008 	.word	0xfdffe008

080057d0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80057d8:	4b1f      	ldr	r3, [pc, #124]	; (8005858 <SDMMC_GetCmdResp2+0x88>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a1f      	ldr	r2, [pc, #124]	; (800585c <SDMMC_GetCmdResp2+0x8c>)
 80057de:	fba2 2303 	umull	r2, r3, r2, r3
 80057e2:	0a5b      	lsrs	r3, r3, #9
 80057e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e8:	fb02 f303 	mul.w	r3, r2, r3
 80057ec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	1e5a      	subs	r2, r3, #1
 80057f2:	60fa      	str	r2, [r7, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d102      	bne.n	80057fe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80057f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80057fc:	e026      	b.n	800584c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005802:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0ef      	beq.n	80057ee <SDMMC_GetCmdResp2+0x1e>
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1ea      	bne.n	80057ee <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800581c:	f003 0304 	and.w	r3, r3, #4
 8005820:	2b00      	cmp	r3, #0
 8005822:	d004      	beq.n	800582e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2204      	movs	r2, #4
 8005828:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800582a:	2304      	movs	r3, #4
 800582c:	e00e      	b.n	800584c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	d004      	beq.n	8005844 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005840:	2301      	movs	r3, #1
 8005842:	e003      	b.n	800584c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	22c5      	movs	r2, #197	; 0xc5
 8005848:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	20000000 	.word	0x20000000
 800585c:	10624dd3 	.word	0x10624dd3

08005860 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005868:	4b1a      	ldr	r3, [pc, #104]	; (80058d4 <SDMMC_GetCmdResp3+0x74>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1a      	ldr	r2, [pc, #104]	; (80058d8 <SDMMC_GetCmdResp3+0x78>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0a5b      	lsrs	r3, r3, #9
 8005874:	f241 3288 	movw	r2, #5000	; 0x1388
 8005878:	fb02 f303 	mul.w	r3, r2, r3
 800587c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	1e5a      	subs	r2, r3, #1
 8005882:	60fa      	str	r2, [r7, #12]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d102      	bne.n	800588e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005888:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800588c:	e01b      	b.n	80058c6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005892:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0ef      	beq.n	800587e <SDMMC_GetCmdResp3+0x1e>
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1ea      	bne.n	800587e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d004      	beq.n	80058be <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2204      	movs	r2, #4
 80058b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80058ba:	2304      	movs	r3, #4
 80058bc:	e003      	b.n	80058c6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	22c5      	movs	r2, #197	; 0xc5
 80058c2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	20000000 	.word	0x20000000
 80058d8:	10624dd3 	.word	0x10624dd3

080058dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	460b      	mov	r3, r1
 80058e6:	607a      	str	r2, [r7, #4]
 80058e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80058ea:	4b35      	ldr	r3, [pc, #212]	; (80059c0 <SDMMC_GetCmdResp6+0xe4>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a35      	ldr	r2, [pc, #212]	; (80059c4 <SDMMC_GetCmdResp6+0xe8>)
 80058f0:	fba2 2303 	umull	r2, r3, r2, r3
 80058f4:	0a5b      	lsrs	r3, r3, #9
 80058f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058fa:	fb02 f303 	mul.w	r3, r2, r3
 80058fe:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	1e5a      	subs	r2, r3, #1
 8005904:	61fa      	str	r2, [r7, #28]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d102      	bne.n	8005910 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800590a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800590e:	e052      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005914:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0ef      	beq.n	8005900 <SDMMC_GetCmdResp6+0x24>
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1ea      	bne.n	8005900 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b00      	cmp	r3, #0
 8005934:	d004      	beq.n	8005940 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2204      	movs	r2, #4
 800593a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800593c:	2304      	movs	r3, #4
 800593e:	e03a      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	2b00      	cmp	r3, #0
 800594a:	d004      	beq.n	8005956 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005952:	2301      	movs	r3, #1
 8005954:	e02f      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7ff fba0 	bl	800509c <SDIO_GetCommandResponse>
 800595c:	4603      	mov	r3, r0
 800595e:	461a      	mov	r2, r3
 8005960:	7afb      	ldrb	r3, [r7, #11]
 8005962:	4293      	cmp	r3, r2
 8005964:	d001      	beq.n	800596a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005966:	2301      	movs	r3, #1
 8005968:	e025      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	22c5      	movs	r2, #197	; 0xc5
 800596e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005970:	2100      	movs	r1, #0
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f7ff fb9f 	bl	80050b6 <SDIO_GetResponse>
 8005978:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d106      	bne.n	8005992 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	0c1b      	lsrs	r3, r3, #16
 8005988:	b29a      	uxth	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800598e:	2300      	movs	r3, #0
 8005990:	e011      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d002      	beq.n	80059a2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800599c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059a0:	e009      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d002      	beq.n	80059b2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80059ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059b0:	e001      	b.n	80059b6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80059b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3720      	adds	r7, #32
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	20000000 	.word	0x20000000
 80059c4:	10624dd3 	.word	0x10624dd3

080059c8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80059d0:	4b22      	ldr	r3, [pc, #136]	; (8005a5c <SDMMC_GetCmdResp7+0x94>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a22      	ldr	r2, [pc, #136]	; (8005a60 <SDMMC_GetCmdResp7+0x98>)
 80059d6:	fba2 2303 	umull	r2, r3, r2, r3
 80059da:	0a5b      	lsrs	r3, r3, #9
 80059dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e0:	fb02 f303 	mul.w	r3, r2, r3
 80059e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	1e5a      	subs	r2, r3, #1
 80059ea:	60fa      	str	r2, [r7, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d102      	bne.n	80059f6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80059f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80059f4:	e02c      	b.n	8005a50 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0ef      	beq.n	80059e6 <SDMMC_GetCmdResp7+0x1e>
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1ea      	bne.n	80059e6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d004      	beq.n	8005a26 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005a22:	2304      	movs	r3, #4
 8005a24:	e014      	b.n	8005a50 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d004      	beq.n	8005a3c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e009      	b.n	8005a50 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2240      	movs	r2, #64	; 0x40
 8005a4c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005a4e:	2300      	movs	r3, #0
  
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	20000000 	.word	0x20000000
 8005a60:	10624dd3 	.word	0x10624dd3

08005a64 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005a68:	4904      	ldr	r1, [pc, #16]	; (8005a7c <MX_FATFS_Init+0x18>)
 8005a6a:	4805      	ldr	r0, [pc, #20]	; (8005a80 <MX_FATFS_Init+0x1c>)
 8005a6c:	f002 ff9e 	bl	80089ac <FATFS_LinkDriver>
 8005a70:	4603      	mov	r3, r0
 8005a72:	461a      	mov	r2, r3
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <MX_FATFS_Init+0x20>)
 8005a76:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005a78:	bf00      	nop
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	2000550c 	.word	0x2000550c
 8005a80:	0800f6b0 	.word	0x0800f6b0
 8005a84:	20005508 	.word	0x20005508

08005a88 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005a8c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005aa2:	f000 f896 	bl	8005bd2 <BSP_SD_IsDetected>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d001      	beq.n	8005ab0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e012      	b.n	8005ad6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8005ab0:	480b      	ldr	r0, [pc, #44]	; (8005ae0 <BSP_SD_Init+0x48>)
 8005ab2:	f7fd f8f7 	bl	8002ca4 <HAL_SD_Init>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8005aba:	79fb      	ldrb	r3, [r7, #7]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d109      	bne.n	8005ad4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8005ac0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005ac4:	4806      	ldr	r0, [pc, #24]	; (8005ae0 <BSP_SD_Init+0x48>)
 8005ac6:	f7fd fec3 	bl	8003850 <HAL_SD_ConfigWideBusOperation>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8005ad4:	79fb      	ldrb	r3, [r7, #7]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3708      	adds	r7, #8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	200000a8 	.word	0x200000a8

08005ae4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	68f9      	ldr	r1, [r7, #12]
 8005afa:	4806      	ldr	r0, [pc, #24]	; (8005b14 <BSP_SD_ReadBlocks_DMA+0x30>)
 8005afc:	f7fd f980 	bl	8002e00 <HAL_SD_ReadBlocks_DMA>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	200000a8 	.word	0x200000a8

08005b18 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	68f9      	ldr	r1, [r7, #12]
 8005b2e:	4806      	ldr	r0, [pc, #24]	; (8005b48 <BSP_SD_WriteBlocks_DMA+0x30>)
 8005b30:	f7fd fa48 	bl	8002fc4 <HAL_SD_WriteBlocks_DMA>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	200000a8 	.word	0x200000a8

08005b4c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005b50:	4805      	ldr	r0, [pc, #20]	; (8005b68 <BSP_SD_GetCardState+0x1c>)
 8005b52:	f7fd ff17 	bl	8003984 <HAL_SD_GetCardState>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b04      	cmp	r3, #4
 8005b5a:	bf14      	ite	ne
 8005b5c:	2301      	movne	r3, #1
 8005b5e:	2300      	moveq	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	200000a8 	.word	0x200000a8

08005b6c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005b74:	6879      	ldr	r1, [r7, #4]
 8005b76:	4803      	ldr	r0, [pc, #12]	; (8005b84 <BSP_SD_GetCardInfo+0x18>)
 8005b78:	f7fd fe3e 	bl	80037f8 <HAL_SD_GetCardInfo>
}
 8005b7c:	bf00      	nop
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	200000a8 	.word	0x200000a8

08005b88 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8005b90:	f000 f818 	bl	8005bc4 <BSP_SD_AbortCallback>
}
 8005b94:	bf00      	nop
 8005b96:	3708      	adds	r7, #8
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8005ba4:	f000 f998 	bl	8005ed8 <BSP_SD_WriteCpltCallback>
}
 8005ba8:	bf00      	nop
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8005bb8:	f000 f9a0 	bl	8005efc <BSP_SD_ReadCpltCallback>
}
 8005bbc:	bf00      	nop
 8005bbe:	3708      	adds	r7, #8
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0

}
 8005bc8:	bf00      	nop
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	b2db      	uxtb	r3, r3
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8005bf4:	f002 ffe0 	bl	8008bb8 <osKernelGetTickCount>
 8005bf8:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8005bfa:	e006      	b.n	8005c0a <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005bfc:	f7ff ffa6 	bl	8005b4c <BSP_SD_GetCardState>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e009      	b.n	8005c1e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8005c0a:	f002 ffd5 	bl	8008bb8 <osKernelGetTickCount>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d8f0      	bhi.n	8005bfc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8005c1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
	...

08005c28 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	4603      	mov	r3, r0
 8005c30:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8005c32:	4b0b      	ldr	r3, [pc, #44]	; (8005c60 <SD_CheckStatus+0x38>)
 8005c34:	2201      	movs	r2, #1
 8005c36:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005c38:	f7ff ff88 	bl	8005b4c <BSP_SD_GetCardState>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d107      	bne.n	8005c52 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8005c42:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <SD_CheckStatus+0x38>)
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	f023 0301 	bic.w	r3, r3, #1
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <SD_CheckStatus+0x38>)
 8005c50:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005c52:	4b03      	ldr	r3, [pc, #12]	; (8005c60 <SD_CheckStatus+0x38>)
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	b2db      	uxtb	r3, r3
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3708      	adds	r7, #8
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	20000021 	.word	0x20000021

08005c64 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8005c6e:	4b1c      	ldr	r3, [pc, #112]	; (8005ce0 <SD_initialize+0x7c>)
 8005c70:	2201      	movs	r2, #1
 8005c72:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8005c74:	f002 ff58 	bl	8008b28 <osKernelGetState>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d129      	bne.n	8005cd2 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8005c7e:	f7ff ff0b 	bl	8005a98 <BSP_SD_Init>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d107      	bne.n	8005c98 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8005c88:	79fb      	ldrb	r3, [r7, #7]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7ff ffcc 	bl	8005c28 <SD_CheckStatus>
 8005c90:	4603      	mov	r3, r0
 8005c92:	461a      	mov	r2, r3
 8005c94:	4b12      	ldr	r3, [pc, #72]	; (8005ce0 <SD_initialize+0x7c>)
 8005c96:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8005c98:	4b11      	ldr	r3, [pc, #68]	; (8005ce0 <SD_initialize+0x7c>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d017      	beq.n	8005cd2 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8005ca2:	4b10      	ldr	r3, [pc, #64]	; (8005ce4 <SD_initialize+0x80>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d107      	bne.n	8005cba <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8005caa:	2200      	movs	r2, #0
 8005cac:	2102      	movs	r1, #2
 8005cae:	200a      	movs	r0, #10
 8005cb0:	f003 f988 	bl	8008fc4 <osMessageQueueNew>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	4a0b      	ldr	r2, [pc, #44]	; (8005ce4 <SD_initialize+0x80>)
 8005cb8:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 8005cba:	4b0a      	ldr	r3, [pc, #40]	; (8005ce4 <SD_initialize+0x80>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d107      	bne.n	8005cd2 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8005cc2:	4b07      	ldr	r3, [pc, #28]	; (8005ce0 <SD_initialize+0x7c>)
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	f043 0301 	orr.w	r3, r3, #1
 8005ccc:	b2da      	uxtb	r2, r3
 8005cce:	4b04      	ldr	r3, [pc, #16]	; (8005ce0 <SD_initialize+0x7c>)
 8005cd0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8005cd2:	4b03      	ldr	r3, [pc, #12]	; (8005ce0 <SD_initialize+0x7c>)
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	b2db      	uxtb	r3, r3
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	20000021 	.word	0x20000021
 8005ce4:	2000436c 	.word	0x2000436c

08005ce8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	4603      	mov	r3, r0
 8005cf0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff ff97 	bl	8005c28 <SD_CheckStatus>
 8005cfa:	4603      	mov	r3, r0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3708      	adds	r7, #8
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b088      	sub	sp, #32
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60b9      	str	r1, [r7, #8]
 8005d0c:	607a      	str	r2, [r7, #4]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4603      	mov	r3, r0
 8005d12:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005d18:	f247 5030 	movw	r0, #30000	; 0x7530
 8005d1c:	f7ff ff66 	bl	8005bec <SD_CheckStatusWithTimeout>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	da01      	bge.n	8005d2a <SD_read+0x26>
  {
    return res;
 8005d26:	7ffb      	ldrb	r3, [r7, #31]
 8005d28:	e02f      	b.n	8005d8a <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	68b8      	ldr	r0, [r7, #8]
 8005d30:	f7ff fed8 	bl	8005ae4 <BSP_SD_ReadBlocks_DMA>
 8005d34:	4603      	mov	r3, r0
 8005d36:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8005d38:	7fbb      	ldrb	r3, [r7, #30]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d124      	bne.n	8005d88 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8005d3e:	4b15      	ldr	r3, [pc, #84]	; (8005d94 <SD_read+0x90>)
 8005d40:	6818      	ldr	r0, [r3, #0]
 8005d42:	f107 0112 	add.w	r1, r7, #18
 8005d46:	f247 5330 	movw	r3, #30000	; 0x7530
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f003 fa0e 	bl	800916c <osMessageQueueGet>
 8005d50:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d117      	bne.n	8005d88 <SD_read+0x84>
 8005d58:	8a7b      	ldrh	r3, [r7, #18]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d114      	bne.n	8005d88 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8005d5e:	f002 ff2b 	bl	8008bb8 <osKernelGetTickCount>
 8005d62:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8005d64:	e007      	b.n	8005d76 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005d66:	f7ff fef1 	bl	8005b4c <BSP_SD_GetCardState>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d102      	bne.n	8005d76 <SD_read+0x72>
              {
                res = RES_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8005d74:	e008      	b.n	8005d88 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8005d76:	f002 ff1f 	bl	8008bb8 <osKernelGetTickCount>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	f247 522f 	movw	r2, #29999	; 0x752f
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d9ee      	bls.n	8005d66 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8005d88:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3720      	adds	r7, #32
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	2000436c 	.word	0x2000436c

08005d98 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b088      	sub	sp, #32
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60b9      	str	r1, [r7, #8]
 8005da0:	607a      	str	r2, [r7, #4]
 8005da2:	603b      	str	r3, [r7, #0]
 8005da4:	4603      	mov	r3, r0
 8005da6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005dac:	f247 5030 	movw	r0, #30000	; 0x7530
 8005db0:	f7ff ff1c 	bl	8005bec <SD_CheckStatusWithTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	da01      	bge.n	8005dbe <SD_write+0x26>
  {
    return res;
 8005dba:	7ffb      	ldrb	r3, [r7, #31]
 8005dbc:	e02d      	b.n	8005e1a <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	6879      	ldr	r1, [r7, #4]
 8005dc2:	68b8      	ldr	r0, [r7, #8]
 8005dc4:	f7ff fea8 	bl	8005b18 <BSP_SD_WriteBlocks_DMA>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d124      	bne.n	8005e18 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8005dce:	4b15      	ldr	r3, [pc, #84]	; (8005e24 <SD_write+0x8c>)
 8005dd0:	6818      	ldr	r0, [r3, #0]
 8005dd2:	f107 0112 	add.w	r1, r7, #18
 8005dd6:	f247 5330 	movw	r3, #30000	; 0x7530
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f003 f9c6 	bl	800916c <osMessageQueueGet>
 8005de0:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d117      	bne.n	8005e18 <SD_write+0x80>
 8005de8:	8a7b      	ldrh	r3, [r7, #18]
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d114      	bne.n	8005e18 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8005dee:	f002 fee3 	bl	8008bb8 <osKernelGetTickCount>
 8005df2:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8005df4:	e007      	b.n	8005e06 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005df6:	f7ff fea9 	bl	8005b4c <BSP_SD_GetCardState>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d102      	bne.n	8005e06 <SD_write+0x6e>
          {
            res = RES_OK;
 8005e00:	2300      	movs	r3, #0
 8005e02:	77fb      	strb	r3, [r7, #31]
            break;
 8005e04:	e008      	b.n	8005e18 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8005e06:	f002 fed7 	bl	8008bb8 <osKernelGetTickCount>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	f247 522f 	movw	r2, #29999	; 0x752f
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d9ee      	bls.n	8005df6 <SD_write+0x5e>
    }

  }
#endif

  return res;
 8005e18:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3720      	adds	r7, #32
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	2000436c 	.word	0x2000436c

08005e28 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08c      	sub	sp, #48	; 0x30
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	4603      	mov	r3, r0
 8005e30:	603a      	str	r2, [r7, #0]
 8005e32:	71fb      	strb	r3, [r7, #7]
 8005e34:	460b      	mov	r3, r1
 8005e36:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005e3e:	4b25      	ldr	r3, [pc, #148]	; (8005ed4 <SD_ioctl+0xac>)
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	f003 0301 	and.w	r3, r3, #1
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <SD_ioctl+0x28>
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e03c      	b.n	8005eca <SD_ioctl+0xa2>

  switch (cmd)
 8005e50:	79bb      	ldrb	r3, [r7, #6]
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d834      	bhi.n	8005ec0 <SD_ioctl+0x98>
 8005e56:	a201      	add	r2, pc, #4	; (adr r2, 8005e5c <SD_ioctl+0x34>)
 8005e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5c:	08005e6d 	.word	0x08005e6d
 8005e60:	08005e75 	.word	0x08005e75
 8005e64:	08005e8d 	.word	0x08005e8d
 8005e68:	08005ea7 	.word	0x08005ea7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005e72:	e028      	b.n	8005ec6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8005e74:	f107 030c 	add.w	r3, r7, #12
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff fe77 	bl	8005b6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005e84:	2300      	movs	r3, #0
 8005e86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005e8a:	e01c      	b.n	8005ec6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005e8c:	f107 030c 	add.w	r3, r7, #12
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff fe6b 	bl	8005b6c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005ea4:	e00f      	b.n	8005ec6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005ea6:	f107 030c 	add.w	r3, r7, #12
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff fe5e 	bl	8005b6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb2:	0a5a      	lsrs	r2, r3, #9
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005ebe:	e002      	b.n	8005ec6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8005ec0:	2304      	movs	r3, #4
 8005ec2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8005ec6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3730      	adds	r7, #48	; 0x30
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000021 	.word	0x20000021

08005ed8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 8005ede:	2302      	movs	r3, #2
 8005ee0:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8005ee2:	4b05      	ldr	r3, [pc, #20]	; (8005ef8 <BSP_SD_WriteCpltCallback+0x20>)
 8005ee4:	6818      	ldr	r0, [r3, #0]
 8005ee6:	1db9      	adds	r1, r7, #6
 8005ee8:	2300      	movs	r3, #0
 8005eea:	2200      	movs	r2, #0
 8005eec:	f003 f8de 	bl	80090ac <osMessageQueuePut>
#endif
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	2000436c 	.word	0x2000436c

08005efc <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8005f02:	2301      	movs	r3, #1
 8005f04:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8005f06:	4b05      	ldr	r3, [pc, #20]	; (8005f1c <BSP_SD_ReadCpltCallback+0x20>)
 8005f08:	6818      	ldr	r0, [r3, #0]
 8005f0a:	1db9      	adds	r1, r7, #6
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f003 f8cc 	bl	80090ac <osMessageQueuePut>
#endif
}
 8005f14:	bf00      	nop
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	2000436c 	.word	0x2000436c

08005f20 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	4603      	mov	r3, r0
 8005f28:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	4a08      	ldr	r2, [pc, #32]	; (8005f50 <disk_status+0x30>)
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	4413      	add	r3, r2
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	79fa      	ldrb	r2, [r7, #7]
 8005f38:	4905      	ldr	r1, [pc, #20]	; (8005f50 <disk_status+0x30>)
 8005f3a:	440a      	add	r2, r1
 8005f3c:	7a12      	ldrb	r2, [r2, #8]
 8005f3e:	4610      	mov	r0, r2
 8005f40:	4798      	blx	r3
 8005f42:	4603      	mov	r3, r0
 8005f44:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	20004398 	.word	0x20004398

08005f54 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005f62:	79fb      	ldrb	r3, [r7, #7]
 8005f64:	4a0d      	ldr	r2, [pc, #52]	; (8005f9c <disk_initialize+0x48>)
 8005f66:	5cd3      	ldrb	r3, [r2, r3]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d111      	bne.n	8005f90 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005f6c:	79fb      	ldrb	r3, [r7, #7]
 8005f6e:	4a0b      	ldr	r2, [pc, #44]	; (8005f9c <disk_initialize+0x48>)
 8005f70:	2101      	movs	r1, #1
 8005f72:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	4a09      	ldr	r2, [pc, #36]	; (8005f9c <disk_initialize+0x48>)
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	79fa      	ldrb	r2, [r7, #7]
 8005f82:	4906      	ldr	r1, [pc, #24]	; (8005f9c <disk_initialize+0x48>)
 8005f84:	440a      	add	r2, r1
 8005f86:	7a12      	ldrb	r2, [r2, #8]
 8005f88:	4610      	mov	r0, r2
 8005f8a:	4798      	blx	r3
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20004398 	.word	0x20004398

08005fa0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005fa0:	b590      	push	{r4, r7, lr}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60b9      	str	r1, [r7, #8]
 8005fa8:	607a      	str	r2, [r7, #4]
 8005faa:	603b      	str	r3, [r7, #0]
 8005fac:	4603      	mov	r3, r0
 8005fae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	4a0a      	ldr	r2, [pc, #40]	; (8005fdc <disk_read+0x3c>)
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4413      	add	r3, r2
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	689c      	ldr	r4, [r3, #8]
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
 8005fbe:	4a07      	ldr	r2, [pc, #28]	; (8005fdc <disk_read+0x3c>)
 8005fc0:	4413      	add	r3, r2
 8005fc2:	7a18      	ldrb	r0, [r3, #8]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	68b9      	ldr	r1, [r7, #8]
 8005fca:	47a0      	blx	r4
 8005fcc:	4603      	mov	r3, r0
 8005fce:	75fb      	strb	r3, [r7, #23]
  return res;
 8005fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	371c      	adds	r7, #28
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd90      	pop	{r4, r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	20004398 	.word	0x20004398

08005fe0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005fe0:	b590      	push	{r4, r7, lr}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60b9      	str	r1, [r7, #8]
 8005fe8:	607a      	str	r2, [r7, #4]
 8005fea:	603b      	str	r3, [r7, #0]
 8005fec:	4603      	mov	r3, r0
 8005fee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005ff0:	7bfb      	ldrb	r3, [r7, #15]
 8005ff2:	4a0a      	ldr	r2, [pc, #40]	; (800601c <disk_write+0x3c>)
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	68dc      	ldr	r4, [r3, #12]
 8005ffc:	7bfb      	ldrb	r3, [r7, #15]
 8005ffe:	4a07      	ldr	r2, [pc, #28]	; (800601c <disk_write+0x3c>)
 8006000:	4413      	add	r3, r2
 8006002:	7a18      	ldrb	r0, [r3, #8]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	68b9      	ldr	r1, [r7, #8]
 800600a:	47a0      	blx	r4
 800600c:	4603      	mov	r3, r0
 800600e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006010:	7dfb      	ldrb	r3, [r7, #23]
}
 8006012:	4618      	mov	r0, r3
 8006014:	371c      	adds	r7, #28
 8006016:	46bd      	mov	sp, r7
 8006018:	bd90      	pop	{r4, r7, pc}
 800601a:	bf00      	nop
 800601c:	20004398 	.word	0x20004398

08006020 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	4603      	mov	r3, r0
 8006028:	603a      	str	r2, [r7, #0]
 800602a:	71fb      	strb	r3, [r7, #7]
 800602c:	460b      	mov	r3, r1
 800602e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006030:	79fb      	ldrb	r3, [r7, #7]
 8006032:	4a09      	ldr	r2, [pc, #36]	; (8006058 <disk_ioctl+0x38>)
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	79fa      	ldrb	r2, [r7, #7]
 800603e:	4906      	ldr	r1, [pc, #24]	; (8006058 <disk_ioctl+0x38>)
 8006040:	440a      	add	r2, r1
 8006042:	7a10      	ldrb	r0, [r2, #8]
 8006044:	79b9      	ldrb	r1, [r7, #6]
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	4798      	blx	r3
 800604a:	4603      	mov	r3, r0
 800604c:	73fb      	strb	r3, [r7, #15]
  return res;
 800604e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006050:	4618      	mov	r0, r3
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	20004398 	.word	0x20004398

0800605c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	3301      	adds	r3, #1
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800606c:	89fb      	ldrh	r3, [r7, #14]
 800606e:	021b      	lsls	r3, r3, #8
 8006070:	b21a      	sxth	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	b21b      	sxth	r3, r3
 8006078:	4313      	orrs	r3, r2
 800607a:	b21b      	sxth	r3, r3
 800607c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800607e:	89fb      	ldrh	r3, [r7, #14]
}
 8006080:	4618      	mov	r0, r3
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3303      	adds	r3, #3
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	021b      	lsls	r3, r3, #8
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	3202      	adds	r2, #2
 80060a4:	7812      	ldrb	r2, [r2, #0]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	021b      	lsls	r3, r3, #8
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	3201      	adds	r2, #1
 80060b2:	7812      	ldrb	r2, [r2, #0]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	021b      	lsls	r3, r3, #8
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	7812      	ldrb	r2, [r2, #0]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
	return rv;
 80060c4:	68fb      	ldr	r3, [r7, #12]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	460b      	mov	r3, r1
 80060dc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	887a      	ldrh	r2, [r7, #2]
 80060e6:	b2d2      	uxtb	r2, r2
 80060e8:	701a      	strb	r2, [r3, #0]
 80060ea:	887b      	ldrh	r3, [r7, #2]
 80060ec:	0a1b      	lsrs	r3, r3, #8
 80060ee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	1c5a      	adds	r2, r3, #1
 80060f4:	607a      	str	r2, [r7, #4]
 80060f6:	887a      	ldrh	r2, [r7, #2]
 80060f8:	b2d2      	uxtb	r2, r2
 80060fa:	701a      	strb	r2, [r3, #0]
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	1c5a      	adds	r2, r3, #1
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	b2d2      	uxtb	r2, r2
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	0a1b      	lsrs	r3, r3, #8
 8006122:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	1c5a      	adds	r2, r3, #1
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	701a      	strb	r2, [r3, #0]
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	0a1b      	lsrs	r3, r3, #8
 8006134:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	1c5a      	adds	r2, r3, #1
 800613a:	607a      	str	r2, [r7, #4]
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	b2d2      	uxtb	r2, r2
 8006140:	701a      	strb	r2, [r3, #0]
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	0a1b      	lsrs	r3, r3, #8
 8006146:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	607a      	str	r2, [r7, #4]
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	b2d2      	uxtb	r2, r2
 8006152:	701a      	strb	r2, [r3, #0]
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00d      	beq.n	8006196 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	1c53      	adds	r3, r2, #1
 800617e:	613b      	str	r3, [r7, #16]
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	1c59      	adds	r1, r3, #1
 8006184:	6179      	str	r1, [r7, #20]
 8006186:	7812      	ldrb	r2, [r2, #0]
 8006188:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3b01      	subs	r3, #1
 800618e:	607b      	str	r3, [r7, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1f1      	bne.n	800617a <mem_cpy+0x1a>
	}
}
 8006196:	bf00      	nop
 8006198:	371c      	adds	r7, #28
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80061a2:	b480      	push	{r7}
 80061a4:	b087      	sub	sp, #28
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	60f8      	str	r0, [r7, #12]
 80061aa:	60b9      	str	r1, [r7, #8]
 80061ac:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	617a      	str	r2, [r7, #20]
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	607b      	str	r3, [r7, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f3      	bne.n	80061b2 <mem_set+0x10>
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	371c      	adds	r7, #28
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80061d8:	b480      	push	{r7}
 80061da:	b089      	sub	sp, #36	; 0x24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	61fb      	str	r3, [r7, #28]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	61fa      	str	r2, [r7, #28]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	4619      	mov	r1, r3
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	1c5a      	adds	r2, r3, #1
 80061fe:	61ba      	str	r2, [r7, #24]
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	1acb      	subs	r3, r1, r3
 8006204:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	3b01      	subs	r3, #1
 800620a:	607b      	str	r3, [r7, #4]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <mem_cmp+0x40>
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0eb      	beq.n	80061f0 <mem_cmp+0x18>

	return r;
 8006218:	697b      	ldr	r3, [r7, #20]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3724      	adds	r7, #36	; 0x24
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006226:	b480      	push	{r7}
 8006228:	b083      	sub	sp, #12
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
 800622e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006230:	e002      	b.n	8006238 <chk_chr+0x12>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	3301      	adds	r3, #1
 8006236:	607b      	str	r3, [r7, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d005      	beq.n	800624c <chk_chr+0x26>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	461a      	mov	r2, r3
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	4293      	cmp	r3, r2
 800624a:	d1f2      	bne.n	8006232 <chk_chr+0xc>
	return *str;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	781b      	ldrb	r3, [r3, #0]
}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d009      	beq.n	800627e <lock_fs+0x22>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	4618      	mov	r0, r3
 8006270:	f002 fbd2 	bl	8008a18 <ff_req_grant>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <lock_fs+0x22>
 800627a:	2301      	movs	r3, #1
 800627c:	e000      	b.n	8006280 <lock_fs+0x24>
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3708      	adds	r7, #8
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	460b      	mov	r3, r1
 8006292:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00d      	beq.n	80062b6 <unlock_fs+0x2e>
 800629a:	78fb      	ldrb	r3, [r7, #3]
 800629c:	2b0c      	cmp	r3, #12
 800629e:	d00a      	beq.n	80062b6 <unlock_fs+0x2e>
 80062a0:	78fb      	ldrb	r3, [r7, #3]
 80062a2:	2b0b      	cmp	r3, #11
 80062a4:	d007      	beq.n	80062b6 <unlock_fs+0x2e>
 80062a6:	78fb      	ldrb	r3, [r7, #3]
 80062a8:	2b0f      	cmp	r3, #15
 80062aa:	d004      	beq.n	80062b6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f002 fbc6 	bl	8008a42 <ff_rel_grant>
	}
}
 80062b6:	bf00      	nop
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80062ca:	2300      	movs	r3, #0
 80062cc:	60bb      	str	r3, [r7, #8]
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	60fb      	str	r3, [r7, #12]
 80062d2:	e029      	b.n	8006328 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80062d4:	4a27      	ldr	r2, [pc, #156]	; (8006374 <chk_lock+0xb4>)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	4413      	add	r3, r2
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d01d      	beq.n	800631e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80062e2:	4a24      	ldr	r2, [pc, #144]	; (8006374 <chk_lock+0xb4>)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	4413      	add	r3, r2
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d116      	bne.n	8006322 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80062f4:	4a1f      	ldr	r2, [pc, #124]	; (8006374 <chk_lock+0xb4>)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	011b      	lsls	r3, r3, #4
 80062fa:	4413      	add	r3, r2
 80062fc:	3304      	adds	r3, #4
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006304:	429a      	cmp	r2, r3
 8006306:	d10c      	bne.n	8006322 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006308:	4a1a      	ldr	r2, [pc, #104]	; (8006374 <chk_lock+0xb4>)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	011b      	lsls	r3, r3, #4
 800630e:	4413      	add	r3, r2
 8006310:	3308      	adds	r3, #8
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006318:	429a      	cmp	r2, r3
 800631a:	d102      	bne.n	8006322 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800631c:	e007      	b.n	800632e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800631e:	2301      	movs	r3, #1
 8006320:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	3301      	adds	r3, #1
 8006326:	60fb      	str	r3, [r7, #12]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d9d2      	bls.n	80062d4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b02      	cmp	r3, #2
 8006332:	d109      	bne.n	8006348 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d102      	bne.n	8006340 <chk_lock+0x80>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d101      	bne.n	8006344 <chk_lock+0x84>
 8006340:	2300      	movs	r3, #0
 8006342:	e010      	b.n	8006366 <chk_lock+0xa6>
 8006344:	2312      	movs	r3, #18
 8006346:	e00e      	b.n	8006366 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d108      	bne.n	8006360 <chk_lock+0xa0>
 800634e:	4a09      	ldr	r2, [pc, #36]	; (8006374 <chk_lock+0xb4>)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	011b      	lsls	r3, r3, #4
 8006354:	4413      	add	r3, r2
 8006356:	330c      	adds	r3, #12
 8006358:	881b      	ldrh	r3, [r3, #0]
 800635a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800635e:	d101      	bne.n	8006364 <chk_lock+0xa4>
 8006360:	2310      	movs	r3, #16
 8006362:	e000      	b.n	8006366 <chk_lock+0xa6>
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	20004378 	.word	0x20004378

08006378 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800637e:	2300      	movs	r3, #0
 8006380:	607b      	str	r3, [r7, #4]
 8006382:	e002      	b.n	800638a <enq_lock+0x12>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	3301      	adds	r3, #1
 8006388:	607b      	str	r3, [r7, #4]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d806      	bhi.n	800639e <enq_lock+0x26>
 8006390:	4a09      	ldr	r2, [pc, #36]	; (80063b8 <enq_lock+0x40>)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	011b      	lsls	r3, r3, #4
 8006396:	4413      	add	r3, r2
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1f2      	bne.n	8006384 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	bf14      	ite	ne
 80063a4:	2301      	movne	r3, #1
 80063a6:	2300      	moveq	r3, #0
 80063a8:	b2db      	uxtb	r3, r3
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	20004378 	.word	0x20004378

080063bc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80063c6:	2300      	movs	r3, #0
 80063c8:	60fb      	str	r3, [r7, #12]
 80063ca:	e01f      	b.n	800640c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80063cc:	4a41      	ldr	r2, [pc, #260]	; (80064d4 <inc_lock+0x118>)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	011b      	lsls	r3, r3, #4
 80063d2:	4413      	add	r3, r2
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d113      	bne.n	8006406 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80063de:	4a3d      	ldr	r2, [pc, #244]	; (80064d4 <inc_lock+0x118>)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	4413      	add	r3, r2
 80063e6:	3304      	adds	r3, #4
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d109      	bne.n	8006406 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80063f2:	4a38      	ldr	r2, [pc, #224]	; (80064d4 <inc_lock+0x118>)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	4413      	add	r3, r2
 80063fa:	3308      	adds	r3, #8
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006402:	429a      	cmp	r2, r3
 8006404:	d006      	beq.n	8006414 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	3301      	adds	r3, #1
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2b01      	cmp	r3, #1
 8006410:	d9dc      	bls.n	80063cc <inc_lock+0x10>
 8006412:	e000      	b.n	8006416 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006414:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2b02      	cmp	r3, #2
 800641a:	d132      	bne.n	8006482 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800641c:	2300      	movs	r3, #0
 800641e:	60fb      	str	r3, [r7, #12]
 8006420:	e002      	b.n	8006428 <inc_lock+0x6c>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	3301      	adds	r3, #1
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d806      	bhi.n	800643c <inc_lock+0x80>
 800642e:	4a29      	ldr	r2, [pc, #164]	; (80064d4 <inc_lock+0x118>)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	4413      	add	r3, r2
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1f2      	bne.n	8006422 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2b02      	cmp	r3, #2
 8006440:	d101      	bne.n	8006446 <inc_lock+0x8a>
 8006442:	2300      	movs	r3, #0
 8006444:	e040      	b.n	80064c8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	4922      	ldr	r1, [pc, #136]	; (80064d4 <inc_lock+0x118>)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	011b      	lsls	r3, r3, #4
 8006450:	440b      	add	r3, r1
 8006452:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	491e      	ldr	r1, [pc, #120]	; (80064d4 <inc_lock+0x118>)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	011b      	lsls	r3, r3, #4
 800645e:	440b      	add	r3, r1
 8006460:	3304      	adds	r3, #4
 8006462:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	695a      	ldr	r2, [r3, #20]
 8006468:	491a      	ldr	r1, [pc, #104]	; (80064d4 <inc_lock+0x118>)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	011b      	lsls	r3, r3, #4
 800646e:	440b      	add	r3, r1
 8006470:	3308      	adds	r3, #8
 8006472:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006474:	4a17      	ldr	r2, [pc, #92]	; (80064d4 <inc_lock+0x118>)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	011b      	lsls	r3, r3, #4
 800647a:	4413      	add	r3, r2
 800647c:	330c      	adds	r3, #12
 800647e:	2200      	movs	r2, #0
 8006480:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d009      	beq.n	800649c <inc_lock+0xe0>
 8006488:	4a12      	ldr	r2, [pc, #72]	; (80064d4 <inc_lock+0x118>)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	4413      	add	r3, r2
 8006490:	330c      	adds	r3, #12
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <inc_lock+0xe0>
 8006498:	2300      	movs	r3, #0
 800649a:	e015      	b.n	80064c8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d108      	bne.n	80064b4 <inc_lock+0xf8>
 80064a2:	4a0c      	ldr	r2, [pc, #48]	; (80064d4 <inc_lock+0x118>)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	011b      	lsls	r3, r3, #4
 80064a8:	4413      	add	r3, r2
 80064aa:	330c      	adds	r3, #12
 80064ac:	881b      	ldrh	r3, [r3, #0]
 80064ae:	3301      	adds	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	e001      	b.n	80064b8 <inc_lock+0xfc>
 80064b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064b8:	4906      	ldr	r1, [pc, #24]	; (80064d4 <inc_lock+0x118>)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	440b      	add	r3, r1
 80064c0:	330c      	adds	r3, #12
 80064c2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	3301      	adds	r3, #1
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3714      	adds	r7, #20
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr
 80064d4:	20004378 	.word	0x20004378

080064d8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80064e0:	2300      	movs	r3, #0
 80064e2:	60fb      	str	r3, [r7, #12]
 80064e4:	e010      	b.n	8006508 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80064e6:	4a0d      	ldr	r2, [pc, #52]	; (800651c <clear_lock+0x44>)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	4413      	add	r3, r2
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d105      	bne.n	8006502 <clear_lock+0x2a>
 80064f6:	4a09      	ldr	r2, [pc, #36]	; (800651c <clear_lock+0x44>)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	011b      	lsls	r3, r3, #4
 80064fc:	4413      	add	r3, r2
 80064fe:	2200      	movs	r2, #0
 8006500:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	3301      	adds	r3, #1
 8006506:	60fb      	str	r3, [r7, #12]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d9eb      	bls.n	80064e6 <clear_lock+0xe>
	}
}
 800650e:	bf00      	nop
 8006510:	bf00      	nop
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	20004378 	.word	0x20004378

08006520 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	78db      	ldrb	r3, [r3, #3]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d034      	beq.n	800659e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006538:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	7858      	ldrb	r0, [r3, #1]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006544:	2301      	movs	r3, #1
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	f7ff fd4a 	bl	8005fe0 <disk_write>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d002      	beq.n	8006558 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006552:	2301      	movs	r3, #1
 8006554:	73fb      	strb	r3, [r7, #15]
 8006556:	e022      	b.n	800659e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	1ad2      	subs	r2, r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	429a      	cmp	r2, r3
 800656c:	d217      	bcs.n	800659e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	789b      	ldrb	r3, [r3, #2]
 8006572:	613b      	str	r3, [r7, #16]
 8006574:	e010      	b.n	8006598 <sync_window+0x78>
					wsect += fs->fsize;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	4413      	add	r3, r2
 800657e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	7858      	ldrb	r0, [r3, #1]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800658a:	2301      	movs	r3, #1
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	f7ff fd27 	bl	8005fe0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	3b01      	subs	r3, #1
 8006596:	613b      	str	r3, [r7, #16]
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d8eb      	bhi.n	8006576 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800659e:	7bfb      	ldrb	r3, [r7, #15]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d01b      	beq.n	80065f8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f7ff ffad 	bl	8006520 <sync_window>
 80065c6:	4603      	mov	r3, r0
 80065c8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80065ca:	7bfb      	ldrb	r3, [r7, #15]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d113      	bne.n	80065f8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	7858      	ldrb	r0, [r3, #1]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80065da:	2301      	movs	r3, #1
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	f7ff fcdf 	bl	8005fa0 <disk_read>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d004      	beq.n	80065f2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80065e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065ec:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff ff87 	bl	8006520 <sync_window>
 8006612:	4603      	mov	r3, r0
 8006614:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d159      	bne.n	80066d0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b03      	cmp	r3, #3
 8006622:	d149      	bne.n	80066b8 <sync_fs+0xb4>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	791b      	ldrb	r3, [r3, #4]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d145      	bne.n	80066b8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	899b      	ldrh	r3, [r3, #12]
 8006636:	461a      	mov	r2, r3
 8006638:	2100      	movs	r1, #0
 800663a:	f7ff fdb2 	bl	80061a2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	3338      	adds	r3, #56	; 0x38
 8006642:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006646:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff fd41 	bl	80060d2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	3338      	adds	r3, #56	; 0x38
 8006654:	4921      	ldr	r1, [pc, #132]	; (80066dc <sync_fs+0xd8>)
 8006656:	4618      	mov	r0, r3
 8006658:	f7ff fd56 	bl	8006108 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	3338      	adds	r3, #56	; 0x38
 8006660:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006664:	491e      	ldr	r1, [pc, #120]	; (80066e0 <sync_fs+0xdc>)
 8006666:	4618      	mov	r0, r3
 8006668:	f7ff fd4e 	bl	8006108 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3338      	adds	r3, #56	; 0x38
 8006670:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	4619      	mov	r1, r3
 800667a:	4610      	mov	r0, r2
 800667c:	f7ff fd44 	bl	8006108 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	3338      	adds	r3, #56	; 0x38
 8006684:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	4619      	mov	r1, r3
 800668e:	4610      	mov	r0, r2
 8006690:	f7ff fd3a 	bl	8006108 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	7858      	ldrb	r0, [r3, #1]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066ac:	2301      	movs	r3, #1
 80066ae:	f7ff fc97 	bl	8005fe0 <disk_write>
			fs->fsi_flag = 0;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	785b      	ldrb	r3, [r3, #1]
 80066bc:	2200      	movs	r2, #0
 80066be:	2100      	movs	r1, #0
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7ff fcad 	bl	8006020 <disk_ioctl>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <sync_fs+0xcc>
 80066cc:	2301      	movs	r3, #1
 80066ce:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	41615252 	.word	0x41615252
 80066e0:	61417272 	.word	0x61417272

080066e4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	3b02      	subs	r3, #2
 80066f2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	69db      	ldr	r3, [r3, #28]
 80066f8:	3b02      	subs	r3, #2
 80066fa:	683a      	ldr	r2, [r7, #0]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d301      	bcc.n	8006704 <clust2sect+0x20>
 8006700:	2300      	movs	r3, #0
 8006702:	e008      	b.n	8006716 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	895b      	ldrh	r3, [r3, #10]
 8006708:	461a      	mov	r2, r3
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	fb03 f202 	mul.w	r2, r3, r2
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	4413      	add	r3, r2
}
 8006716:	4618      	mov	r0, r3
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b086      	sub	sp, #24
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
 800672a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d904      	bls.n	8006742 <get_fat+0x20>
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	69db      	ldr	r3, [r3, #28]
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d302      	bcc.n	8006748 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006742:	2301      	movs	r3, #1
 8006744:	617b      	str	r3, [r7, #20]
 8006746:	e0bb      	b.n	80068c0 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006748:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800674c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	2b03      	cmp	r3, #3
 8006754:	f000 8083 	beq.w	800685e <get_fat+0x13c>
 8006758:	2b03      	cmp	r3, #3
 800675a:	f300 80a7 	bgt.w	80068ac <get_fat+0x18a>
 800675e:	2b01      	cmp	r3, #1
 8006760:	d002      	beq.n	8006768 <get_fat+0x46>
 8006762:	2b02      	cmp	r3, #2
 8006764:	d056      	beq.n	8006814 <get_fat+0xf2>
 8006766:	e0a1      	b.n	80068ac <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	085b      	lsrs	r3, r3, #1
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	899b      	ldrh	r3, [r3, #12]
 800677e:	4619      	mov	r1, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	fbb3 f3f1 	udiv	r3, r3, r1
 8006786:	4413      	add	r3, r2
 8006788:	4619      	mov	r1, r3
 800678a:	6938      	ldr	r0, [r7, #16]
 800678c:	f7ff ff0c 	bl	80065a8 <move_window>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	f040 808d 	bne.w	80068b2 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	60fa      	str	r2, [r7, #12]
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	8992      	ldrh	r2, [r2, #12]
 80067a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80067a6:	fb02 f201 	mul.w	r2, r2, r1
 80067aa:	1a9b      	subs	r3, r3, r2
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4413      	add	r3, r2
 80067b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067b4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	899b      	ldrh	r3, [r3, #12]
 80067be:	4619      	mov	r1, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80067c6:	4413      	add	r3, r2
 80067c8:	4619      	mov	r1, r3
 80067ca:	6938      	ldr	r0, [r7, #16]
 80067cc:	f7ff feec 	bl	80065a8 <move_window>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d16f      	bne.n	80068b6 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	899b      	ldrh	r3, [r3, #12]
 80067da:	461a      	mov	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	fbb3 f1f2 	udiv	r1, r3, r2
 80067e2:	fb02 f201 	mul.w	r2, r2, r1
 80067e6:	1a9b      	subs	r3, r3, r2
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4413      	add	r3, r2
 80067ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067f0:	021b      	lsls	r3, r3, #8
 80067f2:	461a      	mov	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <get_fat+0xe8>
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	091b      	lsrs	r3, r3, #4
 8006808:	e002      	b.n	8006810 <get_fat+0xee>
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006810:	617b      	str	r3, [r7, #20]
			break;
 8006812:	e055      	b.n	80068c0 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	899b      	ldrh	r3, [r3, #12]
 800681c:	085b      	lsrs	r3, r3, #1
 800681e:	b29b      	uxth	r3, r3
 8006820:	4619      	mov	r1, r3
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	fbb3 f3f1 	udiv	r3, r3, r1
 8006828:	4413      	add	r3, r2
 800682a:	4619      	mov	r1, r3
 800682c:	6938      	ldr	r0, [r7, #16]
 800682e:	f7ff febb 	bl	80065a8 <move_window>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d140      	bne.n	80068ba <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	005b      	lsls	r3, r3, #1
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	8992      	ldrh	r2, [r2, #12]
 8006846:	fbb3 f0f2 	udiv	r0, r3, r2
 800684a:	fb02 f200 	mul.w	r2, r2, r0
 800684e:	1a9b      	subs	r3, r3, r2
 8006850:	440b      	add	r3, r1
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fc02 	bl	800605c <ld_word>
 8006858:	4603      	mov	r3, r0
 800685a:	617b      	str	r3, [r7, #20]
			break;
 800685c:	e030      	b.n	80068c0 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	899b      	ldrh	r3, [r3, #12]
 8006866:	089b      	lsrs	r3, r3, #2
 8006868:	b29b      	uxth	r3, r3
 800686a:	4619      	mov	r1, r3
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006872:	4413      	add	r3, r2
 8006874:	4619      	mov	r1, r3
 8006876:	6938      	ldr	r0, [r7, #16]
 8006878:	f7ff fe96 	bl	80065a8 <move_window>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d11d      	bne.n	80068be <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	8992      	ldrh	r2, [r2, #12]
 8006890:	fbb3 f0f2 	udiv	r0, r3, r2
 8006894:	fb02 f200 	mul.w	r2, r2, r0
 8006898:	1a9b      	subs	r3, r3, r2
 800689a:	440b      	add	r3, r1
 800689c:	4618      	mov	r0, r3
 800689e:	f7ff fbf5 	bl	800608c <ld_dword>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80068a8:	617b      	str	r3, [r7, #20]
			break;
 80068aa:	e009      	b.n	80068c0 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80068ac:	2301      	movs	r3, #1
 80068ae:	617b      	str	r3, [r7, #20]
 80068b0:	e006      	b.n	80068c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80068b2:	bf00      	nop
 80068b4:	e004      	b.n	80068c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80068b6:	bf00      	nop
 80068b8:	e002      	b.n	80068c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80068ba:	bf00      	nop
 80068bc:	e000      	b.n	80068c0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80068be:	bf00      	nop
		}
	}

	return val;
 80068c0:	697b      	ldr	r3, [r7, #20]
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3718      	adds	r7, #24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80068ca:	b590      	push	{r4, r7, lr}
 80068cc:	b089      	sub	sp, #36	; 0x24
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	60f8      	str	r0, [r7, #12]
 80068d2:	60b9      	str	r1, [r7, #8]
 80068d4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80068d6:	2302      	movs	r3, #2
 80068d8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	f240 8102 	bls.w	8006ae6 <put_fat+0x21c>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	69db      	ldr	r3, [r3, #28]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	f080 80fc 	bcs.w	8006ae6 <put_fat+0x21c>
		switch (fs->fs_type) {
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	2b03      	cmp	r3, #3
 80068f4:	f000 80b6 	beq.w	8006a64 <put_fat+0x19a>
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	f300 80fd 	bgt.w	8006af8 <put_fat+0x22e>
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d003      	beq.n	800690a <put_fat+0x40>
 8006902:	2b02      	cmp	r3, #2
 8006904:	f000 8083 	beq.w	8006a0e <put_fat+0x144>
 8006908:	e0f6      	b.n	8006af8 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	61bb      	str	r3, [r7, #24]
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	085b      	lsrs	r3, r3, #1
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	4413      	add	r3, r2
 8006916:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	899b      	ldrh	r3, [r3, #12]
 8006920:	4619      	mov	r1, r3
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	fbb3 f3f1 	udiv	r3, r3, r1
 8006928:	4413      	add	r3, r2
 800692a:	4619      	mov	r1, r3
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f7ff fe3b 	bl	80065a8 <move_window>
 8006932:	4603      	mov	r3, r0
 8006934:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006936:	7ffb      	ldrb	r3, [r7, #31]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f040 80d6 	bne.w	8006aea <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	1c5a      	adds	r2, r3, #1
 8006948:	61ba      	str	r2, [r7, #24]
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	8992      	ldrh	r2, [r2, #12]
 800694e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006952:	fb02 f200 	mul.w	r2, r2, r0
 8006956:	1a9b      	subs	r3, r3, r2
 8006958:	440b      	add	r3, r1
 800695a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00d      	beq.n	8006982 <put_fat+0xb8>
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	b25b      	sxtb	r3, r3
 800696c:	f003 030f 	and.w	r3, r3, #15
 8006970:	b25a      	sxtb	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	b25b      	sxtb	r3, r3
 800697a:	4313      	orrs	r3, r2
 800697c:	b25b      	sxtb	r3, r3
 800697e:	b2db      	uxtb	r3, r3
 8006980:	e001      	b.n	8006986 <put_fat+0xbc>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	b2db      	uxtb	r3, r3
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2201      	movs	r2, #1
 800698e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	899b      	ldrh	r3, [r3, #12]
 8006998:	4619      	mov	r1, r3
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	fbb3 f3f1 	udiv	r3, r3, r1
 80069a0:	4413      	add	r3, r2
 80069a2:	4619      	mov	r1, r3
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f7ff fdff 	bl	80065a8 <move_window>
 80069aa:	4603      	mov	r3, r0
 80069ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80069ae:	7ffb      	ldrb	r3, [r7, #31]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f040 809c 	bne.w	8006aee <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	899b      	ldrh	r3, [r3, #12]
 80069c0:	461a      	mov	r2, r3
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80069c8:	fb02 f200 	mul.w	r2, r2, r0
 80069cc:	1a9b      	subs	r3, r3, r2
 80069ce:	440b      	add	r3, r1
 80069d0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <put_fat+0x11a>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	091b      	lsrs	r3, r3, #4
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	e00e      	b.n	8006a02 <put_fat+0x138>
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	b25b      	sxtb	r3, r3
 80069ea:	f023 030f 	bic.w	r3, r3, #15
 80069ee:	b25a      	sxtb	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	0a1b      	lsrs	r3, r3, #8
 80069f4:	b25b      	sxtb	r3, r3
 80069f6:	f003 030f 	and.w	r3, r3, #15
 80069fa:	b25b      	sxtb	r3, r3
 80069fc:	4313      	orrs	r3, r2
 80069fe:	b25b      	sxtb	r3, r3
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	70da      	strb	r2, [r3, #3]
			break;
 8006a0c:	e074      	b.n	8006af8 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	899b      	ldrh	r3, [r3, #12]
 8006a16:	085b      	lsrs	r3, r3, #1
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a22:	4413      	add	r3, r2
 8006a24:	4619      	mov	r1, r3
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f7ff fdbe 	bl	80065a8 <move_window>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a30:	7ffb      	ldrb	r3, [r7, #31]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d15d      	bne.n	8006af2 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	8992      	ldrh	r2, [r2, #12]
 8006a44:	fbb3 f0f2 	udiv	r0, r3, r2
 8006a48:	fb02 f200 	mul.w	r2, r2, r0
 8006a4c:	1a9b      	subs	r3, r3, r2
 8006a4e:	440b      	add	r3, r1
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	b292      	uxth	r2, r2
 8006a54:	4611      	mov	r1, r2
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7ff fb3b 	bl	80060d2 <st_word>
			fs->wflag = 1;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	70da      	strb	r2, [r3, #3]
			break;
 8006a62:	e049      	b.n	8006af8 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	899b      	ldrh	r3, [r3, #12]
 8006a6c:	089b      	lsrs	r3, r3, #2
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	4619      	mov	r1, r3
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a78:	4413      	add	r3, r2
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f7ff fd93 	bl	80065a8 <move_window>
 8006a82:	4603      	mov	r3, r0
 8006a84:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a86:	7ffb      	ldrb	r3, [r7, #31]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d134      	bne.n	8006af6 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	8992      	ldrh	r2, [r2, #12]
 8006aa0:	fbb3 f0f2 	udiv	r0, r3, r2
 8006aa4:	fb02 f200 	mul.w	r2, r2, r0
 8006aa8:	1a9b      	subs	r3, r3, r2
 8006aaa:	440b      	add	r3, r1
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff faed 	bl	800608c <ld_dword>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006ab8:	4323      	orrs	r3, r4
 8006aba:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	8992      	ldrh	r2, [r2, #12]
 8006aca:	fbb3 f0f2 	udiv	r0, r3, r2
 8006ace:	fb02 f200 	mul.w	r2, r2, r0
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	440b      	add	r3, r1
 8006ad6:	6879      	ldr	r1, [r7, #4]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff fb15 	bl	8006108 <st_dword>
			fs->wflag = 1;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	70da      	strb	r2, [r3, #3]
			break;
 8006ae4:	e008      	b.n	8006af8 <put_fat+0x22e>
		}
	}
 8006ae6:	bf00      	nop
 8006ae8:	e006      	b.n	8006af8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006aea:	bf00      	nop
 8006aec:	e004      	b.n	8006af8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006aee:	bf00      	nop
 8006af0:	e002      	b.n	8006af8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006af2:	bf00      	nop
 8006af4:	e000      	b.n	8006af8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8006af6:	bf00      	nop
	return res;
 8006af8:	7ffb      	ldrb	r3, [r7, #31]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3724      	adds	r7, #36	; 0x24
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd90      	pop	{r4, r7, pc}

08006b02 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b088      	sub	sp, #32
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d904      	bls.n	8006b28 <remove_chain+0x26>
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	69db      	ldr	r3, [r3, #28]
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d301      	bcc.n	8006b2c <remove_chain+0x2a>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e04b      	b.n	8006bc4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00c      	beq.n	8006b4c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006b32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	69b8      	ldr	r0, [r7, #24]
 8006b3a:	f7ff fec6 	bl	80068ca <put_fat>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006b42:	7ffb      	ldrb	r3, [r7, #31]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d001      	beq.n	8006b4c <remove_chain+0x4a>
 8006b48:	7ffb      	ldrb	r3, [r7, #31]
 8006b4a:	e03b      	b.n	8006bc4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f7ff fde7 	bl	8006722 <get_fat>
 8006b54:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d031      	beq.n	8006bc0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d101      	bne.n	8006b66 <remove_chain+0x64>
 8006b62:	2302      	movs	r3, #2
 8006b64:	e02e      	b.n	8006bc4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b6c:	d101      	bne.n	8006b72 <remove_chain+0x70>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e028      	b.n	8006bc4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006b72:	2200      	movs	r2, #0
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	69b8      	ldr	r0, [r7, #24]
 8006b78:	f7ff fea7 	bl	80068ca <put_fat>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006b80:	7ffb      	ldrb	r3, [r7, #31]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <remove_chain+0x88>
 8006b86:	7ffb      	ldrb	r3, [r7, #31]
 8006b88:	e01c      	b.n	8006bc4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	699a      	ldr	r2, [r3, #24]
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	3b02      	subs	r3, #2
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d20b      	bcs.n	8006bb0 <remove_chain+0xae>
			fs->free_clst++;
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	1c5a      	adds	r2, r3, #1
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	791b      	ldrb	r3, [r3, #4]
 8006ba6:	f043 0301 	orr.w	r3, r3, #1
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d3c6      	bcc.n	8006b4c <remove_chain+0x4a>
 8006bbe:	e000      	b.n	8006bc2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006bc0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3720      	adds	r7, #32
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b088      	sub	sp, #32
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10d      	bne.n	8006bfe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d004      	beq.n	8006bf8 <create_chain+0x2c>
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	69db      	ldr	r3, [r3, #28]
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d31b      	bcc.n	8006c30 <create_chain+0x64>
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	e018      	b.n	8006c30 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006bfe:	6839      	ldr	r1, [r7, #0]
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7ff fd8e 	bl	8006722 <get_fat>
 8006c06:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d801      	bhi.n	8006c12 <create_chain+0x46>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e070      	b.n	8006cf4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c18:	d101      	bne.n	8006c1e <create_chain+0x52>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	e06a      	b.n	8006cf4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	69db      	ldr	r3, [r3, #28]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d201      	bcs.n	8006c2c <create_chain+0x60>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	e063      	b.n	8006cf4 <create_chain+0x128>
		scl = clst;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	3301      	adds	r3, #1
 8006c38:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	69fa      	ldr	r2, [r7, #28]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d307      	bcc.n	8006c54 <create_chain+0x88>
				ncl = 2;
 8006c44:	2302      	movs	r3, #2
 8006c46:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d901      	bls.n	8006c54 <create_chain+0x88>
 8006c50:	2300      	movs	r3, #0
 8006c52:	e04f      	b.n	8006cf4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006c54:	69f9      	ldr	r1, [r7, #28]
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff fd63 	bl	8006722 <get_fat>
 8006c5c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00e      	beq.n	8006c82 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d003      	beq.n	8006c72 <create_chain+0xa6>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c70:	d101      	bne.n	8006c76 <create_chain+0xaa>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	e03e      	b.n	8006cf4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006c76:	69fa      	ldr	r2, [r7, #28]
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d1da      	bne.n	8006c34 <create_chain+0x68>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	e038      	b.n	8006cf4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006c82:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006c84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c88:	69f9      	ldr	r1, [r7, #28]
 8006c8a:	6938      	ldr	r0, [r7, #16]
 8006c8c:	f7ff fe1d 	bl	80068ca <put_fat>
 8006c90:	4603      	mov	r3, r0
 8006c92:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006c94:	7dfb      	ldrb	r3, [r7, #23]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d109      	bne.n	8006cae <create_chain+0xe2>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d006      	beq.n	8006cae <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006ca0:	69fa      	ldr	r2, [r7, #28]
 8006ca2:	6839      	ldr	r1, [r7, #0]
 8006ca4:	6938      	ldr	r0, [r7, #16]
 8006ca6:	f7ff fe10 	bl	80068ca <put_fat>
 8006caa:	4603      	mov	r3, r0
 8006cac:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006cae:	7dfb      	ldrb	r3, [r7, #23]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d116      	bne.n	8006ce2 <create_chain+0x116>
		fs->last_clst = ncl;
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	69fa      	ldr	r2, [r7, #28]
 8006cb8:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	699a      	ldr	r2, [r3, #24]
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	69db      	ldr	r3, [r3, #28]
 8006cc2:	3b02      	subs	r3, #2
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d804      	bhi.n	8006cd2 <create_chain+0x106>
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	1e5a      	subs	r2, r3, #1
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	791b      	ldrb	r3, [r3, #4]
 8006cd6:	f043 0301 	orr.w	r3, r3, #1
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	711a      	strb	r2, [r3, #4]
 8006ce0:	e007      	b.n	8006cf2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006ce2:	7dfb      	ldrb	r3, [r7, #23]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d102      	bne.n	8006cee <create_chain+0x122>
 8006ce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cec:	e000      	b.n	8006cf0 <create_chain+0x124>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006cf2:	69fb      	ldr	r3, [r7, #28]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3720      	adds	r7, #32
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d10:	3304      	adds	r3, #4
 8006d12:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	899b      	ldrh	r3, [r3, #12]
 8006d18:	461a      	mov	r2, r3
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	8952      	ldrh	r2, [r2, #10]
 8006d24:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	1d1a      	adds	r2, r3, #4
 8006d2e:	613a      	str	r2, [r7, #16]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <clmt_clust+0x42>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	e010      	b.n	8006d60 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d307      	bcc.n	8006d56 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	3304      	adds	r3, #4
 8006d52:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006d54:	e7e9      	b.n	8006d2a <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006d56:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	4413      	add	r3, r2
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	371c      	adds	r7, #28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d82:	d204      	bcs.n	8006d8e <dir_sdi+0x22>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	f003 031f 	and.w	r3, r3, #31
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <dir_sdi+0x26>
		return FR_INT_ERR;
 8006d8e:	2302      	movs	r3, #2
 8006d90:	e071      	b.n	8006e76 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d106      	bne.n	8006db2 <dir_sdi+0x46>
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d902      	bls.n	8006db2 <dir_sdi+0x46>
		clst = fs->dirbase;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10c      	bne.n	8006dd2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	095b      	lsrs	r3, r3, #5
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	8912      	ldrh	r2, [r2, #8]
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d301      	bcc.n	8006dc8 <dir_sdi+0x5c>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e056      	b.n	8006e76 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	61da      	str	r2, [r3, #28]
 8006dd0:	e02d      	b.n	8006e2e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	895b      	ldrh	r3, [r3, #10]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	899b      	ldrh	r3, [r3, #12]
 8006ddc:	fb03 f302 	mul.w	r3, r3, r2
 8006de0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006de2:	e019      	b.n	8006e18 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6979      	ldr	r1, [r7, #20]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7ff fc9a 	bl	8006722 <get_fat>
 8006dee:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006df6:	d101      	bne.n	8006dfc <dir_sdi+0x90>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e03c      	b.n	8006e76 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d904      	bls.n	8006e0c <dir_sdi+0xa0>
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	69db      	ldr	r3, [r3, #28]
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d301      	bcc.n	8006e10 <dir_sdi+0xa4>
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	e032      	b.n	8006e76 <dir_sdi+0x10a>
			ofs -= csz;
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d2e1      	bcs.n	8006de4 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006e20:	6979      	ldr	r1, [r7, #20]
 8006e22:	6938      	ldr	r0, [r7, #16]
 8006e24:	f7ff fc5e 	bl	80066e4 <clust2sect>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d101      	bne.n	8006e40 <dir_sdi+0xd4>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	e01a      	b.n	8006e76 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	69da      	ldr	r2, [r3, #28]
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	899b      	ldrh	r3, [r3, #12]
 8006e48:	4619      	mov	r1, r3
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e50:	441a      	add	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	899b      	ldrh	r3, [r3, #12]
 8006e60:	461a      	mov	r2, r3
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	fbb3 f0f2 	udiv	r0, r3, r2
 8006e68:	fb02 f200 	mul.w	r2, r2, r0
 8006e6c:	1a9b      	subs	r3, r3, r2
 8006e6e:	18ca      	adds	r2, r1, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b086      	sub	sp, #24
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
 8006e86:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	3320      	adds	r3, #32
 8006e94:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <dir_next+0x28>
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ea4:	d301      	bcc.n	8006eaa <dir_next+0x2c>
 8006ea6:	2304      	movs	r3, #4
 8006ea8:	e0bb      	b.n	8007022 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	899b      	ldrh	r3, [r3, #12]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	fbb3 f1f2 	udiv	r1, r3, r2
 8006eb6:	fb02 f201 	mul.w	r2, r2, r1
 8006eba:	1a9b      	subs	r3, r3, r2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f040 809d 	bne.w	8006ffc <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	1c5a      	adds	r2, r3, #1
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10b      	bne.n	8006eec <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	095b      	lsrs	r3, r3, #5
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	8912      	ldrh	r2, [r2, #8]
 8006edc:	4293      	cmp	r3, r2
 8006ede:	f0c0 808d 	bcc.w	8006ffc <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	61da      	str	r2, [r3, #28]
 8006ee8:	2304      	movs	r3, #4
 8006eea:	e09a      	b.n	8007022 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	899b      	ldrh	r3, [r3, #12]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	8952      	ldrh	r2, [r2, #10]
 8006efc:	3a01      	subs	r2, #1
 8006efe:	4013      	ands	r3, r2
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d17b      	bne.n	8006ffc <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	f7ff fc08 	bl	8006722 <get_fat>
 8006f12:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d801      	bhi.n	8006f1e <dir_next+0xa0>
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	e081      	b.n	8007022 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f24:	d101      	bne.n	8006f2a <dir_next+0xac>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e07b      	b.n	8007022 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d359      	bcc.n	8006fe8 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d104      	bne.n	8006f44 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	61da      	str	r2, [r3, #28]
 8006f40:	2304      	movs	r3, #4
 8006f42:	e06e      	b.n	8007022 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4610      	mov	r0, r2
 8006f4e:	f7ff fe3d 	bl	8006bcc <create_chain>
 8006f52:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <dir_next+0xe0>
 8006f5a:	2307      	movs	r3, #7
 8006f5c:	e061      	b.n	8007022 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d101      	bne.n	8006f68 <dir_next+0xea>
 8006f64:	2302      	movs	r3, #2
 8006f66:	e05c      	b.n	8007022 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f6e:	d101      	bne.n	8006f74 <dir_next+0xf6>
 8006f70:	2301      	movs	r3, #1
 8006f72:	e056      	b.n	8007022 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f7ff fad3 	bl	8006520 <sync_window>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <dir_next+0x106>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e04e      	b.n	8007022 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	899b      	ldrh	r3, [r3, #12]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	2100      	movs	r1, #0
 8006f92:	f7ff f906 	bl	80061a2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006f96:	2300      	movs	r3, #0
 8006f98:	613b      	str	r3, [r7, #16]
 8006f9a:	6979      	ldr	r1, [r7, #20]
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f7ff fba1 	bl	80066e4 <clust2sect>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	635a      	str	r2, [r3, #52]	; 0x34
 8006fa8:	e012      	b.n	8006fd0 <dir_next+0x152>
						fs->wflag = 1;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2201      	movs	r2, #1
 8006fae:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f7ff fab5 	bl	8006520 <sync_window>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <dir_next+0x142>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e030      	b.n	8007022 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	613b      	str	r3, [r7, #16]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	635a      	str	r2, [r3, #52]	; 0x34
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	895b      	ldrh	r3, [r3, #10]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d3e6      	bcc.n	8006faa <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	1ad2      	subs	r2, r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006fee:	6979      	ldr	r1, [r7, #20]
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f7ff fb77 	bl	80066e4 <clust2sect>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	899b      	ldrh	r3, [r3, #12]
 800700c:	461a      	mov	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	fbb3 f0f2 	udiv	r0, r3, r2
 8007014:	fb02 f200 	mul.w	r2, r2, r0
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	18ca      	adds	r2, r1, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007020:	2300      	movs	r3, #0
}
 8007022:	4618      	mov	r0, r3
 8007024:	3718      	adds	r7, #24
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b086      	sub	sp, #24
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
 8007032:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800703a:	2100      	movs	r1, #0
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f7ff fe95 	bl	8006d6c <dir_sdi>
 8007042:	4603      	mov	r3, r0
 8007044:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007046:	7dfb      	ldrb	r3, [r7, #23]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d12b      	bne.n	80070a4 <dir_alloc+0x7a>
		n = 0;
 800704c:	2300      	movs	r3, #0
 800704e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	4619      	mov	r1, r3
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f7ff faa6 	bl	80065a8 <move_window>
 800705c:	4603      	mov	r3, r0
 800705e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007060:	7dfb      	ldrb	r3, [r7, #23]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d11d      	bne.n	80070a2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	2be5      	cmp	r3, #229	; 0xe5
 800706e:	d004      	beq.n	800707a <dir_alloc+0x50>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a1b      	ldr	r3, [r3, #32]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d107      	bne.n	800708a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	3301      	adds	r3, #1
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	429a      	cmp	r2, r3
 8007086:	d102      	bne.n	800708e <dir_alloc+0x64>
 8007088:	e00c      	b.n	80070a4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800708a:	2300      	movs	r3, #0
 800708c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800708e:	2101      	movs	r1, #1
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7ff fef4 	bl	8006e7e <dir_next>
 8007096:	4603      	mov	r3, r0
 8007098:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800709a:	7dfb      	ldrb	r3, [r7, #23]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0d7      	beq.n	8007050 <dir_alloc+0x26>
 80070a0:	e000      	b.n	80070a4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80070a2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80070a4:	7dfb      	ldrb	r3, [r7, #23]
 80070a6:	2b04      	cmp	r3, #4
 80070a8:	d101      	bne.n	80070ae <dir_alloc+0x84>
 80070aa:	2307      	movs	r3, #7
 80070ac:	75fb      	strb	r3, [r7, #23]
	return res;
 80070ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	331a      	adds	r3, #26
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fe ffc8 	bl	800605c <ld_word>
 80070cc:	4603      	mov	r3, r0
 80070ce:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d109      	bne.n	80070ec <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	3314      	adds	r3, #20
 80070dc:	4618      	mov	r0, r3
 80070de:	f7fe ffbd 	bl	800605c <ld_word>
 80070e2:	4603      	mov	r3, r0
 80070e4:	041b      	lsls	r3, r3, #16
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80070ec:	68fb      	ldr	r3, [r7, #12]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b084      	sub	sp, #16
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	331a      	adds	r3, #26
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	b292      	uxth	r2, r2
 800710a:	4611      	mov	r1, r2
 800710c:	4618      	mov	r0, r3
 800710e:	f7fe ffe0 	bl	80060d2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	2b03      	cmp	r3, #3
 8007118:	d109      	bne.n	800712e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f103 0214 	add.w	r2, r3, #20
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	0c1b      	lsrs	r3, r3, #16
 8007124:	b29b      	uxth	r3, r3
 8007126:	4619      	mov	r1, r3
 8007128:	4610      	mov	r0, r2
 800712a:	f7fe ffd2 	bl	80060d2 <st_word>
	}
}
 800712e:	bf00      	nop
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b086      	sub	sp, #24
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007144:	2100      	movs	r1, #0
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7ff fe10 	bl	8006d6c <dir_sdi>
 800714c:	4603      	mov	r3, r0
 800714e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007150:	7dfb      	ldrb	r3, [r7, #23]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <dir_find+0x24>
 8007156:	7dfb      	ldrb	r3, [r7, #23]
 8007158:	e03e      	b.n	80071d8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	4619      	mov	r1, r3
 8007160:	6938      	ldr	r0, [r7, #16]
 8007162:	f7ff fa21 	bl	80065a8 <move_window>
 8007166:	4603      	mov	r3, r0
 8007168:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800716a:	7dfb      	ldrb	r3, [r7, #23]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d12f      	bne.n	80071d0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007178:	7bfb      	ldrb	r3, [r7, #15]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d102      	bne.n	8007184 <dir_find+0x4e>
 800717e:	2304      	movs	r3, #4
 8007180:	75fb      	strb	r3, [r7, #23]
 8007182:	e028      	b.n	80071d6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	330b      	adds	r3, #11
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007190:	b2da      	uxtb	r2, r3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	330b      	adds	r3, #11
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	f003 0308 	and.w	r3, r3, #8
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <dir_find+0x86>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a18      	ldr	r0, [r3, #32]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	3324      	adds	r3, #36	; 0x24
 80071ae:	220b      	movs	r2, #11
 80071b0:	4619      	mov	r1, r3
 80071b2:	f7ff f811 	bl	80061d8 <mem_cmp>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00b      	beq.n	80071d4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80071bc:	2100      	movs	r1, #0
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f7ff fe5d 	bl	8006e7e <dir_next>
 80071c4:	4603      	mov	r3, r0
 80071c6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80071c8:	7dfb      	ldrb	r3, [r7, #23]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d0c5      	beq.n	800715a <dir_find+0x24>
 80071ce:	e002      	b.n	80071d6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80071d0:	bf00      	nop
 80071d2:	e000      	b.n	80071d6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80071d4:	bf00      	nop

	return res;
 80071d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3718      	adds	r7, #24
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80071ee:	2101      	movs	r1, #1
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7ff ff1a 	bl	800702a <dir_alloc>
 80071f6:	4603      	mov	r3, r0
 80071f8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80071fa:	7bfb      	ldrb	r3, [r7, #15]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d11c      	bne.n	800723a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	69db      	ldr	r3, [r3, #28]
 8007204:	4619      	mov	r1, r3
 8007206:	68b8      	ldr	r0, [r7, #8]
 8007208:	f7ff f9ce 	bl	80065a8 <move_window>
 800720c:	4603      	mov	r3, r0
 800720e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d111      	bne.n	800723a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a1b      	ldr	r3, [r3, #32]
 800721a:	2220      	movs	r2, #32
 800721c:	2100      	movs	r1, #0
 800721e:	4618      	mov	r0, r3
 8007220:	f7fe ffbf 	bl	80061a2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a18      	ldr	r0, [r3, #32]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	3324      	adds	r3, #36	; 0x24
 800722c:	220b      	movs	r2, #11
 800722e:	4619      	mov	r1, r3
 8007230:	f7fe ff96 	bl	8006160 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2201      	movs	r2, #1
 8007238:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800723a:	7bfb      	ldrb	r3, [r7, #15]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b088      	sub	sp, #32
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	60fb      	str	r3, [r7, #12]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	3324      	adds	r3, #36	; 0x24
 8007258:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800725a:	220b      	movs	r2, #11
 800725c:	2120      	movs	r1, #32
 800725e:	68b8      	ldr	r0, [r7, #8]
 8007260:	f7fe ff9f 	bl	80061a2 <mem_set>
	si = i = 0; ni = 8;
 8007264:	2300      	movs	r3, #0
 8007266:	613b      	str	r3, [r7, #16]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	61fb      	str	r3, [r7, #28]
 800726c:	2308      	movs	r3, #8
 800726e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	61fa      	str	r2, [r7, #28]
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	4413      	add	r3, r2
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800727e:	7efb      	ldrb	r3, [r7, #27]
 8007280:	2b20      	cmp	r3, #32
 8007282:	d94e      	bls.n	8007322 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007284:	7efb      	ldrb	r3, [r7, #27]
 8007286:	2b2f      	cmp	r3, #47	; 0x2f
 8007288:	d006      	beq.n	8007298 <create_name+0x54>
 800728a:	7efb      	ldrb	r3, [r7, #27]
 800728c:	2b5c      	cmp	r3, #92	; 0x5c
 800728e:	d110      	bne.n	80072b2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007290:	e002      	b.n	8007298 <create_name+0x54>
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	3301      	adds	r3, #1
 8007296:	61fb      	str	r3, [r7, #28]
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	4413      	add	r3, r2
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	2b2f      	cmp	r3, #47	; 0x2f
 80072a2:	d0f6      	beq.n	8007292 <create_name+0x4e>
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	4413      	add	r3, r2
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	2b5c      	cmp	r3, #92	; 0x5c
 80072ae:	d0f0      	beq.n	8007292 <create_name+0x4e>
			break;
 80072b0:	e038      	b.n	8007324 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80072b2:	7efb      	ldrb	r3, [r7, #27]
 80072b4:	2b2e      	cmp	r3, #46	; 0x2e
 80072b6:	d003      	beq.n	80072c0 <create_name+0x7c>
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d30c      	bcc.n	80072da <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	2b0b      	cmp	r3, #11
 80072c4:	d002      	beq.n	80072cc <create_name+0x88>
 80072c6:	7efb      	ldrb	r3, [r7, #27]
 80072c8:	2b2e      	cmp	r3, #46	; 0x2e
 80072ca:	d001      	beq.n	80072d0 <create_name+0x8c>
 80072cc:	2306      	movs	r3, #6
 80072ce:	e044      	b.n	800735a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80072d0:	2308      	movs	r3, #8
 80072d2:	613b      	str	r3, [r7, #16]
 80072d4:	230b      	movs	r3, #11
 80072d6:	617b      	str	r3, [r7, #20]
			continue;
 80072d8:	e022      	b.n	8007320 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80072da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	da04      	bge.n	80072ec <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80072e2:	7efb      	ldrb	r3, [r7, #27]
 80072e4:	3b80      	subs	r3, #128	; 0x80
 80072e6:	4a1f      	ldr	r2, [pc, #124]	; (8007364 <create_name+0x120>)
 80072e8:	5cd3      	ldrb	r3, [r2, r3]
 80072ea:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80072ec:	7efb      	ldrb	r3, [r7, #27]
 80072ee:	4619      	mov	r1, r3
 80072f0:	481d      	ldr	r0, [pc, #116]	; (8007368 <create_name+0x124>)
 80072f2:	f7fe ff98 	bl	8006226 <chk_chr>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <create_name+0xbc>
 80072fc:	2306      	movs	r3, #6
 80072fe:	e02c      	b.n	800735a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007300:	7efb      	ldrb	r3, [r7, #27]
 8007302:	2b60      	cmp	r3, #96	; 0x60
 8007304:	d905      	bls.n	8007312 <create_name+0xce>
 8007306:	7efb      	ldrb	r3, [r7, #27]
 8007308:	2b7a      	cmp	r3, #122	; 0x7a
 800730a:	d802      	bhi.n	8007312 <create_name+0xce>
 800730c:	7efb      	ldrb	r3, [r7, #27]
 800730e:	3b20      	subs	r3, #32
 8007310:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	613a      	str	r2, [r7, #16]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	4413      	add	r3, r2
 800731c:	7efa      	ldrb	r2, [r7, #27]
 800731e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007320:	e7a6      	b.n	8007270 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007322:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	441a      	add	r2, r3
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <create_name+0xf4>
 8007334:	2306      	movs	r3, #6
 8007336:	e010      	b.n	800735a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	2be5      	cmp	r3, #229	; 0xe5
 800733e:	d102      	bne.n	8007346 <create_name+0x102>
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2205      	movs	r2, #5
 8007344:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007346:	7efb      	ldrb	r3, [r7, #27]
 8007348:	2b20      	cmp	r3, #32
 800734a:	d801      	bhi.n	8007350 <create_name+0x10c>
 800734c:	2204      	movs	r2, #4
 800734e:	e000      	b.n	8007352 <create_name+0x10e>
 8007350:	2200      	movs	r2, #0
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	330b      	adds	r3, #11
 8007356:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007358:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800735a:	4618      	mov	r0, r3
 800735c:	3720      	adds	r7, #32
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	0800f6c4 	.word	0x0800f6c4
 8007368:	0800cd3c 	.word	0x0800cd3c

0800736c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007380:	e002      	b.n	8007388 <follow_path+0x1c>
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	3301      	adds	r3, #1
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	2b2f      	cmp	r3, #47	; 0x2f
 800738e:	d0f8      	beq.n	8007382 <follow_path+0x16>
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	2b5c      	cmp	r3, #92	; 0x5c
 8007396:	d0f4      	beq.n	8007382 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2200      	movs	r2, #0
 800739c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	2b1f      	cmp	r3, #31
 80073a4:	d80a      	bhi.n	80073bc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2280      	movs	r2, #128	; 0x80
 80073aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff fcdb 	bl	8006d6c <dir_sdi>
 80073b6:	4603      	mov	r3, r0
 80073b8:	75fb      	strb	r3, [r7, #23]
 80073ba:	e048      	b.n	800744e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80073bc:	463b      	mov	r3, r7
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7ff ff3f 	bl	8007244 <create_name>
 80073c6:	4603      	mov	r3, r0
 80073c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80073ca:	7dfb      	ldrb	r3, [r7, #23]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d139      	bne.n	8007444 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f7ff feb0 	bl	8007136 <dir_find>
 80073d6:	4603      	mov	r3, r0
 80073d8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80073e0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80073e2:	7dfb      	ldrb	r3, [r7, #23]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00a      	beq.n	80073fe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80073e8:	7dfb      	ldrb	r3, [r7, #23]
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d12c      	bne.n	8007448 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80073ee:	7afb      	ldrb	r3, [r7, #11]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d127      	bne.n	8007448 <follow_path+0xdc>
 80073f8:	2305      	movs	r3, #5
 80073fa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80073fc:	e024      	b.n	8007448 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80073fe:	7afb      	ldrb	r3, [r7, #11]
 8007400:	f003 0304 	and.w	r3, r3, #4
 8007404:	2b00      	cmp	r3, #0
 8007406:	d121      	bne.n	800744c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	799b      	ldrb	r3, [r3, #6]
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b00      	cmp	r3, #0
 8007412:	d102      	bne.n	800741a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007414:	2305      	movs	r3, #5
 8007416:	75fb      	strb	r3, [r7, #23]
 8007418:	e019      	b.n	800744e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	695b      	ldr	r3, [r3, #20]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	8992      	ldrh	r2, [r2, #12]
 8007428:	fbb3 f0f2 	udiv	r0, r3, r2
 800742c:	fb02 f200 	mul.w	r2, r2, r0
 8007430:	1a9b      	subs	r3, r3, r2
 8007432:	440b      	add	r3, r1
 8007434:	4619      	mov	r1, r3
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f7ff fe3e 	bl	80070b8 <ld_clust>
 800743c:	4602      	mov	r2, r0
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007442:	e7bb      	b.n	80073bc <follow_path+0x50>
			if (res != FR_OK) break;
 8007444:	bf00      	nop
 8007446:	e002      	b.n	800744e <follow_path+0xe2>
				break;
 8007448:	bf00      	nop
 800744a:	e000      	b.n	800744e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800744c:	bf00      	nop
			}
		}
	}

	return res;
 800744e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3718      	adds	r7, #24
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007460:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007464:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d031      	beq.n	80074d2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	617b      	str	r3, [r7, #20]
 8007474:	e002      	b.n	800747c <get_ldnumber+0x24>
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	3301      	adds	r3, #1
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	2b20      	cmp	r3, #32
 8007482:	d903      	bls.n	800748c <get_ldnumber+0x34>
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	2b3a      	cmp	r3, #58	; 0x3a
 800748a:	d1f4      	bne.n	8007476 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	2b3a      	cmp	r3, #58	; 0x3a
 8007492:	d11c      	bne.n	80074ce <get_ldnumber+0x76>
			tp = *path;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	1c5a      	adds	r2, r3, #1
 800749e:	60fa      	str	r2, [r7, #12]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	3b30      	subs	r3, #48	; 0x30
 80074a4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b09      	cmp	r3, #9
 80074aa:	d80e      	bhi.n	80074ca <get_ldnumber+0x72>
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d10a      	bne.n	80074ca <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d107      	bne.n	80074ca <get_ldnumber+0x72>
					vol = (int)i;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	3301      	adds	r3, #1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	697a      	ldr	r2, [r7, #20]
 80074c8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	e002      	b.n	80074d4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80074ce:	2300      	movs	r3, #0
 80074d0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80074d2:	693b      	ldr	r3, [r7, #16]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	70da      	strb	r2, [r3, #3]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074f6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80074f8:	6839      	ldr	r1, [r7, #0]
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f7ff f854 	bl	80065a8 <move_window>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d001      	beq.n	800750a <check_fs+0x2a>
 8007506:	2304      	movs	r3, #4
 8007508:	e038      	b.n	800757c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	3338      	adds	r3, #56	; 0x38
 800750e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007512:	4618      	mov	r0, r3
 8007514:	f7fe fda2 	bl	800605c <ld_word>
 8007518:	4603      	mov	r3, r0
 800751a:	461a      	mov	r2, r3
 800751c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007520:	429a      	cmp	r2, r3
 8007522:	d001      	beq.n	8007528 <check_fs+0x48>
 8007524:	2303      	movs	r3, #3
 8007526:	e029      	b.n	800757c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800752e:	2be9      	cmp	r3, #233	; 0xe9
 8007530:	d009      	beq.n	8007546 <check_fs+0x66>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007538:	2beb      	cmp	r3, #235	; 0xeb
 800753a:	d11e      	bne.n	800757a <check_fs+0x9a>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007542:	2b90      	cmp	r3, #144	; 0x90
 8007544:	d119      	bne.n	800757a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3338      	adds	r3, #56	; 0x38
 800754a:	3336      	adds	r3, #54	; 0x36
 800754c:	4618      	mov	r0, r3
 800754e:	f7fe fd9d 	bl	800608c <ld_dword>
 8007552:	4603      	mov	r3, r0
 8007554:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007558:	4a0a      	ldr	r2, [pc, #40]	; (8007584 <check_fs+0xa4>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d101      	bne.n	8007562 <check_fs+0x82>
 800755e:	2300      	movs	r3, #0
 8007560:	e00c      	b.n	800757c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	3338      	adds	r3, #56	; 0x38
 8007566:	3352      	adds	r3, #82	; 0x52
 8007568:	4618      	mov	r0, r3
 800756a:	f7fe fd8f 	bl	800608c <ld_dword>
 800756e:	4603      	mov	r3, r0
 8007570:	4a05      	ldr	r2, [pc, #20]	; (8007588 <check_fs+0xa8>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d101      	bne.n	800757a <check_fs+0x9a>
 8007576:	2300      	movs	r3, #0
 8007578:	e000      	b.n	800757c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800757a:	2302      	movs	r3, #2
}
 800757c:	4618      	mov	r0, r3
 800757e:	3708      	adds	r7, #8
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}
 8007584:	00544146 	.word	0x00544146
 8007588:	33544146 	.word	0x33544146

0800758c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b096      	sub	sp, #88	; 0x58
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	4613      	mov	r3, r2
 8007598:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2200      	movs	r2, #0
 800759e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f7ff ff59 	bl	8007458 <get_ldnumber>
 80075a6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80075a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	da01      	bge.n	80075b2 <find_volume+0x26>
 80075ae:	230b      	movs	r3, #11
 80075b0:	e26c      	b.n	8007a8c <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80075b2:	4aa4      	ldr	r2, [pc, #656]	; (8007844 <find_volume+0x2b8>)
 80075b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ba:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80075bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d101      	bne.n	80075c6 <find_volume+0x3a>
 80075c2:	230c      	movs	r3, #12
 80075c4:	e262      	b.n	8007a8c <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 80075c6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80075c8:	f7fe fe48 	bl	800625c <lock_fs>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d101      	bne.n	80075d6 <find_volume+0x4a>
 80075d2:	230f      	movs	r3, #15
 80075d4:	e25a      	b.n	8007a8c <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075da:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80075dc:	79fb      	ldrb	r3, [r7, #7]
 80075de:	f023 0301 	bic.w	r3, r3, #1
 80075e2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80075e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d01a      	beq.n	8007622 <find_volume+0x96>
		stat = disk_status(fs->drv);
 80075ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ee:	785b      	ldrb	r3, [r3, #1]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe fc95 	bl	8005f20 <disk_status>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80075fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10c      	bne.n	8007622 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007608:	79fb      	ldrb	r3, [r7, #7]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d007      	beq.n	800761e <find_volume+0x92>
 800760e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007612:	f003 0304 	and.w	r3, r3, #4
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800761a:	230a      	movs	r3, #10
 800761c:	e236      	b.n	8007a8c <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 800761e:	2300      	movs	r3, #0
 8007620:	e234      	b.n	8007a8c <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007624:	2200      	movs	r2, #0
 8007626:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800762a:	b2da      	uxtb	r2, r3
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007632:	785b      	ldrb	r3, [r3, #1]
 8007634:	4618      	mov	r0, r3
 8007636:	f7fe fc8d 	bl	8005f54 <disk_initialize>
 800763a:	4603      	mov	r3, r0
 800763c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007640:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800764c:	2303      	movs	r3, #3
 800764e:	e21d      	b.n	8007a8c <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007650:	79fb      	ldrb	r3, [r7, #7]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d007      	beq.n	8007666 <find_volume+0xda>
 8007656:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800765a:	f003 0304 	and.w	r3, r3, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8007662:	230a      	movs	r3, #10
 8007664:	e212      	b.n	8007a8c <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007668:	7858      	ldrb	r0, [r3, #1]
 800766a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766c:	330c      	adds	r3, #12
 800766e:	461a      	mov	r2, r3
 8007670:	2102      	movs	r1, #2
 8007672:	f7fe fcd5 	bl	8006020 <disk_ioctl>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <find_volume+0xf4>
 800767c:	2301      	movs	r3, #1
 800767e:	e205      	b.n	8007a8c <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007682:	899b      	ldrh	r3, [r3, #12]
 8007684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007688:	d80d      	bhi.n	80076a6 <find_volume+0x11a>
 800768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768c:	899b      	ldrh	r3, [r3, #12]
 800768e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007692:	d308      	bcc.n	80076a6 <find_volume+0x11a>
 8007694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007696:	899b      	ldrh	r3, [r3, #12]
 8007698:	461a      	mov	r2, r3
 800769a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769c:	899b      	ldrh	r3, [r3, #12]
 800769e:	3b01      	subs	r3, #1
 80076a0:	4013      	ands	r3, r2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <find_volume+0x11e>
 80076a6:	2301      	movs	r3, #1
 80076a8:	e1f0      	b.n	8007a8c <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80076aa:	2300      	movs	r3, #0
 80076ac:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80076ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80076b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076b2:	f7ff ff15 	bl	80074e0 <check_fs>
 80076b6:	4603      	mov	r3, r0
 80076b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80076bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d14b      	bne.n	800775c <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80076c4:	2300      	movs	r3, #0
 80076c6:	643b      	str	r3, [r7, #64]	; 0x40
 80076c8:	e01f      	b.n	800770a <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80076ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076cc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80076d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076d2:	011b      	lsls	r3, r3, #4
 80076d4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80076d8:	4413      	add	r3, r2
 80076da:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	3304      	adds	r3, #4
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d006      	beq.n	80076f4 <find_volume+0x168>
 80076e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e8:	3308      	adds	r3, #8
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7fe fcce 	bl	800608c <ld_dword>
 80076f0:	4602      	mov	r2, r0
 80076f2:	e000      	b.n	80076f6 <find_volume+0x16a>
 80076f4:	2200      	movs	r2, #0
 80076f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80076fe:	440b      	add	r3, r1
 8007700:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007706:	3301      	adds	r3, #1
 8007708:	643b      	str	r3, [r7, #64]	; 0x40
 800770a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800770c:	2b03      	cmp	r3, #3
 800770e:	d9dc      	bls.n	80076ca <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007710:	2300      	movs	r3, #0
 8007712:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007714:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007716:	2b00      	cmp	r3, #0
 8007718:	d002      	beq.n	8007720 <find_volume+0x194>
 800771a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800771c:	3b01      	subs	r3, #1
 800771e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007728:	4413      	add	r3, r2
 800772a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800772e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007730:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <find_volume+0x1b6>
 8007736:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007738:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800773a:	f7ff fed1 	bl	80074e0 <check_fs>
 800773e:	4603      	mov	r3, r0
 8007740:	e000      	b.n	8007744 <find_volume+0x1b8>
 8007742:	2303      	movs	r3, #3
 8007744:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007748:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800774c:	2b01      	cmp	r3, #1
 800774e:	d905      	bls.n	800775c <find_volume+0x1d0>
 8007750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007752:	3301      	adds	r3, #1
 8007754:	643b      	str	r3, [r7, #64]	; 0x40
 8007756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007758:	2b03      	cmp	r3, #3
 800775a:	d9e1      	bls.n	8007720 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800775c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007760:	2b04      	cmp	r3, #4
 8007762:	d101      	bne.n	8007768 <find_volume+0x1dc>
 8007764:	2301      	movs	r3, #1
 8007766:	e191      	b.n	8007a8c <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007768:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800776c:	2b01      	cmp	r3, #1
 800776e:	d901      	bls.n	8007774 <find_volume+0x1e8>
 8007770:	230d      	movs	r3, #13
 8007772:	e18b      	b.n	8007a8c <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007776:	3338      	adds	r3, #56	; 0x38
 8007778:	330b      	adds	r3, #11
 800777a:	4618      	mov	r0, r3
 800777c:	f7fe fc6e 	bl	800605c <ld_word>
 8007780:	4603      	mov	r3, r0
 8007782:	461a      	mov	r2, r3
 8007784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007786:	899b      	ldrh	r3, [r3, #12]
 8007788:	429a      	cmp	r2, r3
 800778a:	d001      	beq.n	8007790 <find_volume+0x204>
 800778c:	230d      	movs	r3, #13
 800778e:	e17d      	b.n	8007a8c <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007792:	3338      	adds	r3, #56	; 0x38
 8007794:	3316      	adds	r3, #22
 8007796:	4618      	mov	r0, r3
 8007798:	f7fe fc60 	bl	800605c <ld_word>
 800779c:	4603      	mov	r3, r0
 800779e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80077a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d106      	bne.n	80077b4 <find_volume+0x228>
 80077a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a8:	3338      	adds	r3, #56	; 0x38
 80077aa:	3324      	adds	r3, #36	; 0x24
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7fe fc6d 	bl	800608c <ld_dword>
 80077b2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80077b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80077b8:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80077ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077bc:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80077c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80077c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c6:	789b      	ldrb	r3, [r3, #2]
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d005      	beq.n	80077d8 <find_volume+0x24c>
 80077cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ce:	789b      	ldrb	r3, [r3, #2]
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d001      	beq.n	80077d8 <find_volume+0x24c>
 80077d4:	230d      	movs	r3, #13
 80077d6:	e159      	b.n	8007a8c <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80077d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077da:	789b      	ldrb	r3, [r3, #2]
 80077dc:	461a      	mov	r2, r3
 80077de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077e0:	fb02 f303 	mul.w	r3, r2, r3
 80077e4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80077e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80077f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f4:	895b      	ldrh	r3, [r3, #10]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d008      	beq.n	800780c <find_volume+0x280>
 80077fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077fc:	895b      	ldrh	r3, [r3, #10]
 80077fe:	461a      	mov	r2, r3
 8007800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007802:	895b      	ldrh	r3, [r3, #10]
 8007804:	3b01      	subs	r3, #1
 8007806:	4013      	ands	r3, r2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d001      	beq.n	8007810 <find_volume+0x284>
 800780c:	230d      	movs	r3, #13
 800780e:	e13d      	b.n	8007a8c <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007812:	3338      	adds	r3, #56	; 0x38
 8007814:	3311      	adds	r3, #17
 8007816:	4618      	mov	r0, r3
 8007818:	f7fe fc20 	bl	800605c <ld_word>
 800781c:	4603      	mov	r3, r0
 800781e:	461a      	mov	r2, r3
 8007820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007822:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007826:	891b      	ldrh	r3, [r3, #8]
 8007828:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800782a:	8992      	ldrh	r2, [r2, #12]
 800782c:	0952      	lsrs	r2, r2, #5
 800782e:	b292      	uxth	r2, r2
 8007830:	fbb3 f1f2 	udiv	r1, r3, r2
 8007834:	fb02 f201 	mul.w	r2, r2, r1
 8007838:	1a9b      	subs	r3, r3, r2
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <find_volume+0x2bc>
 8007840:	230d      	movs	r3, #13
 8007842:	e123      	b.n	8007a8c <find_volume+0x500>
 8007844:	20004370 	.word	0x20004370

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784a:	3338      	adds	r3, #56	; 0x38
 800784c:	3313      	adds	r3, #19
 800784e:	4618      	mov	r0, r3
 8007850:	f7fe fc04 	bl	800605c <ld_word>
 8007854:	4603      	mov	r3, r0
 8007856:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800785a:	2b00      	cmp	r3, #0
 800785c:	d106      	bne.n	800786c <find_volume+0x2e0>
 800785e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007860:	3338      	adds	r3, #56	; 0x38
 8007862:	3320      	adds	r3, #32
 8007864:	4618      	mov	r0, r3
 8007866:	f7fe fc11 	bl	800608c <ld_dword>
 800786a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800786c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786e:	3338      	adds	r3, #56	; 0x38
 8007870:	330e      	adds	r3, #14
 8007872:	4618      	mov	r0, r3
 8007874:	f7fe fbf2 	bl	800605c <ld_word>
 8007878:	4603      	mov	r3, r0
 800787a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800787c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <find_volume+0x2fa>
 8007882:	230d      	movs	r3, #13
 8007884:	e102      	b.n	8007a8c <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007886:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800788a:	4413      	add	r3, r2
 800788c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800788e:	8911      	ldrh	r1, [r2, #8]
 8007890:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007892:	8992      	ldrh	r2, [r2, #12]
 8007894:	0952      	lsrs	r2, r2, #5
 8007896:	b292      	uxth	r2, r2
 8007898:	fbb1 f2f2 	udiv	r2, r1, r2
 800789c:	b292      	uxth	r2, r2
 800789e:	4413      	add	r3, r2
 80078a0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80078a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d201      	bcs.n	80078ae <find_volume+0x322>
 80078aa:	230d      	movs	r3, #13
 80078ac:	e0ee      	b.n	8007a8c <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80078ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078b6:	8952      	ldrh	r2, [r2, #10]
 80078b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80078bc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80078be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <find_volume+0x33c>
 80078c4:	230d      	movs	r3, #13
 80078c6:	e0e1      	b.n	8007a8c <find_volume+0x500>
		fmt = FS_FAT32;
 80078c8:	2303      	movs	r3, #3
 80078ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80078ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d802      	bhi.n	80078de <find_volume+0x352>
 80078d8:	2302      	movs	r3, #2
 80078da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80078de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d802      	bhi.n	80078ee <find_volume+0x362>
 80078e8:	2301      	movs	r3, #1
 80078ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80078ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f0:	1c9a      	adds	r2, r3, #2
 80078f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80078f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80078fa:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80078fc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80078fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007900:	441a      	add	r2, r3
 8007902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007904:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8007906:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800790a:	441a      	add	r2, r3
 800790c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790e:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8007910:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007914:	2b03      	cmp	r3, #3
 8007916:	d11e      	bne.n	8007956 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791a:	3338      	adds	r3, #56	; 0x38
 800791c:	332a      	adds	r3, #42	; 0x2a
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe fb9c 	bl	800605c <ld_word>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <find_volume+0x3a2>
 800792a:	230d      	movs	r3, #13
 800792c:	e0ae      	b.n	8007a8c <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800792e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007930:	891b      	ldrh	r3, [r3, #8]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <find_volume+0x3ae>
 8007936:	230d      	movs	r3, #13
 8007938:	e0a8      	b.n	8007a8c <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800793a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793c:	3338      	adds	r3, #56	; 0x38
 800793e:	332c      	adds	r3, #44	; 0x2c
 8007940:	4618      	mov	r0, r3
 8007942:	f7fe fba3 	bl	800608c <ld_dword>
 8007946:	4602      	mov	r2, r0
 8007948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800794a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800794c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800794e:	69db      	ldr	r3, [r3, #28]
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	647b      	str	r3, [r7, #68]	; 0x44
 8007954:	e01f      	b.n	8007996 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007958:	891b      	ldrh	r3, [r3, #8]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d101      	bne.n	8007962 <find_volume+0x3d6>
 800795e:	230d      	movs	r3, #13
 8007960:	e094      	b.n	8007a8c <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007964:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007968:	441a      	add	r2, r3
 800796a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800796e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007972:	2b02      	cmp	r3, #2
 8007974:	d103      	bne.n	800797e <find_volume+0x3f2>
 8007976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	005b      	lsls	r3, r3, #1
 800797c:	e00a      	b.n	8007994 <find_volume+0x408>
 800797e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007980:	69da      	ldr	r2, [r3, #28]
 8007982:	4613      	mov	r3, r2
 8007984:	005b      	lsls	r3, r3, #1
 8007986:	4413      	add	r3, r2
 8007988:	085a      	lsrs	r2, r3, #1
 800798a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798c:	69db      	ldr	r3, [r3, #28]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007994:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007998:	6a1a      	ldr	r2, [r3, #32]
 800799a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799c:	899b      	ldrh	r3, [r3, #12]
 800799e:	4619      	mov	r1, r3
 80079a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079a2:	440b      	add	r3, r1
 80079a4:	3b01      	subs	r3, #1
 80079a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079a8:	8989      	ldrh	r1, [r1, #12]
 80079aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d201      	bcs.n	80079b6 <find_volume+0x42a>
 80079b2:	230d      	movs	r3, #13
 80079b4:	e06a      	b.n	8007a8c <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80079b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079bc:	619a      	str	r2, [r3, #24]
 80079be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c0:	699a      	ldr	r2, [r3, #24]
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80079c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c8:	2280      	movs	r2, #128	; 0x80
 80079ca:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80079cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80079d0:	2b03      	cmp	r3, #3
 80079d2:	d149      	bne.n	8007a68 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80079d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d6:	3338      	adds	r3, #56	; 0x38
 80079d8:	3330      	adds	r3, #48	; 0x30
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fe fb3e 	bl	800605c <ld_word>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d140      	bne.n	8007a68 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 80079e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079e8:	3301      	adds	r3, #1
 80079ea:	4619      	mov	r1, r3
 80079ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80079ee:	f7fe fddb 	bl	80065a8 <move_window>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d137      	bne.n	8007a68 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 80079f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fa:	2200      	movs	r2, #0
 80079fc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80079fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a00:	3338      	adds	r3, #56	; 0x38
 8007a02:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7fe fb28 	bl	800605c <ld_word>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	461a      	mov	r2, r3
 8007a10:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d127      	bne.n	8007a68 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	3338      	adds	r3, #56	; 0x38
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7fe fb35 	bl	800608c <ld_dword>
 8007a22:	4603      	mov	r3, r0
 8007a24:	4a1b      	ldr	r2, [pc, #108]	; (8007a94 <find_volume+0x508>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d11e      	bne.n	8007a68 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a2c:	3338      	adds	r3, #56	; 0x38
 8007a2e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fe fb2a 	bl	800608c <ld_dword>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <find_volume+0x50c>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d113      	bne.n	8007a68 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a42:	3338      	adds	r3, #56	; 0x38
 8007a44:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7fe fb1f 	bl	800608c <ld_dword>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a52:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	3338      	adds	r3, #56	; 0x38
 8007a58:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f7fe fb15 	bl	800608c <ld_dword>
 8007a62:	4602      	mov	r2, r0
 8007a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a66:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007a6e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007a70:	4b0a      	ldr	r3, [pc, #40]	; (8007a9c <find_volume+0x510>)
 8007a72:	881b      	ldrh	r3, [r3, #0]
 8007a74:	3301      	adds	r3, #1
 8007a76:	b29a      	uxth	r2, r3
 8007a78:	4b08      	ldr	r3, [pc, #32]	; (8007a9c <find_volume+0x510>)
 8007a7a:	801a      	strh	r2, [r3, #0]
 8007a7c:	4b07      	ldr	r3, [pc, #28]	; (8007a9c <find_volume+0x510>)
 8007a7e:	881a      	ldrh	r2, [r3, #0]
 8007a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a82:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007a84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007a86:	f7fe fd27 	bl	80064d8 <clear_lock>
#endif
	return FR_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3758      	adds	r7, #88	; 0x58
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	41615252 	.word	0x41615252
 8007a98:	61417272 	.word	0x61417272
 8007a9c:	20004374 	.word	0x20004374

08007aa0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007aaa:	2309      	movs	r3, #9
 8007aac:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d02e      	beq.n	8007b12 <validate+0x72>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d02a      	beq.n	8007b12 <validate+0x72>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d025      	beq.n	8007b12 <validate+0x72>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	889a      	ldrh	r2, [r3, #4]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	88db      	ldrh	r3, [r3, #6]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d11e      	bne.n	8007b12 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7fe fbbf 	bl	800625c <lock_fs>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d014      	beq.n	8007b0e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe fa18 	bl	8005f20 <disk_status>
 8007af0:	4603      	mov	r3, r0
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d102      	bne.n	8007b00 <validate+0x60>
				res = FR_OK;
 8007afa:	2300      	movs	r3, #0
 8007afc:	73fb      	strb	r3, [r7, #15]
 8007afe:	e008      	b.n	8007b12 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2100      	movs	r1, #0
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fe fbbe 	bl	8006288 <unlock_fs>
 8007b0c:	e001      	b.n	8007b12 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8007b0e:	230f      	movs	r3, #15
 8007b10:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d102      	bne.n	8007b1e <validate+0x7e>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	e000      	b.n	8007b20 <validate+0x80>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	683a      	ldr	r2, [r7, #0]
 8007b22:	6013      	str	r3, [r2, #0]
	return res;
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
	...

08007b30 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b088      	sub	sp, #32
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007b42:	f107 0310 	add.w	r3, r7, #16
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7ff fc86 	bl	8007458 <get_ldnumber>
 8007b4c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	da01      	bge.n	8007b58 <f_mount+0x28>
 8007b54:	230b      	movs	r3, #11
 8007b56:	e048      	b.n	8007bea <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007b58:	4a26      	ldr	r2, [pc, #152]	; (8007bf4 <f_mount+0xc4>)
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b60:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007b62:	69bb      	ldr	r3, [r7, #24]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00f      	beq.n	8007b88 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007b68:	69b8      	ldr	r0, [r7, #24]
 8007b6a:	f7fe fcb5 	bl	80064d8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f000 ff44 	bl	8008a00 <ff_del_syncobj>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d101      	bne.n	8007b82 <f_mount+0x52>
 8007b7e:	2302      	movs	r3, #2
 8007b80:	e033      	b.n	8007bea <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2200      	movs	r2, #0
 8007b86:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00f      	beq.n	8007bae <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	3310      	adds	r3, #16
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4610      	mov	r0, r2
 8007ba0:	f000 ff13 	bl	80089ca <ff_cre_syncobj>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <f_mount+0x7e>
 8007baa:	2302      	movs	r3, #2
 8007bac:	e01d      	b.n	8007bea <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	4910      	ldr	r1, [pc, #64]	; (8007bf4 <f_mount+0xc4>)
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d002      	beq.n	8007bc4 <f_mount+0x94>
 8007bbe:	79fb      	ldrb	r3, [r7, #7]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d001      	beq.n	8007bc8 <f_mount+0x98>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e010      	b.n	8007bea <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007bc8:	f107 010c 	add.w	r1, r7, #12
 8007bcc:	f107 0308 	add.w	r3, r7, #8
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7ff fcda 	bl	800758c <find_volume>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	7dfa      	ldrb	r2, [r7, #23]
 8007be0:	4611      	mov	r1, r2
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7fe fb50 	bl	8006288 <unlock_fs>
 8007be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3720      	adds	r7, #32
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	20004370 	.word	0x20004370

08007bf8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b098      	sub	sp, #96	; 0x60
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	4613      	mov	r3, r2
 8007c04:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <f_open+0x18>
 8007c0c:	2309      	movs	r3, #9
 8007c0e:	e1c2      	b.n	8007f96 <f_open+0x39e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007c10:	79fb      	ldrb	r3, [r7, #7]
 8007c12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c16:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007c18:	79fa      	ldrb	r2, [r7, #7]
 8007c1a:	f107 0110 	add.w	r1, r7, #16
 8007c1e:	f107 0308 	add.w	r3, r7, #8
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7ff fcb2 	bl	800758c <find_volume>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007c2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f040 819f 	bne.w	8007f76 <f_open+0x37e>
		dj.obj.fs = fs;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007c3c:	68ba      	ldr	r2, [r7, #8]
 8007c3e:	f107 0314 	add.w	r3, r7, #20
 8007c42:	4611      	mov	r1, r2
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7ff fb91 	bl	800736c <follow_path>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007c50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d11a      	bne.n	8007c8e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007c58:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007c5c:	b25b      	sxtb	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	da03      	bge.n	8007c6a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007c62:	2306      	movs	r3, #6
 8007c64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007c68:	e011      	b.n	8007c8e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007c6a:	79fb      	ldrb	r3, [r7, #7]
 8007c6c:	f023 0301 	bic.w	r3, r3, #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	bf14      	ite	ne
 8007c74:	2301      	movne	r3, #1
 8007c76:	2300      	moveq	r3, #0
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f107 0314 	add.w	r3, r7, #20
 8007c80:	4611      	mov	r1, r2
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7fe fb1c 	bl	80062c0 <chk_lock>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007c8e:	79fb      	ldrb	r3, [r7, #7]
 8007c90:	f003 031c 	and.w	r3, r3, #28
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d07f      	beq.n	8007d98 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007c98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d017      	beq.n	8007cd0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ca4:	2b04      	cmp	r3, #4
 8007ca6:	d10e      	bne.n	8007cc6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007ca8:	f7fe fb66 	bl	8006378 <enq_lock>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d006      	beq.n	8007cc0 <f_open+0xc8>
 8007cb2:	f107 0314 	add.w	r3, r7, #20
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff fa92 	bl	80071e0 <dir_register>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	e000      	b.n	8007cc2 <f_open+0xca>
 8007cc0:	2312      	movs	r3, #18
 8007cc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	f043 0308 	orr.w	r3, r3, #8
 8007ccc:	71fb      	strb	r3, [r7, #7]
 8007cce:	e010      	b.n	8007cf2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007cd0:	7ebb      	ldrb	r3, [r7, #26]
 8007cd2:	f003 0311 	and.w	r3, r3, #17
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <f_open+0xea>
					res = FR_DENIED;
 8007cda:	2307      	movs	r3, #7
 8007cdc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007ce0:	e007      	b.n	8007cf2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007ce2:	79fb      	ldrb	r3, [r7, #7]
 8007ce4:	f003 0304 	and.w	r3, r3, #4
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d002      	beq.n	8007cf2 <f_open+0xfa>
 8007cec:	2308      	movs	r3, #8
 8007cee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007cf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d168      	bne.n	8007dcc <f_open+0x1d4>
 8007cfa:	79fb      	ldrb	r3, [r7, #7]
 8007cfc:	f003 0308 	and.w	r3, r3, #8
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d063      	beq.n	8007dcc <f_open+0x1d4>
				dw = GET_FATTIME();
 8007d04:	f7fd fec0 	bl	8005a88 <get_fattime>
 8007d08:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d0c:	330e      	adds	r3, #14
 8007d0e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7fe f9f9 	bl	8006108 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d18:	3316      	adds	r3, #22
 8007d1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7fe f9f3 	bl	8006108 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d24:	330b      	adds	r3, #11
 8007d26:	2220      	movs	r2, #32
 8007d28:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d2e:	4611      	mov	r1, r2
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff f9c1 	bl	80070b8 <ld_clust>
 8007d36:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7ff f9d9 	bl	80070f6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d46:	331c      	adds	r3, #28
 8007d48:	2100      	movs	r1, #0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe f9dc 	bl	8006108 <st_dword>
					fs->wflag = 1;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	2201      	movs	r2, #1
 8007d54:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007d56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d037      	beq.n	8007dcc <f_open+0x1d4>
						dw = fs->winsect;
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d60:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007d62:	f107 0314 	add.w	r3, r7, #20
 8007d66:	2200      	movs	r2, #0
 8007d68:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fe fec9 	bl	8006b02 <remove_chain>
 8007d70:	4603      	mov	r3, r0
 8007d72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8007d76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d126      	bne.n	8007dcc <f_open+0x1d4>
							res = move_window(fs, dw);
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fe fc10 	bl	80065a8 <move_window>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d92:	3a01      	subs	r2, #1
 8007d94:	615a      	str	r2, [r3, #20]
 8007d96:	e019      	b.n	8007dcc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007d98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d115      	bne.n	8007dcc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007da0:	7ebb      	ldrb	r3, [r7, #26]
 8007da2:	f003 0310 	and.w	r3, r3, #16
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <f_open+0x1ba>
					res = FR_NO_FILE;
 8007daa:	2304      	movs	r3, #4
 8007dac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007db0:	e00c      	b.n	8007dcc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007db2:	79fb      	ldrb	r3, [r7, #7]
 8007db4:	f003 0302 	and.w	r3, r3, #2
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d007      	beq.n	8007dcc <f_open+0x1d4>
 8007dbc:	7ebb      	ldrb	r3, [r7, #26]
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d002      	beq.n	8007dcc <f_open+0x1d4>
						res = FR_DENIED;
 8007dc6:	2307      	movs	r3, #7
 8007dc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d128      	bne.n	8007e26 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007dd4:	79fb      	ldrb	r3, [r7, #7]
 8007dd6:	f003 0308 	and.w	r3, r3, #8
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d003      	beq.n	8007de6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007de4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007dee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007df4:	79fb      	ldrb	r3, [r7, #7]
 8007df6:	f023 0301 	bic.w	r3, r3, #1
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	bf14      	ite	ne
 8007dfe:	2301      	movne	r3, #1
 8007e00:	2300      	moveq	r3, #0
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	461a      	mov	r2, r3
 8007e06:	f107 0314 	add.w	r3, r7, #20
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7fe fad5 	bl	80063bc <inc_lock>
 8007e12:	4602      	mov	r2, r0
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d102      	bne.n	8007e26 <f_open+0x22e>
 8007e20:	2302      	movs	r3, #2
 8007e22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007e26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f040 80a3 	bne.w	8007f76 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e34:	4611      	mov	r1, r2
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7ff f93e 	bl	80070b8 <ld_clust>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e44:	331c      	adds	r3, #28
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fe f920 	bl	800608c <ld_dword>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	88da      	ldrh	r2, [r3, #6]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	79fa      	ldrb	r2, [r7, #7]
 8007e6a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	3330      	adds	r3, #48	; 0x30
 8007e82:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007e86:	2100      	movs	r1, #0
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fe f98a 	bl	80061a2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	f003 0320 	and.w	r3, r3, #32
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d06e      	beq.n	8007f76 <f_open+0x37e>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d06a      	beq.n	8007f76 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	68da      	ldr	r2, [r3, #12]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	895b      	ldrh	r3, [r3, #10]
 8007eac:	461a      	mov	r2, r3
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	899b      	ldrh	r3, [r3, #12]
 8007eb2:	fb03 f302 	mul.w	r3, r3, r2
 8007eb6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ec4:	e016      	b.n	8007ef4 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f7fe fc29 	bl	8006722 <get_fat>
 8007ed0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d802      	bhi.n	8007ede <f_open+0x2e6>
 8007ed8:	2302      	movs	r3, #2
 8007eda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007ede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ee4:	d102      	bne.n	8007eec <f_open+0x2f4>
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007eec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ef4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d103      	bne.n	8007f04 <f_open+0x30c>
 8007efc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d8e0      	bhi.n	8007ec6 <f_open+0x2ce>
				}
				fp->clust = clst;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f08:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007f0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d131      	bne.n	8007f76 <f_open+0x37e>
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	899b      	ldrh	r3, [r3, #12]
 8007f16:	461a      	mov	r2, r3
 8007f18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f1a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f1e:	fb02 f201 	mul.w	r2, r2, r1
 8007f22:	1a9b      	subs	r3, r3, r2
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d026      	beq.n	8007f76 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f7fe fbd9 	bl	80066e4 <clust2sect>
 8007f32:	6478      	str	r0, [r7, #68]	; 0x44
 8007f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d103      	bne.n	8007f42 <f_open+0x34a>
						res = FR_INT_ERR;
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007f40:	e019      	b.n	8007f76 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	899b      	ldrh	r3, [r3, #12]
 8007f46:	461a      	mov	r2, r3
 8007f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007f4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f50:	441a      	add	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	7858      	ldrb	r0, [r3, #1]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a1a      	ldr	r2, [r3, #32]
 8007f64:	2301      	movs	r3, #1
 8007f66:	f7fe f81b 	bl	8005fa0 <disk_read>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d002      	beq.n	8007f76 <f_open+0x37e>
 8007f70:	2301      	movs	r3, #1
 8007f72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007f76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <f_open+0x38c>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8007f8a:	4611      	mov	r1, r2
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7fe f97b 	bl	8006288 <unlock_fs>
 8007f92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3760      	adds	r7, #96	; 0x60
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b08c      	sub	sp, #48	; 0x30
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	60f8      	str	r0, [r7, #12]
 8007fa6:	60b9      	str	r1, [r7, #8]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f107 0210 	add.w	r2, r7, #16
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7ff fd6e 	bl	8007aa0 <validate>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007fca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d107      	bne.n	8007fe2 <f_write+0x44>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	7d5b      	ldrb	r3, [r3, #21]
 8007fd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007fda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d009      	beq.n	8007ff6 <f_write+0x58>
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007fe8:	4611      	mov	r1, r2
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe f94c 	bl	8006288 <unlock_fs>
 8007ff0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ff4:	e192      	b.n	800831c <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	7d1b      	ldrb	r3, [r3, #20]
 8007ffa:	f003 0302 	and.w	r3, r3, #2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d106      	bne.n	8008010 <f_write+0x72>
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	2107      	movs	r1, #7
 8008006:	4618      	mov	r0, r3
 8008008:	f7fe f93e 	bl	8006288 <unlock_fs>
 800800c:	2307      	movs	r3, #7
 800800e:	e185      	b.n	800831c <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	699a      	ldr	r2, [r3, #24]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	441a      	add	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	699b      	ldr	r3, [r3, #24]
 800801c:	429a      	cmp	r2, r3
 800801e:	f080 816a 	bcs.w	80082f6 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	699b      	ldr	r3, [r3, #24]
 8008026:	43db      	mvns	r3, r3
 8008028:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800802a:	e164      	b.n	80082f6 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	699b      	ldr	r3, [r3, #24]
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	8992      	ldrh	r2, [r2, #12]
 8008034:	fbb3 f1f2 	udiv	r1, r3, r2
 8008038:	fb02 f201 	mul.w	r2, r2, r1
 800803c:	1a9b      	subs	r3, r3, r2
 800803e:	2b00      	cmp	r3, #0
 8008040:	f040 810f 	bne.w	8008262 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	693a      	ldr	r2, [r7, #16]
 800804a:	8992      	ldrh	r2, [r2, #12]
 800804c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	8952      	ldrh	r2, [r2, #10]
 8008054:	3a01      	subs	r2, #1
 8008056:	4013      	ands	r3, r2
 8008058:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d14d      	bne.n	80080fc <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	699b      	ldr	r3, [r3, #24]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10c      	bne.n	8008082 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800806e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008070:	2b00      	cmp	r3, #0
 8008072:	d11a      	bne.n	80080aa <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2100      	movs	r1, #0
 8008078:	4618      	mov	r0, r3
 800807a:	f7fe fda7 	bl	8006bcc <create_chain>
 800807e:	62b8      	str	r0, [r7, #40]	; 0x28
 8008080:	e013      	b.n	80080aa <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008086:	2b00      	cmp	r3, #0
 8008088:	d007      	beq.n	800809a <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	4619      	mov	r1, r3
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f7fe fe33 	bl	8006cfc <clmt_clust>
 8008096:	62b8      	str	r0, [r7, #40]	; 0x28
 8008098:	e007      	b.n	80080aa <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	69db      	ldr	r3, [r3, #28]
 80080a0:	4619      	mov	r1, r3
 80080a2:	4610      	mov	r0, r2
 80080a4:	f7fe fd92 	bl	8006bcc <create_chain>
 80080a8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80080aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 8127 	beq.w	8008300 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80080b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d109      	bne.n	80080cc <f_write+0x12e>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2202      	movs	r2, #2
 80080bc:	755a      	strb	r2, [r3, #21]
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2102      	movs	r1, #2
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7fe f8e0 	bl	8006288 <unlock_fs>
 80080c8:	2302      	movs	r3, #2
 80080ca:	e127      	b.n	800831c <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80080cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080d2:	d109      	bne.n	80080e8 <f_write+0x14a>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2201      	movs	r2, #1
 80080d8:	755a      	strb	r2, [r3, #21]
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	2101      	movs	r1, #1
 80080de:	4618      	mov	r0, r3
 80080e0:	f7fe f8d2 	bl	8006288 <unlock_fs>
 80080e4:	2301      	movs	r3, #1
 80080e6:	e119      	b.n	800831c <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080ec:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d102      	bne.n	80080fc <f_write+0x15e>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080fa:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	7d1b      	ldrb	r3, [r3, #20]
 8008100:	b25b      	sxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	da1d      	bge.n	8008142 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	7858      	ldrb	r0, [r3, #1]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a1a      	ldr	r2, [r3, #32]
 8008114:	2301      	movs	r3, #1
 8008116:	f7fd ff63 	bl	8005fe0 <disk_write>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d009      	beq.n	8008134 <f_write+0x196>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2201      	movs	r2, #1
 8008124:	755a      	strb	r2, [r3, #21]
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	2101      	movs	r1, #1
 800812a:	4618      	mov	r0, r3
 800812c:	f7fe f8ac 	bl	8006288 <unlock_fs>
 8008130:	2301      	movs	r3, #1
 8008132:	e0f3      	b.n	800831c <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	7d1b      	ldrb	r3, [r3, #20]
 8008138:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800813c:	b2da      	uxtb	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	69db      	ldr	r3, [r3, #28]
 8008148:	4619      	mov	r1, r3
 800814a:	4610      	mov	r0, r2
 800814c:	f7fe faca 	bl	80066e4 <clust2sect>
 8008150:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d109      	bne.n	800816c <f_write+0x1ce>
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2202      	movs	r2, #2
 800815c:	755a      	strb	r2, [r3, #21]
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	2102      	movs	r1, #2
 8008162:	4618      	mov	r0, r3
 8008164:	f7fe f890 	bl	8006288 <unlock_fs>
 8008168:	2302      	movs	r3, #2
 800816a:	e0d7      	b.n	800831c <f_write+0x37e>
			sect += csect;
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	4413      	add	r3, r2
 8008172:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	899b      	ldrh	r3, [r3, #12]
 8008178:	461a      	mov	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008180:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008182:	6a3b      	ldr	r3, [r7, #32]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d048      	beq.n	800821a <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008188:	69ba      	ldr	r2, [r7, #24]
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	4413      	add	r3, r2
 800818e:	693a      	ldr	r2, [r7, #16]
 8008190:	8952      	ldrh	r2, [r2, #10]
 8008192:	4293      	cmp	r3, r2
 8008194:	d905      	bls.n	80081a2 <f_write+0x204>
					cc = fs->csize - csect;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	895b      	ldrh	r3, [r3, #10]
 800819a:	461a      	mov	r2, r3
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	7858      	ldrb	r0, [r3, #1]
 80081a6:	6a3b      	ldr	r3, [r7, #32]
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	69f9      	ldr	r1, [r7, #28]
 80081ac:	f7fd ff18 	bl	8005fe0 <disk_write>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d009      	beq.n	80081ca <f_write+0x22c>
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2201      	movs	r2, #1
 80081ba:	755a      	strb	r2, [r3, #21]
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	2101      	movs	r1, #1
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fe f861 	bl	8006288 <unlock_fs>
 80081c6:	2301      	movs	r3, #1
 80081c8:	e0a8      	b.n	800831c <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6a1a      	ldr	r2, [r3, #32]
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	1ad3      	subs	r3, r2, r3
 80081d2:	6a3a      	ldr	r2, [r7, #32]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d918      	bls.n	800820a <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a1a      	ldr	r2, [r3, #32]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	693a      	ldr	r2, [r7, #16]
 80081e8:	8992      	ldrh	r2, [r2, #12]
 80081ea:	fb02 f303 	mul.w	r3, r2, r3
 80081ee:	69fa      	ldr	r2, [r7, #28]
 80081f0:	18d1      	adds	r1, r2, r3
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	899b      	ldrh	r3, [r3, #12]
 80081f6:	461a      	mov	r2, r3
 80081f8:	f7fd ffb2 	bl	8006160 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	7d1b      	ldrb	r3, [r3, #20]
 8008200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008204:	b2da      	uxtb	r2, r3
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	899b      	ldrh	r3, [r3, #12]
 800820e:	461a      	mov	r2, r3
 8008210:	6a3b      	ldr	r3, [r7, #32]
 8008212:	fb02 f303 	mul.w	r3, r2, r3
 8008216:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008218:	e050      	b.n	80082bc <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	429a      	cmp	r2, r3
 8008222:	d01b      	beq.n	800825c <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	699a      	ldr	r2, [r3, #24]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800822c:	429a      	cmp	r2, r3
 800822e:	d215      	bcs.n	800825c <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	7858      	ldrb	r0, [r3, #1]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800823a:	2301      	movs	r3, #1
 800823c:	697a      	ldr	r2, [r7, #20]
 800823e:	f7fd feaf 	bl	8005fa0 <disk_read>
 8008242:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008244:	2b00      	cmp	r3, #0
 8008246:	d009      	beq.n	800825c <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2201      	movs	r2, #1
 800824c:	755a      	strb	r2, [r3, #21]
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	2101      	movs	r1, #1
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe f818 	bl	8006288 <unlock_fs>
 8008258:	2301      	movs	r3, #1
 800825a:	e05f      	b.n	800831c <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	899b      	ldrh	r3, [r3, #12]
 8008266:	4618      	mov	r0, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	8992      	ldrh	r2, [r2, #12]
 8008270:	fbb3 f1f2 	udiv	r1, r3, r2
 8008274:	fb02 f201 	mul.w	r2, r2, r1
 8008278:	1a9b      	subs	r3, r3, r2
 800827a:	1ac3      	subs	r3, r0, r3
 800827c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800827e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	429a      	cmp	r2, r3
 8008284:	d901      	bls.n	800828a <f_write+0x2ec>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	8992      	ldrh	r2, [r2, #12]
 8008298:	fbb3 f0f2 	udiv	r0, r3, r2
 800829c:	fb02 f200 	mul.w	r2, r2, r0
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	440b      	add	r3, r1
 80082a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082a6:	69f9      	ldr	r1, [r7, #28]
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7fd ff59 	bl	8006160 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	7d1b      	ldrb	r3, [r3, #20]
 80082b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80082bc:	69fa      	ldr	r2, [r7, #28]
 80082be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c0:	4413      	add	r3, r2
 80082c2:	61fb      	str	r3, [r7, #28]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	699a      	ldr	r2, [r3, #24]
 80082c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ca:	441a      	add	r2, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	619a      	str	r2, [r3, #24]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	68da      	ldr	r2, [r3, #12]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	429a      	cmp	r2, r3
 80082da:	bf38      	it	cc
 80082dc:	461a      	movcc	r2, r3
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	60da      	str	r2, [r3, #12]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	441a      	add	r2, r3
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f47f ae97 	bne.w	800802c <f_write+0x8e>
 80082fe:	e000      	b.n	8008302 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008300:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	7d1b      	ldrb	r3, [r3, #20]
 8008306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800830a:	b2da      	uxtb	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	2100      	movs	r1, #0
 8008314:	4618      	mov	r0, r3
 8008316:	f7fd ffb7 	bl	8006288 <unlock_fs>
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3730      	adds	r7, #48	; 0x30
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f107 0208 	add.w	r2, r7, #8
 8008332:	4611      	mov	r1, r2
 8008334:	4618      	mov	r0, r3
 8008336:	f7ff fbb3 	bl	8007aa0 <validate>
 800833a:	4603      	mov	r3, r0
 800833c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800833e:	7dfb      	ldrb	r3, [r7, #23]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d16d      	bne.n	8008420 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	7d1b      	ldrb	r3, [r3, #20]
 8008348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800834c:	2b00      	cmp	r3, #0
 800834e:	d067      	beq.n	8008420 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	7d1b      	ldrb	r3, [r3, #20]
 8008354:	b25b      	sxtb	r3, r3
 8008356:	2b00      	cmp	r3, #0
 8008358:	da1a      	bge.n	8008390 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	7858      	ldrb	r0, [r3, #1]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a1a      	ldr	r2, [r3, #32]
 8008368:	2301      	movs	r3, #1
 800836a:	f7fd fe39 	bl	8005fe0 <disk_write>
 800836e:	4603      	mov	r3, r0
 8008370:	2b00      	cmp	r3, #0
 8008372:	d006      	beq.n	8008382 <f_sync+0x5e>
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	2101      	movs	r1, #1
 8008378:	4618      	mov	r0, r3
 800837a:	f7fd ff85 	bl	8006288 <unlock_fs>
 800837e:	2301      	movs	r3, #1
 8008380:	e055      	b.n	800842e <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	7d1b      	ldrb	r3, [r3, #20]
 8008386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800838a:	b2da      	uxtb	r2, r3
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008390:	f7fd fb7a 	bl	8005a88 <get_fattime>
 8008394:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839c:	4619      	mov	r1, r3
 800839e:	4610      	mov	r0, r2
 80083a0:	f7fe f902 	bl	80065a8 <move_window>
 80083a4:	4603      	mov	r3, r0
 80083a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d138      	bne.n	8008420 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	330b      	adds	r3, #11
 80083b8:	781a      	ldrb	r2, [r3, #0]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	330b      	adds	r3, #11
 80083be:	f042 0220 	orr.w	r2, r2, #32
 80083c2:	b2d2      	uxtb	r2, r2
 80083c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6818      	ldr	r0, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	461a      	mov	r2, r3
 80083d0:	68f9      	ldr	r1, [r7, #12]
 80083d2:	f7fe fe90 	bl	80070f6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f103 021c 	add.w	r2, r3, #28
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	68db      	ldr	r3, [r3, #12]
 80083e0:	4619      	mov	r1, r3
 80083e2:	4610      	mov	r0, r2
 80083e4:	f7fd fe90 	bl	8006108 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	3316      	adds	r3, #22
 80083ec:	6939      	ldr	r1, [r7, #16]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f7fd fe8a 	bl	8006108 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3312      	adds	r3, #18
 80083f8:	2100      	movs	r1, #0
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fd fe69 	bl	80060d2 <st_word>
					fs->wflag = 1;
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2201      	movs	r2, #1
 8008404:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	4618      	mov	r0, r3
 800840a:	f7fe f8fb 	bl	8006604 <sync_fs>
 800840e:	4603      	mov	r3, r0
 8008410:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	7d1b      	ldrb	r3, [r3, #20]
 8008416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800841a:	b2da      	uxtb	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	7dfa      	ldrb	r2, [r7, #23]
 8008424:	4611      	mov	r1, r2
 8008426:	4618      	mov	r0, r3
 8008428:	f7fd ff2e 	bl	8006288 <unlock_fs>
 800842c:	7dfb      	ldrb	r3, [r7, #23]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3718      	adds	r7, #24
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b090      	sub	sp, #64	; 0x40
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
 800843e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f107 0208 	add.w	r2, r7, #8
 8008446:	4611      	mov	r1, r2
 8008448:	4618      	mov	r0, r3
 800844a:	f7ff fb29 	bl	8007aa0 <validate>
 800844e:	4603      	mov	r3, r0
 8008450:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008454:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008458:	2b00      	cmp	r3, #0
 800845a:	d103      	bne.n	8008464 <f_lseek+0x2e>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	7d5b      	ldrb	r3, [r3, #21]
 8008460:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8008464:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008468:	2b00      	cmp	r3, #0
 800846a:	d009      	beq.n	8008480 <f_lseek+0x4a>
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8008472:	4611      	mov	r1, r2
 8008474:	4618      	mov	r0, r3
 8008476:	f7fd ff07 	bl	8006288 <unlock_fs>
 800847a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800847e:	e244      	b.n	800890a <f_lseek+0x4d4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 80f2 	beq.w	800866e <f_lseek+0x238>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008490:	d164      	bne.n	800855c <f_lseek+0x126>
			tbl = fp->cltbl;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008496:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849a:	1d1a      	adds	r2, r3, #4
 800849c:	627a      	str	r2, [r7, #36]	; 0x24
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	617b      	str	r3, [r7, #20]
 80084a2:	2302      	movs	r3, #2
 80084a4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80084ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d044      	beq.n	800853c <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80084b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b4:	613b      	str	r3, [r7, #16]
 80084b6:	2300      	movs	r3, #0
 80084b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084bc:	3302      	adds	r3, #2
 80084be:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80084c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c6:	3301      	adds	r3, #1
 80084c8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7fe f927 	bl	8006722 <get_fat>
 80084d4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80084d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d809      	bhi.n	80084f0 <f_lseek+0xba>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	755a      	strb	r2, [r3, #21]
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	2102      	movs	r1, #2
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fd fece 	bl	8006288 <unlock_fs>
 80084ec:	2302      	movs	r3, #2
 80084ee:	e20c      	b.n	800890a <f_lseek+0x4d4>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80084f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084f6:	d109      	bne.n	800850c <f_lseek+0xd6>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	755a      	strb	r2, [r3, #21]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2101      	movs	r1, #1
 8008502:	4618      	mov	r0, r3
 8008504:	f7fd fec0 	bl	8006288 <unlock_fs>
 8008508:	2301      	movs	r3, #1
 800850a:	e1fe      	b.n	800890a <f_lseek+0x4d4>
					} while (cl == pcl + 1);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	3301      	adds	r3, #1
 8008510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008512:	429a      	cmp	r2, r3
 8008514:	d0d4      	beq.n	80084c0 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	429a      	cmp	r2, r3
 800851c:	d809      	bhi.n	8008532 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800851e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008520:	1d1a      	adds	r2, r3, #4
 8008522:	627a      	str	r2, [r7, #36]	; 0x24
 8008524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008526:	601a      	str	r2, [r3, #0]
 8008528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852a:	1d1a      	adds	r2, r3, #4
 800852c:	627a      	str	r2, [r7, #36]	; 0x24
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	69db      	ldr	r3, [r3, #28]
 8008536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008538:	429a      	cmp	r2, r3
 800853a:	d3ba      	bcc.n	80084b2 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008542:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	429a      	cmp	r2, r3
 800854a:	d803      	bhi.n	8008554 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800854c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854e:	2200      	movs	r2, #0
 8008550:	601a      	str	r2, [r3, #0]
 8008552:	e1d1      	b.n	80088f8 <f_lseek+0x4c2>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008554:	2311      	movs	r3, #17
 8008556:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800855a:	e1cd      	b.n	80088f8 <f_lseek+0x4c2>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	429a      	cmp	r2, r3
 8008564:	d902      	bls.n	800856c <f_lseek+0x136>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 81bf 	beq.w	80088f8 <f_lseek+0x4c2>
				fp->clust = clmt_clust(fp, ofs - 1);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	3b01      	subs	r3, #1
 800857e:	4619      	mov	r1, r3
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f7fe fbbb 	bl	8006cfc <clmt_clust>
 8008586:	4602      	mov	r2, r0
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	69db      	ldr	r3, [r3, #28]
 8008592:	4619      	mov	r1, r3
 8008594:	4610      	mov	r0, r2
 8008596:	f7fe f8a5 	bl	80066e4 <clust2sect>
 800859a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d109      	bne.n	80085b6 <f_lseek+0x180>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2202      	movs	r2, #2
 80085a6:	755a      	strb	r2, [r3, #21]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	2102      	movs	r1, #2
 80085ac:	4618      	mov	r0, r3
 80085ae:	f7fd fe6b 	bl	8006288 <unlock_fs>
 80085b2:	2302      	movs	r3, #2
 80085b4:	e1a9      	b.n	800890a <f_lseek+0x4d4>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	3b01      	subs	r3, #1
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	8992      	ldrh	r2, [r2, #12]
 80085be:	fbb3 f3f2 	udiv	r3, r3, r2
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	8952      	ldrh	r2, [r2, #10]
 80085c6:	3a01      	subs	r2, #1
 80085c8:	4013      	ands	r3, r2
 80085ca:	69ba      	ldr	r2, [r7, #24]
 80085cc:	4413      	add	r3, r2
 80085ce:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	699b      	ldr	r3, [r3, #24]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	8992      	ldrh	r2, [r2, #12]
 80085d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80085dc:	fb02 f201 	mul.w	r2, r2, r1
 80085e0:	1a9b      	subs	r3, r3, r2
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 8188 	beq.w	80088f8 <f_lseek+0x4c2>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	69ba      	ldr	r2, [r7, #24]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	f000 8182 	beq.w	80088f8 <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	7d1b      	ldrb	r3, [r3, #20]
 80085f8:	b25b      	sxtb	r3, r3
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	da1d      	bge.n	800863a <f_lseek+0x204>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	7858      	ldrb	r0, [r3, #1]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a1a      	ldr	r2, [r3, #32]
 800860c:	2301      	movs	r3, #1
 800860e:	f7fd fce7 	bl	8005fe0 <disk_write>
 8008612:	4603      	mov	r3, r0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d009      	beq.n	800862c <f_lseek+0x1f6>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	755a      	strb	r2, [r3, #21]
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2101      	movs	r1, #1
 8008622:	4618      	mov	r0, r3
 8008624:	f7fd fe30 	bl	8006288 <unlock_fs>
 8008628:	2301      	movs	r3, #1
 800862a:	e16e      	b.n	800890a <f_lseek+0x4d4>
						fp->flag &= (BYTE)~FA_DIRTY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	7d1b      	ldrb	r3, [r3, #20]
 8008630:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008634:	b2da      	uxtb	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	7858      	ldrb	r0, [r3, #1]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008644:	2301      	movs	r3, #1
 8008646:	69ba      	ldr	r2, [r7, #24]
 8008648:	f7fd fcaa 	bl	8005fa0 <disk_read>
 800864c:	4603      	mov	r3, r0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d009      	beq.n	8008666 <f_lseek+0x230>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2201      	movs	r2, #1
 8008656:	755a      	strb	r2, [r3, #21]
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2101      	movs	r1, #1
 800865c:	4618      	mov	r0, r3
 800865e:	f7fd fe13 	bl	8006288 <unlock_fs>
 8008662:	2301      	movs	r3, #1
 8008664:	e151      	b.n	800890a <f_lseek+0x4d4>
#endif
					fp->sect = dsc;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	69ba      	ldr	r2, [r7, #24]
 800866a:	621a      	str	r2, [r3, #32]
 800866c:	e144      	b.n	80088f8 <f_lseek+0x4c2>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	683a      	ldr	r2, [r7, #0]
 8008674:	429a      	cmp	r2, r3
 8008676:	d908      	bls.n	800868a <f_lseek+0x254>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	7d1b      	ldrb	r3, [r3, #20]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b00      	cmp	r3, #0
 8008682:	d102      	bne.n	800868a <f_lseek+0x254>
			ofs = fp->obj.objsize;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8008690:	2300      	movs	r3, #0
 8008692:	637b      	str	r3, [r7, #52]	; 0x34
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008698:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 80ce 	beq.w	800883e <f_lseek+0x408>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	895b      	ldrh	r3, [r3, #10]
 80086a6:	461a      	mov	r2, r3
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	899b      	ldrh	r3, [r3, #12]
 80086ac:	fb03 f302 	mul.w	r3, r3, r2
 80086b0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80086b2:	6a3b      	ldr	r3, [r7, #32]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d01b      	beq.n	80086f0 <f_lseek+0x2ba>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	1e5a      	subs	r2, r3, #1
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	fbb2 f2f3 	udiv	r2, r2, r3
 80086c2:	6a3b      	ldr	r3, [r7, #32]
 80086c4:	1e59      	subs	r1, r3, #1
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d30f      	bcc.n	80086f0 <f_lseek+0x2ba>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80086d0:	6a3b      	ldr	r3, [r7, #32]
 80086d2:	1e5a      	subs	r2, r3, #1
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	425b      	negs	r3, r3
 80086d8:	401a      	ands	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	69db      	ldr	r3, [r3, #28]
 80086ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80086ee:	e02c      	b.n	800874a <f_lseek+0x314>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80086f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d123      	bne.n	8008744 <f_lseek+0x30e>
					clst = create_chain(&fp->obj, 0);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f7fe fa63 	bl	8006bcc <create_chain>
 8008706:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800870a:	2b01      	cmp	r3, #1
 800870c:	d109      	bne.n	8008722 <f_lseek+0x2ec>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2202      	movs	r2, #2
 8008712:	755a      	strb	r2, [r3, #21]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	2102      	movs	r1, #2
 8008718:	4618      	mov	r0, r3
 800871a:	f7fd fdb5 	bl	8006288 <unlock_fs>
 800871e:	2302      	movs	r3, #2
 8008720:	e0f3      	b.n	800890a <f_lseek+0x4d4>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008724:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008728:	d109      	bne.n	800873e <f_lseek+0x308>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	755a      	strb	r2, [r3, #21]
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	2101      	movs	r1, #1
 8008734:	4618      	mov	r0, r3
 8008736:	f7fd fda7 	bl	8006288 <unlock_fs>
 800873a:	2301      	movs	r3, #1
 800873c:	e0e5      	b.n	800890a <f_lseek+0x4d4>
					fp->obj.sclust = clst;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008742:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008748:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800874a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800874c:	2b00      	cmp	r3, #0
 800874e:	d076      	beq.n	800883e <f_lseek+0x408>
				while (ofs > bcs) {						/* Cluster following loop */
 8008750:	e044      	b.n	80087dc <f_lseek+0x3a6>
					ofs -= bcs; fp->fptr += bcs;
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	603b      	str	r3, [r7, #0]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	699a      	ldr	r2, [r3, #24]
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	441a      	add	r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	7d1b      	ldrb	r3, [r3, #20]
 800876a:	f003 0302 	and.w	r3, r3, #2
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00b      	beq.n	800878a <f_lseek+0x354>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008776:	4618      	mov	r0, r3
 8008778:	f7fe fa28 	bl	8006bcc <create_chain>
 800877c:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800877e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008780:	2b00      	cmp	r3, #0
 8008782:	d108      	bne.n	8008796 <f_lseek+0x360>
							ofs = 0; break;
 8008784:	2300      	movs	r3, #0
 8008786:	603b      	str	r3, [r7, #0]
 8008788:	e02c      	b.n	80087e4 <f_lseek+0x3ae>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800878e:	4618      	mov	r0, r3
 8008790:	f7fd ffc7 	bl	8006722 <get_fat>
 8008794:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800879c:	d109      	bne.n	80087b2 <f_lseek+0x37c>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	755a      	strb	r2, [r3, #21]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2101      	movs	r1, #1
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fd fd6d 	bl	8006288 <unlock_fs>
 80087ae:	2301      	movs	r3, #1
 80087b0:	e0ab      	b.n	800890a <f_lseek+0x4d4>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80087b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d904      	bls.n	80087c2 <f_lseek+0x38c>
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	69db      	ldr	r3, [r3, #28]
 80087bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087be:	429a      	cmp	r2, r3
 80087c0:	d309      	bcc.n	80087d6 <f_lseek+0x3a0>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2202      	movs	r2, #2
 80087c6:	755a      	strb	r2, [r3, #21]
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	2102      	movs	r1, #2
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7fd fd5b 	bl	8006288 <unlock_fs>
 80087d2:	2302      	movs	r3, #2
 80087d4:	e099      	b.n	800890a <f_lseek+0x4d4>
					fp->clust = clst;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087da:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80087dc:	683a      	ldr	r2, [r7, #0]
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d8b6      	bhi.n	8008752 <f_lseek+0x31c>
				}
				fp->fptr += ofs;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	699a      	ldr	r2, [r3, #24]
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	441a      	add	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	899b      	ldrh	r3, [r3, #12]
 80087f4:	461a      	mov	r2, r3
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80087fc:	fb02 f201 	mul.w	r2, r2, r1
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d01b      	beq.n	800883e <f_lseek+0x408>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800880a:	4618      	mov	r0, r3
 800880c:	f7fd ff6a 	bl	80066e4 <clust2sect>
 8008810:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8008812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008814:	2b00      	cmp	r3, #0
 8008816:	d109      	bne.n	800882c <f_lseek+0x3f6>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	755a      	strb	r2, [r3, #21]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	2102      	movs	r1, #2
 8008822:	4618      	mov	r0, r3
 8008824:	f7fd fd30 	bl	8006288 <unlock_fs>
 8008828:	2302      	movs	r3, #2
 800882a:	e06e      	b.n	800890a <f_lseek+0x4d4>
					nsect += (DWORD)(ofs / SS(fs));
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	899b      	ldrh	r3, [r3, #12]
 8008830:	461a      	mov	r2, r3
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	fbb3 f3f2 	udiv	r3, r3, r2
 8008838:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800883a:	4413      	add	r3, r2
 800883c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699a      	ldr	r2, [r3, #24]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	429a      	cmp	r2, r3
 8008848:	d90a      	bls.n	8008860 <f_lseek+0x42a>
			fp->obj.objsize = fp->fptr;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	699a      	ldr	r2, [r3, #24]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	7d1b      	ldrb	r3, [r3, #20]
 8008856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800885a:	b2da      	uxtb	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	68ba      	ldr	r2, [r7, #8]
 8008866:	8992      	ldrh	r2, [r2, #12]
 8008868:	fbb3 f1f2 	udiv	r1, r3, r2
 800886c:	fb02 f201 	mul.w	r2, r2, r1
 8008870:	1a9b      	subs	r3, r3, r2
 8008872:	2b00      	cmp	r3, #0
 8008874:	d040      	beq.n	80088f8 <f_lseek+0x4c2>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a1b      	ldr	r3, [r3, #32]
 800887a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800887c:	429a      	cmp	r2, r3
 800887e:	d03b      	beq.n	80088f8 <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	7d1b      	ldrb	r3, [r3, #20]
 8008884:	b25b      	sxtb	r3, r3
 8008886:	2b00      	cmp	r3, #0
 8008888:	da1d      	bge.n	80088c6 <f_lseek+0x490>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	7858      	ldrb	r0, [r3, #1]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a1a      	ldr	r2, [r3, #32]
 8008898:	2301      	movs	r3, #1
 800889a:	f7fd fba1 	bl	8005fe0 <disk_write>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d009      	beq.n	80088b8 <f_lseek+0x482>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	755a      	strb	r2, [r3, #21]
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	2101      	movs	r1, #1
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7fd fcea 	bl	8006288 <unlock_fs>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e028      	b.n	800890a <f_lseek+0x4d4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	7d1b      	ldrb	r3, [r3, #20]
 80088bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	7858      	ldrb	r0, [r3, #1]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80088d0:	2301      	movs	r3, #1
 80088d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088d4:	f7fd fb64 	bl	8005fa0 <disk_read>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d009      	beq.n	80088f2 <f_lseek+0x4bc>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2201      	movs	r2, #1
 80088e2:	755a      	strb	r2, [r3, #21]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2101      	movs	r1, #1
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7fd fccd 	bl	8006288 <unlock_fs>
 80088ee:	2301      	movs	r3, #1
 80088f0:	e00b      	b.n	800890a <f_lseek+0x4d4>
#endif
			fp->sect = nsect;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088f6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80088fe:	4611      	mov	r1, r2
 8008900:	4618      	mov	r0, r3
 8008902:	f7fd fcc1 	bl	8006288 <unlock_fs>
 8008906:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800890a:	4618      	mov	r0, r3
 800890c:	3740      	adds	r7, #64	; 0x40
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
	...

08008914 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	4613      	mov	r3, r2
 8008920:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008926:	2300      	movs	r3, #0
 8008928:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800892a:	4b1f      	ldr	r3, [pc, #124]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 800892c:	7a5b      	ldrb	r3, [r3, #9]
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b00      	cmp	r3, #0
 8008932:	d131      	bne.n	8008998 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008934:	4b1c      	ldr	r3, [pc, #112]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 8008936:	7a5b      	ldrb	r3, [r3, #9]
 8008938:	b2db      	uxtb	r3, r3
 800893a:	461a      	mov	r2, r3
 800893c:	4b1a      	ldr	r3, [pc, #104]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 800893e:	2100      	movs	r1, #0
 8008940:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008942:	4b19      	ldr	r3, [pc, #100]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 8008944:	7a5b      	ldrb	r3, [r3, #9]
 8008946:	b2db      	uxtb	r3, r3
 8008948:	4a17      	ldr	r2, [pc, #92]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4413      	add	r3, r2
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008952:	4b15      	ldr	r3, [pc, #84]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 8008954:	7a5b      	ldrb	r3, [r3, #9]
 8008956:	b2db      	uxtb	r3, r3
 8008958:	461a      	mov	r2, r3
 800895a:	4b13      	ldr	r3, [pc, #76]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 800895c:	4413      	add	r3, r2
 800895e:	79fa      	ldrb	r2, [r7, #7]
 8008960:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008962:	4b11      	ldr	r3, [pc, #68]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 8008964:	7a5b      	ldrb	r3, [r3, #9]
 8008966:	b2db      	uxtb	r3, r3
 8008968:	1c5a      	adds	r2, r3, #1
 800896a:	b2d1      	uxtb	r1, r2
 800896c:	4a0e      	ldr	r2, [pc, #56]	; (80089a8 <FATFS_LinkDriverEx+0x94>)
 800896e:	7251      	strb	r1, [r2, #9]
 8008970:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008972:	7dbb      	ldrb	r3, [r7, #22]
 8008974:	3330      	adds	r3, #48	; 0x30
 8008976:	b2da      	uxtb	r2, r3
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	3301      	adds	r3, #1
 8008980:	223a      	movs	r2, #58	; 0x3a
 8008982:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	3302      	adds	r3, #2
 8008988:	222f      	movs	r2, #47	; 0x2f
 800898a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	3303      	adds	r3, #3
 8008990:	2200      	movs	r2, #0
 8008992:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008994:	2300      	movs	r3, #0
 8008996:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008998:	7dfb      	ldrb	r3, [r7, #23]
}
 800899a:	4618      	mov	r0, r3
 800899c:	371c      	adds	r7, #28
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	20004398 	.word	0x20004398

080089ac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b082      	sub	sp, #8
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80089b6:	2200      	movs	r2, #0
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff ffaa 	bl	8008914 <FATFS_LinkDriverEx>
 80089c0:	4603      	mov	r3, r0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3708      	adds	r7, #8
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	4603      	mov	r3, r0
 80089d2:	6039      	str	r1, [r7, #0]
 80089d4:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80089d6:	2200      	movs	r2, #0
 80089d8:	2101      	movs	r1, #1
 80089da:	2001      	movs	r0, #1
 80089dc:	f000 f9ae 	bl	8008d3c <osSemaphoreNew>
 80089e0:	4602      	mov	r2, r0
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	bf14      	ite	ne
 80089ee:	2301      	movne	r3, #1
 80089f0:	2300      	moveq	r3, #0
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	60fb      	str	r3, [r7, #12]

    return ret;
 80089f6:	68fb      	ldr	r3, [r7, #12]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fab7 	bl	8008f7c <osSemaphoreDelete>
#endif
    return 1;
 8008a0e:	2301      	movs	r3, #1
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3708      	adds	r7, #8
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8008a24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fa11 	bl	8008e50 <osSemaphoreAcquire>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d101      	bne.n	8008a38 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8008a34:	2301      	movs	r3, #1
 8008a36:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008a38:	68fb      	ldr	r3, [r7, #12]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b082      	sub	sp, #8
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fa52 	bl	8008ef4 <osSemaphoreRelease>
#endif
}
 8008a50:	bf00      	nop
 8008a52:	3708      	adds	r7, #8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <__NVIC_SetPriority>:
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	6039      	str	r1, [r7, #0]
 8008a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	db0a      	blt.n	8008a82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	490c      	ldr	r1, [pc, #48]	; (8008aa4 <__NVIC_SetPriority+0x4c>)
 8008a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a76:	0112      	lsls	r2, r2, #4
 8008a78:	b2d2      	uxtb	r2, r2
 8008a7a:	440b      	add	r3, r1
 8008a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008a80:	e00a      	b.n	8008a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	4908      	ldr	r1, [pc, #32]	; (8008aa8 <__NVIC_SetPriority+0x50>)
 8008a88:	79fb      	ldrb	r3, [r7, #7]
 8008a8a:	f003 030f 	and.w	r3, r3, #15
 8008a8e:	3b04      	subs	r3, #4
 8008a90:	0112      	lsls	r2, r2, #4
 8008a92:	b2d2      	uxtb	r2, r2
 8008a94:	440b      	add	r3, r1
 8008a96:	761a      	strb	r2, [r3, #24]
}
 8008a98:	bf00      	nop
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	e000e100 	.word	0xe000e100
 8008aa8:	e000ed00 	.word	0xe000ed00

08008aac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008aac:	b580      	push	{r7, lr}
 8008aae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008ab0:	4b05      	ldr	r3, [pc, #20]	; (8008ac8 <SysTick_Handler+0x1c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008ab4:	f002 fade 	bl	800b074 <xTaskGetSchedulerState>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d001      	beq.n	8008ac2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008abe:	f003 f9c3 	bl	800be48 <xPortSysTickHandler>
  }
}
 8008ac2:	bf00      	nop
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	e000e010 	.word	0xe000e010

08008acc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008acc:	b580      	push	{r7, lr}
 8008ace:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	f06f 0004 	mvn.w	r0, #4
 8008ad6:	f7ff ffbf 	bl	8008a58 <__NVIC_SetPriority>
#endif
}
 8008ada:	bf00      	nop
 8008adc:	bd80      	pop	{r7, pc}
	...

08008ae0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ae6:	f3ef 8305 	mrs	r3, IPSR
 8008aea:	603b      	str	r3, [r7, #0]
  return(result);
 8008aec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008af2:	f06f 0305 	mvn.w	r3, #5
 8008af6:	607b      	str	r3, [r7, #4]
 8008af8:	e00c      	b.n	8008b14 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008afa:	4b0a      	ldr	r3, [pc, #40]	; (8008b24 <osKernelInitialize+0x44>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d105      	bne.n	8008b0e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008b02:	4b08      	ldr	r3, [pc, #32]	; (8008b24 <osKernelInitialize+0x44>)
 8008b04:	2201      	movs	r2, #1
 8008b06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	607b      	str	r3, [r7, #4]
 8008b0c:	e002      	b.n	8008b14 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008b0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b14:	687b      	ldr	r3, [r7, #4]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	370c      	adds	r7, #12
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	200043a4 	.word	0x200043a4

08008b28 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8008b2e:	f002 faa1 	bl	800b074 <xTaskGetSchedulerState>
 8008b32:	4603      	mov	r3, r0
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d004      	beq.n	8008b42 <osKernelGetState+0x1a>
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d105      	bne.n	8008b48 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	607b      	str	r3, [r7, #4]
      break;
 8008b40:	e00c      	b.n	8008b5c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8008b42:	2303      	movs	r3, #3
 8008b44:	607b      	str	r3, [r7, #4]
      break;
 8008b46:	e009      	b.n	8008b5c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8008b48:	4b07      	ldr	r3, [pc, #28]	; (8008b68 <osKernelGetState+0x40>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d102      	bne.n	8008b56 <osKernelGetState+0x2e>
        state = osKernelReady;
 8008b50:	2301      	movs	r3, #1
 8008b52:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8008b54:	e001      	b.n	8008b5a <osKernelGetState+0x32>
        state = osKernelInactive;
 8008b56:	2300      	movs	r3, #0
 8008b58:	607b      	str	r3, [r7, #4]
      break;
 8008b5a:	bf00      	nop
  }

  return (state);
 8008b5c:	687b      	ldr	r3, [r7, #4]
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3708      	adds	r7, #8
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	200043a4 	.word	0x200043a4

08008b6c <osKernelStart>:

osStatus_t osKernelStart (void) {
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b72:	f3ef 8305 	mrs	r3, IPSR
 8008b76:	603b      	str	r3, [r7, #0]
  return(result);
 8008b78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008b7e:	f06f 0305 	mvn.w	r3, #5
 8008b82:	607b      	str	r3, [r7, #4]
 8008b84:	e010      	b.n	8008ba8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008b86:	4b0b      	ldr	r3, [pc, #44]	; (8008bb4 <osKernelStart+0x48>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d109      	bne.n	8008ba2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008b8e:	f7ff ff9d 	bl	8008acc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008b92:	4b08      	ldr	r3, [pc, #32]	; (8008bb4 <osKernelStart+0x48>)
 8008b94:	2202      	movs	r2, #2
 8008b96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008b98:	f001 fe12 	bl	800a7c0 <vTaskStartScheduler>
      stat = osOK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	607b      	str	r3, [r7, #4]
 8008ba0:	e002      	b.n	8008ba8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008ba2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008ba6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ba8:	687b      	ldr	r3, [r7, #4]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3708      	adds	r7, #8
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop
 8008bb4:	200043a4 	.word	0x200043a4

08008bb8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bbe:	f3ef 8305 	mrs	r3, IPSR
 8008bc2:	603b      	str	r3, [r7, #0]
  return(result);
 8008bc4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008bca:	f001 ff1b 	bl	800aa04 <xTaskGetTickCountFromISR>
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	e002      	b.n	8008bd8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008bd2:	f001 ff07 	bl	800a9e4 <xTaskGetTickCount>
 8008bd6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008bd8:	687b      	ldr	r3, [r7, #4]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b08e      	sub	sp, #56	; 0x38
 8008be6:	af04      	add	r7, sp, #16
 8008be8:	60f8      	str	r0, [r7, #12]
 8008bea:	60b9      	str	r1, [r7, #8]
 8008bec:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bf2:	f3ef 8305 	mrs	r3, IPSR
 8008bf6:	617b      	str	r3, [r7, #20]
  return(result);
 8008bf8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d17e      	bne.n	8008cfc <osThreadNew+0x11a>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d07b      	beq.n	8008cfc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008c04:	2380      	movs	r3, #128	; 0x80
 8008c06:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008c08:	2318      	movs	r3, #24
 8008c0a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c14:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d045      	beq.n	8008ca8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d002      	beq.n	8008c2a <osThreadNew+0x48>
        name = attr->name;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	699b      	ldr	r3, [r3, #24]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d002      	beq.n	8008c38 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d008      	beq.n	8008c50 <osThreadNew+0x6e>
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	2b38      	cmp	r3, #56	; 0x38
 8008c42:	d805      	bhi.n	8008c50 <osThreadNew+0x6e>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	f003 0301 	and.w	r3, r3, #1
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d001      	beq.n	8008c54 <osThreadNew+0x72>
        return (NULL);
 8008c50:	2300      	movs	r3, #0
 8008c52:	e054      	b.n	8008cfe <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	695b      	ldr	r3, [r3, #20]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d003      	beq.n	8008c64 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	695b      	ldr	r3, [r3, #20]
 8008c60:	089b      	lsrs	r3, r3, #2
 8008c62:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00e      	beq.n	8008c8a <osThreadNew+0xa8>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	2b5b      	cmp	r3, #91	; 0x5b
 8008c72:	d90a      	bls.n	8008c8a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d006      	beq.n	8008c8a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	695b      	ldr	r3, [r3, #20]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <osThreadNew+0xa8>
        mem = 1;
 8008c84:	2301      	movs	r3, #1
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	e010      	b.n	8008cac <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d10c      	bne.n	8008cac <osThreadNew+0xca>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d108      	bne.n	8008cac <osThreadNew+0xca>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d104      	bne.n	8008cac <osThreadNew+0xca>
          mem = 0;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	61bb      	str	r3, [r7, #24]
 8008ca6:	e001      	b.n	8008cac <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d110      	bne.n	8008cd4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008cba:	9202      	str	r2, [sp, #8]
 8008cbc:	9301      	str	r3, [sp, #4]
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	9300      	str	r3, [sp, #0]
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	6a3a      	ldr	r2, [r7, #32]
 8008cc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f001 fba3 	bl	800a414 <xTaskCreateStatic>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	613b      	str	r3, [r7, #16]
 8008cd2:	e013      	b.n	8008cfc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d110      	bne.n	8008cfc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	f107 0310 	add.w	r3, r7, #16
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f001 fbee 	bl	800a4ce <xTaskCreate>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d001      	beq.n	8008cfc <osThreadNew+0x11a>
            hTask = NULL;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008cfc:	693b      	ldr	r3, [r7, #16]
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3728      	adds	r7, #40	; 0x28
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d0e:	f3ef 8305 	mrs	r3, IPSR
 8008d12:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d003      	beq.n	8008d22 <osDelay+0x1c>
    stat = osErrorISR;
 8008d1a:	f06f 0305 	mvn.w	r3, #5
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	e007      	b.n	8008d32 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008d22:	2300      	movs	r3, #0
 8008d24:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f001 fd13 	bl	800a758 <vTaskDelay>
    }
  }

  return (stat);
 8008d32:	68fb      	ldr	r3, [r7, #12]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08a      	sub	sp, #40	; 0x28
 8008d40:	af02      	add	r7, sp, #8
 8008d42:	60f8      	str	r0, [r7, #12]
 8008d44:	60b9      	str	r1, [r7, #8]
 8008d46:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d4c:	f3ef 8305 	mrs	r3, IPSR
 8008d50:	613b      	str	r3, [r7, #16]
  return(result);
 8008d52:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d175      	bne.n	8008e44 <osSemaphoreNew+0x108>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d072      	beq.n	8008e44 <osSemaphoreNew+0x108>
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d86e      	bhi.n	8008e44 <osSemaphoreNew+0x108>
    mem = -1;
 8008d66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d015      	beq.n	8008d9e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d006      	beq.n	8008d88 <osSemaphoreNew+0x4c>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	68db      	ldr	r3, [r3, #12]
 8008d7e:	2b4f      	cmp	r3, #79	; 0x4f
 8008d80:	d902      	bls.n	8008d88 <osSemaphoreNew+0x4c>
        mem = 1;
 8008d82:	2301      	movs	r3, #1
 8008d84:	61bb      	str	r3, [r7, #24]
 8008d86:	e00c      	b.n	8008da2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d108      	bne.n	8008da2 <osSemaphoreNew+0x66>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d104      	bne.n	8008da2 <osSemaphoreNew+0x66>
          mem = 0;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	61bb      	str	r3, [r7, #24]
 8008d9c:	e001      	b.n	8008da2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008da2:	69bb      	ldr	r3, [r7, #24]
 8008da4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008da8:	d04c      	beq.n	8008e44 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d128      	bne.n	8008e02 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008db0:	69bb      	ldr	r3, [r7, #24]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d10a      	bne.n	8008dcc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	2203      	movs	r2, #3
 8008dbc:	9200      	str	r2, [sp, #0]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	2001      	movs	r0, #1
 8008dc4:	f000 fb80 	bl	80094c8 <xQueueGenericCreateStatic>
 8008dc8:	61f8      	str	r0, [r7, #28]
 8008dca:	e005      	b.n	8008dd8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008dcc:	2203      	movs	r2, #3
 8008dce:	2100      	movs	r1, #0
 8008dd0:	2001      	movs	r0, #1
 8008dd2:	f000 fbf1 	bl	80095b8 <xQueueGenericCreate>
 8008dd6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008dd8:	69fb      	ldr	r3, [r7, #28]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d022      	beq.n	8008e24 <osSemaphoreNew+0xe8>
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d01f      	beq.n	8008e24 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008de4:	2300      	movs	r3, #0
 8008de6:	2200      	movs	r2, #0
 8008de8:	2100      	movs	r1, #0
 8008dea:	69f8      	ldr	r0, [r7, #28]
 8008dec:	f000 fcac 	bl	8009748 <xQueueGenericSend>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d016      	beq.n	8008e24 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008df6:	69f8      	ldr	r0, [r7, #28]
 8008df8:	f001 f938 	bl	800a06c <vQueueDelete>
            hSemaphore = NULL;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	61fb      	str	r3, [r7, #28]
 8008e00:	e010      	b.n	8008e24 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d108      	bne.n	8008e1a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	689b      	ldr	r3, [r3, #8]
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	68b9      	ldr	r1, [r7, #8]
 8008e10:	68f8      	ldr	r0, [r7, #12]
 8008e12:	f000 fc2e 	bl	8009672 <xQueueCreateCountingSemaphoreStatic>
 8008e16:	61f8      	str	r0, [r7, #28]
 8008e18:	e004      	b.n	8008e24 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008e1a:	68b9      	ldr	r1, [r7, #8]
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 fc5f 	bl	80096e0 <xQueueCreateCountingSemaphore>
 8008e22:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00c      	beq.n	8008e44 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <osSemaphoreNew+0xfc>
          name = attr->name;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	617b      	str	r3, [r7, #20]
 8008e36:	e001      	b.n	8008e3c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008e3c:	6979      	ldr	r1, [r7, #20]
 8008e3e:	69f8      	ldr	r0, [r7, #28]
 8008e40:	f001 fa60 	bl	800a304 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008e44:	69fb      	ldr	r3, [r7, #28]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3720      	adds	r7, #32
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
	...

08008e50 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d103      	bne.n	8008e70 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008e68:	f06f 0303 	mvn.w	r3, #3
 8008e6c:	617b      	str	r3, [r7, #20]
 8008e6e:	e039      	b.n	8008ee4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e70:	f3ef 8305 	mrs	r3, IPSR
 8008e74:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e76:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d022      	beq.n	8008ec2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d003      	beq.n	8008e8a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008e82:	f06f 0303 	mvn.w	r3, #3
 8008e86:	617b      	str	r3, [r7, #20]
 8008e88:	e02c      	b.n	8008ee4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008e8e:	f107 0308 	add.w	r3, r7, #8
 8008e92:	461a      	mov	r2, r3
 8008e94:	2100      	movs	r1, #0
 8008e96:	6938      	ldr	r0, [r7, #16]
 8008e98:	f001 f868 	bl	8009f6c <xQueueReceiveFromISR>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d003      	beq.n	8008eaa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008ea2:	f06f 0302 	mvn.w	r3, #2
 8008ea6:	617b      	str	r3, [r7, #20]
 8008ea8:	e01c      	b.n	8008ee4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d019      	beq.n	8008ee4 <osSemaphoreAcquire+0x94>
 8008eb0:	4b0f      	ldr	r3, [pc, #60]	; (8008ef0 <osSemaphoreAcquire+0xa0>)
 8008eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eb6:	601a      	str	r2, [r3, #0]
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	e010      	b.n	8008ee4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008ec2:	6839      	ldr	r1, [r7, #0]
 8008ec4:	6938      	ldr	r0, [r7, #16]
 8008ec6:	f000 ff45 	bl	8009d54 <xQueueSemaphoreTake>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d009      	beq.n	8008ee4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d003      	beq.n	8008ede <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008ed6:	f06f 0301 	mvn.w	r3, #1
 8008eda:	617b      	str	r3, [r7, #20]
 8008edc:	e002      	b.n	8008ee4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008ede:	f06f 0302 	mvn.w	r3, #2
 8008ee2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008ee4:	697b      	ldr	r3, [r7, #20]
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3718      	adds	r7, #24
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	e000ed04 	.word	0xe000ed04

08008ef4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b086      	sub	sp, #24
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008f00:	2300      	movs	r3, #0
 8008f02:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d103      	bne.n	8008f12 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008f0a:	f06f 0303 	mvn.w	r3, #3
 8008f0e:	617b      	str	r3, [r7, #20]
 8008f10:	e02c      	b.n	8008f6c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f12:	f3ef 8305 	mrs	r3, IPSR
 8008f16:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f18:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d01a      	beq.n	8008f54 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008f22:	f107 0308 	add.w	r3, r7, #8
 8008f26:	4619      	mov	r1, r3
 8008f28:	6938      	ldr	r0, [r7, #16]
 8008f2a:	f000 fda6 	bl	8009a7a <xQueueGiveFromISR>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d003      	beq.n	8008f3c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008f34:	f06f 0302 	mvn.w	r3, #2
 8008f38:	617b      	str	r3, [r7, #20]
 8008f3a:	e017      	b.n	8008f6c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d014      	beq.n	8008f6c <osSemaphoreRelease+0x78>
 8008f42:	4b0d      	ldr	r3, [pc, #52]	; (8008f78 <osSemaphoreRelease+0x84>)
 8008f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f48:	601a      	str	r2, [r3, #0]
 8008f4a:	f3bf 8f4f 	dsb	sy
 8008f4e:	f3bf 8f6f 	isb	sy
 8008f52:	e00b      	b.n	8008f6c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008f54:	2300      	movs	r3, #0
 8008f56:	2200      	movs	r2, #0
 8008f58:	2100      	movs	r1, #0
 8008f5a:	6938      	ldr	r0, [r7, #16]
 8008f5c:	f000 fbf4 	bl	8009748 <xQueueGenericSend>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d002      	beq.n	8008f6c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8008f66:	f06f 0302 	mvn.w	r3, #2
 8008f6a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008f6c:	697b      	ldr	r3, [r7, #20]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3718      	adds	r7, #24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	e000ed04 	.word	0xe000ed04

08008f7c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f88:	f3ef 8305 	mrs	r3, IPSR
 8008f8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d003      	beq.n	8008f9c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8008f94:	f06f 0305 	mvn.w	r3, #5
 8008f98:	617b      	str	r3, [r7, #20]
 8008f9a:	e00e      	b.n	8008fba <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d103      	bne.n	8008faa <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8008fa2:	f06f 0303 	mvn.w	r3, #3
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	e007      	b.n	8008fba <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8008faa:	6938      	ldr	r0, [r7, #16]
 8008fac:	f001 f9d4 	bl	800a358 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8008fb4:	6938      	ldr	r0, [r7, #16]
 8008fb6:	f001 f859 	bl	800a06c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8008fba:	697b      	ldr	r3, [r7, #20]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3718      	adds	r7, #24
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b08a      	sub	sp, #40	; 0x28
 8008fc8:	af02      	add	r7, sp, #8
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fd4:	f3ef 8305 	mrs	r3, IPSR
 8008fd8:	613b      	str	r3, [r7, #16]
  return(result);
 8008fda:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d15f      	bne.n	80090a0 <osMessageQueueNew+0xdc>
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d05c      	beq.n	80090a0 <osMessageQueueNew+0xdc>
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d059      	beq.n	80090a0 <osMessageQueueNew+0xdc>
    mem = -1;
 8008fec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008ff0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d029      	beq.n	800904c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d012      	beq.n	8009026 <osMessageQueueNew+0x62>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	2b4f      	cmp	r3, #79	; 0x4f
 8009006:	d90e      	bls.n	8009026 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	695a      	ldr	r2, [r3, #20]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	68b9      	ldr	r1, [r7, #8]
 8009018:	fb01 f303 	mul.w	r3, r1, r3
 800901c:	429a      	cmp	r2, r3
 800901e:	d302      	bcc.n	8009026 <osMessageQueueNew+0x62>
        mem = 1;
 8009020:	2301      	movs	r3, #1
 8009022:	61bb      	str	r3, [r7, #24]
 8009024:	e014      	b.n	8009050 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d110      	bne.n	8009050 <osMessageQueueNew+0x8c>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10c      	bne.n	8009050 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800903a:	2b00      	cmp	r3, #0
 800903c:	d108      	bne.n	8009050 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d104      	bne.n	8009050 <osMessageQueueNew+0x8c>
          mem = 0;
 8009046:	2300      	movs	r3, #0
 8009048:	61bb      	str	r3, [r7, #24]
 800904a:	e001      	b.n	8009050 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800904c:	2300      	movs	r3, #0
 800904e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d10b      	bne.n	800906e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691a      	ldr	r2, [r3, #16]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	2100      	movs	r1, #0
 8009060:	9100      	str	r1, [sp, #0]
 8009062:	68b9      	ldr	r1, [r7, #8]
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f000 fa2f 	bl	80094c8 <xQueueGenericCreateStatic>
 800906a:	61f8      	str	r0, [r7, #28]
 800906c:	e008      	b.n	8009080 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d105      	bne.n	8009080 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009074:	2200      	movs	r2, #0
 8009076:	68b9      	ldr	r1, [r7, #8]
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 fa9d 	bl	80095b8 <xQueueGenericCreate>
 800907e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d00c      	beq.n	80090a0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d003      	beq.n	8009094 <osMessageQueueNew+0xd0>
        name = attr->name;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	e001      	b.n	8009098 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009094:	2300      	movs	r3, #0
 8009096:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009098:	6979      	ldr	r1, [r7, #20]
 800909a:	69f8      	ldr	r0, [r7, #28]
 800909c:	f001 f932 	bl	800a304 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80090a0:	69fb      	ldr	r3, [r7, #28]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3720      	adds	r7, #32
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
	...

080090ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b088      	sub	sp, #32
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	603b      	str	r3, [r7, #0]
 80090b8:	4613      	mov	r3, r2
 80090ba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80090c0:	2300      	movs	r3, #0
 80090c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090c4:	f3ef 8305 	mrs	r3, IPSR
 80090c8:	617b      	str	r3, [r7, #20]
  return(result);
 80090ca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d028      	beq.n	8009122 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d005      	beq.n	80090e2 <osMessageQueuePut+0x36>
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d002      	beq.n	80090e2 <osMessageQueuePut+0x36>
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d003      	beq.n	80090ea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80090e2:	f06f 0303 	mvn.w	r3, #3
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e038      	b.n	800915c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80090ea:	2300      	movs	r3, #0
 80090ec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80090ee:	f107 0210 	add.w	r2, r7, #16
 80090f2:	2300      	movs	r3, #0
 80090f4:	68b9      	ldr	r1, [r7, #8]
 80090f6:	69b8      	ldr	r0, [r7, #24]
 80090f8:	f000 fc24 	bl	8009944 <xQueueGenericSendFromISR>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d003      	beq.n	800910a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009102:	f06f 0302 	mvn.w	r3, #2
 8009106:	61fb      	str	r3, [r7, #28]
 8009108:	e028      	b.n	800915c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d025      	beq.n	800915c <osMessageQueuePut+0xb0>
 8009110:	4b15      	ldr	r3, [pc, #84]	; (8009168 <osMessageQueuePut+0xbc>)
 8009112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009116:	601a      	str	r2, [r3, #0]
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	e01c      	b.n	800915c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <osMessageQueuePut+0x82>
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d103      	bne.n	8009136 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800912e:	f06f 0303 	mvn.w	r3, #3
 8009132:	61fb      	str	r3, [r7, #28]
 8009134:	e012      	b.n	800915c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009136:	2300      	movs	r3, #0
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	69b8      	ldr	r0, [r7, #24]
 800913e:	f000 fb03 	bl	8009748 <xQueueGenericSend>
 8009142:	4603      	mov	r3, r0
 8009144:	2b01      	cmp	r3, #1
 8009146:	d009      	beq.n	800915c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d003      	beq.n	8009156 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800914e:	f06f 0301 	mvn.w	r3, #1
 8009152:	61fb      	str	r3, [r7, #28]
 8009154:	e002      	b.n	800915c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009156:	f06f 0302 	mvn.w	r3, #2
 800915a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800915c:	69fb      	ldr	r3, [r7, #28]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3720      	adds	r7, #32
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	e000ed04 	.word	0xe000ed04

0800916c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800916c:	b580      	push	{r7, lr}
 800916e:	b088      	sub	sp, #32
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	607a      	str	r2, [r7, #4]
 8009178:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800917e:	2300      	movs	r3, #0
 8009180:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009182:	f3ef 8305 	mrs	r3, IPSR
 8009186:	617b      	str	r3, [r7, #20]
  return(result);
 8009188:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800918a:	2b00      	cmp	r3, #0
 800918c:	d028      	beq.n	80091e0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d005      	beq.n	80091a0 <osMessageQueueGet+0x34>
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d002      	beq.n	80091a0 <osMessageQueueGet+0x34>
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d003      	beq.n	80091a8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80091a0:	f06f 0303 	mvn.w	r3, #3
 80091a4:	61fb      	str	r3, [r7, #28]
 80091a6:	e037      	b.n	8009218 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80091a8:	2300      	movs	r3, #0
 80091aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80091ac:	f107 0310 	add.w	r3, r7, #16
 80091b0:	461a      	mov	r2, r3
 80091b2:	68b9      	ldr	r1, [r7, #8]
 80091b4:	69b8      	ldr	r0, [r7, #24]
 80091b6:	f000 fed9 	bl	8009f6c <xQueueReceiveFromISR>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d003      	beq.n	80091c8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80091c0:	f06f 0302 	mvn.w	r3, #2
 80091c4:	61fb      	str	r3, [r7, #28]
 80091c6:	e027      	b.n	8009218 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d024      	beq.n	8009218 <osMessageQueueGet+0xac>
 80091ce:	4b15      	ldr	r3, [pc, #84]	; (8009224 <osMessageQueueGet+0xb8>)
 80091d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	e01b      	b.n	8009218 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d002      	beq.n	80091ec <osMessageQueueGet+0x80>
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d103      	bne.n	80091f4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80091ec:	f06f 0303 	mvn.w	r3, #3
 80091f0:	61fb      	str	r3, [r7, #28]
 80091f2:	e011      	b.n	8009218 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80091f4:	683a      	ldr	r2, [r7, #0]
 80091f6:	68b9      	ldr	r1, [r7, #8]
 80091f8:	69b8      	ldr	r0, [r7, #24]
 80091fa:	f000 fccb 	bl	8009b94 <xQueueReceive>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b01      	cmp	r3, #1
 8009202:	d009      	beq.n	8009218 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d003      	beq.n	8009212 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800920a:	f06f 0301 	mvn.w	r3, #1
 800920e:	61fb      	str	r3, [r7, #28]
 8009210:	e002      	b.n	8009218 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009212:	f06f 0302 	mvn.w	r3, #2
 8009216:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009218:	69fb      	ldr	r3, [r7, #28]
}
 800921a:	4618      	mov	r0, r3
 800921c:	3720      	adds	r7, #32
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	e000ed04 	.word	0xe000ed04

08009228 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4a07      	ldr	r2, [pc, #28]	; (8009254 <vApplicationGetIdleTaskMemory+0x2c>)
 8009238:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	4a06      	ldr	r2, [pc, #24]	; (8009258 <vApplicationGetIdleTaskMemory+0x30>)
 800923e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2280      	movs	r2, #128	; 0x80
 8009244:	601a      	str	r2, [r3, #0]
}
 8009246:	bf00      	nop
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	200043a8 	.word	0x200043a8
 8009258:	20004404 	.word	0x20004404

0800925c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800925c:	b480      	push	{r7}
 800925e:	b085      	sub	sp, #20
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	4a07      	ldr	r2, [pc, #28]	; (8009288 <vApplicationGetTimerTaskMemory+0x2c>)
 800926c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	4a06      	ldr	r2, [pc, #24]	; (800928c <vApplicationGetTimerTaskMemory+0x30>)
 8009272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800927a:	601a      	str	r2, [r3, #0]
}
 800927c:	bf00      	nop
 800927e:	3714      	adds	r7, #20
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr
 8009288:	20004604 	.word	0x20004604
 800928c:	20004660 	.word	0x20004660

08009290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f103 0208 	add.w	r2, r3, #8
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f103 0208 	add.w	r2, r3, #8
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f103 0208 	add.w	r2, r3, #8
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80092c4:	bf00      	nop
 80092c6:	370c      	adds	r7, #12
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2200      	movs	r2, #0
 80092dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80092de:	bf00      	nop
 80092e0:	370c      	adds	r7, #12
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80092ea:	b480      	push	{r7}
 80092ec:	b085      	sub	sp, #20
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	68fa      	ldr	r2, [r7, #12]
 80092fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	689a      	ldr	r2, [r3, #8]
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	1c5a      	adds	r2, r3, #1
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	601a      	str	r2, [r3, #0]
}
 8009326:	bf00      	nop
 8009328:	3714      	adds	r7, #20
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009332:	b480      	push	{r7}
 8009334:	b085      	sub	sp, #20
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
 800933a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009348:	d103      	bne.n	8009352 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	60fb      	str	r3, [r7, #12]
 8009350:	e00c      	b.n	800936c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	3308      	adds	r3, #8
 8009356:	60fb      	str	r3, [r7, #12]
 8009358:	e002      	b.n	8009360 <vListInsert+0x2e>
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	60fb      	str	r3, [r7, #12]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68ba      	ldr	r2, [r7, #8]
 8009368:	429a      	cmp	r2, r3
 800936a:	d2f6      	bcs.n	800935a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	685a      	ldr	r2, [r3, #4]
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	683a      	ldr	r2, [r7, #0]
 800937a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	683a      	ldr	r2, [r7, #0]
 8009386:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	687a      	ldr	r2, [r7, #4]
 800938c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	1c5a      	adds	r2, r3, #1
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	601a      	str	r2, [r3, #0]
}
 8009398:	bf00      	nop
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	6892      	ldr	r2, [r2, #8]
 80093ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	6852      	ldr	r2, [r2, #4]
 80093c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d103      	bne.n	80093d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2200      	movs	r2, #0
 80093dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	1e5a      	subs	r2, r3, #1
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3714      	adds	r7, #20
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d10a      	bne.n	8009422 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009410:	f383 8811 	msr	BASEPRI, r3
 8009414:	f3bf 8f6f 	isb	sy
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800941e:	bf00      	nop
 8009420:	e7fe      	b.n	8009420 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009422:	f002 fc7f 	bl	800bd24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800942e:	68f9      	ldr	r1, [r7, #12]
 8009430:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009432:	fb01 f303 	mul.w	r3, r1, r3
 8009436:	441a      	add	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009452:	3b01      	subs	r3, #1
 8009454:	68f9      	ldr	r1, [r7, #12]
 8009456:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009458:	fb01 f303 	mul.w	r3, r1, r3
 800945c:	441a      	add	r2, r3
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	22ff      	movs	r2, #255	; 0xff
 8009466:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	22ff      	movs	r2, #255	; 0xff
 800946e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d114      	bne.n	80094a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	691b      	ldr	r3, [r3, #16]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d01a      	beq.n	80094b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	3310      	adds	r3, #16
 8009484:	4618      	mov	r0, r3
 8009486:	f001 fc37 	bl	800acf8 <xTaskRemoveFromEventList>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d012      	beq.n	80094b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009490:	4b0c      	ldr	r3, [pc, #48]	; (80094c4 <xQueueGenericReset+0xcc>)
 8009492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009496:	601a      	str	r2, [r3, #0]
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	e009      	b.n	80094b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3310      	adds	r3, #16
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7ff fef2 	bl	8009290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3324      	adds	r3, #36	; 0x24
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7ff feed 	bl	8009290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80094b6:	f002 fc65 	bl	800bd84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80094ba:	2301      	movs	r3, #1
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3710      	adds	r7, #16
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	e000ed04 	.word	0xe000ed04

080094c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b08e      	sub	sp, #56	; 0x38
 80094cc:	af02      	add	r7, sp, #8
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
 80094d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10a      	bne.n	80094f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80094dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e0:	f383 8811 	msr	BASEPRI, r3
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80094ee:	bf00      	nop
 80094f0:	e7fe      	b.n	80094f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d10a      	bne.n	800950e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80094f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fc:	f383 8811 	msr	BASEPRI, r3
 8009500:	f3bf 8f6f 	isb	sy
 8009504:	f3bf 8f4f 	dsb	sy
 8009508:	627b      	str	r3, [r7, #36]	; 0x24
}
 800950a:	bf00      	nop
 800950c:	e7fe      	b.n	800950c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d002      	beq.n	800951a <xQueueGenericCreateStatic+0x52>
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d001      	beq.n	800951e <xQueueGenericCreateStatic+0x56>
 800951a:	2301      	movs	r3, #1
 800951c:	e000      	b.n	8009520 <xQueueGenericCreateStatic+0x58>
 800951e:	2300      	movs	r3, #0
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10a      	bne.n	800953a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	623b      	str	r3, [r7, #32]
}
 8009536:	bf00      	nop
 8009538:	e7fe      	b.n	8009538 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d102      	bne.n	8009546 <xQueueGenericCreateStatic+0x7e>
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <xQueueGenericCreateStatic+0x82>
 8009546:	2301      	movs	r3, #1
 8009548:	e000      	b.n	800954c <xQueueGenericCreateStatic+0x84>
 800954a:	2300      	movs	r3, #0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10a      	bne.n	8009566 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	61fb      	str	r3, [r7, #28]
}
 8009562:	bf00      	nop
 8009564:	e7fe      	b.n	8009564 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009566:	2350      	movs	r3, #80	; 0x50
 8009568:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	2b50      	cmp	r3, #80	; 0x50
 800956e:	d00a      	beq.n	8009586 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009574:	f383 8811 	msr	BASEPRI, r3
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	f3bf 8f4f 	dsb	sy
 8009580:	61bb      	str	r3, [r7, #24]
}
 8009582:	bf00      	nop
 8009584:	e7fe      	b.n	8009584 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009586:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800958c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00d      	beq.n	80095ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009594:	2201      	movs	r2, #1
 8009596:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800959a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800959e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a0:	9300      	str	r3, [sp, #0]
 80095a2:	4613      	mov	r3, r2
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	68b9      	ldr	r1, [r7, #8]
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f000 f83f 	bl	800962c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3730      	adds	r7, #48	; 0x30
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b08a      	sub	sp, #40	; 0x28
 80095bc:	af02      	add	r7, sp, #8
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	4613      	mov	r3, r2
 80095c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d10a      	bne.n	80095e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80095cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d0:	f383 8811 	msr	BASEPRI, r3
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	f3bf 8f4f 	dsb	sy
 80095dc:	613b      	str	r3, [r7, #16]
}
 80095de:	bf00      	nop
 80095e0:	e7fe      	b.n	80095e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	fb02 f303 	mul.w	r3, r2, r3
 80095ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	3350      	adds	r3, #80	; 0x50
 80095f0:	4618      	mov	r0, r3
 80095f2:	f002 fcb9 	bl	800bf68 <pvPortMalloc>
 80095f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d011      	beq.n	8009622 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	3350      	adds	r3, #80	; 0x50
 8009606:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009610:	79fa      	ldrb	r2, [r7, #7]
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	4613      	mov	r3, r2
 8009618:	697a      	ldr	r2, [r7, #20]
 800961a:	68b9      	ldr	r1, [r7, #8]
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 f805 	bl	800962c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009622:	69bb      	ldr	r3, [r7, #24]
	}
 8009624:	4618      	mov	r0, r3
 8009626:	3720      	adds	r7, #32
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b084      	sub	sp, #16
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d103      	bne.n	8009648 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	e002      	b.n	800964e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800965a:	2101      	movs	r1, #1
 800965c:	69b8      	ldr	r0, [r7, #24]
 800965e:	f7ff fecb 	bl	80093f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800966a:	bf00      	nop
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009672:	b580      	push	{r7, lr}
 8009674:	b08a      	sub	sp, #40	; 0x28
 8009676:	af02      	add	r7, sp, #8
 8009678:	60f8      	str	r0, [r7, #12]
 800967a:	60b9      	str	r1, [r7, #8]
 800967c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d10a      	bne.n	800969a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009688:	f383 8811 	msr	BASEPRI, r3
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f3bf 8f4f 	dsb	sy
 8009694:	61bb      	str	r3, [r7, #24]
}
 8009696:	bf00      	nop
 8009698:	e7fe      	b.n	8009698 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800969a:	68ba      	ldr	r2, [r7, #8]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d90a      	bls.n	80096b8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	617b      	str	r3, [r7, #20]
}
 80096b4:	bf00      	nop
 80096b6:	e7fe      	b.n	80096b6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80096b8:	2302      	movs	r3, #2
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2200      	movs	r2, #0
 80096c0:	2100      	movs	r1, #0
 80096c2:	68f8      	ldr	r0, [r7, #12]
 80096c4:	f7ff ff00 	bl	80094c8 <xQueueGenericCreateStatic>
 80096c8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80096d6:	69fb      	ldr	r3, [r7, #28]
	}
 80096d8:	4618      	mov	r0, r3
 80096da:	3720      	adds	r7, #32
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b086      	sub	sp, #24
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10a      	bne.n	8009706 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	613b      	str	r3, [r7, #16]
}
 8009702:	bf00      	nop
 8009704:	e7fe      	b.n	8009704 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009706:	683a      	ldr	r2, [r7, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	429a      	cmp	r2, r3
 800970c:	d90a      	bls.n	8009724 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	60fb      	str	r3, [r7, #12]
}
 8009720:	bf00      	nop
 8009722:	e7fe      	b.n	8009722 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009724:	2202      	movs	r2, #2
 8009726:	2100      	movs	r1, #0
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f7ff ff45 	bl	80095b8 <xQueueGenericCreate>
 800972e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d002      	beq.n	800973c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	683a      	ldr	r2, [r7, #0]
 800973a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800973c:	697b      	ldr	r3, [r7, #20]
	}
 800973e:	4618      	mov	r0, r3
 8009740:	3718      	adds	r7, #24
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009748 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b08e      	sub	sp, #56	; 0x38
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
 8009754:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009756:	2300      	movs	r3, #0
 8009758:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800975e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10a      	bne.n	800977a <xQueueGenericSend+0x32>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009776:	bf00      	nop
 8009778:	e7fe      	b.n	8009778 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d103      	bne.n	8009788 <xQueueGenericSend+0x40>
 8009780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009784:	2b00      	cmp	r3, #0
 8009786:	d101      	bne.n	800978c <xQueueGenericSend+0x44>
 8009788:	2301      	movs	r3, #1
 800978a:	e000      	b.n	800978e <xQueueGenericSend+0x46>
 800978c:	2300      	movs	r3, #0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d10a      	bne.n	80097a8 <xQueueGenericSend+0x60>
	__asm volatile
 8009792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009796:	f383 8811 	msr	BASEPRI, r3
 800979a:	f3bf 8f6f 	isb	sy
 800979e:	f3bf 8f4f 	dsb	sy
 80097a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80097a4:	bf00      	nop
 80097a6:	e7fe      	b.n	80097a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d103      	bne.n	80097b6 <xQueueGenericSend+0x6e>
 80097ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d101      	bne.n	80097ba <xQueueGenericSend+0x72>
 80097b6:	2301      	movs	r3, #1
 80097b8:	e000      	b.n	80097bc <xQueueGenericSend+0x74>
 80097ba:	2300      	movs	r3, #0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d10a      	bne.n	80097d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80097c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c4:	f383 8811 	msr	BASEPRI, r3
 80097c8:	f3bf 8f6f 	isb	sy
 80097cc:	f3bf 8f4f 	dsb	sy
 80097d0:	623b      	str	r3, [r7, #32]
}
 80097d2:	bf00      	nop
 80097d4:	e7fe      	b.n	80097d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097d6:	f001 fc4d 	bl	800b074 <xTaskGetSchedulerState>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d102      	bne.n	80097e6 <xQueueGenericSend+0x9e>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d101      	bne.n	80097ea <xQueueGenericSend+0xa2>
 80097e6:	2301      	movs	r3, #1
 80097e8:	e000      	b.n	80097ec <xQueueGenericSend+0xa4>
 80097ea:	2300      	movs	r3, #0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d10a      	bne.n	8009806 <xQueueGenericSend+0xbe>
	__asm volatile
 80097f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f4:	f383 8811 	msr	BASEPRI, r3
 80097f8:	f3bf 8f6f 	isb	sy
 80097fc:	f3bf 8f4f 	dsb	sy
 8009800:	61fb      	str	r3, [r7, #28]
}
 8009802:	bf00      	nop
 8009804:	e7fe      	b.n	8009804 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009806:	f002 fa8d 	bl	800bd24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800980a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800980c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800980e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009812:	429a      	cmp	r2, r3
 8009814:	d302      	bcc.n	800981c <xQueueGenericSend+0xd4>
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	2b02      	cmp	r3, #2
 800981a:	d129      	bne.n	8009870 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800981c:	683a      	ldr	r2, [r7, #0]
 800981e:	68b9      	ldr	r1, [r7, #8]
 8009820:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009822:	f000 fc5e 	bl	800a0e2 <prvCopyDataToQueue>
 8009826:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982c:	2b00      	cmp	r3, #0
 800982e:	d010      	beq.n	8009852 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009832:	3324      	adds	r3, #36	; 0x24
 8009834:	4618      	mov	r0, r3
 8009836:	f001 fa5f 	bl	800acf8 <xTaskRemoveFromEventList>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d013      	beq.n	8009868 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009840:	4b3f      	ldr	r3, [pc, #252]	; (8009940 <xQueueGenericSend+0x1f8>)
 8009842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009846:	601a      	str	r2, [r3, #0]
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	f3bf 8f6f 	isb	sy
 8009850:	e00a      	b.n	8009868 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009854:	2b00      	cmp	r3, #0
 8009856:	d007      	beq.n	8009868 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009858:	4b39      	ldr	r3, [pc, #228]	; (8009940 <xQueueGenericSend+0x1f8>)
 800985a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800985e:	601a      	str	r2, [r3, #0]
 8009860:	f3bf 8f4f 	dsb	sy
 8009864:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009868:	f002 fa8c 	bl	800bd84 <vPortExitCritical>
				return pdPASS;
 800986c:	2301      	movs	r3, #1
 800986e:	e063      	b.n	8009938 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d103      	bne.n	800987e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009876:	f002 fa85 	bl	800bd84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800987a:	2300      	movs	r3, #0
 800987c:	e05c      	b.n	8009938 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800987e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009880:	2b00      	cmp	r3, #0
 8009882:	d106      	bne.n	8009892 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009884:	f107 0314 	add.w	r3, r7, #20
 8009888:	4618      	mov	r0, r3
 800988a:	f001 fa99 	bl	800adc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800988e:	2301      	movs	r3, #1
 8009890:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009892:	f002 fa77 	bl	800bd84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009896:	f000 fff9 	bl	800a88c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800989a:	f002 fa43 	bl	800bd24 <vPortEnterCritical>
 800989e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098a4:	b25b      	sxtb	r3, r3
 80098a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098aa:	d103      	bne.n	80098b4 <xQueueGenericSend+0x16c>
 80098ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ae:	2200      	movs	r2, #0
 80098b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80098ba:	b25b      	sxtb	r3, r3
 80098bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098c0:	d103      	bne.n	80098ca <xQueueGenericSend+0x182>
 80098c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098ca:	f002 fa5b 	bl	800bd84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098ce:	1d3a      	adds	r2, r7, #4
 80098d0:	f107 0314 	add.w	r3, r7, #20
 80098d4:	4611      	mov	r1, r2
 80098d6:	4618      	mov	r0, r3
 80098d8:	f001 fa88 	bl	800adec <xTaskCheckForTimeOut>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d124      	bne.n	800992c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80098e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098e4:	f000 fcf5 	bl	800a2d2 <prvIsQueueFull>
 80098e8:	4603      	mov	r3, r0
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d018      	beq.n	8009920 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80098ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f0:	3310      	adds	r3, #16
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	4611      	mov	r1, r2
 80098f6:	4618      	mov	r0, r3
 80098f8:	f001 f9ae 	bl	800ac58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80098fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098fe:	f000 fc80 	bl	800a202 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009902:	f000 ffd1 	bl	800a8a8 <xTaskResumeAll>
 8009906:	4603      	mov	r3, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	f47f af7c 	bne.w	8009806 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800990e:	4b0c      	ldr	r3, [pc, #48]	; (8009940 <xQueueGenericSend+0x1f8>)
 8009910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009914:	601a      	str	r2, [r3, #0]
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	e772      	b.n	8009806 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009920:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009922:	f000 fc6e 	bl	800a202 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009926:	f000 ffbf 	bl	800a8a8 <xTaskResumeAll>
 800992a:	e76c      	b.n	8009806 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800992c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800992e:	f000 fc68 	bl	800a202 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009932:	f000 ffb9 	bl	800a8a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009936:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009938:	4618      	mov	r0, r3
 800993a:	3738      	adds	r7, #56	; 0x38
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	e000ed04 	.word	0xe000ed04

08009944 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b090      	sub	sp, #64	; 0x40
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]
 8009950:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009958:	2b00      	cmp	r3, #0
 800995a:	d10a      	bne.n	8009972 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800995c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009960:	f383 8811 	msr	BASEPRI, r3
 8009964:	f3bf 8f6f 	isb	sy
 8009968:	f3bf 8f4f 	dsb	sy
 800996c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800996e:	bf00      	nop
 8009970:	e7fe      	b.n	8009970 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d103      	bne.n	8009980 <xQueueGenericSendFromISR+0x3c>
 8009978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <xQueueGenericSendFromISR+0x40>
 8009980:	2301      	movs	r3, #1
 8009982:	e000      	b.n	8009986 <xQueueGenericSendFromISR+0x42>
 8009984:	2300      	movs	r3, #0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d10a      	bne.n	80099a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800998a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800998e:	f383 8811 	msr	BASEPRI, r3
 8009992:	f3bf 8f6f 	isb	sy
 8009996:	f3bf 8f4f 	dsb	sy
 800999a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800999c:	bf00      	nop
 800999e:	e7fe      	b.n	800999e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d103      	bne.n	80099ae <xQueueGenericSendFromISR+0x6a>
 80099a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d101      	bne.n	80099b2 <xQueueGenericSendFromISR+0x6e>
 80099ae:	2301      	movs	r3, #1
 80099b0:	e000      	b.n	80099b4 <xQueueGenericSendFromISR+0x70>
 80099b2:	2300      	movs	r3, #0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10a      	bne.n	80099ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80099b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099bc:	f383 8811 	msr	BASEPRI, r3
 80099c0:	f3bf 8f6f 	isb	sy
 80099c4:	f3bf 8f4f 	dsb	sy
 80099c8:	623b      	str	r3, [r7, #32]
}
 80099ca:	bf00      	nop
 80099cc:	e7fe      	b.n	80099cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80099ce:	f002 fa8b 	bl	800bee8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80099d2:	f3ef 8211 	mrs	r2, BASEPRI
 80099d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099da:	f383 8811 	msr	BASEPRI, r3
 80099de:	f3bf 8f6f 	isb	sy
 80099e2:	f3bf 8f4f 	dsb	sy
 80099e6:	61fa      	str	r2, [r7, #28]
 80099e8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80099ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80099ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80099ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d302      	bcc.n	8009a00 <xQueueGenericSendFromISR+0xbc>
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d12f      	bne.n	8009a60 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	68b9      	ldr	r1, [r7, #8]
 8009a14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009a16:	f000 fb64 	bl	800a0e2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009a1a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009a1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a22:	d112      	bne.n	8009a4a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d016      	beq.n	8009a5a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a2e:	3324      	adds	r3, #36	; 0x24
 8009a30:	4618      	mov	r0, r3
 8009a32:	f001 f961 	bl	800acf8 <xTaskRemoveFromEventList>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d00e      	beq.n	8009a5a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00b      	beq.n	8009a5a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2201      	movs	r2, #1
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	e007      	b.n	8009a5a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009a4e:	3301      	adds	r3, #1
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	b25a      	sxtb	r2, r3
 8009a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009a5e:	e001      	b.n	8009a64 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a60:	2300      	movs	r3, #0
 8009a62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a66:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a6e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3740      	adds	r7, #64	; 0x40
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b08e      	sub	sp, #56	; 0x38
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10a      	bne.n	8009aa4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	f383 8811 	msr	BASEPRI, r3
 8009a96:	f3bf 8f6f 	isb	sy
 8009a9a:	f3bf 8f4f 	dsb	sy
 8009a9e:	623b      	str	r3, [r7, #32]
}
 8009aa0:	bf00      	nop
 8009aa2:	e7fe      	b.n	8009aa2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00a      	beq.n	8009ac2 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab0:	f383 8811 	msr	BASEPRI, r3
 8009ab4:	f3bf 8f6f 	isb	sy
 8009ab8:	f3bf 8f4f 	dsb	sy
 8009abc:	61fb      	str	r3, [r7, #28]
}
 8009abe:	bf00      	nop
 8009ac0:	e7fe      	b.n	8009ac0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d103      	bne.n	8009ad2 <xQueueGiveFromISR+0x58>
 8009aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d101      	bne.n	8009ad6 <xQueueGiveFromISR+0x5c>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e000      	b.n	8009ad8 <xQueueGiveFromISR+0x5e>
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d10a      	bne.n	8009af2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae0:	f383 8811 	msr	BASEPRI, r3
 8009ae4:	f3bf 8f6f 	isb	sy
 8009ae8:	f3bf 8f4f 	dsb	sy
 8009aec:	61bb      	str	r3, [r7, #24]
}
 8009aee:	bf00      	nop
 8009af0:	e7fe      	b.n	8009af0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009af2:	f002 f9f9 	bl	800bee8 <vPortValidateInterruptPriority>
	__asm volatile
 8009af6:	f3ef 8211 	mrs	r2, BASEPRI
 8009afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009afe:	f383 8811 	msr	BASEPRI, r3
 8009b02:	f3bf 8f6f 	isb	sy
 8009b06:	f3bf 8f4f 	dsb	sy
 8009b0a:	617a      	str	r2, [r7, #20]
 8009b0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009b0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b10:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b16:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d22b      	bcs.n	8009b7a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b32:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b3c:	d112      	bne.n	8009b64 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d016      	beq.n	8009b74 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b48:	3324      	adds	r3, #36	; 0x24
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f001 f8d4 	bl	800acf8 <xTaskRemoveFromEventList>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00e      	beq.n	8009b74 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00b      	beq.n	8009b74 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	e007      	b.n	8009b74 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b68:	3301      	adds	r3, #1
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	b25a      	sxtb	r2, r3
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009b74:	2301      	movs	r3, #1
 8009b76:	637b      	str	r3, [r7, #52]	; 0x34
 8009b78:	e001      	b.n	8009b7e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8009b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f383 8811 	msr	BASEPRI, r3
}
 8009b88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3738      	adds	r7, #56	; 0x38
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b08c      	sub	sp, #48	; 0x30
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10a      	bne.n	8009bc4 <xQueueReceive+0x30>
	__asm volatile
 8009bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb2:	f383 8811 	msr	BASEPRI, r3
 8009bb6:	f3bf 8f6f 	isb	sy
 8009bba:	f3bf 8f4f 	dsb	sy
 8009bbe:	623b      	str	r3, [r7, #32]
}
 8009bc0:	bf00      	nop
 8009bc2:	e7fe      	b.n	8009bc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d103      	bne.n	8009bd2 <xQueueReceive+0x3e>
 8009bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d101      	bne.n	8009bd6 <xQueueReceive+0x42>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	e000      	b.n	8009bd8 <xQueueReceive+0x44>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d10a      	bne.n	8009bf2 <xQueueReceive+0x5e>
	__asm volatile
 8009bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be0:	f383 8811 	msr	BASEPRI, r3
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	61fb      	str	r3, [r7, #28]
}
 8009bee:	bf00      	nop
 8009bf0:	e7fe      	b.n	8009bf0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bf2:	f001 fa3f 	bl	800b074 <xTaskGetSchedulerState>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d102      	bne.n	8009c02 <xQueueReceive+0x6e>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d101      	bne.n	8009c06 <xQueueReceive+0x72>
 8009c02:	2301      	movs	r3, #1
 8009c04:	e000      	b.n	8009c08 <xQueueReceive+0x74>
 8009c06:	2300      	movs	r3, #0
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10a      	bne.n	8009c22 <xQueueReceive+0x8e>
	__asm volatile
 8009c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	61bb      	str	r3, [r7, #24]
}
 8009c1e:	bf00      	nop
 8009c20:	e7fe      	b.n	8009c20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c22:	f002 f87f 	bl	800bd24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d01f      	beq.n	8009c72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c32:	68b9      	ldr	r1, [r7, #8]
 8009c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c36:	f000 fabe 	bl	800a1b6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3c:	1e5a      	subs	r2, r3, #1
 8009c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d00f      	beq.n	8009c6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c4c:	3310      	adds	r3, #16
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f001 f852 	bl	800acf8 <xTaskRemoveFromEventList>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d007      	beq.n	8009c6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c5a:	4b3d      	ldr	r3, [pc, #244]	; (8009d50 <xQueueReceive+0x1bc>)
 8009c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	f3bf 8f4f 	dsb	sy
 8009c66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c6a:	f002 f88b 	bl	800bd84 <vPortExitCritical>
				return pdPASS;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e069      	b.n	8009d46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d103      	bne.n	8009c80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c78:	f002 f884 	bl	800bd84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e062      	b.n	8009d46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d106      	bne.n	8009c94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c86:	f107 0310 	add.w	r3, r7, #16
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f001 f898 	bl	800adc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c90:	2301      	movs	r3, #1
 8009c92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c94:	f002 f876 	bl	800bd84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c98:	f000 fdf8 	bl	800a88c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c9c:	f002 f842 	bl	800bd24 <vPortEnterCritical>
 8009ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ca6:	b25b      	sxtb	r3, r3
 8009ca8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cac:	d103      	bne.n	8009cb6 <xQueueReceive+0x122>
 8009cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cbc:	b25b      	sxtb	r3, r3
 8009cbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cc2:	d103      	bne.n	8009ccc <xQueueReceive+0x138>
 8009cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ccc:	f002 f85a 	bl	800bd84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009cd0:	1d3a      	adds	r2, r7, #4
 8009cd2:	f107 0310 	add.w	r3, r7, #16
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f001 f887 	bl	800adec <xTaskCheckForTimeOut>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d123      	bne.n	8009d2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ce6:	f000 fade 	bl	800a2a6 <prvIsQueueEmpty>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d017      	beq.n	8009d20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cf2:	3324      	adds	r3, #36	; 0x24
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	4611      	mov	r1, r2
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f000 ffad 	bl	800ac58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d00:	f000 fa7f 	bl	800a202 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d04:	f000 fdd0 	bl	800a8a8 <xTaskResumeAll>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d189      	bne.n	8009c22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009d0e:	4b10      	ldr	r3, [pc, #64]	; (8009d50 <xQueueReceive+0x1bc>)
 8009d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d14:	601a      	str	r2, [r3, #0]
 8009d16:	f3bf 8f4f 	dsb	sy
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	e780      	b.n	8009c22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d22:	f000 fa6e 	bl	800a202 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d26:	f000 fdbf 	bl	800a8a8 <xTaskResumeAll>
 8009d2a:	e77a      	b.n	8009c22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d2e:	f000 fa68 	bl	800a202 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d32:	f000 fdb9 	bl	800a8a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d38:	f000 fab5 	bl	800a2a6 <prvIsQueueEmpty>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f43f af6f 	beq.w	8009c22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3730      	adds	r7, #48	; 0x30
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	e000ed04 	.word	0xe000ed04

08009d54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08e      	sub	sp, #56	; 0x38
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009d66:	2300      	movs	r3, #0
 8009d68:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d10a      	bne.n	8009d86 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d74:	f383 8811 	msr	BASEPRI, r3
 8009d78:	f3bf 8f6f 	isb	sy
 8009d7c:	f3bf 8f4f 	dsb	sy
 8009d80:	623b      	str	r3, [r7, #32]
}
 8009d82:	bf00      	nop
 8009d84:	e7fe      	b.n	8009d84 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d00a      	beq.n	8009da4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d92:	f383 8811 	msr	BASEPRI, r3
 8009d96:	f3bf 8f6f 	isb	sy
 8009d9a:	f3bf 8f4f 	dsb	sy
 8009d9e:	61fb      	str	r3, [r7, #28]
}
 8009da0:	bf00      	nop
 8009da2:	e7fe      	b.n	8009da2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009da4:	f001 f966 	bl	800b074 <xTaskGetSchedulerState>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d102      	bne.n	8009db4 <xQueueSemaphoreTake+0x60>
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d101      	bne.n	8009db8 <xQueueSemaphoreTake+0x64>
 8009db4:	2301      	movs	r3, #1
 8009db6:	e000      	b.n	8009dba <xQueueSemaphoreTake+0x66>
 8009db8:	2300      	movs	r3, #0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10a      	bne.n	8009dd4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	61bb      	str	r3, [r7, #24]
}
 8009dd0:	bf00      	nop
 8009dd2:	e7fe      	b.n	8009dd2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009dd4:	f001 ffa6 	bl	800bd24 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ddc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d024      	beq.n	8009e2e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de6:	1e5a      	subs	r2, r3, #1
 8009de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dea:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d104      	bne.n	8009dfe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009df4:	f001 fab4 	bl	800b360 <pvTaskIncrementMutexHeldCount>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dfc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00f      	beq.n	8009e26 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e08:	3310      	adds	r3, #16
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f000 ff74 	bl	800acf8 <xTaskRemoveFromEventList>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d007      	beq.n	8009e26 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e16:	4b54      	ldr	r3, [pc, #336]	; (8009f68 <xQueueSemaphoreTake+0x214>)
 8009e18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e26:	f001 ffad 	bl	800bd84 <vPortExitCritical>
				return pdPASS;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e097      	b.n	8009f5e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d111      	bne.n	8009e58 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00a      	beq.n	8009e50 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3e:	f383 8811 	msr	BASEPRI, r3
 8009e42:	f3bf 8f6f 	isb	sy
 8009e46:	f3bf 8f4f 	dsb	sy
 8009e4a:	617b      	str	r3, [r7, #20]
}
 8009e4c:	bf00      	nop
 8009e4e:	e7fe      	b.n	8009e4e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009e50:	f001 ff98 	bl	800bd84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e54:	2300      	movs	r3, #0
 8009e56:	e082      	b.n	8009f5e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d106      	bne.n	8009e6c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e5e:	f107 030c 	add.w	r3, r7, #12
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 ffac 	bl	800adc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e6c:	f001 ff8a 	bl	800bd84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e70:	f000 fd0c 	bl	800a88c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e74:	f001 ff56 	bl	800bd24 <vPortEnterCritical>
 8009e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e7e:	b25b      	sxtb	r3, r3
 8009e80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e84:	d103      	bne.n	8009e8e <xQueueSemaphoreTake+0x13a>
 8009e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e94:	b25b      	sxtb	r3, r3
 8009e96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e9a:	d103      	bne.n	8009ea4 <xQueueSemaphoreTake+0x150>
 8009e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ea4:	f001 ff6e 	bl	800bd84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ea8:	463a      	mov	r2, r7
 8009eaa:	f107 030c 	add.w	r3, r7, #12
 8009eae:	4611      	mov	r1, r2
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f000 ff9b 	bl	800adec <xTaskCheckForTimeOut>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d132      	bne.n	8009f22 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ebc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ebe:	f000 f9f2 	bl	800a2a6 <prvIsQueueEmpty>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d026      	beq.n	8009f16 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d109      	bne.n	8009ee4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009ed0:	f001 ff28 	bl	800bd24 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f001 f8e9 	bl	800b0b0 <xTaskPriorityInherit>
 8009ede:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009ee0:	f001 ff50 	bl	800bd84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ee6:	3324      	adds	r3, #36	; 0x24
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	4611      	mov	r1, r2
 8009eec:	4618      	mov	r0, r3
 8009eee:	f000 feb3 	bl	800ac58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009ef2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ef4:	f000 f985 	bl	800a202 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ef8:	f000 fcd6 	bl	800a8a8 <xTaskResumeAll>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f47f af68 	bne.w	8009dd4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009f04:	4b18      	ldr	r3, [pc, #96]	; (8009f68 <xQueueSemaphoreTake+0x214>)
 8009f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f0a:	601a      	str	r2, [r3, #0]
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	f3bf 8f6f 	isb	sy
 8009f14:	e75e      	b.n	8009dd4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009f16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009f18:	f000 f973 	bl	800a202 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f1c:	f000 fcc4 	bl	800a8a8 <xTaskResumeAll>
 8009f20:	e758      	b.n	8009dd4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009f22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009f24:	f000 f96d 	bl	800a202 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f28:	f000 fcbe 	bl	800a8a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009f2e:	f000 f9ba 	bl	800a2a6 <prvIsQueueEmpty>
 8009f32:	4603      	mov	r3, r0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f43f af4d 	beq.w	8009dd4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00d      	beq.n	8009f5c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009f40:	f001 fef0 	bl	800bd24 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009f44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009f46:	f000 f8b4 	bl	800a0b2 <prvGetDisinheritPriorityAfterTimeout>
 8009f4a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009f52:	4618      	mov	r0, r3
 8009f54:	f001 f982 	bl	800b25c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009f58:	f001 ff14 	bl	800bd84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3738      	adds	r7, #56	; 0x38
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	e000ed04 	.word	0xe000ed04

08009f6c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b08e      	sub	sp, #56	; 0x38
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	60b9      	str	r1, [r7, #8]
 8009f76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d10a      	bne.n	8009f98 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f86:	f383 8811 	msr	BASEPRI, r3
 8009f8a:	f3bf 8f6f 	isb	sy
 8009f8e:	f3bf 8f4f 	dsb	sy
 8009f92:	623b      	str	r3, [r7, #32]
}
 8009f94:	bf00      	nop
 8009f96:	e7fe      	b.n	8009f96 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d103      	bne.n	8009fa6 <xQueueReceiveFromISR+0x3a>
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d101      	bne.n	8009faa <xQueueReceiveFromISR+0x3e>
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e000      	b.n	8009fac <xQueueReceiveFromISR+0x40>
 8009faa:	2300      	movs	r3, #0
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10a      	bne.n	8009fc6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb4:	f383 8811 	msr	BASEPRI, r3
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	61fb      	str	r3, [r7, #28]
}
 8009fc2:	bf00      	nop
 8009fc4:	e7fe      	b.n	8009fc4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fc6:	f001 ff8f 	bl	800bee8 <vPortValidateInterruptPriority>
	__asm volatile
 8009fca:	f3ef 8211 	mrs	r2, BASEPRI
 8009fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	61ba      	str	r2, [r7, #24]
 8009fe0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009fe2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d02f      	beq.n	800a052 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ff8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ffc:	68b9      	ldr	r1, [r7, #8]
 8009ffe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a000:	f000 f8d9 	bl	800a1b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a006:	1e5a      	subs	r2, r3, #1
 800a008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a00a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a00c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a014:	d112      	bne.n	800a03c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a018:	691b      	ldr	r3, [r3, #16]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d016      	beq.n	800a04c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a020:	3310      	adds	r3, #16
 800a022:	4618      	mov	r0, r3
 800a024:	f000 fe68 	bl	800acf8 <xTaskRemoveFromEventList>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00e      	beq.n	800a04c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d00b      	beq.n	800a04c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2201      	movs	r2, #1
 800a038:	601a      	str	r2, [r3, #0]
 800a03a:	e007      	b.n	800a04c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a03c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a040:	3301      	adds	r3, #1
 800a042:	b2db      	uxtb	r3, r3
 800a044:	b25a      	sxtb	r2, r3
 800a046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a04c:	2301      	movs	r3, #1
 800a04e:	637b      	str	r3, [r7, #52]	; 0x34
 800a050:	e001      	b.n	800a056 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a052:	2300      	movs	r3, #0
 800a054:	637b      	str	r3, [r7, #52]	; 0x34
 800a056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a058:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	f383 8811 	msr	BASEPRI, r3
}
 800a060:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a064:	4618      	mov	r0, r3
 800a066:	3738      	adds	r7, #56	; 0x38
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d10a      	bne.n	800a094 <vQueueDelete+0x28>
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	60bb      	str	r3, [r7, #8]
}
 800a090:	bf00      	nop
 800a092:	e7fe      	b.n	800a092 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a094:	68f8      	ldr	r0, [r7, #12]
 800a096:	f000 f95f 	bl	800a358 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d102      	bne.n	800a0aa <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a0a4:	68f8      	ldr	r0, [r7, #12]
 800a0a6:	f002 f82b 	bl	800c100 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a0aa:	bf00      	nop
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}

0800a0b2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b085      	sub	sp, #20
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d006      	beq.n	800a0d0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a0cc:	60fb      	str	r3, [r7, #12]
 800a0ce:	e001      	b.n	800a0d4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
	}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3714      	adds	r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr

0800a0e2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b086      	sub	sp, #24
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	60f8      	str	r0, [r7, #12]
 800a0ea:	60b9      	str	r1, [r7, #8]
 800a0ec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d10d      	bne.n	800a11c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d14d      	bne.n	800a1a4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f001 f837 	bl	800b180 <xTaskPriorityDisinherit>
 800a112:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2200      	movs	r2, #0
 800a118:	609a      	str	r2, [r3, #8]
 800a11a:	e043      	b.n	800a1a4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d119      	bne.n	800a156 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	6858      	ldr	r0, [r3, #4]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a12a:	461a      	mov	r2, r3
 800a12c:	68b9      	ldr	r1, [r7, #8]
 800a12e:	f002 f92f 	bl	800c390 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	685a      	ldr	r2, [r3, #4]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a13a:	441a      	add	r2, r3
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	685a      	ldr	r2, [r3, #4]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	429a      	cmp	r2, r3
 800a14a:	d32b      	bcc.n	800a1a4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	605a      	str	r2, [r3, #4]
 800a154:	e026      	b.n	800a1a4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	68d8      	ldr	r0, [r3, #12]
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a15e:	461a      	mov	r2, r3
 800a160:	68b9      	ldr	r1, [r7, #8]
 800a162:	f002 f915 	bl	800c390 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	68da      	ldr	r2, [r3, #12]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a16e:	425b      	negs	r3, r3
 800a170:	441a      	add	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	68da      	ldr	r2, [r3, #12]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d207      	bcs.n	800a192 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	689a      	ldr	r2, [r3, #8]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a18a:	425b      	negs	r3, r3
 800a18c:	441a      	add	r2, r3
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2b02      	cmp	r3, #2
 800a196:	d105      	bne.n	800a1a4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d002      	beq.n	800a1a4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	3b01      	subs	r3, #1
 800a1a2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	1c5a      	adds	r2, r3, #1
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a1ac:	697b      	ldr	r3, [r7, #20]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3718      	adds	r7, #24
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b082      	sub	sp, #8
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d018      	beq.n	800a1fa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	68da      	ldr	r2, [r3, #12]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d0:	441a      	add	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	68da      	ldr	r2, [r3, #12]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d303      	bcc.n	800a1ea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	68d9      	ldr	r1, [r3, #12]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	6838      	ldr	r0, [r7, #0]
 800a1f6:	f002 f8cb 	bl	800c390 <memcpy>
	}
}
 800a1fa:	bf00      	nop
 800a1fc:	3708      	adds	r7, #8
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b084      	sub	sp, #16
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a20a:	f001 fd8b 	bl	800bd24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a214:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a216:	e011      	b.n	800a23c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d012      	beq.n	800a246 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	3324      	adds	r3, #36	; 0x24
 800a224:	4618      	mov	r0, r3
 800a226:	f000 fd67 	bl	800acf8 <xTaskRemoveFromEventList>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d001      	beq.n	800a234 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a230:	f000 fe3e 	bl	800aeb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	3b01      	subs	r3, #1
 800a238:	b2db      	uxtb	r3, r3
 800a23a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a23c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a240:	2b00      	cmp	r3, #0
 800a242:	dce9      	bgt.n	800a218 <prvUnlockQueue+0x16>
 800a244:	e000      	b.n	800a248 <prvUnlockQueue+0x46>
					break;
 800a246:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	22ff      	movs	r2, #255	; 0xff
 800a24c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a250:	f001 fd98 	bl	800bd84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a254:	f001 fd66 	bl	800bd24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a25e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a260:	e011      	b.n	800a286 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d012      	beq.n	800a290 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	3310      	adds	r3, #16
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 fd42 	bl	800acf8 <xTaskRemoveFromEventList>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d001      	beq.n	800a27e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a27a:	f000 fe19 	bl	800aeb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a27e:	7bbb      	ldrb	r3, [r7, #14]
 800a280:	3b01      	subs	r3, #1
 800a282:	b2db      	uxtb	r3, r3
 800a284:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a286:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dce9      	bgt.n	800a262 <prvUnlockQueue+0x60>
 800a28e:	e000      	b.n	800a292 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a290:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	22ff      	movs	r2, #255	; 0xff
 800a296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a29a:	f001 fd73 	bl	800bd84 <vPortExitCritical>
}
 800a29e:	bf00      	nop
 800a2a0:	3710      	adds	r7, #16
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}

0800a2a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b084      	sub	sp, #16
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2ae:	f001 fd39 	bl	800bd24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d102      	bne.n	800a2c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	60fb      	str	r3, [r7, #12]
 800a2be:	e001      	b.n	800a2c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2c4:	f001 fd5e 	bl	800bd84 <vPortExitCritical>

	return xReturn;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}

0800a2d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b084      	sub	sp, #16
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2da:	f001 fd23 	bl	800bd24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d102      	bne.n	800a2f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	60fb      	str	r3, [r7, #12]
 800a2ee:	e001      	b.n	800a2f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2f4:	f001 fd46 	bl	800bd84 <vPortExitCritical>

	return xReturn;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
	...

0800a304 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a30e:	2300      	movs	r3, #0
 800a310:	60fb      	str	r3, [r7, #12]
 800a312:	e014      	b.n	800a33e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a314:	4a0f      	ldr	r2, [pc, #60]	; (800a354 <vQueueAddToRegistry+0x50>)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d10b      	bne.n	800a338 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a320:	490c      	ldr	r1, [pc, #48]	; (800a354 <vQueueAddToRegistry+0x50>)
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a32a:	4a0a      	ldr	r2, [pc, #40]	; (800a354 <vQueueAddToRegistry+0x50>)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	00db      	lsls	r3, r3, #3
 800a330:	4413      	add	r3, r2
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a336:	e006      	b.n	800a346 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	3301      	adds	r3, #1
 800a33c:	60fb      	str	r3, [r7, #12]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2b07      	cmp	r3, #7
 800a342:	d9e7      	bls.n	800a314 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a344:	bf00      	nop
 800a346:	bf00      	nop
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr
 800a352:	bf00      	nop
 800a354:	20007578 	.word	0x20007578

0800a358 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a360:	2300      	movs	r3, #0
 800a362:	60fb      	str	r3, [r7, #12]
 800a364:	e016      	b.n	800a394 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a366:	4a10      	ldr	r2, [pc, #64]	; (800a3a8 <vQueueUnregisterQueue+0x50>)
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	00db      	lsls	r3, r3, #3
 800a36c:	4413      	add	r3, r2
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	429a      	cmp	r2, r3
 800a374:	d10b      	bne.n	800a38e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a376:	4a0c      	ldr	r2, [pc, #48]	; (800a3a8 <vQueueUnregisterQueue+0x50>)
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2100      	movs	r1, #0
 800a37c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a380:	4a09      	ldr	r2, [pc, #36]	; (800a3a8 <vQueueUnregisterQueue+0x50>)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	00db      	lsls	r3, r3, #3
 800a386:	4413      	add	r3, r2
 800a388:	2200      	movs	r2, #0
 800a38a:	605a      	str	r2, [r3, #4]
				break;
 800a38c:	e006      	b.n	800a39c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	3301      	adds	r3, #1
 800a392:	60fb      	str	r3, [r7, #12]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2b07      	cmp	r3, #7
 800a398:	d9e5      	bls.n	800a366 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a39a:	bf00      	nop
 800a39c:	bf00      	nop
 800a39e:	3714      	adds	r7, #20
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	20007578 	.word	0x20007578

0800a3ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b086      	sub	sp, #24
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a3bc:	f001 fcb2 	bl	800bd24 <vPortEnterCritical>
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3c6:	b25b      	sxtb	r3, r3
 800a3c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3cc:	d103      	bne.n	800a3d6 <vQueueWaitForMessageRestricted+0x2a>
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3dc:	b25b      	sxtb	r3, r3
 800a3de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3e2:	d103      	bne.n	800a3ec <vQueueWaitForMessageRestricted+0x40>
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3ec:	f001 fcca 	bl	800bd84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d106      	bne.n	800a406 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	3324      	adds	r3, #36	; 0x24
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	68b9      	ldr	r1, [r7, #8]
 800a400:	4618      	mov	r0, r3
 800a402:	f000 fc4d 	bl	800aca0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a406:	6978      	ldr	r0, [r7, #20]
 800a408:	f7ff fefb 	bl	800a202 <prvUnlockQueue>
	}
 800a40c:	bf00      	nop
 800a40e:	3718      	adds	r7, #24
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a414:	b580      	push	{r7, lr}
 800a416:	b08e      	sub	sp, #56	; 0x38
 800a418:	af04      	add	r7, sp, #16
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
 800a420:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a424:	2b00      	cmp	r3, #0
 800a426:	d10a      	bne.n	800a43e <xTaskCreateStatic+0x2a>
	__asm volatile
 800a428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42c:	f383 8811 	msr	BASEPRI, r3
 800a430:	f3bf 8f6f 	isb	sy
 800a434:	f3bf 8f4f 	dsb	sy
 800a438:	623b      	str	r3, [r7, #32]
}
 800a43a:	bf00      	nop
 800a43c:	e7fe      	b.n	800a43c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10a      	bne.n	800a45a <xTaskCreateStatic+0x46>
	__asm volatile
 800a444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a448:	f383 8811 	msr	BASEPRI, r3
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	61fb      	str	r3, [r7, #28]
}
 800a456:	bf00      	nop
 800a458:	e7fe      	b.n	800a458 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a45a:	235c      	movs	r3, #92	; 0x5c
 800a45c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	2b5c      	cmp	r3, #92	; 0x5c
 800a462:	d00a      	beq.n	800a47a <xTaskCreateStatic+0x66>
	__asm volatile
 800a464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a468:	f383 8811 	msr	BASEPRI, r3
 800a46c:	f3bf 8f6f 	isb	sy
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	61bb      	str	r3, [r7, #24]
}
 800a476:	bf00      	nop
 800a478:	e7fe      	b.n	800a478 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a47a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a47c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d01e      	beq.n	800a4c0 <xTaskCreateStatic+0xac>
 800a482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a484:	2b00      	cmp	r3, #0
 800a486:	d01b      	beq.n	800a4c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a490:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a494:	2202      	movs	r2, #2
 800a496:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a49a:	2300      	movs	r3, #0
 800a49c:	9303      	str	r3, [sp, #12]
 800a49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a0:	9302      	str	r3, [sp, #8]
 800a4a2:	f107 0314 	add.w	r3, r7, #20
 800a4a6:	9301      	str	r3, [sp, #4]
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4aa:	9300      	str	r3, [sp, #0]
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	68b9      	ldr	r1, [r7, #8]
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f000 f850 	bl	800a558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a4b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a4ba:	f000 f8dd 	bl	800a678 <prvAddNewTaskToReadyList>
 800a4be:	e001      	b.n	800a4c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a4c4:	697b      	ldr	r3, [r7, #20]
	}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3728      	adds	r7, #40	; 0x28
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b08c      	sub	sp, #48	; 0x30
 800a4d2:	af04      	add	r7, sp, #16
 800a4d4:	60f8      	str	r0, [r7, #12]
 800a4d6:	60b9      	str	r1, [r7, #8]
 800a4d8:	603b      	str	r3, [r7, #0]
 800a4da:	4613      	mov	r3, r2
 800a4dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a4de:	88fb      	ldrh	r3, [r7, #6]
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f001 fd40 	bl	800bf68 <pvPortMalloc>
 800a4e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00e      	beq.n	800a50e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a4f0:	205c      	movs	r0, #92	; 0x5c
 800a4f2:	f001 fd39 	bl	800bf68 <pvPortMalloc>
 800a4f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a4f8:	69fb      	ldr	r3, [r7, #28]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d003      	beq.n	800a506 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a4fe:	69fb      	ldr	r3, [r7, #28]
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	631a      	str	r2, [r3, #48]	; 0x30
 800a504:	e005      	b.n	800a512 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a506:	6978      	ldr	r0, [r7, #20]
 800a508:	f001 fdfa 	bl	800c100 <vPortFree>
 800a50c:	e001      	b.n	800a512 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a512:	69fb      	ldr	r3, [r7, #28]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d017      	beq.n	800a548 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a518:	69fb      	ldr	r3, [r7, #28]
 800a51a:	2200      	movs	r2, #0
 800a51c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a520:	88fa      	ldrh	r2, [r7, #6]
 800a522:	2300      	movs	r3, #0
 800a524:	9303      	str	r3, [sp, #12]
 800a526:	69fb      	ldr	r3, [r7, #28]
 800a528:	9302      	str	r3, [sp, #8]
 800a52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a52c:	9301      	str	r3, [sp, #4]
 800a52e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a530:	9300      	str	r3, [sp, #0]
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	68b9      	ldr	r1, [r7, #8]
 800a536:	68f8      	ldr	r0, [r7, #12]
 800a538:	f000 f80e 	bl	800a558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a53c:	69f8      	ldr	r0, [r7, #28]
 800a53e:	f000 f89b 	bl	800a678 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a542:	2301      	movs	r3, #1
 800a544:	61bb      	str	r3, [r7, #24]
 800a546:	e002      	b.n	800a54e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a548:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a54c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a54e:	69bb      	ldr	r3, [r7, #24]
	}
 800a550:	4618      	mov	r0, r3
 800a552:	3720      	adds	r7, #32
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b088      	sub	sp, #32
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a568:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	461a      	mov	r2, r3
 800a570:	21a5      	movs	r1, #165	; 0xa5
 800a572:	f001 ff1b 	bl	800c3ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a580:	3b01      	subs	r3, #1
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	4413      	add	r3, r2
 800a586:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	f023 0307 	bic.w	r3, r3, #7
 800a58e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a590:	69bb      	ldr	r3, [r7, #24]
 800a592:	f003 0307 	and.w	r3, r3, #7
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00a      	beq.n	800a5b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	617b      	str	r3, [r7, #20]
}
 800a5ac:	bf00      	nop
 800a5ae:	e7fe      	b.n	800a5ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d01f      	beq.n	800a5f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	61fb      	str	r3, [r7, #28]
 800a5ba:	e012      	b.n	800a5e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a5bc:	68ba      	ldr	r2, [r7, #8]
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	7819      	ldrb	r1, [r3, #0]
 800a5c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5c6:	69fb      	ldr	r3, [r7, #28]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	3334      	adds	r3, #52	; 0x34
 800a5cc:	460a      	mov	r2, r1
 800a5ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a5d0:	68ba      	ldr	r2, [r7, #8]
 800a5d2:	69fb      	ldr	r3, [r7, #28]
 800a5d4:	4413      	add	r3, r2
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d006      	beq.n	800a5ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5dc:	69fb      	ldr	r3, [r7, #28]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	61fb      	str	r3, [r7, #28]
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	2b0f      	cmp	r3, #15
 800a5e6:	d9e9      	bls.n	800a5bc <prvInitialiseNewTask+0x64>
 800a5e8:	e000      	b.n	800a5ec <prvInitialiseNewTask+0x94>
			{
				break;
 800a5ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a5ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a5f4:	e003      	b.n	800a5fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a600:	2b37      	cmp	r3, #55	; 0x37
 800a602:	d901      	bls.n	800a608 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a604:	2337      	movs	r3, #55	; 0x37
 800a606:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a60c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a610:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a612:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a616:	2200      	movs	r2, #0
 800a618:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61c:	3304      	adds	r3, #4
 800a61e:	4618      	mov	r0, r3
 800a620:	f7fe fe56 	bl	80092d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a626:	3318      	adds	r3, #24
 800a628:	4618      	mov	r0, r3
 800a62a:	f7fe fe51 	bl	80092d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a632:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a636:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a642:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a646:	2200      	movs	r2, #0
 800a648:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a64c:	2200      	movs	r2, #0
 800a64e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	68f9      	ldr	r1, [r7, #12]
 800a656:	69b8      	ldr	r0, [r7, #24]
 800a658:	f001 fa38 	bl	800bacc <pxPortInitialiseStack>
 800a65c:	4602      	mov	r2, r0
 800a65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a660:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a664:	2b00      	cmp	r3, #0
 800a666:	d002      	beq.n	800a66e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a66a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a66c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a66e:	bf00      	nop
 800a670:	3720      	adds	r7, #32
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
	...

0800a678 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a680:	f001 fb50 	bl	800bd24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a684:	4b2d      	ldr	r3, [pc, #180]	; (800a73c <prvAddNewTaskToReadyList+0xc4>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	3301      	adds	r3, #1
 800a68a:	4a2c      	ldr	r2, [pc, #176]	; (800a73c <prvAddNewTaskToReadyList+0xc4>)
 800a68c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a68e:	4b2c      	ldr	r3, [pc, #176]	; (800a740 <prvAddNewTaskToReadyList+0xc8>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d109      	bne.n	800a6aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a696:	4a2a      	ldr	r2, [pc, #168]	; (800a740 <prvAddNewTaskToReadyList+0xc8>)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a69c:	4b27      	ldr	r3, [pc, #156]	; (800a73c <prvAddNewTaskToReadyList+0xc4>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d110      	bne.n	800a6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a6a4:	f000 fc28 	bl	800aef8 <prvInitialiseTaskLists>
 800a6a8:	e00d      	b.n	800a6c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a6aa:	4b26      	ldr	r3, [pc, #152]	; (800a744 <prvAddNewTaskToReadyList+0xcc>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d109      	bne.n	800a6c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a6b2:	4b23      	ldr	r3, [pc, #140]	; (800a740 <prvAddNewTaskToReadyList+0xc8>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d802      	bhi.n	800a6c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a6c0:	4a1f      	ldr	r2, [pc, #124]	; (800a740 <prvAddNewTaskToReadyList+0xc8>)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a6c6:	4b20      	ldr	r3, [pc, #128]	; (800a748 <prvAddNewTaskToReadyList+0xd0>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	4a1e      	ldr	r2, [pc, #120]	; (800a748 <prvAddNewTaskToReadyList+0xd0>)
 800a6ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a6d0:	4b1d      	ldr	r3, [pc, #116]	; (800a748 <prvAddNewTaskToReadyList+0xd0>)
 800a6d2:	681a      	ldr	r2, [r3, #0]
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6dc:	4b1b      	ldr	r3, [pc, #108]	; (800a74c <prvAddNewTaskToReadyList+0xd4>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d903      	bls.n	800a6ec <prvAddNewTaskToReadyList+0x74>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6e8:	4a18      	ldr	r2, [pc, #96]	; (800a74c <prvAddNewTaskToReadyList+0xd4>)
 800a6ea:	6013      	str	r3, [r2, #0]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6f0:	4613      	mov	r3, r2
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	4413      	add	r3, r2
 800a6f6:	009b      	lsls	r3, r3, #2
 800a6f8:	4a15      	ldr	r2, [pc, #84]	; (800a750 <prvAddNewTaskToReadyList+0xd8>)
 800a6fa:	441a      	add	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	3304      	adds	r3, #4
 800a700:	4619      	mov	r1, r3
 800a702:	4610      	mov	r0, r2
 800a704:	f7fe fdf1 	bl	80092ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a708:	f001 fb3c 	bl	800bd84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a70c:	4b0d      	ldr	r3, [pc, #52]	; (800a744 <prvAddNewTaskToReadyList+0xcc>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00e      	beq.n	800a732 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a714:	4b0a      	ldr	r3, [pc, #40]	; (800a740 <prvAddNewTaskToReadyList+0xc8>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a71e:	429a      	cmp	r2, r3
 800a720:	d207      	bcs.n	800a732 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a722:	4b0c      	ldr	r3, [pc, #48]	; (800a754 <prvAddNewTaskToReadyList+0xdc>)
 800a724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a728:	601a      	str	r2, [r3, #0]
 800a72a:	f3bf 8f4f 	dsb	sy
 800a72e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a732:	bf00      	nop
 800a734:	3708      	adds	r7, #8
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	20004f34 	.word	0x20004f34
 800a740:	20004a60 	.word	0x20004a60
 800a744:	20004f40 	.word	0x20004f40
 800a748:	20004f50 	.word	0x20004f50
 800a74c:	20004f3c 	.word	0x20004f3c
 800a750:	20004a64 	.word	0x20004a64
 800a754:	e000ed04 	.word	0xe000ed04

0800a758 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a760:	2300      	movs	r3, #0
 800a762:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d017      	beq.n	800a79a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a76a:	4b13      	ldr	r3, [pc, #76]	; (800a7b8 <vTaskDelay+0x60>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00a      	beq.n	800a788 <vTaskDelay+0x30>
	__asm volatile
 800a772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a776:	f383 8811 	msr	BASEPRI, r3
 800a77a:	f3bf 8f6f 	isb	sy
 800a77e:	f3bf 8f4f 	dsb	sy
 800a782:	60bb      	str	r3, [r7, #8]
}
 800a784:	bf00      	nop
 800a786:	e7fe      	b.n	800a786 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a788:	f000 f880 	bl	800a88c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a78c:	2100      	movs	r1, #0
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f000 fdfa 	bl	800b388 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a794:	f000 f888 	bl	800a8a8 <xTaskResumeAll>
 800a798:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d107      	bne.n	800a7b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a7a0:	4b06      	ldr	r3, [pc, #24]	; (800a7bc <vTaskDelay+0x64>)
 800a7a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7a6:	601a      	str	r2, [r3, #0]
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a7b0:	bf00      	nop
 800a7b2:	3710      	adds	r7, #16
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}
 800a7b8:	20004f5c 	.word	0x20004f5c
 800a7bc:	e000ed04 	.word	0xe000ed04

0800a7c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b08a      	sub	sp, #40	; 0x28
 800a7c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a7ce:	463a      	mov	r2, r7
 800a7d0:	1d39      	adds	r1, r7, #4
 800a7d2:	f107 0308 	add.w	r3, r7, #8
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f7fe fd26 	bl	8009228 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a7dc:	6839      	ldr	r1, [r7, #0]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	9202      	str	r2, [sp, #8]
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	9300      	str	r3, [sp, #0]
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	460a      	mov	r2, r1
 800a7ee:	4921      	ldr	r1, [pc, #132]	; (800a874 <vTaskStartScheduler+0xb4>)
 800a7f0:	4821      	ldr	r0, [pc, #132]	; (800a878 <vTaskStartScheduler+0xb8>)
 800a7f2:	f7ff fe0f 	bl	800a414 <xTaskCreateStatic>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	4a20      	ldr	r2, [pc, #128]	; (800a87c <vTaskStartScheduler+0xbc>)
 800a7fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a7fc:	4b1f      	ldr	r3, [pc, #124]	; (800a87c <vTaskStartScheduler+0xbc>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d002      	beq.n	800a80a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a804:	2301      	movs	r3, #1
 800a806:	617b      	str	r3, [r7, #20]
 800a808:	e001      	b.n	800a80e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a80a:	2300      	movs	r3, #0
 800a80c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d102      	bne.n	800a81a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a814:	f000 fe0c 	bl	800b430 <xTimerCreateTimerTask>
 800a818:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d116      	bne.n	800a84e <vTaskStartScheduler+0x8e>
	__asm volatile
 800a820:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a824:	f383 8811 	msr	BASEPRI, r3
 800a828:	f3bf 8f6f 	isb	sy
 800a82c:	f3bf 8f4f 	dsb	sy
 800a830:	613b      	str	r3, [r7, #16]
}
 800a832:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a834:	4b12      	ldr	r3, [pc, #72]	; (800a880 <vTaskStartScheduler+0xc0>)
 800a836:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a83a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a83c:	4b11      	ldr	r3, [pc, #68]	; (800a884 <vTaskStartScheduler+0xc4>)
 800a83e:	2201      	movs	r2, #1
 800a840:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a842:	4b11      	ldr	r3, [pc, #68]	; (800a888 <vTaskStartScheduler+0xc8>)
 800a844:	2200      	movs	r2, #0
 800a846:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a848:	f001 f9ca 	bl	800bbe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a84c:	e00e      	b.n	800a86c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a854:	d10a      	bne.n	800a86c <vTaskStartScheduler+0xac>
	__asm volatile
 800a856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	60fb      	str	r3, [r7, #12]
}
 800a868:	bf00      	nop
 800a86a:	e7fe      	b.n	800a86a <vTaskStartScheduler+0xaa>
}
 800a86c:	bf00      	nop
 800a86e:	3718      	adds	r7, #24
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	0800cd80 	.word	0x0800cd80
 800a878:	0800aec9 	.word	0x0800aec9
 800a87c:	20004f58 	.word	0x20004f58
 800a880:	20004f54 	.word	0x20004f54
 800a884:	20004f40 	.word	0x20004f40
 800a888:	20004f38 	.word	0x20004f38

0800a88c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a88c:	b480      	push	{r7}
 800a88e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a890:	4b04      	ldr	r3, [pc, #16]	; (800a8a4 <vTaskSuspendAll+0x18>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	3301      	adds	r3, #1
 800a896:	4a03      	ldr	r2, [pc, #12]	; (800a8a4 <vTaskSuspendAll+0x18>)
 800a898:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a89a:	bf00      	nop
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr
 800a8a4:	20004f5c 	.word	0x20004f5c

0800a8a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a8b6:	4b42      	ldr	r3, [pc, #264]	; (800a9c0 <xTaskResumeAll+0x118>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d10a      	bne.n	800a8d4 <xTaskResumeAll+0x2c>
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	603b      	str	r3, [r7, #0]
}
 800a8d0:	bf00      	nop
 800a8d2:	e7fe      	b.n	800a8d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a8d4:	f001 fa26 	bl	800bd24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a8d8:	4b39      	ldr	r3, [pc, #228]	; (800a9c0 <xTaskResumeAll+0x118>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3b01      	subs	r3, #1
 800a8de:	4a38      	ldr	r2, [pc, #224]	; (800a9c0 <xTaskResumeAll+0x118>)
 800a8e0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8e2:	4b37      	ldr	r3, [pc, #220]	; (800a9c0 <xTaskResumeAll+0x118>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d162      	bne.n	800a9b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a8ea:	4b36      	ldr	r3, [pc, #216]	; (800a9c4 <xTaskResumeAll+0x11c>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d05e      	beq.n	800a9b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8f2:	e02f      	b.n	800a954 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8f4:	4b34      	ldr	r3, [pc, #208]	; (800a9c8 <xTaskResumeAll+0x120>)
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	3318      	adds	r3, #24
 800a900:	4618      	mov	r0, r3
 800a902:	f7fe fd4f 	bl	80093a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	3304      	adds	r3, #4
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7fe fd4a 	bl	80093a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a914:	4b2d      	ldr	r3, [pc, #180]	; (800a9cc <xTaskResumeAll+0x124>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d903      	bls.n	800a924 <xTaskResumeAll+0x7c>
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a920:	4a2a      	ldr	r2, [pc, #168]	; (800a9cc <xTaskResumeAll+0x124>)
 800a922:	6013      	str	r3, [r2, #0]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a928:	4613      	mov	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	4413      	add	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4a27      	ldr	r2, [pc, #156]	; (800a9d0 <xTaskResumeAll+0x128>)
 800a932:	441a      	add	r2, r3
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	3304      	adds	r3, #4
 800a938:	4619      	mov	r1, r3
 800a93a:	4610      	mov	r0, r2
 800a93c:	f7fe fcd5 	bl	80092ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a944:	4b23      	ldr	r3, [pc, #140]	; (800a9d4 <xTaskResumeAll+0x12c>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d302      	bcc.n	800a954 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a94e:	4b22      	ldr	r3, [pc, #136]	; (800a9d8 <xTaskResumeAll+0x130>)
 800a950:	2201      	movs	r2, #1
 800a952:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a954:	4b1c      	ldr	r3, [pc, #112]	; (800a9c8 <xTaskResumeAll+0x120>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1cb      	bne.n	800a8f4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d001      	beq.n	800a966 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a962:	f000 fb67 	bl	800b034 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a966:	4b1d      	ldr	r3, [pc, #116]	; (800a9dc <xTaskResumeAll+0x134>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d010      	beq.n	800a994 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a972:	f000 f859 	bl	800aa28 <xTaskIncrementTick>
 800a976:	4603      	mov	r3, r0
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d002      	beq.n	800a982 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a97c:	4b16      	ldr	r3, [pc, #88]	; (800a9d8 <xTaskResumeAll+0x130>)
 800a97e:	2201      	movs	r2, #1
 800a980:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	3b01      	subs	r3, #1
 800a986:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d1f1      	bne.n	800a972 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a98e:	4b13      	ldr	r3, [pc, #76]	; (800a9dc <xTaskResumeAll+0x134>)
 800a990:	2200      	movs	r2, #0
 800a992:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a994:	4b10      	ldr	r3, [pc, #64]	; (800a9d8 <xTaskResumeAll+0x130>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d009      	beq.n	800a9b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a99c:	2301      	movs	r3, #1
 800a99e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a9a0:	4b0f      	ldr	r3, [pc, #60]	; (800a9e0 <xTaskResumeAll+0x138>)
 800a9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9a6:	601a      	str	r2, [r3, #0]
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a9b0:	f001 f9e8 	bl	800bd84 <vPortExitCritical>

	return xAlreadyYielded;
 800a9b4:	68bb      	ldr	r3, [r7, #8]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	20004f5c 	.word	0x20004f5c
 800a9c4:	20004f34 	.word	0x20004f34
 800a9c8:	20004ef4 	.word	0x20004ef4
 800a9cc:	20004f3c 	.word	0x20004f3c
 800a9d0:	20004a64 	.word	0x20004a64
 800a9d4:	20004a60 	.word	0x20004a60
 800a9d8:	20004f48 	.word	0x20004f48
 800a9dc:	20004f44 	.word	0x20004f44
 800a9e0:	e000ed04 	.word	0xe000ed04

0800a9e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b083      	sub	sp, #12
 800a9e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a9ea:	4b05      	ldr	r3, [pc, #20]	; (800aa00 <xTaskGetTickCount+0x1c>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a9f0:	687b      	ldr	r3, [r7, #4]
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	370c      	adds	r7, #12
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	20004f38 	.word	0x20004f38

0800aa04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b082      	sub	sp, #8
 800aa08:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa0a:	f001 fa6d 	bl	800bee8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800aa0e:	2300      	movs	r3, #0
 800aa10:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800aa12:	4b04      	ldr	r3, [pc, #16]	; (800aa24 <xTaskGetTickCountFromISR+0x20>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa18:	683b      	ldr	r3, [r7, #0]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3708      	adds	r7, #8
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	20004f38 	.word	0x20004f38

0800aa28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b086      	sub	sp, #24
 800aa2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa32:	4b4f      	ldr	r3, [pc, #316]	; (800ab70 <xTaskIncrementTick+0x148>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	f040 808f 	bne.w	800ab5a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa3c:	4b4d      	ldr	r3, [pc, #308]	; (800ab74 <xTaskIncrementTick+0x14c>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	3301      	adds	r3, #1
 800aa42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aa44:	4a4b      	ldr	r2, [pc, #300]	; (800ab74 <xTaskIncrementTick+0x14c>)
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d120      	bne.n	800aa92 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa50:	4b49      	ldr	r3, [pc, #292]	; (800ab78 <xTaskIncrementTick+0x150>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00a      	beq.n	800aa70 <xTaskIncrementTick+0x48>
	__asm volatile
 800aa5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa5e:	f383 8811 	msr	BASEPRI, r3
 800aa62:	f3bf 8f6f 	isb	sy
 800aa66:	f3bf 8f4f 	dsb	sy
 800aa6a:	603b      	str	r3, [r7, #0]
}
 800aa6c:	bf00      	nop
 800aa6e:	e7fe      	b.n	800aa6e <xTaskIncrementTick+0x46>
 800aa70:	4b41      	ldr	r3, [pc, #260]	; (800ab78 <xTaskIncrementTick+0x150>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	60fb      	str	r3, [r7, #12]
 800aa76:	4b41      	ldr	r3, [pc, #260]	; (800ab7c <xTaskIncrementTick+0x154>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a3f      	ldr	r2, [pc, #252]	; (800ab78 <xTaskIncrementTick+0x150>)
 800aa7c:	6013      	str	r3, [r2, #0]
 800aa7e:	4a3f      	ldr	r2, [pc, #252]	; (800ab7c <xTaskIncrementTick+0x154>)
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	6013      	str	r3, [r2, #0]
 800aa84:	4b3e      	ldr	r3, [pc, #248]	; (800ab80 <xTaskIncrementTick+0x158>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	3301      	adds	r3, #1
 800aa8a:	4a3d      	ldr	r2, [pc, #244]	; (800ab80 <xTaskIncrementTick+0x158>)
 800aa8c:	6013      	str	r3, [r2, #0]
 800aa8e:	f000 fad1 	bl	800b034 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aa92:	4b3c      	ldr	r3, [pc, #240]	; (800ab84 <xTaskIncrementTick+0x15c>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	693a      	ldr	r2, [r7, #16]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d349      	bcc.n	800ab30 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa9c:	4b36      	ldr	r3, [pc, #216]	; (800ab78 <xTaskIncrementTick+0x150>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d104      	bne.n	800aab0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aaa6:	4b37      	ldr	r3, [pc, #220]	; (800ab84 <xTaskIncrementTick+0x15c>)
 800aaa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aaac:	601a      	str	r2, [r3, #0]
					break;
 800aaae:	e03f      	b.n	800ab30 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aab0:	4b31      	ldr	r3, [pc, #196]	; (800ab78 <xTaskIncrementTick+0x150>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	68db      	ldr	r3, [r3, #12]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d203      	bcs.n	800aad0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aac8:	4a2e      	ldr	r2, [pc, #184]	; (800ab84 <xTaskIncrementTick+0x15c>)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aace:	e02f      	b.n	800ab30 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	3304      	adds	r3, #4
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7fe fc65 	bl	80093a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d004      	beq.n	800aaec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	3318      	adds	r3, #24
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fe fc5c 	bl	80093a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaf0:	4b25      	ldr	r3, [pc, #148]	; (800ab88 <xTaskIncrementTick+0x160>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d903      	bls.n	800ab00 <xTaskIncrementTick+0xd8>
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafc:	4a22      	ldr	r2, [pc, #136]	; (800ab88 <xTaskIncrementTick+0x160>)
 800aafe:	6013      	str	r3, [r2, #0]
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab04:	4613      	mov	r3, r2
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	4413      	add	r3, r2
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	4a1f      	ldr	r2, [pc, #124]	; (800ab8c <xTaskIncrementTick+0x164>)
 800ab0e:	441a      	add	r2, r3
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	3304      	adds	r3, #4
 800ab14:	4619      	mov	r1, r3
 800ab16:	4610      	mov	r0, r2
 800ab18:	f7fe fbe7 	bl	80092ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab20:	4b1b      	ldr	r3, [pc, #108]	; (800ab90 <xTaskIncrementTick+0x168>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d3b8      	bcc.n	800aa9c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab2e:	e7b5      	b.n	800aa9c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab30:	4b17      	ldr	r3, [pc, #92]	; (800ab90 <xTaskIncrementTick+0x168>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab36:	4915      	ldr	r1, [pc, #84]	; (800ab8c <xTaskIncrementTick+0x164>)
 800ab38:	4613      	mov	r3, r2
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	440b      	add	r3, r1
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d901      	bls.n	800ab4c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ab4c:	4b11      	ldr	r3, [pc, #68]	; (800ab94 <xTaskIncrementTick+0x16c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d007      	beq.n	800ab64 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ab54:	2301      	movs	r3, #1
 800ab56:	617b      	str	r3, [r7, #20]
 800ab58:	e004      	b.n	800ab64 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ab5a:	4b0f      	ldr	r3, [pc, #60]	; (800ab98 <xTaskIncrementTick+0x170>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	4a0d      	ldr	r2, [pc, #52]	; (800ab98 <xTaskIncrementTick+0x170>)
 800ab62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ab64:	697b      	ldr	r3, [r7, #20]
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3718      	adds	r7, #24
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	20004f5c 	.word	0x20004f5c
 800ab74:	20004f38 	.word	0x20004f38
 800ab78:	20004eec 	.word	0x20004eec
 800ab7c:	20004ef0 	.word	0x20004ef0
 800ab80:	20004f4c 	.word	0x20004f4c
 800ab84:	20004f54 	.word	0x20004f54
 800ab88:	20004f3c 	.word	0x20004f3c
 800ab8c:	20004a64 	.word	0x20004a64
 800ab90:	20004a60 	.word	0x20004a60
 800ab94:	20004f48 	.word	0x20004f48
 800ab98:	20004f44 	.word	0x20004f44

0800ab9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aba2:	4b28      	ldr	r3, [pc, #160]	; (800ac44 <vTaskSwitchContext+0xa8>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d003      	beq.n	800abb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800abaa:	4b27      	ldr	r3, [pc, #156]	; (800ac48 <vTaskSwitchContext+0xac>)
 800abac:	2201      	movs	r2, #1
 800abae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800abb0:	e041      	b.n	800ac36 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800abb2:	4b25      	ldr	r3, [pc, #148]	; (800ac48 <vTaskSwitchContext+0xac>)
 800abb4:	2200      	movs	r2, #0
 800abb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abb8:	4b24      	ldr	r3, [pc, #144]	; (800ac4c <vTaskSwitchContext+0xb0>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	60fb      	str	r3, [r7, #12]
 800abbe:	e010      	b.n	800abe2 <vTaskSwitchContext+0x46>
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d10a      	bne.n	800abdc <vTaskSwitchContext+0x40>
	__asm volatile
 800abc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abca:	f383 8811 	msr	BASEPRI, r3
 800abce:	f3bf 8f6f 	isb	sy
 800abd2:	f3bf 8f4f 	dsb	sy
 800abd6:	607b      	str	r3, [r7, #4]
}
 800abd8:	bf00      	nop
 800abda:	e7fe      	b.n	800abda <vTaskSwitchContext+0x3e>
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	3b01      	subs	r3, #1
 800abe0:	60fb      	str	r3, [r7, #12]
 800abe2:	491b      	ldr	r1, [pc, #108]	; (800ac50 <vTaskSwitchContext+0xb4>)
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	4613      	mov	r3, r2
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	4413      	add	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	440b      	add	r3, r1
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d0e4      	beq.n	800abc0 <vTaskSwitchContext+0x24>
 800abf6:	68fa      	ldr	r2, [r7, #12]
 800abf8:	4613      	mov	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	4413      	add	r3, r2
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	4a13      	ldr	r2, [pc, #76]	; (800ac50 <vTaskSwitchContext+0xb4>)
 800ac02:	4413      	add	r3, r2
 800ac04:	60bb      	str	r3, [r7, #8]
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	685a      	ldr	r2, [r3, #4]
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	605a      	str	r2, [r3, #4]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	685a      	ldr	r2, [r3, #4]
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	3308      	adds	r3, #8
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	d104      	bne.n	800ac26 <vTaskSwitchContext+0x8a>
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	685a      	ldr	r2, [r3, #4]
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	605a      	str	r2, [r3, #4]
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	4a09      	ldr	r2, [pc, #36]	; (800ac54 <vTaskSwitchContext+0xb8>)
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	4a06      	ldr	r2, [pc, #24]	; (800ac4c <vTaskSwitchContext+0xb0>)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	6013      	str	r3, [r2, #0]
}
 800ac36:	bf00      	nop
 800ac38:	3714      	adds	r7, #20
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr
 800ac42:	bf00      	nop
 800ac44:	20004f5c 	.word	0x20004f5c
 800ac48:	20004f48 	.word	0x20004f48
 800ac4c:	20004f3c 	.word	0x20004f3c
 800ac50:	20004a64 	.word	0x20004a64
 800ac54:	20004a60 	.word	0x20004a60

0800ac58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d10a      	bne.n	800ac7e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ac68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac6c:	f383 8811 	msr	BASEPRI, r3
 800ac70:	f3bf 8f6f 	isb	sy
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	60fb      	str	r3, [r7, #12]
}
 800ac7a:	bf00      	nop
 800ac7c:	e7fe      	b.n	800ac7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac7e:	4b07      	ldr	r3, [pc, #28]	; (800ac9c <vTaskPlaceOnEventList+0x44>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3318      	adds	r3, #24
 800ac84:	4619      	mov	r1, r3
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f7fe fb53 	bl	8009332 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	6838      	ldr	r0, [r7, #0]
 800ac90:	f000 fb7a 	bl	800b388 <prvAddCurrentTaskToDelayedList>
}
 800ac94:	bf00      	nop
 800ac96:	3710      	adds	r7, #16
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	20004a60 	.word	0x20004a60

0800aca0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	60f8      	str	r0, [r7, #12]
 800aca8:	60b9      	str	r1, [r7, #8]
 800acaa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d10a      	bne.n	800acc8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800acb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb6:	f383 8811 	msr	BASEPRI, r3
 800acba:	f3bf 8f6f 	isb	sy
 800acbe:	f3bf 8f4f 	dsb	sy
 800acc2:	617b      	str	r3, [r7, #20]
}
 800acc4:	bf00      	nop
 800acc6:	e7fe      	b.n	800acc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800acc8:	4b0a      	ldr	r3, [pc, #40]	; (800acf4 <vTaskPlaceOnEventListRestricted+0x54>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	3318      	adds	r3, #24
 800acce:	4619      	mov	r1, r3
 800acd0:	68f8      	ldr	r0, [r7, #12]
 800acd2:	f7fe fb0a 	bl	80092ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d002      	beq.n	800ace2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800acdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ace0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ace2:	6879      	ldr	r1, [r7, #4]
 800ace4:	68b8      	ldr	r0, [r7, #8]
 800ace6:	f000 fb4f 	bl	800b388 <prvAddCurrentTaskToDelayedList>
	}
 800acea:	bf00      	nop
 800acec:	3718      	adds	r7, #24
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	20004a60 	.word	0x20004a60

0800acf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b086      	sub	sp, #24
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10a      	bne.n	800ad24 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	60fb      	str	r3, [r7, #12]
}
 800ad20:	bf00      	nop
 800ad22:	e7fe      	b.n	800ad22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	3318      	adds	r3, #24
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7fe fb3b 	bl	80093a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad2e:	4b1e      	ldr	r3, [pc, #120]	; (800ada8 <xTaskRemoveFromEventList+0xb0>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d11d      	bne.n	800ad72 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	3304      	adds	r3, #4
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f7fe fb32 	bl	80093a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad44:	4b19      	ldr	r3, [pc, #100]	; (800adac <xTaskRemoveFromEventList+0xb4>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d903      	bls.n	800ad54 <xTaskRemoveFromEventList+0x5c>
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	4a16      	ldr	r2, [pc, #88]	; (800adac <xTaskRemoveFromEventList+0xb4>)
 800ad52:	6013      	str	r3, [r2, #0]
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad58:	4613      	mov	r3, r2
 800ad5a:	009b      	lsls	r3, r3, #2
 800ad5c:	4413      	add	r3, r2
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	4a13      	ldr	r2, [pc, #76]	; (800adb0 <xTaskRemoveFromEventList+0xb8>)
 800ad62:	441a      	add	r2, r3
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	3304      	adds	r3, #4
 800ad68:	4619      	mov	r1, r3
 800ad6a:	4610      	mov	r0, r2
 800ad6c:	f7fe fabd 	bl	80092ea <vListInsertEnd>
 800ad70:	e005      	b.n	800ad7e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	3318      	adds	r3, #24
 800ad76:	4619      	mov	r1, r3
 800ad78:	480e      	ldr	r0, [pc, #56]	; (800adb4 <xTaskRemoveFromEventList+0xbc>)
 800ad7a:	f7fe fab6 	bl	80092ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad82:	4b0d      	ldr	r3, [pc, #52]	; (800adb8 <xTaskRemoveFromEventList+0xc0>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d905      	bls.n	800ad98 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ad90:	4b0a      	ldr	r3, [pc, #40]	; (800adbc <xTaskRemoveFromEventList+0xc4>)
 800ad92:	2201      	movs	r2, #1
 800ad94:	601a      	str	r2, [r3, #0]
 800ad96:	e001      	b.n	800ad9c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ad9c:	697b      	ldr	r3, [r7, #20]
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	3718      	adds	r7, #24
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}
 800ada6:	bf00      	nop
 800ada8:	20004f5c 	.word	0x20004f5c
 800adac:	20004f3c 	.word	0x20004f3c
 800adb0:	20004a64 	.word	0x20004a64
 800adb4:	20004ef4 	.word	0x20004ef4
 800adb8:	20004a60 	.word	0x20004a60
 800adbc:	20004f48 	.word	0x20004f48

0800adc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800adc0:	b480      	push	{r7}
 800adc2:	b083      	sub	sp, #12
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800adc8:	4b06      	ldr	r3, [pc, #24]	; (800ade4 <vTaskInternalSetTimeOutState+0x24>)
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800add0:	4b05      	ldr	r3, [pc, #20]	; (800ade8 <vTaskInternalSetTimeOutState+0x28>)
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	605a      	str	r2, [r3, #4]
}
 800add8:	bf00      	nop
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr
 800ade4:	20004f4c 	.word	0x20004f4c
 800ade8:	20004f38 	.word	0x20004f38

0800adec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b088      	sub	sp, #32
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d10a      	bne.n	800ae12 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800adfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae00:	f383 8811 	msr	BASEPRI, r3
 800ae04:	f3bf 8f6f 	isb	sy
 800ae08:	f3bf 8f4f 	dsb	sy
 800ae0c:	613b      	str	r3, [r7, #16]
}
 800ae0e:	bf00      	nop
 800ae10:	e7fe      	b.n	800ae10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d10a      	bne.n	800ae2e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ae18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae1c:	f383 8811 	msr	BASEPRI, r3
 800ae20:	f3bf 8f6f 	isb	sy
 800ae24:	f3bf 8f4f 	dsb	sy
 800ae28:	60fb      	str	r3, [r7, #12]
}
 800ae2a:	bf00      	nop
 800ae2c:	e7fe      	b.n	800ae2c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ae2e:	f000 ff79 	bl	800bd24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ae32:	4b1d      	ldr	r3, [pc, #116]	; (800aea8 <xTaskCheckForTimeOut+0xbc>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	69ba      	ldr	r2, [r7, #24]
 800ae3e:	1ad3      	subs	r3, r2, r3
 800ae40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae4a:	d102      	bne.n	800ae52 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	61fb      	str	r3, [r7, #28]
 800ae50:	e023      	b.n	800ae9a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681a      	ldr	r2, [r3, #0]
 800ae56:	4b15      	ldr	r3, [pc, #84]	; (800aeac <xTaskCheckForTimeOut+0xc0>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d007      	beq.n	800ae6e <xTaskCheckForTimeOut+0x82>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	69ba      	ldr	r2, [r7, #24]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d302      	bcc.n	800ae6e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	61fb      	str	r3, [r7, #28]
 800ae6c:	e015      	b.n	800ae9a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	429a      	cmp	r2, r3
 800ae76:	d20b      	bcs.n	800ae90 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	1ad2      	subs	r2, r2, r3
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f7ff ff9b 	bl	800adc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	61fb      	str	r3, [r7, #28]
 800ae8e:	e004      	b.n	800ae9a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	2200      	movs	r2, #0
 800ae94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ae96:	2301      	movs	r3, #1
 800ae98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ae9a:	f000 ff73 	bl	800bd84 <vPortExitCritical>

	return xReturn;
 800ae9e:	69fb      	ldr	r3, [r7, #28]
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3720      	adds	r7, #32
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	20004f38 	.word	0x20004f38
 800aeac:	20004f4c 	.word	0x20004f4c

0800aeb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aeb4:	4b03      	ldr	r3, [pc, #12]	; (800aec4 <vTaskMissedYield+0x14>)
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	601a      	str	r2, [r3, #0]
}
 800aeba:	bf00      	nop
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	20004f48 	.word	0x20004f48

0800aec8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aed0:	f000 f852 	bl	800af78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aed4:	4b06      	ldr	r3, [pc, #24]	; (800aef0 <prvIdleTask+0x28>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	2b01      	cmp	r3, #1
 800aeda:	d9f9      	bls.n	800aed0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aedc:	4b05      	ldr	r3, [pc, #20]	; (800aef4 <prvIdleTask+0x2c>)
 800aede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aee2:	601a      	str	r2, [r3, #0]
 800aee4:	f3bf 8f4f 	dsb	sy
 800aee8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aeec:	e7f0      	b.n	800aed0 <prvIdleTask+0x8>
 800aeee:	bf00      	nop
 800aef0:	20004a64 	.word	0x20004a64
 800aef4:	e000ed04 	.word	0xe000ed04

0800aef8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aefe:	2300      	movs	r3, #0
 800af00:	607b      	str	r3, [r7, #4]
 800af02:	e00c      	b.n	800af1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	4613      	mov	r3, r2
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	4413      	add	r3, r2
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	4a12      	ldr	r2, [pc, #72]	; (800af58 <prvInitialiseTaskLists+0x60>)
 800af10:	4413      	add	r3, r2
 800af12:	4618      	mov	r0, r3
 800af14:	f7fe f9bc 	bl	8009290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	3301      	adds	r3, #1
 800af1c:	607b      	str	r3, [r7, #4]
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2b37      	cmp	r3, #55	; 0x37
 800af22:	d9ef      	bls.n	800af04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af24:	480d      	ldr	r0, [pc, #52]	; (800af5c <prvInitialiseTaskLists+0x64>)
 800af26:	f7fe f9b3 	bl	8009290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af2a:	480d      	ldr	r0, [pc, #52]	; (800af60 <prvInitialiseTaskLists+0x68>)
 800af2c:	f7fe f9b0 	bl	8009290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af30:	480c      	ldr	r0, [pc, #48]	; (800af64 <prvInitialiseTaskLists+0x6c>)
 800af32:	f7fe f9ad 	bl	8009290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af36:	480c      	ldr	r0, [pc, #48]	; (800af68 <prvInitialiseTaskLists+0x70>)
 800af38:	f7fe f9aa 	bl	8009290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800af3c:	480b      	ldr	r0, [pc, #44]	; (800af6c <prvInitialiseTaskLists+0x74>)
 800af3e:	f7fe f9a7 	bl	8009290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800af42:	4b0b      	ldr	r3, [pc, #44]	; (800af70 <prvInitialiseTaskLists+0x78>)
 800af44:	4a05      	ldr	r2, [pc, #20]	; (800af5c <prvInitialiseTaskLists+0x64>)
 800af46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af48:	4b0a      	ldr	r3, [pc, #40]	; (800af74 <prvInitialiseTaskLists+0x7c>)
 800af4a:	4a05      	ldr	r2, [pc, #20]	; (800af60 <prvInitialiseTaskLists+0x68>)
 800af4c:	601a      	str	r2, [r3, #0]
}
 800af4e:	bf00      	nop
 800af50:	3708      	adds	r7, #8
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	20004a64 	.word	0x20004a64
 800af5c:	20004ec4 	.word	0x20004ec4
 800af60:	20004ed8 	.word	0x20004ed8
 800af64:	20004ef4 	.word	0x20004ef4
 800af68:	20004f08 	.word	0x20004f08
 800af6c:	20004f20 	.word	0x20004f20
 800af70:	20004eec 	.word	0x20004eec
 800af74:	20004ef0 	.word	0x20004ef0

0800af78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af7e:	e019      	b.n	800afb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af80:	f000 fed0 	bl	800bd24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af84:	4b10      	ldr	r3, [pc, #64]	; (800afc8 <prvCheckTasksWaitingTermination+0x50>)
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	3304      	adds	r3, #4
 800af90:	4618      	mov	r0, r3
 800af92:	f7fe fa07 	bl	80093a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af96:	4b0d      	ldr	r3, [pc, #52]	; (800afcc <prvCheckTasksWaitingTermination+0x54>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3b01      	subs	r3, #1
 800af9c:	4a0b      	ldr	r2, [pc, #44]	; (800afcc <prvCheckTasksWaitingTermination+0x54>)
 800af9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800afa0:	4b0b      	ldr	r3, [pc, #44]	; (800afd0 <prvCheckTasksWaitingTermination+0x58>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	3b01      	subs	r3, #1
 800afa6:	4a0a      	ldr	r2, [pc, #40]	; (800afd0 <prvCheckTasksWaitingTermination+0x58>)
 800afa8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800afaa:	f000 feeb 	bl	800bd84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 f810 	bl	800afd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800afb4:	4b06      	ldr	r3, [pc, #24]	; (800afd0 <prvCheckTasksWaitingTermination+0x58>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1e1      	bne.n	800af80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800afbc:	bf00      	nop
 800afbe:	bf00      	nop
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	20004f08 	.word	0x20004f08
 800afcc:	20004f34 	.word	0x20004f34
 800afd0:	20004f1c 	.word	0x20004f1c

0800afd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d108      	bne.n	800aff8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afea:	4618      	mov	r0, r3
 800afec:	f001 f888 	bl	800c100 <vPortFree>
				vPortFree( pxTCB );
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f001 f885 	bl	800c100 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aff6:	e018      	b.n	800b02a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800affe:	2b01      	cmp	r3, #1
 800b000:	d103      	bne.n	800b00a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f001 f87c 	bl	800c100 <vPortFree>
	}
 800b008:	e00f      	b.n	800b02a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b010:	2b02      	cmp	r3, #2
 800b012:	d00a      	beq.n	800b02a <prvDeleteTCB+0x56>
	__asm volatile
 800b014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b018:	f383 8811 	msr	BASEPRI, r3
 800b01c:	f3bf 8f6f 	isb	sy
 800b020:	f3bf 8f4f 	dsb	sy
 800b024:	60fb      	str	r3, [r7, #12]
}
 800b026:	bf00      	nop
 800b028:	e7fe      	b.n	800b028 <prvDeleteTCB+0x54>
	}
 800b02a:	bf00      	nop
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
	...

0800b034 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b034:	b480      	push	{r7}
 800b036:	b083      	sub	sp, #12
 800b038:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b03a:	4b0c      	ldr	r3, [pc, #48]	; (800b06c <prvResetNextTaskUnblockTime+0x38>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d104      	bne.n	800b04e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b044:	4b0a      	ldr	r3, [pc, #40]	; (800b070 <prvResetNextTaskUnblockTime+0x3c>)
 800b046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b04a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b04c:	e008      	b.n	800b060 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b04e:	4b07      	ldr	r3, [pc, #28]	; (800b06c <prvResetNextTaskUnblockTime+0x38>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	68db      	ldr	r3, [r3, #12]
 800b056:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	685b      	ldr	r3, [r3, #4]
 800b05c:	4a04      	ldr	r2, [pc, #16]	; (800b070 <prvResetNextTaskUnblockTime+0x3c>)
 800b05e:	6013      	str	r3, [r2, #0]
}
 800b060:	bf00      	nop
 800b062:	370c      	adds	r7, #12
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr
 800b06c:	20004eec 	.word	0x20004eec
 800b070:	20004f54 	.word	0x20004f54

0800b074 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b074:	b480      	push	{r7}
 800b076:	b083      	sub	sp, #12
 800b078:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b07a:	4b0b      	ldr	r3, [pc, #44]	; (800b0a8 <xTaskGetSchedulerState+0x34>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d102      	bne.n	800b088 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b082:	2301      	movs	r3, #1
 800b084:	607b      	str	r3, [r7, #4]
 800b086:	e008      	b.n	800b09a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b088:	4b08      	ldr	r3, [pc, #32]	; (800b0ac <xTaskGetSchedulerState+0x38>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d102      	bne.n	800b096 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b090:	2302      	movs	r3, #2
 800b092:	607b      	str	r3, [r7, #4]
 800b094:	e001      	b.n	800b09a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b096:	2300      	movs	r3, #0
 800b098:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b09a:	687b      	ldr	r3, [r7, #4]
	}
 800b09c:	4618      	mov	r0, r3
 800b09e:	370c      	adds	r7, #12
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a6:	4770      	bx	lr
 800b0a8:	20004f40 	.word	0x20004f40
 800b0ac:	20004f5c 	.word	0x20004f5c

0800b0b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b084      	sub	sp, #16
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d051      	beq.n	800b16a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0ca:	4b2a      	ldr	r3, [pc, #168]	; (800b174 <xTaskPriorityInherit+0xc4>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d241      	bcs.n	800b158 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	699b      	ldr	r3, [r3, #24]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	db06      	blt.n	800b0ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0dc:	4b25      	ldr	r3, [pc, #148]	; (800b174 <xTaskPriorityInherit+0xc4>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	6959      	ldr	r1, [r3, #20]
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0f2:	4613      	mov	r3, r2
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4413      	add	r3, r2
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	4a1f      	ldr	r2, [pc, #124]	; (800b178 <xTaskPriorityInherit+0xc8>)
 800b0fc:	4413      	add	r3, r2
 800b0fe:	4299      	cmp	r1, r3
 800b100:	d122      	bne.n	800b148 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	3304      	adds	r3, #4
 800b106:	4618      	mov	r0, r3
 800b108:	f7fe f94c 	bl	80093a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b10c:	4b19      	ldr	r3, [pc, #100]	; (800b174 <xTaskPriorityInherit+0xc4>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b11a:	4b18      	ldr	r3, [pc, #96]	; (800b17c <xTaskPriorityInherit+0xcc>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	429a      	cmp	r2, r3
 800b120:	d903      	bls.n	800b12a <xTaskPriorityInherit+0x7a>
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b126:	4a15      	ldr	r2, [pc, #84]	; (800b17c <xTaskPriorityInherit+0xcc>)
 800b128:	6013      	str	r3, [r2, #0]
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b12e:	4613      	mov	r3, r2
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	4a10      	ldr	r2, [pc, #64]	; (800b178 <xTaskPriorityInherit+0xc8>)
 800b138:	441a      	add	r2, r3
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	3304      	adds	r3, #4
 800b13e:	4619      	mov	r1, r3
 800b140:	4610      	mov	r0, r2
 800b142:	f7fe f8d2 	bl	80092ea <vListInsertEnd>
 800b146:	e004      	b.n	800b152 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b148:	4b0a      	ldr	r3, [pc, #40]	; (800b174 <xTaskPriorityInherit+0xc4>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b152:	2301      	movs	r3, #1
 800b154:	60fb      	str	r3, [r7, #12]
 800b156:	e008      	b.n	800b16a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b15c:	4b05      	ldr	r3, [pc, #20]	; (800b174 <xTaskPriorityInherit+0xc4>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b162:	429a      	cmp	r2, r3
 800b164:	d201      	bcs.n	800b16a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b166:	2301      	movs	r3, #1
 800b168:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b16a:	68fb      	ldr	r3, [r7, #12]
	}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3710      	adds	r7, #16
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}
 800b174:	20004a60 	.word	0x20004a60
 800b178:	20004a64 	.word	0x20004a64
 800b17c:	20004f3c 	.word	0x20004f3c

0800b180 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b180:	b580      	push	{r7, lr}
 800b182:	b086      	sub	sp, #24
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b18c:	2300      	movs	r3, #0
 800b18e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d056      	beq.n	800b244 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b196:	4b2e      	ldr	r3, [pc, #184]	; (800b250 <xTaskPriorityDisinherit+0xd0>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	693a      	ldr	r2, [r7, #16]
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d00a      	beq.n	800b1b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a4:	f383 8811 	msr	BASEPRI, r3
 800b1a8:	f3bf 8f6f 	isb	sy
 800b1ac:	f3bf 8f4f 	dsb	sy
 800b1b0:	60fb      	str	r3, [r7, #12]
}
 800b1b2:	bf00      	nop
 800b1b4:	e7fe      	b.n	800b1b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d10a      	bne.n	800b1d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c2:	f383 8811 	msr	BASEPRI, r3
 800b1c6:	f3bf 8f6f 	isb	sy
 800b1ca:	f3bf 8f4f 	dsb	sy
 800b1ce:	60bb      	str	r3, [r7, #8]
}
 800b1d0:	bf00      	nop
 800b1d2:	e7fe      	b.n	800b1d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b1d4:	693b      	ldr	r3, [r7, #16]
 800b1d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1d8:	1e5a      	subs	r2, r3, #1
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d02c      	beq.n	800b244 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d128      	bne.n	800b244 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7fe f8d4 	bl	80093a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b208:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b214:	4b0f      	ldr	r3, [pc, #60]	; (800b254 <xTaskPriorityDisinherit+0xd4>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d903      	bls.n	800b224 <xTaskPriorityDisinherit+0xa4>
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b220:	4a0c      	ldr	r2, [pc, #48]	; (800b254 <xTaskPriorityDisinherit+0xd4>)
 800b222:	6013      	str	r3, [r2, #0]
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b228:	4613      	mov	r3, r2
 800b22a:	009b      	lsls	r3, r3, #2
 800b22c:	4413      	add	r3, r2
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	4a09      	ldr	r2, [pc, #36]	; (800b258 <xTaskPriorityDisinherit+0xd8>)
 800b232:	441a      	add	r2, r3
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	3304      	adds	r3, #4
 800b238:	4619      	mov	r1, r3
 800b23a:	4610      	mov	r0, r2
 800b23c:	f7fe f855 	bl	80092ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b240:	2301      	movs	r3, #1
 800b242:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b244:	697b      	ldr	r3, [r7, #20]
	}
 800b246:	4618      	mov	r0, r3
 800b248:	3718      	adds	r7, #24
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	20004a60 	.word	0x20004a60
 800b254:	20004f3c 	.word	0x20004f3c
 800b258:	20004a64 	.word	0x20004a64

0800b25c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b088      	sub	sp, #32
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b26a:	2301      	movs	r3, #1
 800b26c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d06a      	beq.n	800b34a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b274:	69bb      	ldr	r3, [r7, #24]
 800b276:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d10a      	bne.n	800b292 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b280:	f383 8811 	msr	BASEPRI, r3
 800b284:	f3bf 8f6f 	isb	sy
 800b288:	f3bf 8f4f 	dsb	sy
 800b28c:	60fb      	str	r3, [r7, #12]
}
 800b28e:	bf00      	nop
 800b290:	e7fe      	b.n	800b290 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b296:	683a      	ldr	r2, [r7, #0]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d902      	bls.n	800b2a2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	61fb      	str	r3, [r7, #28]
 800b2a0:	e002      	b.n	800b2a8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b2a2:	69bb      	ldr	r3, [r7, #24]
 800b2a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b2a8:	69bb      	ldr	r3, [r7, #24]
 800b2aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ac:	69fa      	ldr	r2, [r7, #28]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d04b      	beq.n	800b34a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	429a      	cmp	r2, r3
 800b2ba:	d146      	bne.n	800b34a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b2bc:	4b25      	ldr	r3, [pc, #148]	; (800b354 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	69ba      	ldr	r2, [r7, #24]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d10a      	bne.n	800b2dc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	60bb      	str	r3, [r7, #8]
}
 800b2d8:	bf00      	nop
 800b2da:	e7fe      	b.n	800b2da <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b2dc:	69bb      	ldr	r3, [r7, #24]
 800b2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b2e2:	69bb      	ldr	r3, [r7, #24]
 800b2e4:	69fa      	ldr	r2, [r7, #28]
 800b2e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	699b      	ldr	r3, [r3, #24]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	db04      	blt.n	800b2fa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2f0:	69fb      	ldr	r3, [r7, #28]
 800b2f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b2f6:	69bb      	ldr	r3, [r7, #24]
 800b2f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	6959      	ldr	r1, [r3, #20]
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	4613      	mov	r3, r2
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	4413      	add	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4a13      	ldr	r2, [pc, #76]	; (800b358 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b30a:	4413      	add	r3, r2
 800b30c:	4299      	cmp	r1, r3
 800b30e:	d11c      	bne.n	800b34a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	3304      	adds	r3, #4
 800b314:	4618      	mov	r0, r3
 800b316:	f7fe f845 	bl	80093a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b31e:	4b0f      	ldr	r3, [pc, #60]	; (800b35c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	429a      	cmp	r2, r3
 800b324:	d903      	bls.n	800b32e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800b326:	69bb      	ldr	r3, [r7, #24]
 800b328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b32a:	4a0c      	ldr	r2, [pc, #48]	; (800b35c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b32c:	6013      	str	r3, [r2, #0]
 800b32e:	69bb      	ldr	r3, [r7, #24]
 800b330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b332:	4613      	mov	r3, r2
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	4413      	add	r3, r2
 800b338:	009b      	lsls	r3, r3, #2
 800b33a:	4a07      	ldr	r2, [pc, #28]	; (800b358 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b33c:	441a      	add	r2, r3
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	3304      	adds	r3, #4
 800b342:	4619      	mov	r1, r3
 800b344:	4610      	mov	r0, r2
 800b346:	f7fd ffd0 	bl	80092ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b34a:	bf00      	nop
 800b34c:	3720      	adds	r7, #32
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
 800b352:	bf00      	nop
 800b354:	20004a60 	.word	0x20004a60
 800b358:	20004a64 	.word	0x20004a64
 800b35c:	20004f3c 	.word	0x20004f3c

0800b360 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b360:	b480      	push	{r7}
 800b362:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b364:	4b07      	ldr	r3, [pc, #28]	; (800b384 <pvTaskIncrementMutexHeldCount+0x24>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d004      	beq.n	800b376 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b36c:	4b05      	ldr	r3, [pc, #20]	; (800b384 <pvTaskIncrementMutexHeldCount+0x24>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b372:	3201      	adds	r2, #1
 800b374:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b376:	4b03      	ldr	r3, [pc, #12]	; (800b384 <pvTaskIncrementMutexHeldCount+0x24>)
 800b378:	681b      	ldr	r3, [r3, #0]
	}
 800b37a:	4618      	mov	r0, r3
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr
 800b384:	20004a60 	.word	0x20004a60

0800b388 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b392:	4b21      	ldr	r3, [pc, #132]	; (800b418 <prvAddCurrentTaskToDelayedList+0x90>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b398:	4b20      	ldr	r3, [pc, #128]	; (800b41c <prvAddCurrentTaskToDelayedList+0x94>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	3304      	adds	r3, #4
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7fe f800 	bl	80093a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3aa:	d10a      	bne.n	800b3c2 <prvAddCurrentTaskToDelayedList+0x3a>
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d007      	beq.n	800b3c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3b2:	4b1a      	ldr	r3, [pc, #104]	; (800b41c <prvAddCurrentTaskToDelayedList+0x94>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	3304      	adds	r3, #4
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	4819      	ldr	r0, [pc, #100]	; (800b420 <prvAddCurrentTaskToDelayedList+0x98>)
 800b3bc:	f7fd ff95 	bl	80092ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b3c0:	e026      	b.n	800b410 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	4413      	add	r3, r2
 800b3c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b3ca:	4b14      	ldr	r3, [pc, #80]	; (800b41c <prvAddCurrentTaskToDelayedList+0x94>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	68ba      	ldr	r2, [r7, #8]
 800b3d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d209      	bcs.n	800b3ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3da:	4b12      	ldr	r3, [pc, #72]	; (800b424 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	4b0f      	ldr	r3, [pc, #60]	; (800b41c <prvAddCurrentTaskToDelayedList+0x94>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	3304      	adds	r3, #4
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	4610      	mov	r0, r2
 800b3e8:	f7fd ffa3 	bl	8009332 <vListInsert>
}
 800b3ec:	e010      	b.n	800b410 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3ee:	4b0e      	ldr	r3, [pc, #56]	; (800b428 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	4b0a      	ldr	r3, [pc, #40]	; (800b41c <prvAddCurrentTaskToDelayedList+0x94>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	3304      	adds	r3, #4
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	4610      	mov	r0, r2
 800b3fc:	f7fd ff99 	bl	8009332 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b400:	4b0a      	ldr	r3, [pc, #40]	; (800b42c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	429a      	cmp	r2, r3
 800b408:	d202      	bcs.n	800b410 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b40a:	4a08      	ldr	r2, [pc, #32]	; (800b42c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b40c:	68bb      	ldr	r3, [r7, #8]
 800b40e:	6013      	str	r3, [r2, #0]
}
 800b410:	bf00      	nop
 800b412:	3710      	adds	r7, #16
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}
 800b418:	20004f38 	.word	0x20004f38
 800b41c:	20004a60 	.word	0x20004a60
 800b420:	20004f20 	.word	0x20004f20
 800b424:	20004ef0 	.word	0x20004ef0
 800b428:	20004eec 	.word	0x20004eec
 800b42c:	20004f54 	.word	0x20004f54

0800b430 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b08a      	sub	sp, #40	; 0x28
 800b434:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b436:	2300      	movs	r3, #0
 800b438:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b43a:	f000 fb07 	bl	800ba4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b43e:	4b1c      	ldr	r3, [pc, #112]	; (800b4b0 <xTimerCreateTimerTask+0x80>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d021      	beq.n	800b48a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b446:	2300      	movs	r3, #0
 800b448:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b44a:	2300      	movs	r3, #0
 800b44c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b44e:	1d3a      	adds	r2, r7, #4
 800b450:	f107 0108 	add.w	r1, r7, #8
 800b454:	f107 030c 	add.w	r3, r7, #12
 800b458:	4618      	mov	r0, r3
 800b45a:	f7fd feff 	bl	800925c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b45e:	6879      	ldr	r1, [r7, #4]
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	9202      	str	r2, [sp, #8]
 800b466:	9301      	str	r3, [sp, #4]
 800b468:	2302      	movs	r3, #2
 800b46a:	9300      	str	r3, [sp, #0]
 800b46c:	2300      	movs	r3, #0
 800b46e:	460a      	mov	r2, r1
 800b470:	4910      	ldr	r1, [pc, #64]	; (800b4b4 <xTimerCreateTimerTask+0x84>)
 800b472:	4811      	ldr	r0, [pc, #68]	; (800b4b8 <xTimerCreateTimerTask+0x88>)
 800b474:	f7fe ffce 	bl	800a414 <xTaskCreateStatic>
 800b478:	4603      	mov	r3, r0
 800b47a:	4a10      	ldr	r2, [pc, #64]	; (800b4bc <xTimerCreateTimerTask+0x8c>)
 800b47c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b47e:	4b0f      	ldr	r3, [pc, #60]	; (800b4bc <xTimerCreateTimerTask+0x8c>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d001      	beq.n	800b48a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b486:	2301      	movs	r3, #1
 800b488:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d10a      	bne.n	800b4a6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b494:	f383 8811 	msr	BASEPRI, r3
 800b498:	f3bf 8f6f 	isb	sy
 800b49c:	f3bf 8f4f 	dsb	sy
 800b4a0:	613b      	str	r3, [r7, #16]
}
 800b4a2:	bf00      	nop
 800b4a4:	e7fe      	b.n	800b4a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b4a6:	697b      	ldr	r3, [r7, #20]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	20004f90 	.word	0x20004f90
 800b4b4:	0800cd88 	.word	0x0800cd88
 800b4b8:	0800b5f5 	.word	0x0800b5f5
 800b4bc:	20004f94 	.word	0x20004f94

0800b4c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b08a      	sub	sp, #40	; 0x28
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	60f8      	str	r0, [r7, #12]
 800b4c8:	60b9      	str	r1, [r7, #8]
 800b4ca:	607a      	str	r2, [r7, #4]
 800b4cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10a      	bne.n	800b4ee <xTimerGenericCommand+0x2e>
	__asm volatile
 800b4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	623b      	str	r3, [r7, #32]
}
 800b4ea:	bf00      	nop
 800b4ec:	e7fe      	b.n	800b4ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b4ee:	4b1a      	ldr	r3, [pc, #104]	; (800b558 <xTimerGenericCommand+0x98>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d02a      	beq.n	800b54c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	2b05      	cmp	r3, #5
 800b506:	dc18      	bgt.n	800b53a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b508:	f7ff fdb4 	bl	800b074 <xTaskGetSchedulerState>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b02      	cmp	r3, #2
 800b510:	d109      	bne.n	800b526 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b512:	4b11      	ldr	r3, [pc, #68]	; (800b558 <xTimerGenericCommand+0x98>)
 800b514:	6818      	ldr	r0, [r3, #0]
 800b516:	f107 0110 	add.w	r1, r7, #16
 800b51a:	2300      	movs	r3, #0
 800b51c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b51e:	f7fe f913 	bl	8009748 <xQueueGenericSend>
 800b522:	6278      	str	r0, [r7, #36]	; 0x24
 800b524:	e012      	b.n	800b54c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b526:	4b0c      	ldr	r3, [pc, #48]	; (800b558 <xTimerGenericCommand+0x98>)
 800b528:	6818      	ldr	r0, [r3, #0]
 800b52a:	f107 0110 	add.w	r1, r7, #16
 800b52e:	2300      	movs	r3, #0
 800b530:	2200      	movs	r2, #0
 800b532:	f7fe f909 	bl	8009748 <xQueueGenericSend>
 800b536:	6278      	str	r0, [r7, #36]	; 0x24
 800b538:	e008      	b.n	800b54c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b53a:	4b07      	ldr	r3, [pc, #28]	; (800b558 <xTimerGenericCommand+0x98>)
 800b53c:	6818      	ldr	r0, [r3, #0]
 800b53e:	f107 0110 	add.w	r1, r7, #16
 800b542:	2300      	movs	r3, #0
 800b544:	683a      	ldr	r2, [r7, #0]
 800b546:	f7fe f9fd 	bl	8009944 <xQueueGenericSendFromISR>
 800b54a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3728      	adds	r7, #40	; 0x28
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	20004f90 	.word	0x20004f90

0800b55c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b088      	sub	sp, #32
 800b560:	af02      	add	r7, sp, #8
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b566:	4b22      	ldr	r3, [pc, #136]	; (800b5f0 <prvProcessExpiredTimer+0x94>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	68db      	ldr	r3, [r3, #12]
 800b56c:	68db      	ldr	r3, [r3, #12]
 800b56e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	3304      	adds	r3, #4
 800b574:	4618      	mov	r0, r3
 800b576:	f7fd ff15 	bl	80093a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b580:	f003 0304 	and.w	r3, r3, #4
 800b584:	2b00      	cmp	r3, #0
 800b586:	d022      	beq.n	800b5ce <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	699a      	ldr	r2, [r3, #24]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	18d1      	adds	r1, r2, r3
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	683a      	ldr	r2, [r7, #0]
 800b594:	6978      	ldr	r0, [r7, #20]
 800b596:	f000 f8d1 	bl	800b73c <prvInsertTimerInActiveList>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d01f      	beq.n	800b5e0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	9300      	str	r3, [sp, #0]
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	2100      	movs	r1, #0
 800b5aa:	6978      	ldr	r0, [r7, #20]
 800b5ac:	f7ff ff88 	bl	800b4c0 <xTimerGenericCommand>
 800b5b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d113      	bne.n	800b5e0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5bc:	f383 8811 	msr	BASEPRI, r3
 800b5c0:	f3bf 8f6f 	isb	sy
 800b5c4:	f3bf 8f4f 	dsb	sy
 800b5c8:	60fb      	str	r3, [r7, #12]
}
 800b5ca:	bf00      	nop
 800b5cc:	e7fe      	b.n	800b5cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5d4:	f023 0301 	bic.w	r3, r3, #1
 800b5d8:	b2da      	uxtb	r2, r3
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	6a1b      	ldr	r3, [r3, #32]
 800b5e4:	6978      	ldr	r0, [r7, #20]
 800b5e6:	4798      	blx	r3
}
 800b5e8:	bf00      	nop
 800b5ea:	3718      	adds	r7, #24
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	20004f88 	.word	0x20004f88

0800b5f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b5fc:	f107 0308 	add.w	r3, r7, #8
 800b600:	4618      	mov	r0, r3
 800b602:	f000 f857 	bl	800b6b4 <prvGetNextExpireTime>
 800b606:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	4619      	mov	r1, r3
 800b60c:	68f8      	ldr	r0, [r7, #12]
 800b60e:	f000 f803 	bl	800b618 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b612:	f000 f8d5 	bl	800b7c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b616:	e7f1      	b.n	800b5fc <prvTimerTask+0x8>

0800b618 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
 800b620:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b622:	f7ff f933 	bl	800a88c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b626:	f107 0308 	add.w	r3, r7, #8
 800b62a:	4618      	mov	r0, r3
 800b62c:	f000 f866 	bl	800b6fc <prvSampleTimeNow>
 800b630:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d130      	bne.n	800b69a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d10a      	bne.n	800b654 <prvProcessTimerOrBlockTask+0x3c>
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	429a      	cmp	r2, r3
 800b644:	d806      	bhi.n	800b654 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b646:	f7ff f92f 	bl	800a8a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b64a:	68f9      	ldr	r1, [r7, #12]
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f7ff ff85 	bl	800b55c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b652:	e024      	b.n	800b69e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d008      	beq.n	800b66c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b65a:	4b13      	ldr	r3, [pc, #76]	; (800b6a8 <prvProcessTimerOrBlockTask+0x90>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d101      	bne.n	800b668 <prvProcessTimerOrBlockTask+0x50>
 800b664:	2301      	movs	r3, #1
 800b666:	e000      	b.n	800b66a <prvProcessTimerOrBlockTask+0x52>
 800b668:	2300      	movs	r3, #0
 800b66a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b66c:	4b0f      	ldr	r3, [pc, #60]	; (800b6ac <prvProcessTimerOrBlockTask+0x94>)
 800b66e:	6818      	ldr	r0, [r3, #0]
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	1ad3      	subs	r3, r2, r3
 800b676:	683a      	ldr	r2, [r7, #0]
 800b678:	4619      	mov	r1, r3
 800b67a:	f7fe fe97 	bl	800a3ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b67e:	f7ff f913 	bl	800a8a8 <xTaskResumeAll>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d10a      	bne.n	800b69e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b688:	4b09      	ldr	r3, [pc, #36]	; (800b6b0 <prvProcessTimerOrBlockTask+0x98>)
 800b68a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b68e:	601a      	str	r2, [r3, #0]
 800b690:	f3bf 8f4f 	dsb	sy
 800b694:	f3bf 8f6f 	isb	sy
}
 800b698:	e001      	b.n	800b69e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b69a:	f7ff f905 	bl	800a8a8 <xTaskResumeAll>
}
 800b69e:	bf00      	nop
 800b6a0:	3710      	adds	r7, #16
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	20004f8c 	.word	0x20004f8c
 800b6ac:	20004f90 	.word	0x20004f90
 800b6b0:	e000ed04 	.word	0xe000ed04

0800b6b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b6bc:	4b0e      	ldr	r3, [pc, #56]	; (800b6f8 <prvGetNextExpireTime+0x44>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d101      	bne.n	800b6ca <prvGetNextExpireTime+0x16>
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	e000      	b.n	800b6cc <prvGetNextExpireTime+0x18>
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d105      	bne.n	800b6e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6d8:	4b07      	ldr	r3, [pc, #28]	; (800b6f8 <prvGetNextExpireTime+0x44>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	68db      	ldr	r3, [r3, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	e001      	b.n	800b6e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3714      	adds	r7, #20
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
 800b6f6:	bf00      	nop
 800b6f8:	20004f88 	.word	0x20004f88

0800b6fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b704:	f7ff f96e 	bl	800a9e4 <xTaskGetTickCount>
 800b708:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b70a:	4b0b      	ldr	r3, [pc, #44]	; (800b738 <prvSampleTimeNow+0x3c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	68fa      	ldr	r2, [r7, #12]
 800b710:	429a      	cmp	r2, r3
 800b712:	d205      	bcs.n	800b720 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b714:	f000 f936 	bl	800b984 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	601a      	str	r2, [r3, #0]
 800b71e:	e002      	b.n	800b726 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b726:	4a04      	ldr	r2, [pc, #16]	; (800b738 <prvSampleTimeNow+0x3c>)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b72c:	68fb      	ldr	r3, [r7, #12]
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3710      	adds	r7, #16
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	20004f98 	.word	0x20004f98

0800b73c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b086      	sub	sp, #24
 800b740:	af00      	add	r7, sp, #0
 800b742:	60f8      	str	r0, [r7, #12]
 800b744:	60b9      	str	r1, [r7, #8]
 800b746:	607a      	str	r2, [r7, #4]
 800b748:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b74a:	2300      	movs	r3, #0
 800b74c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	68ba      	ldr	r2, [r7, #8]
 800b752:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b75a:	68ba      	ldr	r2, [r7, #8]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d812      	bhi.n	800b788 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	1ad2      	subs	r2, r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	699b      	ldr	r3, [r3, #24]
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d302      	bcc.n	800b776 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b770:	2301      	movs	r3, #1
 800b772:	617b      	str	r3, [r7, #20]
 800b774:	e01b      	b.n	800b7ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b776:	4b10      	ldr	r3, [pc, #64]	; (800b7b8 <prvInsertTimerInActiveList+0x7c>)
 800b778:	681a      	ldr	r2, [r3, #0]
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	3304      	adds	r3, #4
 800b77e:	4619      	mov	r1, r3
 800b780:	4610      	mov	r0, r2
 800b782:	f7fd fdd6 	bl	8009332 <vListInsert>
 800b786:	e012      	b.n	800b7ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	429a      	cmp	r2, r3
 800b78e:	d206      	bcs.n	800b79e <prvInsertTimerInActiveList+0x62>
 800b790:	68ba      	ldr	r2, [r7, #8]
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	429a      	cmp	r2, r3
 800b796:	d302      	bcc.n	800b79e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b798:	2301      	movs	r3, #1
 800b79a:	617b      	str	r3, [r7, #20]
 800b79c:	e007      	b.n	800b7ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b79e:	4b07      	ldr	r3, [pc, #28]	; (800b7bc <prvInsertTimerInActiveList+0x80>)
 800b7a0:	681a      	ldr	r2, [r3, #0]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	3304      	adds	r3, #4
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	4610      	mov	r0, r2
 800b7aa:	f7fd fdc2 	bl	8009332 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b7ae:	697b      	ldr	r3, [r7, #20]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3718      	adds	r7, #24
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	20004f8c 	.word	0x20004f8c
 800b7bc:	20004f88 	.word	0x20004f88

0800b7c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b08e      	sub	sp, #56	; 0x38
 800b7c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b7c6:	e0ca      	b.n	800b95e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	da18      	bge.n	800b800 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b7ce:	1d3b      	adds	r3, r7, #4
 800b7d0:	3304      	adds	r3, #4
 800b7d2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b7d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d10a      	bne.n	800b7f0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7de:	f383 8811 	msr	BASEPRI, r3
 800b7e2:	f3bf 8f6f 	isb	sy
 800b7e6:	f3bf 8f4f 	dsb	sy
 800b7ea:	61fb      	str	r3, [r7, #28]
}
 800b7ec:	bf00      	nop
 800b7ee:	e7fe      	b.n	800b7ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b7f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7f6:	6850      	ldr	r0, [r2, #4]
 800b7f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7fa:	6892      	ldr	r2, [r2, #8]
 800b7fc:	4611      	mov	r1, r2
 800b7fe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2b00      	cmp	r3, #0
 800b804:	f2c0 80aa 	blt.w	800b95c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b80e:	695b      	ldr	r3, [r3, #20]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d004      	beq.n	800b81e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b816:	3304      	adds	r3, #4
 800b818:	4618      	mov	r0, r3
 800b81a:	f7fd fdc3 	bl	80093a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b81e:	463b      	mov	r3, r7
 800b820:	4618      	mov	r0, r3
 800b822:	f7ff ff6b 	bl	800b6fc <prvSampleTimeNow>
 800b826:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b09      	cmp	r3, #9
 800b82c:	f200 8097 	bhi.w	800b95e <prvProcessReceivedCommands+0x19e>
 800b830:	a201      	add	r2, pc, #4	; (adr r2, 800b838 <prvProcessReceivedCommands+0x78>)
 800b832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b836:	bf00      	nop
 800b838:	0800b861 	.word	0x0800b861
 800b83c:	0800b861 	.word	0x0800b861
 800b840:	0800b861 	.word	0x0800b861
 800b844:	0800b8d5 	.word	0x0800b8d5
 800b848:	0800b8e9 	.word	0x0800b8e9
 800b84c:	0800b933 	.word	0x0800b933
 800b850:	0800b861 	.word	0x0800b861
 800b854:	0800b861 	.word	0x0800b861
 800b858:	0800b8d5 	.word	0x0800b8d5
 800b85c:	0800b8e9 	.word	0x0800b8e9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b866:	f043 0301 	orr.w	r3, r3, #1
 800b86a:	b2da      	uxtb	r2, r3
 800b86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b86e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b872:	68ba      	ldr	r2, [r7, #8]
 800b874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b876:	699b      	ldr	r3, [r3, #24]
 800b878:	18d1      	adds	r1, r2, r3
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b87e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b880:	f7ff ff5c 	bl	800b73c <prvInsertTimerInActiveList>
 800b884:	4603      	mov	r3, r0
 800b886:	2b00      	cmp	r3, #0
 800b888:	d069      	beq.n	800b95e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b88c:	6a1b      	ldr	r3, [r3, #32]
 800b88e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b890:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b898:	f003 0304 	and.w	r3, r3, #4
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d05e      	beq.n	800b95e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b8a0:	68ba      	ldr	r2, [r7, #8]
 800b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a4:	699b      	ldr	r3, [r3, #24]
 800b8a6:	441a      	add	r2, r3
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8b2:	f7ff fe05 	bl	800b4c0 <xTimerGenericCommand>
 800b8b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b8b8:	6a3b      	ldr	r3, [r7, #32]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d14f      	bne.n	800b95e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c2:	f383 8811 	msr	BASEPRI, r3
 800b8c6:	f3bf 8f6f 	isb	sy
 800b8ca:	f3bf 8f4f 	dsb	sy
 800b8ce:	61bb      	str	r3, [r7, #24]
}
 800b8d0:	bf00      	nop
 800b8d2:	e7fe      	b.n	800b8d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8da:	f023 0301 	bic.w	r3, r3, #1
 800b8de:	b2da      	uxtb	r2, r3
 800b8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b8e6:	e03a      	b.n	800b95e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8ee:	f043 0301 	orr.w	r3, r3, #1
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b902:	699b      	ldr	r3, [r3, #24]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d10a      	bne.n	800b91e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90c:	f383 8811 	msr	BASEPRI, r3
 800b910:	f3bf 8f6f 	isb	sy
 800b914:	f3bf 8f4f 	dsb	sy
 800b918:	617b      	str	r3, [r7, #20]
}
 800b91a:	bf00      	nop
 800b91c:	e7fe      	b.n	800b91c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b920:	699a      	ldr	r2, [r3, #24]
 800b922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b924:	18d1      	adds	r1, r2, r3
 800b926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b92a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b92c:	f7ff ff06 	bl	800b73c <prvInsertTimerInActiveList>
					break;
 800b930:	e015      	b.n	800b95e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b934:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b938:	f003 0302 	and.w	r3, r3, #2
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d103      	bne.n	800b948 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b940:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b942:	f000 fbdd 	bl	800c100 <vPortFree>
 800b946:	e00a      	b.n	800b95e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b94a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b94e:	f023 0301 	bic.w	r3, r3, #1
 800b952:	b2da      	uxtb	r2, r3
 800b954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b956:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b95a:	e000      	b.n	800b95e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b95c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b95e:	4b08      	ldr	r3, [pc, #32]	; (800b980 <prvProcessReceivedCommands+0x1c0>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	1d39      	adds	r1, r7, #4
 800b964:	2200      	movs	r2, #0
 800b966:	4618      	mov	r0, r3
 800b968:	f7fe f914 	bl	8009b94 <xQueueReceive>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f47f af2a 	bne.w	800b7c8 <prvProcessReceivedCommands+0x8>
	}
}
 800b974:	bf00      	nop
 800b976:	bf00      	nop
 800b978:	3730      	adds	r7, #48	; 0x30
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	20004f90 	.word	0x20004f90

0800b984 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b98a:	e048      	b.n	800ba1e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b98c:	4b2d      	ldr	r3, [pc, #180]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	68db      	ldr	r3, [r3, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b996:	4b2b      	ldr	r3, [pc, #172]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	68db      	ldr	r3, [r3, #12]
 800b99e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	3304      	adds	r3, #4
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7fd fcfd 	bl	80093a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	6a1b      	ldr	r3, [r3, #32]
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9b8:	f003 0304 	and.w	r3, r3, #4
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d02e      	beq.n	800ba1e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	699b      	ldr	r3, [r3, #24]
 800b9c4:	693a      	ldr	r2, [r7, #16]
 800b9c6:	4413      	add	r3, r2
 800b9c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b9ca:	68ba      	ldr	r2, [r7, #8]
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d90e      	bls.n	800b9f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	68ba      	ldr	r2, [r7, #8]
 800b9d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	68fa      	ldr	r2, [r7, #12]
 800b9dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b9de:	4b19      	ldr	r3, [pc, #100]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800b9e0:	681a      	ldr	r2, [r3, #0]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	3304      	adds	r3, #4
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	4610      	mov	r0, r2
 800b9ea:	f7fd fca2 	bl	8009332 <vListInsert>
 800b9ee:	e016      	b.n	800ba1e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	9300      	str	r3, [sp, #0]
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	693a      	ldr	r2, [r7, #16]
 800b9f8:	2100      	movs	r1, #0
 800b9fa:	68f8      	ldr	r0, [r7, #12]
 800b9fc:	f7ff fd60 	bl	800b4c0 <xTimerGenericCommand>
 800ba00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d10a      	bne.n	800ba1e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ba08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0c:	f383 8811 	msr	BASEPRI, r3
 800ba10:	f3bf 8f6f 	isb	sy
 800ba14:	f3bf 8f4f 	dsb	sy
 800ba18:	603b      	str	r3, [r7, #0]
}
 800ba1a:	bf00      	nop
 800ba1c:	e7fe      	b.n	800ba1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba1e:	4b09      	ldr	r3, [pc, #36]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d1b1      	bne.n	800b98c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ba28:	4b06      	ldr	r3, [pc, #24]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ba2e:	4b06      	ldr	r3, [pc, #24]	; (800ba48 <prvSwitchTimerLists+0xc4>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a04      	ldr	r2, [pc, #16]	; (800ba44 <prvSwitchTimerLists+0xc0>)
 800ba34:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ba36:	4a04      	ldr	r2, [pc, #16]	; (800ba48 <prvSwitchTimerLists+0xc4>)
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	6013      	str	r3, [r2, #0]
}
 800ba3c:	bf00      	nop
 800ba3e:	3718      	adds	r7, #24
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}
 800ba44:	20004f88 	.word	0x20004f88
 800ba48:	20004f8c 	.word	0x20004f8c

0800ba4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ba52:	f000 f967 	bl	800bd24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ba56:	4b15      	ldr	r3, [pc, #84]	; (800baac <prvCheckForValidListAndQueue+0x60>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d120      	bne.n	800baa0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ba5e:	4814      	ldr	r0, [pc, #80]	; (800bab0 <prvCheckForValidListAndQueue+0x64>)
 800ba60:	f7fd fc16 	bl	8009290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ba64:	4813      	ldr	r0, [pc, #76]	; (800bab4 <prvCheckForValidListAndQueue+0x68>)
 800ba66:	f7fd fc13 	bl	8009290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ba6a:	4b13      	ldr	r3, [pc, #76]	; (800bab8 <prvCheckForValidListAndQueue+0x6c>)
 800ba6c:	4a10      	ldr	r2, [pc, #64]	; (800bab0 <prvCheckForValidListAndQueue+0x64>)
 800ba6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ba70:	4b12      	ldr	r3, [pc, #72]	; (800babc <prvCheckForValidListAndQueue+0x70>)
 800ba72:	4a10      	ldr	r2, [pc, #64]	; (800bab4 <prvCheckForValidListAndQueue+0x68>)
 800ba74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ba76:	2300      	movs	r3, #0
 800ba78:	9300      	str	r3, [sp, #0]
 800ba7a:	4b11      	ldr	r3, [pc, #68]	; (800bac0 <prvCheckForValidListAndQueue+0x74>)
 800ba7c:	4a11      	ldr	r2, [pc, #68]	; (800bac4 <prvCheckForValidListAndQueue+0x78>)
 800ba7e:	2110      	movs	r1, #16
 800ba80:	200a      	movs	r0, #10
 800ba82:	f7fd fd21 	bl	80094c8 <xQueueGenericCreateStatic>
 800ba86:	4603      	mov	r3, r0
 800ba88:	4a08      	ldr	r2, [pc, #32]	; (800baac <prvCheckForValidListAndQueue+0x60>)
 800ba8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ba8c:	4b07      	ldr	r3, [pc, #28]	; (800baac <prvCheckForValidListAndQueue+0x60>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d005      	beq.n	800baa0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ba94:	4b05      	ldr	r3, [pc, #20]	; (800baac <prvCheckForValidListAndQueue+0x60>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	490b      	ldr	r1, [pc, #44]	; (800bac8 <prvCheckForValidListAndQueue+0x7c>)
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f7fe fc32 	bl	800a304 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800baa0:	f000 f970 	bl	800bd84 <vPortExitCritical>
}
 800baa4:	bf00      	nop
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	20004f90 	.word	0x20004f90
 800bab0:	20004f60 	.word	0x20004f60
 800bab4:	20004f74 	.word	0x20004f74
 800bab8:	20004f88 	.word	0x20004f88
 800babc:	20004f8c 	.word	0x20004f8c
 800bac0:	2000503c 	.word	0x2000503c
 800bac4:	20004f9c 	.word	0x20004f9c
 800bac8:	0800cd90 	.word	0x0800cd90

0800bacc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	3b04      	subs	r3, #4
 800badc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bae4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	3b04      	subs	r3, #4
 800baea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	f023 0201 	bic.w	r2, r3, #1
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	3b04      	subs	r3, #4
 800bafa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bafc:	4a0c      	ldr	r2, [pc, #48]	; (800bb30 <pxPortInitialiseStack+0x64>)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	3b14      	subs	r3, #20
 800bb06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3b04      	subs	r3, #4
 800bb12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f06f 0202 	mvn.w	r2, #2
 800bb1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	3b20      	subs	r3, #32
 800bb20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bb22:	68fb      	ldr	r3, [r7, #12]
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	3714      	adds	r7, #20
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr
 800bb30:	0800bb35 	.word	0x0800bb35

0800bb34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb34:	b480      	push	{r7}
 800bb36:	b085      	sub	sp, #20
 800bb38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb3e:	4b12      	ldr	r3, [pc, #72]	; (800bb88 <prvTaskExitError+0x54>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb46:	d00a      	beq.n	800bb5e <prvTaskExitError+0x2a>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4c:	f383 8811 	msr	BASEPRI, r3
 800bb50:	f3bf 8f6f 	isb	sy
 800bb54:	f3bf 8f4f 	dsb	sy
 800bb58:	60fb      	str	r3, [r7, #12]
}
 800bb5a:	bf00      	nop
 800bb5c:	e7fe      	b.n	800bb5c <prvTaskExitError+0x28>
	__asm volatile
 800bb5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb62:	f383 8811 	msr	BASEPRI, r3
 800bb66:	f3bf 8f6f 	isb	sy
 800bb6a:	f3bf 8f4f 	dsb	sy
 800bb6e:	60bb      	str	r3, [r7, #8]
}
 800bb70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb72:	bf00      	nop
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d0fc      	beq.n	800bb74 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb7a:	bf00      	nop
 800bb7c:	bf00      	nop
 800bb7e:	3714      	adds	r7, #20
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr
 800bb88:	20000024 	.word	0x20000024
 800bb8c:	00000000 	.word	0x00000000

0800bb90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb90:	4b07      	ldr	r3, [pc, #28]	; (800bbb0 <pxCurrentTCBConst2>)
 800bb92:	6819      	ldr	r1, [r3, #0]
 800bb94:	6808      	ldr	r0, [r1, #0]
 800bb96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9a:	f380 8809 	msr	PSP, r0
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f04f 0000 	mov.w	r0, #0
 800bba6:	f380 8811 	msr	BASEPRI, r0
 800bbaa:	4770      	bx	lr
 800bbac:	f3af 8000 	nop.w

0800bbb0 <pxCurrentTCBConst2>:
 800bbb0:	20004a60 	.word	0x20004a60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bbb4:	bf00      	nop
 800bbb6:	bf00      	nop

0800bbb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bbb8:	4808      	ldr	r0, [pc, #32]	; (800bbdc <prvPortStartFirstTask+0x24>)
 800bbba:	6800      	ldr	r0, [r0, #0]
 800bbbc:	6800      	ldr	r0, [r0, #0]
 800bbbe:	f380 8808 	msr	MSP, r0
 800bbc2:	f04f 0000 	mov.w	r0, #0
 800bbc6:	f380 8814 	msr	CONTROL, r0
 800bbca:	b662      	cpsie	i
 800bbcc:	b661      	cpsie	f
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	f3bf 8f6f 	isb	sy
 800bbd6:	df00      	svc	0
 800bbd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bbda:	bf00      	nop
 800bbdc:	e000ed08 	.word	0xe000ed08

0800bbe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b086      	sub	sp, #24
 800bbe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbe6:	4b46      	ldr	r3, [pc, #280]	; (800bd00 <xPortStartScheduler+0x120>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a46      	ldr	r2, [pc, #280]	; (800bd04 <xPortStartScheduler+0x124>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d10a      	bne.n	800bc06 <xPortStartScheduler+0x26>
	__asm volatile
 800bbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf4:	f383 8811 	msr	BASEPRI, r3
 800bbf8:	f3bf 8f6f 	isb	sy
 800bbfc:	f3bf 8f4f 	dsb	sy
 800bc00:	613b      	str	r3, [r7, #16]
}
 800bc02:	bf00      	nop
 800bc04:	e7fe      	b.n	800bc04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bc06:	4b3e      	ldr	r3, [pc, #248]	; (800bd00 <xPortStartScheduler+0x120>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a3f      	ldr	r2, [pc, #252]	; (800bd08 <xPortStartScheduler+0x128>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d10a      	bne.n	800bc26 <xPortStartScheduler+0x46>
	__asm volatile
 800bc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc14:	f383 8811 	msr	BASEPRI, r3
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	60fb      	str	r3, [r7, #12]
}
 800bc22:	bf00      	nop
 800bc24:	e7fe      	b.n	800bc24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc26:	4b39      	ldr	r3, [pc, #228]	; (800bd0c <xPortStartScheduler+0x12c>)
 800bc28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc2a:	697b      	ldr	r3, [r7, #20]
 800bc2c:	781b      	ldrb	r3, [r3, #0]
 800bc2e:	b2db      	uxtb	r3, r3
 800bc30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	22ff      	movs	r2, #255	; 0xff
 800bc36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc40:	78fb      	ldrb	r3, [r7, #3]
 800bc42:	b2db      	uxtb	r3, r3
 800bc44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bc48:	b2da      	uxtb	r2, r3
 800bc4a:	4b31      	ldr	r3, [pc, #196]	; (800bd10 <xPortStartScheduler+0x130>)
 800bc4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc4e:	4b31      	ldr	r3, [pc, #196]	; (800bd14 <xPortStartScheduler+0x134>)
 800bc50:	2207      	movs	r2, #7
 800bc52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc54:	e009      	b.n	800bc6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bc56:	4b2f      	ldr	r3, [pc, #188]	; (800bd14 <xPortStartScheduler+0x134>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	4a2d      	ldr	r2, [pc, #180]	; (800bd14 <xPortStartScheduler+0x134>)
 800bc5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc60:	78fb      	ldrb	r3, [r7, #3]
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	005b      	lsls	r3, r3, #1
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc6a:	78fb      	ldrb	r3, [r7, #3]
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc72:	2b80      	cmp	r3, #128	; 0x80
 800bc74:	d0ef      	beq.n	800bc56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc76:	4b27      	ldr	r3, [pc, #156]	; (800bd14 <xPortStartScheduler+0x134>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f1c3 0307 	rsb	r3, r3, #7
 800bc7e:	2b04      	cmp	r3, #4
 800bc80:	d00a      	beq.n	800bc98 <xPortStartScheduler+0xb8>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	60bb      	str	r3, [r7, #8]
}
 800bc94:	bf00      	nop
 800bc96:	e7fe      	b.n	800bc96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc98:	4b1e      	ldr	r3, [pc, #120]	; (800bd14 <xPortStartScheduler+0x134>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	021b      	lsls	r3, r3, #8
 800bc9e:	4a1d      	ldr	r2, [pc, #116]	; (800bd14 <xPortStartScheduler+0x134>)
 800bca0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bca2:	4b1c      	ldr	r3, [pc, #112]	; (800bd14 <xPortStartScheduler+0x134>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bcaa:	4a1a      	ldr	r2, [pc, #104]	; (800bd14 <xPortStartScheduler+0x134>)
 800bcac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	b2da      	uxtb	r2, r3
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bcb6:	4b18      	ldr	r3, [pc, #96]	; (800bd18 <xPortStartScheduler+0x138>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4a17      	ldr	r2, [pc, #92]	; (800bd18 <xPortStartScheduler+0x138>)
 800bcbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bcc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bcc2:	4b15      	ldr	r3, [pc, #84]	; (800bd18 <xPortStartScheduler+0x138>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a14      	ldr	r2, [pc, #80]	; (800bd18 <xPortStartScheduler+0x138>)
 800bcc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bccc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bcce:	f000 f8dd 	bl	800be8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bcd2:	4b12      	ldr	r3, [pc, #72]	; (800bd1c <xPortStartScheduler+0x13c>)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bcd8:	f000 f8fc 	bl	800bed4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcdc:	4b10      	ldr	r3, [pc, #64]	; (800bd20 <xPortStartScheduler+0x140>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a0f      	ldr	r2, [pc, #60]	; (800bd20 <xPortStartScheduler+0x140>)
 800bce2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bce6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bce8:	f7ff ff66 	bl	800bbb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bcec:	f7fe ff56 	bl	800ab9c <vTaskSwitchContext>
	prvTaskExitError();
 800bcf0:	f7ff ff20 	bl	800bb34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bcf4:	2300      	movs	r3, #0
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3718      	adds	r7, #24
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	e000ed00 	.word	0xe000ed00
 800bd04:	410fc271 	.word	0x410fc271
 800bd08:	410fc270 	.word	0x410fc270
 800bd0c:	e000e400 	.word	0xe000e400
 800bd10:	2000508c 	.word	0x2000508c
 800bd14:	20005090 	.word	0x20005090
 800bd18:	e000ed20 	.word	0xe000ed20
 800bd1c:	20000024 	.word	0x20000024
 800bd20:	e000ef34 	.word	0xe000ef34

0800bd24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bd24:	b480      	push	{r7}
 800bd26:	b083      	sub	sp, #12
 800bd28:	af00      	add	r7, sp, #0
	__asm volatile
 800bd2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2e:	f383 8811 	msr	BASEPRI, r3
 800bd32:	f3bf 8f6f 	isb	sy
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	607b      	str	r3, [r7, #4]
}
 800bd3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd3e:	4b0f      	ldr	r3, [pc, #60]	; (800bd7c <vPortEnterCritical+0x58>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	3301      	adds	r3, #1
 800bd44:	4a0d      	ldr	r2, [pc, #52]	; (800bd7c <vPortEnterCritical+0x58>)
 800bd46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd48:	4b0c      	ldr	r3, [pc, #48]	; (800bd7c <vPortEnterCritical+0x58>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	2b01      	cmp	r3, #1
 800bd4e:	d10f      	bne.n	800bd70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd50:	4b0b      	ldr	r3, [pc, #44]	; (800bd80 <vPortEnterCritical+0x5c>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d00a      	beq.n	800bd70 <vPortEnterCritical+0x4c>
	__asm volatile
 800bd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd5e:	f383 8811 	msr	BASEPRI, r3
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	f3bf 8f4f 	dsb	sy
 800bd6a:	603b      	str	r3, [r7, #0]
}
 800bd6c:	bf00      	nop
 800bd6e:	e7fe      	b.n	800bd6e <vPortEnterCritical+0x4a>
	}
}
 800bd70:	bf00      	nop
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr
 800bd7c:	20000024 	.word	0x20000024
 800bd80:	e000ed04 	.word	0xe000ed04

0800bd84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b083      	sub	sp, #12
 800bd88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd8a:	4b12      	ldr	r3, [pc, #72]	; (800bdd4 <vPortExitCritical+0x50>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d10a      	bne.n	800bda8 <vPortExitCritical+0x24>
	__asm volatile
 800bd92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd96:	f383 8811 	msr	BASEPRI, r3
 800bd9a:	f3bf 8f6f 	isb	sy
 800bd9e:	f3bf 8f4f 	dsb	sy
 800bda2:	607b      	str	r3, [r7, #4]
}
 800bda4:	bf00      	nop
 800bda6:	e7fe      	b.n	800bda6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bda8:	4b0a      	ldr	r3, [pc, #40]	; (800bdd4 <vPortExitCritical+0x50>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	3b01      	subs	r3, #1
 800bdae:	4a09      	ldr	r2, [pc, #36]	; (800bdd4 <vPortExitCritical+0x50>)
 800bdb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bdb2:	4b08      	ldr	r3, [pc, #32]	; (800bdd4 <vPortExitCritical+0x50>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d105      	bne.n	800bdc6 <vPortExitCritical+0x42>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	f383 8811 	msr	BASEPRI, r3
}
 800bdc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bdc6:	bf00      	nop
 800bdc8:	370c      	adds	r7, #12
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
 800bdd2:	bf00      	nop
 800bdd4:	20000024 	.word	0x20000024
	...

0800bde0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bde0:	f3ef 8009 	mrs	r0, PSP
 800bde4:	f3bf 8f6f 	isb	sy
 800bde8:	4b15      	ldr	r3, [pc, #84]	; (800be40 <pxCurrentTCBConst>)
 800bdea:	681a      	ldr	r2, [r3, #0]
 800bdec:	f01e 0f10 	tst.w	lr, #16
 800bdf0:	bf08      	it	eq
 800bdf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bdf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdfa:	6010      	str	r0, [r2, #0]
 800bdfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800be00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800be04:	f380 8811 	msr	BASEPRI, r0
 800be08:	f3bf 8f4f 	dsb	sy
 800be0c:	f3bf 8f6f 	isb	sy
 800be10:	f7fe fec4 	bl	800ab9c <vTaskSwitchContext>
 800be14:	f04f 0000 	mov.w	r0, #0
 800be18:	f380 8811 	msr	BASEPRI, r0
 800be1c:	bc09      	pop	{r0, r3}
 800be1e:	6819      	ldr	r1, [r3, #0]
 800be20:	6808      	ldr	r0, [r1, #0]
 800be22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be26:	f01e 0f10 	tst.w	lr, #16
 800be2a:	bf08      	it	eq
 800be2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be30:	f380 8809 	msr	PSP, r0
 800be34:	f3bf 8f6f 	isb	sy
 800be38:	4770      	bx	lr
 800be3a:	bf00      	nop
 800be3c:	f3af 8000 	nop.w

0800be40 <pxCurrentTCBConst>:
 800be40:	20004a60 	.word	0x20004a60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be44:	bf00      	nop
 800be46:	bf00      	nop

0800be48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
	__asm volatile
 800be4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be52:	f383 8811 	msr	BASEPRI, r3
 800be56:	f3bf 8f6f 	isb	sy
 800be5a:	f3bf 8f4f 	dsb	sy
 800be5e:	607b      	str	r3, [r7, #4]
}
 800be60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be62:	f7fe fde1 	bl	800aa28 <xTaskIncrementTick>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d003      	beq.n	800be74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be6c:	4b06      	ldr	r3, [pc, #24]	; (800be88 <xPortSysTickHandler+0x40>)
 800be6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be72:	601a      	str	r2, [r3, #0]
 800be74:	2300      	movs	r3, #0
 800be76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	f383 8811 	msr	BASEPRI, r3
}
 800be7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be80:	bf00      	nop
 800be82:	3708      	adds	r7, #8
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	e000ed04 	.word	0xe000ed04

0800be8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be8c:	b480      	push	{r7}
 800be8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be90:	4b0b      	ldr	r3, [pc, #44]	; (800bec0 <vPortSetupTimerInterrupt+0x34>)
 800be92:	2200      	movs	r2, #0
 800be94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be96:	4b0b      	ldr	r3, [pc, #44]	; (800bec4 <vPortSetupTimerInterrupt+0x38>)
 800be98:	2200      	movs	r2, #0
 800be9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be9c:	4b0a      	ldr	r3, [pc, #40]	; (800bec8 <vPortSetupTimerInterrupt+0x3c>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4a0a      	ldr	r2, [pc, #40]	; (800becc <vPortSetupTimerInterrupt+0x40>)
 800bea2:	fba2 2303 	umull	r2, r3, r2, r3
 800bea6:	099b      	lsrs	r3, r3, #6
 800bea8:	4a09      	ldr	r2, [pc, #36]	; (800bed0 <vPortSetupTimerInterrupt+0x44>)
 800beaa:	3b01      	subs	r3, #1
 800beac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800beae:	4b04      	ldr	r3, [pc, #16]	; (800bec0 <vPortSetupTimerInterrupt+0x34>)
 800beb0:	2207      	movs	r2, #7
 800beb2:	601a      	str	r2, [r3, #0]
}
 800beb4:	bf00      	nop
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr
 800bebe:	bf00      	nop
 800bec0:	e000e010 	.word	0xe000e010
 800bec4:	e000e018 	.word	0xe000e018
 800bec8:	20000000 	.word	0x20000000
 800becc:	10624dd3 	.word	0x10624dd3
 800bed0:	e000e014 	.word	0xe000e014

0800bed4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bed4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bee4 <vPortEnableVFP+0x10>
 800bed8:	6801      	ldr	r1, [r0, #0]
 800beda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bede:	6001      	str	r1, [r0, #0]
 800bee0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bee2:	bf00      	nop
 800bee4:	e000ed88 	.word	0xe000ed88

0800bee8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bee8:	b480      	push	{r7}
 800beea:	b085      	sub	sp, #20
 800beec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800beee:	f3ef 8305 	mrs	r3, IPSR
 800bef2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2b0f      	cmp	r3, #15
 800bef8:	d914      	bls.n	800bf24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800befa:	4a17      	ldr	r2, [pc, #92]	; (800bf58 <vPortValidateInterruptPriority+0x70>)
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	4413      	add	r3, r2
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bf04:	4b15      	ldr	r3, [pc, #84]	; (800bf5c <vPortValidateInterruptPriority+0x74>)
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	7afa      	ldrb	r2, [r7, #11]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d20a      	bcs.n	800bf24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bf0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf12:	f383 8811 	msr	BASEPRI, r3
 800bf16:	f3bf 8f6f 	isb	sy
 800bf1a:	f3bf 8f4f 	dsb	sy
 800bf1e:	607b      	str	r3, [r7, #4]
}
 800bf20:	bf00      	nop
 800bf22:	e7fe      	b.n	800bf22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bf24:	4b0e      	ldr	r3, [pc, #56]	; (800bf60 <vPortValidateInterruptPriority+0x78>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bf2c:	4b0d      	ldr	r3, [pc, #52]	; (800bf64 <vPortValidateInterruptPriority+0x7c>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d90a      	bls.n	800bf4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	603b      	str	r3, [r7, #0]
}
 800bf46:	bf00      	nop
 800bf48:	e7fe      	b.n	800bf48 <vPortValidateInterruptPriority+0x60>
	}
 800bf4a:	bf00      	nop
 800bf4c:	3714      	adds	r7, #20
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr
 800bf56:	bf00      	nop
 800bf58:	e000e3f0 	.word	0xe000e3f0
 800bf5c:	2000508c 	.word	0x2000508c
 800bf60:	e000ed0c 	.word	0xe000ed0c
 800bf64:	20005090 	.word	0x20005090

0800bf68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b08a      	sub	sp, #40	; 0x28
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bf70:	2300      	movs	r3, #0
 800bf72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bf74:	f7fe fc8a 	bl	800a88c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bf78:	4b5b      	ldr	r3, [pc, #364]	; (800c0e8 <pvPortMalloc+0x180>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d101      	bne.n	800bf84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf80:	f000 f920 	bl	800c1c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf84:	4b59      	ldr	r3, [pc, #356]	; (800c0ec <pvPortMalloc+0x184>)
 800bf86:	681a      	ldr	r2, [r3, #0]
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	4013      	ands	r3, r2
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	f040 8093 	bne.w	800c0b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d01d      	beq.n	800bfd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bf98:	2208      	movs	r2, #8
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f003 0307 	and.w	r3, r3, #7
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d014      	beq.n	800bfd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f023 0307 	bic.w	r3, r3, #7
 800bfb0:	3308      	adds	r3, #8
 800bfb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f003 0307 	and.w	r3, r3, #7
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d00a      	beq.n	800bfd4 <pvPortMalloc+0x6c>
	__asm volatile
 800bfbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfc2:	f383 8811 	msr	BASEPRI, r3
 800bfc6:	f3bf 8f6f 	isb	sy
 800bfca:	f3bf 8f4f 	dsb	sy
 800bfce:	617b      	str	r3, [r7, #20]
}
 800bfd0:	bf00      	nop
 800bfd2:	e7fe      	b.n	800bfd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d06e      	beq.n	800c0b8 <pvPortMalloc+0x150>
 800bfda:	4b45      	ldr	r3, [pc, #276]	; (800c0f0 <pvPortMalloc+0x188>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	687a      	ldr	r2, [r7, #4]
 800bfe0:	429a      	cmp	r2, r3
 800bfe2:	d869      	bhi.n	800c0b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bfe4:	4b43      	ldr	r3, [pc, #268]	; (800c0f4 <pvPortMalloc+0x18c>)
 800bfe6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bfe8:	4b42      	ldr	r3, [pc, #264]	; (800c0f4 <pvPortMalloc+0x18c>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfee:	e004      	b.n	800bffa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bff2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bffc:	685b      	ldr	r3, [r3, #4]
 800bffe:	687a      	ldr	r2, [r7, #4]
 800c000:	429a      	cmp	r2, r3
 800c002:	d903      	bls.n	800c00c <pvPortMalloc+0xa4>
 800c004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d1f1      	bne.n	800bff0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c00c:	4b36      	ldr	r3, [pc, #216]	; (800c0e8 <pvPortMalloc+0x180>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c012:	429a      	cmp	r2, r3
 800c014:	d050      	beq.n	800c0b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c016:	6a3b      	ldr	r3, [r7, #32]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	2208      	movs	r2, #8
 800c01c:	4413      	add	r3, r2
 800c01e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	6a3b      	ldr	r3, [r7, #32]
 800c026:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c02a:	685a      	ldr	r2, [r3, #4]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	1ad2      	subs	r2, r2, r3
 800c030:	2308      	movs	r3, #8
 800c032:	005b      	lsls	r3, r3, #1
 800c034:	429a      	cmp	r2, r3
 800c036:	d91f      	bls.n	800c078 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	4413      	add	r3, r2
 800c03e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c040:	69bb      	ldr	r3, [r7, #24]
 800c042:	f003 0307 	and.w	r3, r3, #7
 800c046:	2b00      	cmp	r3, #0
 800c048:	d00a      	beq.n	800c060 <pvPortMalloc+0xf8>
	__asm volatile
 800c04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c04e:	f383 8811 	msr	BASEPRI, r3
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	613b      	str	r3, [r7, #16]
}
 800c05c:	bf00      	nop
 800c05e:	e7fe      	b.n	800c05e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c062:	685a      	ldr	r2, [r3, #4]
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	1ad2      	subs	r2, r2, r3
 800c068:	69bb      	ldr	r3, [r7, #24]
 800c06a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c06e:	687a      	ldr	r2, [r7, #4]
 800c070:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c072:	69b8      	ldr	r0, [r7, #24]
 800c074:	f000 f908 	bl	800c288 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c078:	4b1d      	ldr	r3, [pc, #116]	; (800c0f0 <pvPortMalloc+0x188>)
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	1ad3      	subs	r3, r2, r3
 800c082:	4a1b      	ldr	r2, [pc, #108]	; (800c0f0 <pvPortMalloc+0x188>)
 800c084:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c086:	4b1a      	ldr	r3, [pc, #104]	; (800c0f0 <pvPortMalloc+0x188>)
 800c088:	681a      	ldr	r2, [r3, #0]
 800c08a:	4b1b      	ldr	r3, [pc, #108]	; (800c0f8 <pvPortMalloc+0x190>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	429a      	cmp	r2, r3
 800c090:	d203      	bcs.n	800c09a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c092:	4b17      	ldr	r3, [pc, #92]	; (800c0f0 <pvPortMalloc+0x188>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a18      	ldr	r2, [pc, #96]	; (800c0f8 <pvPortMalloc+0x190>)
 800c098:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c09c:	685a      	ldr	r2, [r3, #4]
 800c09e:	4b13      	ldr	r3, [pc, #76]	; (800c0ec <pvPortMalloc+0x184>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	431a      	orrs	r2, r3
 800c0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c0ae:	4b13      	ldr	r3, [pc, #76]	; (800c0fc <pvPortMalloc+0x194>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	4a11      	ldr	r2, [pc, #68]	; (800c0fc <pvPortMalloc+0x194>)
 800c0b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c0b8:	f7fe fbf6 	bl	800a8a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	f003 0307 	and.w	r3, r3, #7
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d00a      	beq.n	800c0dc <pvPortMalloc+0x174>
	__asm volatile
 800c0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ca:	f383 8811 	msr	BASEPRI, r3
 800c0ce:	f3bf 8f6f 	isb	sy
 800c0d2:	f3bf 8f4f 	dsb	sy
 800c0d6:	60fb      	str	r3, [r7, #12]
}
 800c0d8:	bf00      	nop
 800c0da:	e7fe      	b.n	800c0da <pvPortMalloc+0x172>
	return pvReturn;
 800c0dc:	69fb      	ldr	r3, [r7, #28]
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3728      	adds	r7, #40	; 0x28
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop
 800c0e8:	2000549c 	.word	0x2000549c
 800c0ec:	200054b0 	.word	0x200054b0
 800c0f0:	200054a0 	.word	0x200054a0
 800c0f4:	20005494 	.word	0x20005494
 800c0f8:	200054a4 	.word	0x200054a4
 800c0fc:	200054a8 	.word	0x200054a8

0800c100 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b086      	sub	sp, #24
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d04d      	beq.n	800c1ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c112:	2308      	movs	r3, #8
 800c114:	425b      	negs	r3, r3
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	4413      	add	r3, r2
 800c11a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	685a      	ldr	r2, [r3, #4]
 800c124:	4b24      	ldr	r3, [pc, #144]	; (800c1b8 <vPortFree+0xb8>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	4013      	ands	r3, r2
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d10a      	bne.n	800c144 <vPortFree+0x44>
	__asm volatile
 800c12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c132:	f383 8811 	msr	BASEPRI, r3
 800c136:	f3bf 8f6f 	isb	sy
 800c13a:	f3bf 8f4f 	dsb	sy
 800c13e:	60fb      	str	r3, [r7, #12]
}
 800c140:	bf00      	nop
 800c142:	e7fe      	b.n	800c142 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d00a      	beq.n	800c162 <vPortFree+0x62>
	__asm volatile
 800c14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c150:	f383 8811 	msr	BASEPRI, r3
 800c154:	f3bf 8f6f 	isb	sy
 800c158:	f3bf 8f4f 	dsb	sy
 800c15c:	60bb      	str	r3, [r7, #8]
}
 800c15e:	bf00      	nop
 800c160:	e7fe      	b.n	800c160 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	685a      	ldr	r2, [r3, #4]
 800c166:	4b14      	ldr	r3, [pc, #80]	; (800c1b8 <vPortFree+0xb8>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4013      	ands	r3, r2
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d01e      	beq.n	800c1ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d11a      	bne.n	800c1ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	685a      	ldr	r2, [r3, #4]
 800c17c:	4b0e      	ldr	r3, [pc, #56]	; (800c1b8 <vPortFree+0xb8>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	43db      	mvns	r3, r3
 800c182:	401a      	ands	r2, r3
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c188:	f7fe fb80 	bl	800a88c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	685a      	ldr	r2, [r3, #4]
 800c190:	4b0a      	ldr	r3, [pc, #40]	; (800c1bc <vPortFree+0xbc>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	4413      	add	r3, r2
 800c196:	4a09      	ldr	r2, [pc, #36]	; (800c1bc <vPortFree+0xbc>)
 800c198:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c19a:	6938      	ldr	r0, [r7, #16]
 800c19c:	f000 f874 	bl	800c288 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c1a0:	4b07      	ldr	r3, [pc, #28]	; (800c1c0 <vPortFree+0xc0>)
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	4a06      	ldr	r2, [pc, #24]	; (800c1c0 <vPortFree+0xc0>)
 800c1a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c1aa:	f7fe fb7d 	bl	800a8a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c1ae:	bf00      	nop
 800c1b0:	3718      	adds	r7, #24
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	200054b0 	.word	0x200054b0
 800c1bc:	200054a0 	.word	0x200054a0
 800c1c0:	200054ac 	.word	0x200054ac

0800c1c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c1ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c1d0:	4b27      	ldr	r3, [pc, #156]	; (800c270 <prvHeapInit+0xac>)
 800c1d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	f003 0307 	and.w	r3, r3, #7
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d00c      	beq.n	800c1f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	3307      	adds	r3, #7
 800c1e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f023 0307 	bic.w	r3, r3, #7
 800c1ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c1ec:	68ba      	ldr	r2, [r7, #8]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	1ad3      	subs	r3, r2, r3
 800c1f2:	4a1f      	ldr	r2, [pc, #124]	; (800c270 <prvHeapInit+0xac>)
 800c1f4:	4413      	add	r3, r2
 800c1f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c1fc:	4a1d      	ldr	r2, [pc, #116]	; (800c274 <prvHeapInit+0xb0>)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c202:	4b1c      	ldr	r3, [pc, #112]	; (800c274 <prvHeapInit+0xb0>)
 800c204:	2200      	movs	r2, #0
 800c206:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	68ba      	ldr	r2, [r7, #8]
 800c20c:	4413      	add	r3, r2
 800c20e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c210:	2208      	movs	r2, #8
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	1a9b      	subs	r3, r3, r2
 800c216:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f023 0307 	bic.w	r3, r3, #7
 800c21e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	4a15      	ldr	r2, [pc, #84]	; (800c278 <prvHeapInit+0xb4>)
 800c224:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c226:	4b14      	ldr	r3, [pc, #80]	; (800c278 <prvHeapInit+0xb4>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2200      	movs	r2, #0
 800c22c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c22e:	4b12      	ldr	r3, [pc, #72]	; (800c278 <prvHeapInit+0xb4>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2200      	movs	r2, #0
 800c234:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	68fa      	ldr	r2, [r7, #12]
 800c23e:	1ad2      	subs	r2, r2, r3
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c244:	4b0c      	ldr	r3, [pc, #48]	; (800c278 <prvHeapInit+0xb4>)
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	4a0a      	ldr	r2, [pc, #40]	; (800c27c <prvHeapInit+0xb8>)
 800c252:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	4a09      	ldr	r2, [pc, #36]	; (800c280 <prvHeapInit+0xbc>)
 800c25a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c25c:	4b09      	ldr	r3, [pc, #36]	; (800c284 <prvHeapInit+0xc0>)
 800c25e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c262:	601a      	str	r2, [r3, #0]
}
 800c264:	bf00      	nop
 800c266:	3714      	adds	r7, #20
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr
 800c270:	20005094 	.word	0x20005094
 800c274:	20005494 	.word	0x20005494
 800c278:	2000549c 	.word	0x2000549c
 800c27c:	200054a4 	.word	0x200054a4
 800c280:	200054a0 	.word	0x200054a0
 800c284:	200054b0 	.word	0x200054b0

0800c288 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c288:	b480      	push	{r7}
 800c28a:	b085      	sub	sp, #20
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c290:	4b28      	ldr	r3, [pc, #160]	; (800c334 <prvInsertBlockIntoFreeList+0xac>)
 800c292:	60fb      	str	r3, [r7, #12]
 800c294:	e002      	b.n	800c29c <prvInsertBlockIntoFreeList+0x14>
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	60fb      	str	r3, [r7, #12]
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	687a      	ldr	r2, [r7, #4]
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d8f7      	bhi.n	800c296 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	68ba      	ldr	r2, [r7, #8]
 800c2b0:	4413      	add	r3, r2
 800c2b2:	687a      	ldr	r2, [r7, #4]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d108      	bne.n	800c2ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	685a      	ldr	r2, [r3, #4]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	685b      	ldr	r3, [r3, #4]
 800c2c0:	441a      	add	r2, r3
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	685b      	ldr	r3, [r3, #4]
 800c2d2:	68ba      	ldr	r2, [r7, #8]
 800c2d4:	441a      	add	r2, r3
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d118      	bne.n	800c310 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	681a      	ldr	r2, [r3, #0]
 800c2e2:	4b15      	ldr	r3, [pc, #84]	; (800c338 <prvInsertBlockIntoFreeList+0xb0>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d00d      	beq.n	800c306 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	685a      	ldr	r2, [r3, #4]
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	685b      	ldr	r3, [r3, #4]
 800c2f4:	441a      	add	r2, r3
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	681a      	ldr	r2, [r3, #0]
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	601a      	str	r2, [r3, #0]
 800c304:	e008      	b.n	800c318 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c306:	4b0c      	ldr	r3, [pc, #48]	; (800c338 <prvInsertBlockIntoFreeList+0xb0>)
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	e003      	b.n	800c318 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681a      	ldr	r2, [r3, #0]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d002      	beq.n	800c326 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c326:	bf00      	nop
 800c328:	3714      	adds	r7, #20
 800c32a:	46bd      	mov	sp, r7
 800c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c330:	4770      	bx	lr
 800c332:	bf00      	nop
 800c334:	20005494 	.word	0x20005494
 800c338:	2000549c 	.word	0x2000549c

0800c33c <__errno>:
 800c33c:	4b01      	ldr	r3, [pc, #4]	; (800c344 <__errno+0x8>)
 800c33e:	6818      	ldr	r0, [r3, #0]
 800c340:	4770      	bx	lr
 800c342:	bf00      	nop
 800c344:	20000028 	.word	0x20000028

0800c348 <__libc_init_array>:
 800c348:	b570      	push	{r4, r5, r6, lr}
 800c34a:	4d0d      	ldr	r5, [pc, #52]	; (800c380 <__libc_init_array+0x38>)
 800c34c:	4c0d      	ldr	r4, [pc, #52]	; (800c384 <__libc_init_array+0x3c>)
 800c34e:	1b64      	subs	r4, r4, r5
 800c350:	10a4      	asrs	r4, r4, #2
 800c352:	2600      	movs	r6, #0
 800c354:	42a6      	cmp	r6, r4
 800c356:	d109      	bne.n	800c36c <__libc_init_array+0x24>
 800c358:	4d0b      	ldr	r5, [pc, #44]	; (800c388 <__libc_init_array+0x40>)
 800c35a:	4c0c      	ldr	r4, [pc, #48]	; (800c38c <__libc_init_array+0x44>)
 800c35c:	f000 fc62 	bl	800cc24 <_init>
 800c360:	1b64      	subs	r4, r4, r5
 800c362:	10a4      	asrs	r4, r4, #2
 800c364:	2600      	movs	r6, #0
 800c366:	42a6      	cmp	r6, r4
 800c368:	d105      	bne.n	800c376 <__libc_init_array+0x2e>
 800c36a:	bd70      	pop	{r4, r5, r6, pc}
 800c36c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c370:	4798      	blx	r3
 800c372:	3601      	adds	r6, #1
 800c374:	e7ee      	b.n	800c354 <__libc_init_array+0xc>
 800c376:	f855 3b04 	ldr.w	r3, [r5], #4
 800c37a:	4798      	blx	r3
 800c37c:	3601      	adds	r6, #1
 800c37e:	e7f2      	b.n	800c366 <__libc_init_array+0x1e>
 800c380:	0800f780 	.word	0x0800f780
 800c384:	0800f780 	.word	0x0800f780
 800c388:	0800f780 	.word	0x0800f780
 800c38c:	0800f784 	.word	0x0800f784

0800c390 <memcpy>:
 800c390:	440a      	add	r2, r1
 800c392:	4291      	cmp	r1, r2
 800c394:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c398:	d100      	bne.n	800c39c <memcpy+0xc>
 800c39a:	4770      	bx	lr
 800c39c:	b510      	push	{r4, lr}
 800c39e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3a6:	4291      	cmp	r1, r2
 800c3a8:	d1f9      	bne.n	800c39e <memcpy+0xe>
 800c3aa:	bd10      	pop	{r4, pc}

0800c3ac <memset>:
 800c3ac:	4402      	add	r2, r0
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d100      	bne.n	800c3b6 <memset+0xa>
 800c3b4:	4770      	bx	lr
 800c3b6:	f803 1b01 	strb.w	r1, [r3], #1
 800c3ba:	e7f9      	b.n	800c3b0 <memset+0x4>

0800c3bc <sniprintf>:
 800c3bc:	b40c      	push	{r2, r3}
 800c3be:	b530      	push	{r4, r5, lr}
 800c3c0:	4b17      	ldr	r3, [pc, #92]	; (800c420 <sniprintf+0x64>)
 800c3c2:	1e0c      	subs	r4, r1, #0
 800c3c4:	681d      	ldr	r5, [r3, #0]
 800c3c6:	b09d      	sub	sp, #116	; 0x74
 800c3c8:	da08      	bge.n	800c3dc <sniprintf+0x20>
 800c3ca:	238b      	movs	r3, #139	; 0x8b
 800c3cc:	602b      	str	r3, [r5, #0]
 800c3ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c3d2:	b01d      	add	sp, #116	; 0x74
 800c3d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c3d8:	b002      	add	sp, #8
 800c3da:	4770      	bx	lr
 800c3dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c3e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c3e4:	bf14      	ite	ne
 800c3e6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800c3ea:	4623      	moveq	r3, r4
 800c3ec:	9304      	str	r3, [sp, #16]
 800c3ee:	9307      	str	r3, [sp, #28]
 800c3f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c3f4:	9002      	str	r0, [sp, #8]
 800c3f6:	9006      	str	r0, [sp, #24]
 800c3f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c3fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c3fe:	ab21      	add	r3, sp, #132	; 0x84
 800c400:	a902      	add	r1, sp, #8
 800c402:	4628      	mov	r0, r5
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	f000 f869 	bl	800c4dc <_svfiprintf_r>
 800c40a:	1c43      	adds	r3, r0, #1
 800c40c:	bfbc      	itt	lt
 800c40e:	238b      	movlt	r3, #139	; 0x8b
 800c410:	602b      	strlt	r3, [r5, #0]
 800c412:	2c00      	cmp	r4, #0
 800c414:	d0dd      	beq.n	800c3d2 <sniprintf+0x16>
 800c416:	9b02      	ldr	r3, [sp, #8]
 800c418:	2200      	movs	r2, #0
 800c41a:	701a      	strb	r2, [r3, #0]
 800c41c:	e7d9      	b.n	800c3d2 <sniprintf+0x16>
 800c41e:	bf00      	nop
 800c420:	20000028 	.word	0x20000028

0800c424 <__ssputs_r>:
 800c424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c428:	688e      	ldr	r6, [r1, #8]
 800c42a:	429e      	cmp	r6, r3
 800c42c:	4682      	mov	sl, r0
 800c42e:	460c      	mov	r4, r1
 800c430:	4690      	mov	r8, r2
 800c432:	461f      	mov	r7, r3
 800c434:	d838      	bhi.n	800c4a8 <__ssputs_r+0x84>
 800c436:	898a      	ldrh	r2, [r1, #12]
 800c438:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c43c:	d032      	beq.n	800c4a4 <__ssputs_r+0x80>
 800c43e:	6825      	ldr	r5, [r4, #0]
 800c440:	6909      	ldr	r1, [r1, #16]
 800c442:	eba5 0901 	sub.w	r9, r5, r1
 800c446:	6965      	ldr	r5, [r4, #20]
 800c448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c44c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c450:	3301      	adds	r3, #1
 800c452:	444b      	add	r3, r9
 800c454:	106d      	asrs	r5, r5, #1
 800c456:	429d      	cmp	r5, r3
 800c458:	bf38      	it	cc
 800c45a:	461d      	movcc	r5, r3
 800c45c:	0553      	lsls	r3, r2, #21
 800c45e:	d531      	bpl.n	800c4c4 <__ssputs_r+0xa0>
 800c460:	4629      	mov	r1, r5
 800c462:	f000 fb39 	bl	800cad8 <_malloc_r>
 800c466:	4606      	mov	r6, r0
 800c468:	b950      	cbnz	r0, 800c480 <__ssputs_r+0x5c>
 800c46a:	230c      	movs	r3, #12
 800c46c:	f8ca 3000 	str.w	r3, [sl]
 800c470:	89a3      	ldrh	r3, [r4, #12]
 800c472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c476:	81a3      	strh	r3, [r4, #12]
 800c478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c480:	6921      	ldr	r1, [r4, #16]
 800c482:	464a      	mov	r2, r9
 800c484:	f7ff ff84 	bl	800c390 <memcpy>
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c48e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c492:	81a3      	strh	r3, [r4, #12]
 800c494:	6126      	str	r6, [r4, #16]
 800c496:	6165      	str	r5, [r4, #20]
 800c498:	444e      	add	r6, r9
 800c49a:	eba5 0509 	sub.w	r5, r5, r9
 800c49e:	6026      	str	r6, [r4, #0]
 800c4a0:	60a5      	str	r5, [r4, #8]
 800c4a2:	463e      	mov	r6, r7
 800c4a4:	42be      	cmp	r6, r7
 800c4a6:	d900      	bls.n	800c4aa <__ssputs_r+0x86>
 800c4a8:	463e      	mov	r6, r7
 800c4aa:	4632      	mov	r2, r6
 800c4ac:	6820      	ldr	r0, [r4, #0]
 800c4ae:	4641      	mov	r1, r8
 800c4b0:	f000 faa8 	bl	800ca04 <memmove>
 800c4b4:	68a3      	ldr	r3, [r4, #8]
 800c4b6:	6822      	ldr	r2, [r4, #0]
 800c4b8:	1b9b      	subs	r3, r3, r6
 800c4ba:	4432      	add	r2, r6
 800c4bc:	60a3      	str	r3, [r4, #8]
 800c4be:	6022      	str	r2, [r4, #0]
 800c4c0:	2000      	movs	r0, #0
 800c4c2:	e7db      	b.n	800c47c <__ssputs_r+0x58>
 800c4c4:	462a      	mov	r2, r5
 800c4c6:	f000 fb61 	bl	800cb8c <_realloc_r>
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	2800      	cmp	r0, #0
 800c4ce:	d1e1      	bne.n	800c494 <__ssputs_r+0x70>
 800c4d0:	6921      	ldr	r1, [r4, #16]
 800c4d2:	4650      	mov	r0, sl
 800c4d4:	f000 fab0 	bl	800ca38 <_free_r>
 800c4d8:	e7c7      	b.n	800c46a <__ssputs_r+0x46>
	...

0800c4dc <_svfiprintf_r>:
 800c4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e0:	4698      	mov	r8, r3
 800c4e2:	898b      	ldrh	r3, [r1, #12]
 800c4e4:	061b      	lsls	r3, r3, #24
 800c4e6:	b09d      	sub	sp, #116	; 0x74
 800c4e8:	4607      	mov	r7, r0
 800c4ea:	460d      	mov	r5, r1
 800c4ec:	4614      	mov	r4, r2
 800c4ee:	d50e      	bpl.n	800c50e <_svfiprintf_r+0x32>
 800c4f0:	690b      	ldr	r3, [r1, #16]
 800c4f2:	b963      	cbnz	r3, 800c50e <_svfiprintf_r+0x32>
 800c4f4:	2140      	movs	r1, #64	; 0x40
 800c4f6:	f000 faef 	bl	800cad8 <_malloc_r>
 800c4fa:	6028      	str	r0, [r5, #0]
 800c4fc:	6128      	str	r0, [r5, #16]
 800c4fe:	b920      	cbnz	r0, 800c50a <_svfiprintf_r+0x2e>
 800c500:	230c      	movs	r3, #12
 800c502:	603b      	str	r3, [r7, #0]
 800c504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c508:	e0d1      	b.n	800c6ae <_svfiprintf_r+0x1d2>
 800c50a:	2340      	movs	r3, #64	; 0x40
 800c50c:	616b      	str	r3, [r5, #20]
 800c50e:	2300      	movs	r3, #0
 800c510:	9309      	str	r3, [sp, #36]	; 0x24
 800c512:	2320      	movs	r3, #32
 800c514:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c518:	f8cd 800c 	str.w	r8, [sp, #12]
 800c51c:	2330      	movs	r3, #48	; 0x30
 800c51e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c6c8 <_svfiprintf_r+0x1ec>
 800c522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c526:	f04f 0901 	mov.w	r9, #1
 800c52a:	4623      	mov	r3, r4
 800c52c:	469a      	mov	sl, r3
 800c52e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c532:	b10a      	cbz	r2, 800c538 <_svfiprintf_r+0x5c>
 800c534:	2a25      	cmp	r2, #37	; 0x25
 800c536:	d1f9      	bne.n	800c52c <_svfiprintf_r+0x50>
 800c538:	ebba 0b04 	subs.w	fp, sl, r4
 800c53c:	d00b      	beq.n	800c556 <_svfiprintf_r+0x7a>
 800c53e:	465b      	mov	r3, fp
 800c540:	4622      	mov	r2, r4
 800c542:	4629      	mov	r1, r5
 800c544:	4638      	mov	r0, r7
 800c546:	f7ff ff6d 	bl	800c424 <__ssputs_r>
 800c54a:	3001      	adds	r0, #1
 800c54c:	f000 80aa 	beq.w	800c6a4 <_svfiprintf_r+0x1c8>
 800c550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c552:	445a      	add	r2, fp
 800c554:	9209      	str	r2, [sp, #36]	; 0x24
 800c556:	f89a 3000 	ldrb.w	r3, [sl]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	f000 80a2 	beq.w	800c6a4 <_svfiprintf_r+0x1c8>
 800c560:	2300      	movs	r3, #0
 800c562:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c56a:	f10a 0a01 	add.w	sl, sl, #1
 800c56e:	9304      	str	r3, [sp, #16]
 800c570:	9307      	str	r3, [sp, #28]
 800c572:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c576:	931a      	str	r3, [sp, #104]	; 0x68
 800c578:	4654      	mov	r4, sl
 800c57a:	2205      	movs	r2, #5
 800c57c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c580:	4851      	ldr	r0, [pc, #324]	; (800c6c8 <_svfiprintf_r+0x1ec>)
 800c582:	f7f3 fe2d 	bl	80001e0 <memchr>
 800c586:	9a04      	ldr	r2, [sp, #16]
 800c588:	b9d8      	cbnz	r0, 800c5c2 <_svfiprintf_r+0xe6>
 800c58a:	06d0      	lsls	r0, r2, #27
 800c58c:	bf44      	itt	mi
 800c58e:	2320      	movmi	r3, #32
 800c590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c594:	0711      	lsls	r1, r2, #28
 800c596:	bf44      	itt	mi
 800c598:	232b      	movmi	r3, #43	; 0x2b
 800c59a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c59e:	f89a 3000 	ldrb.w	r3, [sl]
 800c5a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c5a4:	d015      	beq.n	800c5d2 <_svfiprintf_r+0xf6>
 800c5a6:	9a07      	ldr	r2, [sp, #28]
 800c5a8:	4654      	mov	r4, sl
 800c5aa:	2000      	movs	r0, #0
 800c5ac:	f04f 0c0a 	mov.w	ip, #10
 800c5b0:	4621      	mov	r1, r4
 800c5b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5b6:	3b30      	subs	r3, #48	; 0x30
 800c5b8:	2b09      	cmp	r3, #9
 800c5ba:	d94e      	bls.n	800c65a <_svfiprintf_r+0x17e>
 800c5bc:	b1b0      	cbz	r0, 800c5ec <_svfiprintf_r+0x110>
 800c5be:	9207      	str	r2, [sp, #28]
 800c5c0:	e014      	b.n	800c5ec <_svfiprintf_r+0x110>
 800c5c2:	eba0 0308 	sub.w	r3, r0, r8
 800c5c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c5ca:	4313      	orrs	r3, r2
 800c5cc:	9304      	str	r3, [sp, #16]
 800c5ce:	46a2      	mov	sl, r4
 800c5d0:	e7d2      	b.n	800c578 <_svfiprintf_r+0x9c>
 800c5d2:	9b03      	ldr	r3, [sp, #12]
 800c5d4:	1d19      	adds	r1, r3, #4
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	9103      	str	r1, [sp, #12]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	bfbb      	ittet	lt
 800c5de:	425b      	neglt	r3, r3
 800c5e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c5e4:	9307      	strge	r3, [sp, #28]
 800c5e6:	9307      	strlt	r3, [sp, #28]
 800c5e8:	bfb8      	it	lt
 800c5ea:	9204      	strlt	r2, [sp, #16]
 800c5ec:	7823      	ldrb	r3, [r4, #0]
 800c5ee:	2b2e      	cmp	r3, #46	; 0x2e
 800c5f0:	d10c      	bne.n	800c60c <_svfiprintf_r+0x130>
 800c5f2:	7863      	ldrb	r3, [r4, #1]
 800c5f4:	2b2a      	cmp	r3, #42	; 0x2a
 800c5f6:	d135      	bne.n	800c664 <_svfiprintf_r+0x188>
 800c5f8:	9b03      	ldr	r3, [sp, #12]
 800c5fa:	1d1a      	adds	r2, r3, #4
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	9203      	str	r2, [sp, #12]
 800c600:	2b00      	cmp	r3, #0
 800c602:	bfb8      	it	lt
 800c604:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c608:	3402      	adds	r4, #2
 800c60a:	9305      	str	r3, [sp, #20]
 800c60c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c6d8 <_svfiprintf_r+0x1fc>
 800c610:	7821      	ldrb	r1, [r4, #0]
 800c612:	2203      	movs	r2, #3
 800c614:	4650      	mov	r0, sl
 800c616:	f7f3 fde3 	bl	80001e0 <memchr>
 800c61a:	b140      	cbz	r0, 800c62e <_svfiprintf_r+0x152>
 800c61c:	2340      	movs	r3, #64	; 0x40
 800c61e:	eba0 000a 	sub.w	r0, r0, sl
 800c622:	fa03 f000 	lsl.w	r0, r3, r0
 800c626:	9b04      	ldr	r3, [sp, #16]
 800c628:	4303      	orrs	r3, r0
 800c62a:	3401      	adds	r4, #1
 800c62c:	9304      	str	r3, [sp, #16]
 800c62e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c632:	4826      	ldr	r0, [pc, #152]	; (800c6cc <_svfiprintf_r+0x1f0>)
 800c634:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c638:	2206      	movs	r2, #6
 800c63a:	f7f3 fdd1 	bl	80001e0 <memchr>
 800c63e:	2800      	cmp	r0, #0
 800c640:	d038      	beq.n	800c6b4 <_svfiprintf_r+0x1d8>
 800c642:	4b23      	ldr	r3, [pc, #140]	; (800c6d0 <_svfiprintf_r+0x1f4>)
 800c644:	bb1b      	cbnz	r3, 800c68e <_svfiprintf_r+0x1b2>
 800c646:	9b03      	ldr	r3, [sp, #12]
 800c648:	3307      	adds	r3, #7
 800c64a:	f023 0307 	bic.w	r3, r3, #7
 800c64e:	3308      	adds	r3, #8
 800c650:	9303      	str	r3, [sp, #12]
 800c652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c654:	4433      	add	r3, r6
 800c656:	9309      	str	r3, [sp, #36]	; 0x24
 800c658:	e767      	b.n	800c52a <_svfiprintf_r+0x4e>
 800c65a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c65e:	460c      	mov	r4, r1
 800c660:	2001      	movs	r0, #1
 800c662:	e7a5      	b.n	800c5b0 <_svfiprintf_r+0xd4>
 800c664:	2300      	movs	r3, #0
 800c666:	3401      	adds	r4, #1
 800c668:	9305      	str	r3, [sp, #20]
 800c66a:	4619      	mov	r1, r3
 800c66c:	f04f 0c0a 	mov.w	ip, #10
 800c670:	4620      	mov	r0, r4
 800c672:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c676:	3a30      	subs	r2, #48	; 0x30
 800c678:	2a09      	cmp	r2, #9
 800c67a:	d903      	bls.n	800c684 <_svfiprintf_r+0x1a8>
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d0c5      	beq.n	800c60c <_svfiprintf_r+0x130>
 800c680:	9105      	str	r1, [sp, #20]
 800c682:	e7c3      	b.n	800c60c <_svfiprintf_r+0x130>
 800c684:	fb0c 2101 	mla	r1, ip, r1, r2
 800c688:	4604      	mov	r4, r0
 800c68a:	2301      	movs	r3, #1
 800c68c:	e7f0      	b.n	800c670 <_svfiprintf_r+0x194>
 800c68e:	ab03      	add	r3, sp, #12
 800c690:	9300      	str	r3, [sp, #0]
 800c692:	462a      	mov	r2, r5
 800c694:	4b0f      	ldr	r3, [pc, #60]	; (800c6d4 <_svfiprintf_r+0x1f8>)
 800c696:	a904      	add	r1, sp, #16
 800c698:	4638      	mov	r0, r7
 800c69a:	f3af 8000 	nop.w
 800c69e:	1c42      	adds	r2, r0, #1
 800c6a0:	4606      	mov	r6, r0
 800c6a2:	d1d6      	bne.n	800c652 <_svfiprintf_r+0x176>
 800c6a4:	89ab      	ldrh	r3, [r5, #12]
 800c6a6:	065b      	lsls	r3, r3, #25
 800c6a8:	f53f af2c 	bmi.w	800c504 <_svfiprintf_r+0x28>
 800c6ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6ae:	b01d      	add	sp, #116	; 0x74
 800c6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6b4:	ab03      	add	r3, sp, #12
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	462a      	mov	r2, r5
 800c6ba:	4b06      	ldr	r3, [pc, #24]	; (800c6d4 <_svfiprintf_r+0x1f8>)
 800c6bc:	a904      	add	r1, sp, #16
 800c6be:	4638      	mov	r0, r7
 800c6c0:	f000 f87a 	bl	800c7b8 <_printf_i>
 800c6c4:	e7eb      	b.n	800c69e <_svfiprintf_r+0x1c2>
 800c6c6:	bf00      	nop
 800c6c8:	0800f744 	.word	0x0800f744
 800c6cc:	0800f74e 	.word	0x0800f74e
 800c6d0:	00000000 	.word	0x00000000
 800c6d4:	0800c425 	.word	0x0800c425
 800c6d8:	0800f74a 	.word	0x0800f74a

0800c6dc <_printf_common>:
 800c6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6e0:	4616      	mov	r6, r2
 800c6e2:	4699      	mov	r9, r3
 800c6e4:	688a      	ldr	r2, [r1, #8]
 800c6e6:	690b      	ldr	r3, [r1, #16]
 800c6e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	bfb8      	it	lt
 800c6f0:	4613      	movlt	r3, r2
 800c6f2:	6033      	str	r3, [r6, #0]
 800c6f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c6f8:	4607      	mov	r7, r0
 800c6fa:	460c      	mov	r4, r1
 800c6fc:	b10a      	cbz	r2, 800c702 <_printf_common+0x26>
 800c6fe:	3301      	adds	r3, #1
 800c700:	6033      	str	r3, [r6, #0]
 800c702:	6823      	ldr	r3, [r4, #0]
 800c704:	0699      	lsls	r1, r3, #26
 800c706:	bf42      	ittt	mi
 800c708:	6833      	ldrmi	r3, [r6, #0]
 800c70a:	3302      	addmi	r3, #2
 800c70c:	6033      	strmi	r3, [r6, #0]
 800c70e:	6825      	ldr	r5, [r4, #0]
 800c710:	f015 0506 	ands.w	r5, r5, #6
 800c714:	d106      	bne.n	800c724 <_printf_common+0x48>
 800c716:	f104 0a19 	add.w	sl, r4, #25
 800c71a:	68e3      	ldr	r3, [r4, #12]
 800c71c:	6832      	ldr	r2, [r6, #0]
 800c71e:	1a9b      	subs	r3, r3, r2
 800c720:	42ab      	cmp	r3, r5
 800c722:	dc26      	bgt.n	800c772 <_printf_common+0x96>
 800c724:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c728:	1e13      	subs	r3, r2, #0
 800c72a:	6822      	ldr	r2, [r4, #0]
 800c72c:	bf18      	it	ne
 800c72e:	2301      	movne	r3, #1
 800c730:	0692      	lsls	r2, r2, #26
 800c732:	d42b      	bmi.n	800c78c <_printf_common+0xb0>
 800c734:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c738:	4649      	mov	r1, r9
 800c73a:	4638      	mov	r0, r7
 800c73c:	47c0      	blx	r8
 800c73e:	3001      	adds	r0, #1
 800c740:	d01e      	beq.n	800c780 <_printf_common+0xa4>
 800c742:	6823      	ldr	r3, [r4, #0]
 800c744:	68e5      	ldr	r5, [r4, #12]
 800c746:	6832      	ldr	r2, [r6, #0]
 800c748:	f003 0306 	and.w	r3, r3, #6
 800c74c:	2b04      	cmp	r3, #4
 800c74e:	bf08      	it	eq
 800c750:	1aad      	subeq	r5, r5, r2
 800c752:	68a3      	ldr	r3, [r4, #8]
 800c754:	6922      	ldr	r2, [r4, #16]
 800c756:	bf0c      	ite	eq
 800c758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c75c:	2500      	movne	r5, #0
 800c75e:	4293      	cmp	r3, r2
 800c760:	bfc4      	itt	gt
 800c762:	1a9b      	subgt	r3, r3, r2
 800c764:	18ed      	addgt	r5, r5, r3
 800c766:	2600      	movs	r6, #0
 800c768:	341a      	adds	r4, #26
 800c76a:	42b5      	cmp	r5, r6
 800c76c:	d11a      	bne.n	800c7a4 <_printf_common+0xc8>
 800c76e:	2000      	movs	r0, #0
 800c770:	e008      	b.n	800c784 <_printf_common+0xa8>
 800c772:	2301      	movs	r3, #1
 800c774:	4652      	mov	r2, sl
 800c776:	4649      	mov	r1, r9
 800c778:	4638      	mov	r0, r7
 800c77a:	47c0      	blx	r8
 800c77c:	3001      	adds	r0, #1
 800c77e:	d103      	bne.n	800c788 <_printf_common+0xac>
 800c780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c788:	3501      	adds	r5, #1
 800c78a:	e7c6      	b.n	800c71a <_printf_common+0x3e>
 800c78c:	18e1      	adds	r1, r4, r3
 800c78e:	1c5a      	adds	r2, r3, #1
 800c790:	2030      	movs	r0, #48	; 0x30
 800c792:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c796:	4422      	add	r2, r4
 800c798:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c79c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c7a0:	3302      	adds	r3, #2
 800c7a2:	e7c7      	b.n	800c734 <_printf_common+0x58>
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	4622      	mov	r2, r4
 800c7a8:	4649      	mov	r1, r9
 800c7aa:	4638      	mov	r0, r7
 800c7ac:	47c0      	blx	r8
 800c7ae:	3001      	adds	r0, #1
 800c7b0:	d0e6      	beq.n	800c780 <_printf_common+0xa4>
 800c7b2:	3601      	adds	r6, #1
 800c7b4:	e7d9      	b.n	800c76a <_printf_common+0x8e>
	...

0800c7b8 <_printf_i>:
 800c7b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c7bc:	460c      	mov	r4, r1
 800c7be:	4691      	mov	r9, r2
 800c7c0:	7e27      	ldrb	r7, [r4, #24]
 800c7c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c7c4:	2f78      	cmp	r7, #120	; 0x78
 800c7c6:	4680      	mov	r8, r0
 800c7c8:	469a      	mov	sl, r3
 800c7ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c7ce:	d807      	bhi.n	800c7e0 <_printf_i+0x28>
 800c7d0:	2f62      	cmp	r7, #98	; 0x62
 800c7d2:	d80a      	bhi.n	800c7ea <_printf_i+0x32>
 800c7d4:	2f00      	cmp	r7, #0
 800c7d6:	f000 80d8 	beq.w	800c98a <_printf_i+0x1d2>
 800c7da:	2f58      	cmp	r7, #88	; 0x58
 800c7dc:	f000 80a3 	beq.w	800c926 <_printf_i+0x16e>
 800c7e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c7e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c7e8:	e03a      	b.n	800c860 <_printf_i+0xa8>
 800c7ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c7ee:	2b15      	cmp	r3, #21
 800c7f0:	d8f6      	bhi.n	800c7e0 <_printf_i+0x28>
 800c7f2:	a001      	add	r0, pc, #4	; (adr r0, 800c7f8 <_printf_i+0x40>)
 800c7f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c7f8:	0800c851 	.word	0x0800c851
 800c7fc:	0800c865 	.word	0x0800c865
 800c800:	0800c7e1 	.word	0x0800c7e1
 800c804:	0800c7e1 	.word	0x0800c7e1
 800c808:	0800c7e1 	.word	0x0800c7e1
 800c80c:	0800c7e1 	.word	0x0800c7e1
 800c810:	0800c865 	.word	0x0800c865
 800c814:	0800c7e1 	.word	0x0800c7e1
 800c818:	0800c7e1 	.word	0x0800c7e1
 800c81c:	0800c7e1 	.word	0x0800c7e1
 800c820:	0800c7e1 	.word	0x0800c7e1
 800c824:	0800c971 	.word	0x0800c971
 800c828:	0800c895 	.word	0x0800c895
 800c82c:	0800c953 	.word	0x0800c953
 800c830:	0800c7e1 	.word	0x0800c7e1
 800c834:	0800c7e1 	.word	0x0800c7e1
 800c838:	0800c993 	.word	0x0800c993
 800c83c:	0800c7e1 	.word	0x0800c7e1
 800c840:	0800c895 	.word	0x0800c895
 800c844:	0800c7e1 	.word	0x0800c7e1
 800c848:	0800c7e1 	.word	0x0800c7e1
 800c84c:	0800c95b 	.word	0x0800c95b
 800c850:	680b      	ldr	r3, [r1, #0]
 800c852:	1d1a      	adds	r2, r3, #4
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	600a      	str	r2, [r1, #0]
 800c858:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c85c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c860:	2301      	movs	r3, #1
 800c862:	e0a3      	b.n	800c9ac <_printf_i+0x1f4>
 800c864:	6825      	ldr	r5, [r4, #0]
 800c866:	6808      	ldr	r0, [r1, #0]
 800c868:	062e      	lsls	r6, r5, #24
 800c86a:	f100 0304 	add.w	r3, r0, #4
 800c86e:	d50a      	bpl.n	800c886 <_printf_i+0xce>
 800c870:	6805      	ldr	r5, [r0, #0]
 800c872:	600b      	str	r3, [r1, #0]
 800c874:	2d00      	cmp	r5, #0
 800c876:	da03      	bge.n	800c880 <_printf_i+0xc8>
 800c878:	232d      	movs	r3, #45	; 0x2d
 800c87a:	426d      	negs	r5, r5
 800c87c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c880:	485e      	ldr	r0, [pc, #376]	; (800c9fc <_printf_i+0x244>)
 800c882:	230a      	movs	r3, #10
 800c884:	e019      	b.n	800c8ba <_printf_i+0x102>
 800c886:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c88a:	6805      	ldr	r5, [r0, #0]
 800c88c:	600b      	str	r3, [r1, #0]
 800c88e:	bf18      	it	ne
 800c890:	b22d      	sxthne	r5, r5
 800c892:	e7ef      	b.n	800c874 <_printf_i+0xbc>
 800c894:	680b      	ldr	r3, [r1, #0]
 800c896:	6825      	ldr	r5, [r4, #0]
 800c898:	1d18      	adds	r0, r3, #4
 800c89a:	6008      	str	r0, [r1, #0]
 800c89c:	0628      	lsls	r0, r5, #24
 800c89e:	d501      	bpl.n	800c8a4 <_printf_i+0xec>
 800c8a0:	681d      	ldr	r5, [r3, #0]
 800c8a2:	e002      	b.n	800c8aa <_printf_i+0xf2>
 800c8a4:	0669      	lsls	r1, r5, #25
 800c8a6:	d5fb      	bpl.n	800c8a0 <_printf_i+0xe8>
 800c8a8:	881d      	ldrh	r5, [r3, #0]
 800c8aa:	4854      	ldr	r0, [pc, #336]	; (800c9fc <_printf_i+0x244>)
 800c8ac:	2f6f      	cmp	r7, #111	; 0x6f
 800c8ae:	bf0c      	ite	eq
 800c8b0:	2308      	moveq	r3, #8
 800c8b2:	230a      	movne	r3, #10
 800c8b4:	2100      	movs	r1, #0
 800c8b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c8ba:	6866      	ldr	r6, [r4, #4]
 800c8bc:	60a6      	str	r6, [r4, #8]
 800c8be:	2e00      	cmp	r6, #0
 800c8c0:	bfa2      	ittt	ge
 800c8c2:	6821      	ldrge	r1, [r4, #0]
 800c8c4:	f021 0104 	bicge.w	r1, r1, #4
 800c8c8:	6021      	strge	r1, [r4, #0]
 800c8ca:	b90d      	cbnz	r5, 800c8d0 <_printf_i+0x118>
 800c8cc:	2e00      	cmp	r6, #0
 800c8ce:	d04d      	beq.n	800c96c <_printf_i+0x1b4>
 800c8d0:	4616      	mov	r6, r2
 800c8d2:	fbb5 f1f3 	udiv	r1, r5, r3
 800c8d6:	fb03 5711 	mls	r7, r3, r1, r5
 800c8da:	5dc7      	ldrb	r7, [r0, r7]
 800c8dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c8e0:	462f      	mov	r7, r5
 800c8e2:	42bb      	cmp	r3, r7
 800c8e4:	460d      	mov	r5, r1
 800c8e6:	d9f4      	bls.n	800c8d2 <_printf_i+0x11a>
 800c8e8:	2b08      	cmp	r3, #8
 800c8ea:	d10b      	bne.n	800c904 <_printf_i+0x14c>
 800c8ec:	6823      	ldr	r3, [r4, #0]
 800c8ee:	07df      	lsls	r7, r3, #31
 800c8f0:	d508      	bpl.n	800c904 <_printf_i+0x14c>
 800c8f2:	6923      	ldr	r3, [r4, #16]
 800c8f4:	6861      	ldr	r1, [r4, #4]
 800c8f6:	4299      	cmp	r1, r3
 800c8f8:	bfde      	ittt	le
 800c8fa:	2330      	movle	r3, #48	; 0x30
 800c8fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c900:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800c904:	1b92      	subs	r2, r2, r6
 800c906:	6122      	str	r2, [r4, #16]
 800c908:	f8cd a000 	str.w	sl, [sp]
 800c90c:	464b      	mov	r3, r9
 800c90e:	aa03      	add	r2, sp, #12
 800c910:	4621      	mov	r1, r4
 800c912:	4640      	mov	r0, r8
 800c914:	f7ff fee2 	bl	800c6dc <_printf_common>
 800c918:	3001      	adds	r0, #1
 800c91a:	d14c      	bne.n	800c9b6 <_printf_i+0x1fe>
 800c91c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c920:	b004      	add	sp, #16
 800c922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c926:	4835      	ldr	r0, [pc, #212]	; (800c9fc <_printf_i+0x244>)
 800c928:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c92c:	6823      	ldr	r3, [r4, #0]
 800c92e:	680e      	ldr	r6, [r1, #0]
 800c930:	061f      	lsls	r7, r3, #24
 800c932:	f856 5b04 	ldr.w	r5, [r6], #4
 800c936:	600e      	str	r6, [r1, #0]
 800c938:	d514      	bpl.n	800c964 <_printf_i+0x1ac>
 800c93a:	07d9      	lsls	r1, r3, #31
 800c93c:	bf44      	itt	mi
 800c93e:	f043 0320 	orrmi.w	r3, r3, #32
 800c942:	6023      	strmi	r3, [r4, #0]
 800c944:	b91d      	cbnz	r5, 800c94e <_printf_i+0x196>
 800c946:	6823      	ldr	r3, [r4, #0]
 800c948:	f023 0320 	bic.w	r3, r3, #32
 800c94c:	6023      	str	r3, [r4, #0]
 800c94e:	2310      	movs	r3, #16
 800c950:	e7b0      	b.n	800c8b4 <_printf_i+0xfc>
 800c952:	6823      	ldr	r3, [r4, #0]
 800c954:	f043 0320 	orr.w	r3, r3, #32
 800c958:	6023      	str	r3, [r4, #0]
 800c95a:	2378      	movs	r3, #120	; 0x78
 800c95c:	4828      	ldr	r0, [pc, #160]	; (800ca00 <_printf_i+0x248>)
 800c95e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c962:	e7e3      	b.n	800c92c <_printf_i+0x174>
 800c964:	065e      	lsls	r6, r3, #25
 800c966:	bf48      	it	mi
 800c968:	b2ad      	uxthmi	r5, r5
 800c96a:	e7e6      	b.n	800c93a <_printf_i+0x182>
 800c96c:	4616      	mov	r6, r2
 800c96e:	e7bb      	b.n	800c8e8 <_printf_i+0x130>
 800c970:	680b      	ldr	r3, [r1, #0]
 800c972:	6826      	ldr	r6, [r4, #0]
 800c974:	6960      	ldr	r0, [r4, #20]
 800c976:	1d1d      	adds	r5, r3, #4
 800c978:	600d      	str	r5, [r1, #0]
 800c97a:	0635      	lsls	r5, r6, #24
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	d501      	bpl.n	800c984 <_printf_i+0x1cc>
 800c980:	6018      	str	r0, [r3, #0]
 800c982:	e002      	b.n	800c98a <_printf_i+0x1d2>
 800c984:	0671      	lsls	r1, r6, #25
 800c986:	d5fb      	bpl.n	800c980 <_printf_i+0x1c8>
 800c988:	8018      	strh	r0, [r3, #0]
 800c98a:	2300      	movs	r3, #0
 800c98c:	6123      	str	r3, [r4, #16]
 800c98e:	4616      	mov	r6, r2
 800c990:	e7ba      	b.n	800c908 <_printf_i+0x150>
 800c992:	680b      	ldr	r3, [r1, #0]
 800c994:	1d1a      	adds	r2, r3, #4
 800c996:	600a      	str	r2, [r1, #0]
 800c998:	681e      	ldr	r6, [r3, #0]
 800c99a:	6862      	ldr	r2, [r4, #4]
 800c99c:	2100      	movs	r1, #0
 800c99e:	4630      	mov	r0, r6
 800c9a0:	f7f3 fc1e 	bl	80001e0 <memchr>
 800c9a4:	b108      	cbz	r0, 800c9aa <_printf_i+0x1f2>
 800c9a6:	1b80      	subs	r0, r0, r6
 800c9a8:	6060      	str	r0, [r4, #4]
 800c9aa:	6863      	ldr	r3, [r4, #4]
 800c9ac:	6123      	str	r3, [r4, #16]
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c9b4:	e7a8      	b.n	800c908 <_printf_i+0x150>
 800c9b6:	6923      	ldr	r3, [r4, #16]
 800c9b8:	4632      	mov	r2, r6
 800c9ba:	4649      	mov	r1, r9
 800c9bc:	4640      	mov	r0, r8
 800c9be:	47d0      	blx	sl
 800c9c0:	3001      	adds	r0, #1
 800c9c2:	d0ab      	beq.n	800c91c <_printf_i+0x164>
 800c9c4:	6823      	ldr	r3, [r4, #0]
 800c9c6:	079b      	lsls	r3, r3, #30
 800c9c8:	d413      	bmi.n	800c9f2 <_printf_i+0x23a>
 800c9ca:	68e0      	ldr	r0, [r4, #12]
 800c9cc:	9b03      	ldr	r3, [sp, #12]
 800c9ce:	4298      	cmp	r0, r3
 800c9d0:	bfb8      	it	lt
 800c9d2:	4618      	movlt	r0, r3
 800c9d4:	e7a4      	b.n	800c920 <_printf_i+0x168>
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	4632      	mov	r2, r6
 800c9da:	4649      	mov	r1, r9
 800c9dc:	4640      	mov	r0, r8
 800c9de:	47d0      	blx	sl
 800c9e0:	3001      	adds	r0, #1
 800c9e2:	d09b      	beq.n	800c91c <_printf_i+0x164>
 800c9e4:	3501      	adds	r5, #1
 800c9e6:	68e3      	ldr	r3, [r4, #12]
 800c9e8:	9903      	ldr	r1, [sp, #12]
 800c9ea:	1a5b      	subs	r3, r3, r1
 800c9ec:	42ab      	cmp	r3, r5
 800c9ee:	dcf2      	bgt.n	800c9d6 <_printf_i+0x21e>
 800c9f0:	e7eb      	b.n	800c9ca <_printf_i+0x212>
 800c9f2:	2500      	movs	r5, #0
 800c9f4:	f104 0619 	add.w	r6, r4, #25
 800c9f8:	e7f5      	b.n	800c9e6 <_printf_i+0x22e>
 800c9fa:	bf00      	nop
 800c9fc:	0800f755 	.word	0x0800f755
 800ca00:	0800f766 	.word	0x0800f766

0800ca04 <memmove>:
 800ca04:	4288      	cmp	r0, r1
 800ca06:	b510      	push	{r4, lr}
 800ca08:	eb01 0402 	add.w	r4, r1, r2
 800ca0c:	d902      	bls.n	800ca14 <memmove+0x10>
 800ca0e:	4284      	cmp	r4, r0
 800ca10:	4623      	mov	r3, r4
 800ca12:	d807      	bhi.n	800ca24 <memmove+0x20>
 800ca14:	1e43      	subs	r3, r0, #1
 800ca16:	42a1      	cmp	r1, r4
 800ca18:	d008      	beq.n	800ca2c <memmove+0x28>
 800ca1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca22:	e7f8      	b.n	800ca16 <memmove+0x12>
 800ca24:	4402      	add	r2, r0
 800ca26:	4601      	mov	r1, r0
 800ca28:	428a      	cmp	r2, r1
 800ca2a:	d100      	bne.n	800ca2e <memmove+0x2a>
 800ca2c:	bd10      	pop	{r4, pc}
 800ca2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca36:	e7f7      	b.n	800ca28 <memmove+0x24>

0800ca38 <_free_r>:
 800ca38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca3a:	2900      	cmp	r1, #0
 800ca3c:	d048      	beq.n	800cad0 <_free_r+0x98>
 800ca3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca42:	9001      	str	r0, [sp, #4]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f1a1 0404 	sub.w	r4, r1, #4
 800ca4a:	bfb8      	it	lt
 800ca4c:	18e4      	addlt	r4, r4, r3
 800ca4e:	f000 f8d3 	bl	800cbf8 <__malloc_lock>
 800ca52:	4a20      	ldr	r2, [pc, #128]	; (800cad4 <_free_r+0x9c>)
 800ca54:	9801      	ldr	r0, [sp, #4]
 800ca56:	6813      	ldr	r3, [r2, #0]
 800ca58:	4615      	mov	r5, r2
 800ca5a:	b933      	cbnz	r3, 800ca6a <_free_r+0x32>
 800ca5c:	6063      	str	r3, [r4, #4]
 800ca5e:	6014      	str	r4, [r2, #0]
 800ca60:	b003      	add	sp, #12
 800ca62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca66:	f000 b8cd 	b.w	800cc04 <__malloc_unlock>
 800ca6a:	42a3      	cmp	r3, r4
 800ca6c:	d90b      	bls.n	800ca86 <_free_r+0x4e>
 800ca6e:	6821      	ldr	r1, [r4, #0]
 800ca70:	1862      	adds	r2, r4, r1
 800ca72:	4293      	cmp	r3, r2
 800ca74:	bf04      	itt	eq
 800ca76:	681a      	ldreq	r2, [r3, #0]
 800ca78:	685b      	ldreq	r3, [r3, #4]
 800ca7a:	6063      	str	r3, [r4, #4]
 800ca7c:	bf04      	itt	eq
 800ca7e:	1852      	addeq	r2, r2, r1
 800ca80:	6022      	streq	r2, [r4, #0]
 800ca82:	602c      	str	r4, [r5, #0]
 800ca84:	e7ec      	b.n	800ca60 <_free_r+0x28>
 800ca86:	461a      	mov	r2, r3
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	b10b      	cbz	r3, 800ca90 <_free_r+0x58>
 800ca8c:	42a3      	cmp	r3, r4
 800ca8e:	d9fa      	bls.n	800ca86 <_free_r+0x4e>
 800ca90:	6811      	ldr	r1, [r2, #0]
 800ca92:	1855      	adds	r5, r2, r1
 800ca94:	42a5      	cmp	r5, r4
 800ca96:	d10b      	bne.n	800cab0 <_free_r+0x78>
 800ca98:	6824      	ldr	r4, [r4, #0]
 800ca9a:	4421      	add	r1, r4
 800ca9c:	1854      	adds	r4, r2, r1
 800ca9e:	42a3      	cmp	r3, r4
 800caa0:	6011      	str	r1, [r2, #0]
 800caa2:	d1dd      	bne.n	800ca60 <_free_r+0x28>
 800caa4:	681c      	ldr	r4, [r3, #0]
 800caa6:	685b      	ldr	r3, [r3, #4]
 800caa8:	6053      	str	r3, [r2, #4]
 800caaa:	4421      	add	r1, r4
 800caac:	6011      	str	r1, [r2, #0]
 800caae:	e7d7      	b.n	800ca60 <_free_r+0x28>
 800cab0:	d902      	bls.n	800cab8 <_free_r+0x80>
 800cab2:	230c      	movs	r3, #12
 800cab4:	6003      	str	r3, [r0, #0]
 800cab6:	e7d3      	b.n	800ca60 <_free_r+0x28>
 800cab8:	6825      	ldr	r5, [r4, #0]
 800caba:	1961      	adds	r1, r4, r5
 800cabc:	428b      	cmp	r3, r1
 800cabe:	bf04      	itt	eq
 800cac0:	6819      	ldreq	r1, [r3, #0]
 800cac2:	685b      	ldreq	r3, [r3, #4]
 800cac4:	6063      	str	r3, [r4, #4]
 800cac6:	bf04      	itt	eq
 800cac8:	1949      	addeq	r1, r1, r5
 800caca:	6021      	streq	r1, [r4, #0]
 800cacc:	6054      	str	r4, [r2, #4]
 800cace:	e7c7      	b.n	800ca60 <_free_r+0x28>
 800cad0:	b003      	add	sp, #12
 800cad2:	bd30      	pop	{r4, r5, pc}
 800cad4:	200054b4 	.word	0x200054b4

0800cad8 <_malloc_r>:
 800cad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cada:	1ccd      	adds	r5, r1, #3
 800cadc:	f025 0503 	bic.w	r5, r5, #3
 800cae0:	3508      	adds	r5, #8
 800cae2:	2d0c      	cmp	r5, #12
 800cae4:	bf38      	it	cc
 800cae6:	250c      	movcc	r5, #12
 800cae8:	2d00      	cmp	r5, #0
 800caea:	4606      	mov	r6, r0
 800caec:	db01      	blt.n	800caf2 <_malloc_r+0x1a>
 800caee:	42a9      	cmp	r1, r5
 800caf0:	d903      	bls.n	800cafa <_malloc_r+0x22>
 800caf2:	230c      	movs	r3, #12
 800caf4:	6033      	str	r3, [r6, #0]
 800caf6:	2000      	movs	r0, #0
 800caf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cafa:	f000 f87d 	bl	800cbf8 <__malloc_lock>
 800cafe:	4921      	ldr	r1, [pc, #132]	; (800cb84 <_malloc_r+0xac>)
 800cb00:	680a      	ldr	r2, [r1, #0]
 800cb02:	4614      	mov	r4, r2
 800cb04:	b99c      	cbnz	r4, 800cb2e <_malloc_r+0x56>
 800cb06:	4f20      	ldr	r7, [pc, #128]	; (800cb88 <_malloc_r+0xb0>)
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	b923      	cbnz	r3, 800cb16 <_malloc_r+0x3e>
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	4630      	mov	r0, r6
 800cb10:	f000 f862 	bl	800cbd8 <_sbrk_r>
 800cb14:	6038      	str	r0, [r7, #0]
 800cb16:	4629      	mov	r1, r5
 800cb18:	4630      	mov	r0, r6
 800cb1a:	f000 f85d 	bl	800cbd8 <_sbrk_r>
 800cb1e:	1c43      	adds	r3, r0, #1
 800cb20:	d123      	bne.n	800cb6a <_malloc_r+0x92>
 800cb22:	230c      	movs	r3, #12
 800cb24:	6033      	str	r3, [r6, #0]
 800cb26:	4630      	mov	r0, r6
 800cb28:	f000 f86c 	bl	800cc04 <__malloc_unlock>
 800cb2c:	e7e3      	b.n	800caf6 <_malloc_r+0x1e>
 800cb2e:	6823      	ldr	r3, [r4, #0]
 800cb30:	1b5b      	subs	r3, r3, r5
 800cb32:	d417      	bmi.n	800cb64 <_malloc_r+0x8c>
 800cb34:	2b0b      	cmp	r3, #11
 800cb36:	d903      	bls.n	800cb40 <_malloc_r+0x68>
 800cb38:	6023      	str	r3, [r4, #0]
 800cb3a:	441c      	add	r4, r3
 800cb3c:	6025      	str	r5, [r4, #0]
 800cb3e:	e004      	b.n	800cb4a <_malloc_r+0x72>
 800cb40:	6863      	ldr	r3, [r4, #4]
 800cb42:	42a2      	cmp	r2, r4
 800cb44:	bf0c      	ite	eq
 800cb46:	600b      	streq	r3, [r1, #0]
 800cb48:	6053      	strne	r3, [r2, #4]
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	f000 f85a 	bl	800cc04 <__malloc_unlock>
 800cb50:	f104 000b 	add.w	r0, r4, #11
 800cb54:	1d23      	adds	r3, r4, #4
 800cb56:	f020 0007 	bic.w	r0, r0, #7
 800cb5a:	1ac2      	subs	r2, r0, r3
 800cb5c:	d0cc      	beq.n	800caf8 <_malloc_r+0x20>
 800cb5e:	1a1b      	subs	r3, r3, r0
 800cb60:	50a3      	str	r3, [r4, r2]
 800cb62:	e7c9      	b.n	800caf8 <_malloc_r+0x20>
 800cb64:	4622      	mov	r2, r4
 800cb66:	6864      	ldr	r4, [r4, #4]
 800cb68:	e7cc      	b.n	800cb04 <_malloc_r+0x2c>
 800cb6a:	1cc4      	adds	r4, r0, #3
 800cb6c:	f024 0403 	bic.w	r4, r4, #3
 800cb70:	42a0      	cmp	r0, r4
 800cb72:	d0e3      	beq.n	800cb3c <_malloc_r+0x64>
 800cb74:	1a21      	subs	r1, r4, r0
 800cb76:	4630      	mov	r0, r6
 800cb78:	f000 f82e 	bl	800cbd8 <_sbrk_r>
 800cb7c:	3001      	adds	r0, #1
 800cb7e:	d1dd      	bne.n	800cb3c <_malloc_r+0x64>
 800cb80:	e7cf      	b.n	800cb22 <_malloc_r+0x4a>
 800cb82:	bf00      	nop
 800cb84:	200054b4 	.word	0x200054b4
 800cb88:	200054b8 	.word	0x200054b8

0800cb8c <_realloc_r>:
 800cb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8e:	4607      	mov	r7, r0
 800cb90:	4614      	mov	r4, r2
 800cb92:	460e      	mov	r6, r1
 800cb94:	b921      	cbnz	r1, 800cba0 <_realloc_r+0x14>
 800cb96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cb9a:	4611      	mov	r1, r2
 800cb9c:	f7ff bf9c 	b.w	800cad8 <_malloc_r>
 800cba0:	b922      	cbnz	r2, 800cbac <_realloc_r+0x20>
 800cba2:	f7ff ff49 	bl	800ca38 <_free_r>
 800cba6:	4625      	mov	r5, r4
 800cba8:	4628      	mov	r0, r5
 800cbaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbac:	f000 f830 	bl	800cc10 <_malloc_usable_size_r>
 800cbb0:	42a0      	cmp	r0, r4
 800cbb2:	d20f      	bcs.n	800cbd4 <_realloc_r+0x48>
 800cbb4:	4621      	mov	r1, r4
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	f7ff ff8e 	bl	800cad8 <_malloc_r>
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d0f2      	beq.n	800cba8 <_realloc_r+0x1c>
 800cbc2:	4631      	mov	r1, r6
 800cbc4:	4622      	mov	r2, r4
 800cbc6:	f7ff fbe3 	bl	800c390 <memcpy>
 800cbca:	4631      	mov	r1, r6
 800cbcc:	4638      	mov	r0, r7
 800cbce:	f7ff ff33 	bl	800ca38 <_free_r>
 800cbd2:	e7e9      	b.n	800cba8 <_realloc_r+0x1c>
 800cbd4:	4635      	mov	r5, r6
 800cbd6:	e7e7      	b.n	800cba8 <_realloc_r+0x1c>

0800cbd8 <_sbrk_r>:
 800cbd8:	b538      	push	{r3, r4, r5, lr}
 800cbda:	4d06      	ldr	r5, [pc, #24]	; (800cbf4 <_sbrk_r+0x1c>)
 800cbdc:	2300      	movs	r3, #0
 800cbde:	4604      	mov	r4, r0
 800cbe0:	4608      	mov	r0, r1
 800cbe2:	602b      	str	r3, [r5, #0]
 800cbe4:	f7f4 fa7e 	bl	80010e4 <_sbrk>
 800cbe8:	1c43      	adds	r3, r0, #1
 800cbea:	d102      	bne.n	800cbf2 <_sbrk_r+0x1a>
 800cbec:	682b      	ldr	r3, [r5, #0]
 800cbee:	b103      	cbz	r3, 800cbf2 <_sbrk_r+0x1a>
 800cbf0:	6023      	str	r3, [r4, #0]
 800cbf2:	bd38      	pop	{r3, r4, r5, pc}
 800cbf4:	200075b8 	.word	0x200075b8

0800cbf8 <__malloc_lock>:
 800cbf8:	4801      	ldr	r0, [pc, #4]	; (800cc00 <__malloc_lock+0x8>)
 800cbfa:	f000 b811 	b.w	800cc20 <__retarget_lock_acquire_recursive>
 800cbfe:	bf00      	nop
 800cc00:	200075c0 	.word	0x200075c0

0800cc04 <__malloc_unlock>:
 800cc04:	4801      	ldr	r0, [pc, #4]	; (800cc0c <__malloc_unlock+0x8>)
 800cc06:	f000 b80c 	b.w	800cc22 <__retarget_lock_release_recursive>
 800cc0a:	bf00      	nop
 800cc0c:	200075c0 	.word	0x200075c0

0800cc10 <_malloc_usable_size_r>:
 800cc10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc14:	1f18      	subs	r0, r3, #4
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	bfbc      	itt	lt
 800cc1a:	580b      	ldrlt	r3, [r1, r0]
 800cc1c:	18c0      	addlt	r0, r0, r3
 800cc1e:	4770      	bx	lr

0800cc20 <__retarget_lock_acquire_recursive>:
 800cc20:	4770      	bx	lr

0800cc22 <__retarget_lock_release_recursive>:
 800cc22:	4770      	bx	lr

0800cc24 <_init>:
 800cc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc26:	bf00      	nop
 800cc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2a:	bc08      	pop	{r3}
 800cc2c:	469e      	mov	lr, r3
 800cc2e:	4770      	bx	lr

0800cc30 <_fini>:
 800cc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc32:	bf00      	nop
 800cc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc36:	bc08      	pop	{r3}
 800cc38:	469e      	mov	lr, r3
 800cc3a:	4770      	bx	lr
