<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › asm › clkgen_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>clkgen_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __clkgen_defs_asm_h</span>
<span class="cp">#define __clkgen_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           clkgen.r</span>
<span class="cm"> *</span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -outfile clkgen_defs_asm.h clkgen.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">	REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">	REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">	REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">	REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">	((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register r_bootsel, scope clkgen, type r */</span>
<span class="cp">#define reg_clkgen_r_bootsel___boot_mode___lsb 0</span>
<span class="cp">#define reg_clkgen_r_bootsel___boot_mode___width 5</span>
<span class="cp">#define reg_clkgen_r_bootsel___intern_main_clk___lsb 5</span>
<span class="cp">#define reg_clkgen_r_bootsel___intern_main_clk___width 1</span>
<span class="cp">#define reg_clkgen_r_bootsel___intern_main_clk___bit 5</span>
<span class="cp">#define reg_clkgen_r_bootsel___extern_usb2_clk___lsb 6</span>
<span class="cp">#define reg_clkgen_r_bootsel___extern_usb2_clk___width 1</span>
<span class="cp">#define reg_clkgen_r_bootsel___extern_usb2_clk___bit 6</span>
<span class="cp">#define reg_clkgen_r_bootsel_offset 0</span>

<span class="cm">/* Register rw_clk_ctrl, scope clkgen, type rw */</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___pll___lsb 0</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___pll___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___pll___bit 0</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___cpu___lsb 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___cpu___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___cpu___bit 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___iop_usb___lsb 2</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___iop_usb___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___iop_usb___bit 2</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vin___lsb 3</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vin___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vin___bit 3</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr___lsb 4</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr___bit 4</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___h264___lsb 5</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___h264___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___h264___bit 5</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ddr2___lsb 6</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ddr2___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ddr2___bit 6</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vout_hist___lsb 7</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vout_hist___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___vout_hist___bit 7</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___eth___lsb 8</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___eth___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___eth___bit 8</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_200___lsb 9</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_200___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_200___bit 9</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma0_1_eth___lsb 10</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma0_1_eth___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma0_1_eth___bit 10</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_100___lsb 11</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_100___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___ccd_tg_100___bit 11</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___jpeg___lsb 12</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___jpeg___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___jpeg___bit 12</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sser_ser_dma6_7___lsb 13</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sser_ser_dma6_7___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sser_ser_dma6_7___bit 13</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___strdma0_2_video___lsb 14</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___strdma0_2_video___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___strdma0_2_video___bit 14</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma2_3_strcop___lsb 15</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma2_3_strcop___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma2_3_strcop___bit 15</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma4_5_iop___lsb 16</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma4_5_iop___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma4_5_iop___bit 16</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma9_11___lsb 17</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma9_11___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___dma9_11___bit 17</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___memarb_bar_ddr___lsb 18</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___memarb_bar_ddr___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___memarb_bar_ddr___bit 18</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr_h264___lsb 19</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr_h264___width 1</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl___sclr_h264___bit 19</span>
<span class="cp">#define reg_clkgen_rw_clk_ctrl_offset 4</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_clkgen_eth1000_rx                    0x0000000c</span>
<span class="cp">#define regk_clkgen_eth1000_tx                    0x0000000e</span>
<span class="cp">#define regk_clkgen_eth100_rx                     0x0000001d</span>
<span class="cp">#define regk_clkgen_eth100_rx_half                0x0000001c</span>
<span class="cp">#define regk_clkgen_eth100_tx                     0x0000001f</span>
<span class="cp">#define regk_clkgen_eth100_tx_half                0x0000001e</span>
<span class="cp">#define regk_clkgen_nand_3_2                      0x00000000</span>
<span class="cp">#define regk_clkgen_nand_3_2_0x30                 0x00000002</span>
<span class="cp">#define regk_clkgen_nand_3_2_0x30_pll             0x00000012</span>
<span class="cp">#define regk_clkgen_nand_3_2_pll                  0x00000010</span>
<span class="cp">#define regk_clkgen_nand_3_3                      0x00000001</span>
<span class="cp">#define regk_clkgen_nand_3_3_0x30                 0x00000003</span>
<span class="cp">#define regk_clkgen_nand_3_3_0x30_pll             0x00000013</span>
<span class="cp">#define regk_clkgen_nand_3_3_pll                  0x00000011</span>
<span class="cp">#define regk_clkgen_nand_4_2                      0x00000004</span>
<span class="cp">#define regk_clkgen_nand_4_2_0x30                 0x00000006</span>
<span class="cp">#define regk_clkgen_nand_4_2_0x30_pll             0x00000016</span>
<span class="cp">#define regk_clkgen_nand_4_2_pll                  0x00000014</span>
<span class="cp">#define regk_clkgen_nand_4_3                      0x00000005</span>
<span class="cp">#define regk_clkgen_nand_4_3_0x30                 0x00000007</span>
<span class="cp">#define regk_clkgen_nand_4_3_0x30_pll             0x00000017</span>
<span class="cp">#define regk_clkgen_nand_4_3_pll                  0x00000015</span>
<span class="cp">#define regk_clkgen_nand_5_2                      0x00000008</span>
<span class="cp">#define regk_clkgen_nand_5_2_0x30                 0x0000000a</span>
<span class="cp">#define regk_clkgen_nand_5_2_0x30_pll             0x0000001a</span>
<span class="cp">#define regk_clkgen_nand_5_2_pll                  0x00000018</span>
<span class="cp">#define regk_clkgen_nand_5_3                      0x00000009</span>
<span class="cp">#define regk_clkgen_nand_5_3_0x30                 0x0000000b</span>
<span class="cp">#define regk_clkgen_nand_5_3_0x30_pll             0x0000001b</span>
<span class="cp">#define regk_clkgen_nand_5_3_pll                  0x00000019</span>
<span class="cp">#define regk_clkgen_no                            0x00000000</span>
<span class="cp">#define regk_clkgen_rw_clk_ctrl_default           0x00000002</span>
<span class="cp">#define regk_clkgen_ser                           0x0000000d</span>
<span class="cp">#define regk_clkgen_ser_pll                       0x0000000f</span>
<span class="cp">#define regk_clkgen_yes                           0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __clkgen_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
