/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sun Nov 19 01:07:16 2017
 *                 Full Compile MD5 Checksum  51b81740b386aea70724ff951c628857
 *                     (minus title and desc)
 *                 MD5 Checksum               96520679e55aabb9e30a2b8c1241ef41
 *
 * lock_release:   r_1772
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_MISC_0_H__
#define BCHP_MEMC_MISC_0_H__

/***************************************************************************
 *MEMC_MISC_0 - MEMSYS Misc (Soft-Resets/Configuration) Registers
 ***************************************************************************/
#define BCHP_MEMC_MISC_0_SOFT_RESET              0x0021105000 /* [CFG][32] MEMC_TOP layout block Soft Reset */
#define BCHP_MEMC_MISC_0_MEMC_STRAP_DDR_CONFIG   0x0021105004 /* [CFG][32] MEMC_STRAP_DDR_CONFIG Control Register */
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL       0x0021105008 /* [CFG][32] MEMC MBIST TM Control Register */
#define BCHP_MEMC_MISC_0_FSBL_STATE              0x002110500c /* [CFG][32] Firmware State Scratchpad */
#define BCHP_MEMC_MISC_0_SCRATCH_0               0x0021105010 /* [CFG][32] Scratch Register */
#define BCHP_MEMC_MISC_0_SCRATCH_1               0x0021105014 /* [CFG][32] Scratch Register 1 */

/***************************************************************************
 *SOFT_RESET - MEMC_TOP layout block Soft Reset
 ***************************************************************************/
/* MEMC_MISC_0 :: SOFT_RESET :: reserved0 [31:05] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_MISC_0_SOFT_RESET_reserved0_SHIFT                5

/* MEMC_MISC_0 :: SOFT_RESET :: MEMC_IOBUF_RBUS [04:04] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_RBUS_MASK           0x00000010
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_RBUS_SHIFT          4
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_RBUS_DEFAULT        0x00000000

/* MEMC_MISC_0 :: SOFT_RESET :: MEMC_IOBUF [03:03] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_MASK                0x00000008
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_SHIFT               3
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_IOBUF_DEFAULT             0x00000000

/* MEMC_MISC_0 :: SOFT_RESET :: MEMC_DRAM_INIT [02:02] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_DRAM_INIT_MASK            0x00000004
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_DRAM_INIT_SHIFT           2
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_DRAM_INIT_DEFAULT         0x00000000

/* MEMC_MISC_0 :: SOFT_RESET :: MEMC_RBUS [01:01] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_RBUS_MASK                 0x00000002
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_RBUS_SHIFT                1
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_RBUS_DEFAULT              0x00000000

/* MEMC_MISC_0 :: SOFT_RESET :: MEMC_CORE [00:00] */
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_CORE_MASK                 0x00000001
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_CORE_SHIFT                0
#define BCHP_MEMC_MISC_0_SOFT_RESET_MEMC_CORE_DEFAULT              0x00000000

/***************************************************************************
 *MEMC_STRAP_DDR_CONFIG - MEMC_STRAP_DDR_CONFIG Control Register
 ***************************************************************************/
/* MEMC_MISC_0 :: MEMC_STRAP_DDR_CONFIG :: reserved_for_eco0 [31:00] */
#define BCHP_MEMC_MISC_0_MEMC_STRAP_DDR_CONFIG_reserved_for_eco0_MASK 0xffffffff
#define BCHP_MEMC_MISC_0_MEMC_STRAP_DDR_CONFIG_reserved_for_eco0_SHIFT 0
#define BCHP_MEMC_MISC_0_MEMC_STRAP_DDR_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *MEMC_TOP_TM_CNTRL - MEMC MBIST TM Control Register
 ***************************************************************************/
/* MEMC_MISC_0 :: MEMC_TOP_TM_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_reserved0_MASK          0xffffffc0
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_reserved0_SHIFT         6

/* MEMC_MISC_0 :: MEMC_TOP_TM_CNTRL :: MEMC_PFRI_FIFO_2 [05:04] */
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_2_MASK   0x00000030
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_2_SHIFT  4
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_2_DEFAULT 0x00000000

/* MEMC_MISC_0 :: MEMC_TOP_TM_CNTRL :: MEMC_PFRI_FIFO_1 [03:02] */
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_1_MASK   0x0000000c
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_1_SHIFT  2
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_1_DEFAULT 0x00000000

/* MEMC_MISC_0 :: MEMC_TOP_TM_CNTRL :: MEMC_PFRI_FIFO_0 [01:00] */
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_0_MASK   0x00000003
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_0_SHIFT  0
#define BCHP_MEMC_MISC_0_MEMC_TOP_TM_CNTRL_MEMC_PFRI_FIFO_0_DEFAULT 0x00000000

/***************************************************************************
 *FSBL_STATE - Firmware State Scratchpad
 ***************************************************************************/
/* MEMC_MISC_0 :: FSBL_STATE :: STATE [31:00] */
#define BCHP_MEMC_MISC_0_FSBL_STATE_STATE_MASK                     0xffffffff
#define BCHP_MEMC_MISC_0_FSBL_STATE_STATE_SHIFT                    0
#define BCHP_MEMC_MISC_0_FSBL_STATE_STATE_DEFAULT                  0x00000000

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* MEMC_MISC_0 :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_MEMC_MISC_0_SCRATCH_0_VALUE_MASK                      0xffffffff
#define BCHP_MEMC_MISC_0_SCRATCH_0_VALUE_SHIFT                     0
#define BCHP_MEMC_MISC_0_SCRATCH_0_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *SCRATCH_1 - Scratch Register 1
 ***************************************************************************/
/* MEMC_MISC_0 :: SCRATCH_1 :: VALUE [31:00] */
#define BCHP_MEMC_MISC_0_SCRATCH_1_VALUE_MASK                      0xffffffff
#define BCHP_MEMC_MISC_0_SCRATCH_1_VALUE_SHIFT                     0
#define BCHP_MEMC_MISC_0_SCRATCH_1_VALUE_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_MEMC_MISC_0_H__ */

/* End of File */
