Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  9 19:06:14 2024
| Host         : Satish-HP-Pav running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mkCSE32_timing_summary_routed.rpt -pb mkCSE32_timing_summary_routed.pb -rpx mkCSE32_timing_summary_routed.rpx -warn_on_violation
| Design       : mkCSE32
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.077        0.000                      0                   65        0.228        0.000                      0                   65        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.077        0.000                      0                   65        0.228        0.000                      0                   65        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.424ns (24.824%)  route 4.312ns (75.176%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.121     8.512 r  result[32]_i_4/O
                         net (fo=2, routed)           0.663     9.175    result[32]_i_4_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.278     9.453 r  result[32]_i_2/O
                         net (fo=1, routed)           0.289     9.742    result_D_IN[32]
    SLICE_X60Y32         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  result_reg[32]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.177    13.820    result_reg[32]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.680ns (30.617%)  route 3.807ns (69.383%))
  Logic Levels:           5  (LUT5=5)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.628     6.291    result[3]_i_2_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.285     6.576 r  result[5]_i_2/O
                         net (fo=3, routed)           0.324     6.900    result[5]_i_2_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.277     7.177 r  result[7]_i_2/O
                         net (fo=3, routed)           0.476     7.653    result[7]_i_2_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.279     7.932 r  result[15]_i_3/O
                         net (fo=8, routed)           0.663     8.595    result[15]_i_3_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I1_O)        0.288     8.883 r  result[13]_i_1/O
                         net (fo=1, routed)           0.610     9.493    result_D_IN[13]
    SLICE_X61Y26         FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.316    13.736    CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  result_reg[13]/C
                         clock pessimism              0.289    14.025    
                         clock uncertainty           -0.035    13.990    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)       -0.217    13.773    result_reg[13]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 1.670ns (30.771%)  route 3.757ns (69.229%))
  Logic Levels:           5  (LUT5=5)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.628     6.291    result[3]_i_2_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.285     6.576 r  result[5]_i_2/O
                         net (fo=3, routed)           0.324     6.900    result[5]_i_2_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.277     7.177 r  result[7]_i_2/O
                         net (fo=3, routed)           0.476     7.653    result[7]_i_2_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.279     7.932 r  result[15]_i_3/O
                         net (fo=8, routed)           0.695     8.627    result[15]_i_3_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I3_O)        0.278     8.905 r  result[15]_i_1/O
                         net (fo=1, routed)           0.528     9.433    result_D_IN[15]
    SLICE_X61Y26         FDRE                                         r  result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.316    13.736    CLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  result_reg[15]/C
                         clock pessimism              0.289    14.025    
                         clock uncertainty           -0.035    13.990    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)       -0.221    13.769    result_reg[15]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.235ns (23.153%)  route 4.099ns (76.847%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.473     8.970    result[30]_i_3_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.105     9.075 r  result[29]_i_1/O
                         net (fo=1, routed)           0.265     9.340    result_D_IN[29]
    SLICE_X61Y30         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321    13.741    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[29]/C
                         clock pessimism              0.289    14.030    
                         clock uncertainty           -0.035    13.995    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)       -0.047    13.948    result_reg[29]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.414ns (26.920%)  route 3.839ns (73.080%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.121     8.512 r  result[32]_i_4/O
                         net (fo=2, routed)           0.479     8.991    result[32]_i_4_n_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.268     9.259 r  result[24]_i_1/O
                         net (fo=1, routed)           0.000     9.259    result_D_IN[24]
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/C
                         clock pessimism              0.289    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X60Y29         FDRE (Setup_fdre_C_D)        0.072    14.066    result_reg[24]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.235ns (23.787%)  route 3.957ns (76.213%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.597     9.093    result[30]_i_3_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.105     9.198 r  result[26]_i_1/O
                         net (fo=1, routed)           0.000     9.198    result_D_IN[26]
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/C
                         clock pessimism              0.289    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X60Y29         FDRE (Setup_fdre_C_D)        0.074    14.068    result_reg[26]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.235ns (24.307%)  route 3.846ns (75.693%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.486     8.982    result[30]_i_3_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.105     9.087 r  result[27]_i_1/O
                         net (fo=1, routed)           0.000     9.087    result_D_IN[27]
    SLICE_X61Y29         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[27]/C
                         clock pessimism              0.289    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)        0.030    14.024    result_reg[27]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.235ns (24.322%)  route 3.843ns (75.678%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.483     8.979    result[30]_i_3_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.105     9.084 r  result[28]_i_1/O
                         net (fo=1, routed)           0.000     9.084    result_D_IN[28]
    SLICE_X61Y29         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[28]/C
                         clock pessimism              0.289    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)        0.032    14.026    result_reg[28]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.235ns (24.389%)  route 3.829ns (75.611%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 13.743 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.469     8.965    result[30]_i_3_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.105     9.070 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000     9.070    result[31]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.323    13.743    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/C
                         clock pessimism              0.289    14.032    
                         clock uncertainty           -0.035    13.997    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.032    14.029    result_reg[31]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 in2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.235ns (24.279%)  route 3.852ns (75.721%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.363     4.006    CLK_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  in2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.433     4.439 r  in2_reg[0]/Q
                         net (fo=3, routed)           1.106     5.545    in2_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I4_O)        0.118     5.663 r  result[3]_i_2/O
                         net (fo=4, routed)           0.505     6.168    result[3]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I5_O)        0.264     6.432 f  result[23]_i_11/O
                         net (fo=1, routed)           0.381     6.813    result[23]_i_11_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.105     6.918 r  result[23]_i_6/O
                         net (fo=1, routed)           0.542     7.460    result[23]_i_6_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.105     7.565 r  result[23]_i_3/O
                         net (fo=10, routed)          0.826     8.391    result[23]_i_3_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.105     8.496 r  result[30]_i_3/O
                         net (fo=7, routed)           0.492     8.988    result[30]_i_3_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.105     9.093 r  result[25]_i_1/O
                         net (fo=1, routed)           0.000     9.093    result_D_IN[25]
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739    10.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320    13.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/C
                         clock pessimism              0.289    14.029    
                         clock uncertainty           -0.035    13.994    
    SLICE_X60Y29         FDRE (Setup_fdre_C_D)        0.076    14.070    result_reg[25]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  4.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 in1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.860%)  route 0.183ns (49.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  in1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[16]/Q
                         net (fo=5, routed)           0.183     1.740    p_1_in2_in[0]
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.048     1.788 r  result[17]_i_1/O
                         net (fo=1, routed)           0.000     1.788    result_D_IN[17]
    SLICE_X60Y33         FDRE                                         r  result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[17]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.131     1.560    result_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 in1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.460%)  route 0.183ns (49.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  in1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[16]/Q
                         net (fo=5, routed)           0.183     1.740    p_1_in2_in[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  result[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    result_D_IN[16]
    SLICE_X60Y33         FDRE                                         r  result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[16]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.120     1.549    result_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 available_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.612%)  route 0.143ns (43.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  available_reg/Q
                         net (fo=2, routed)           0.143     1.698    RDY_overflow_OBUF
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  result[31]_i_1/O
                         net (fo=1, routed)           0.000     1.743    result[31]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     1.928    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/C
                         clock pessimism             -0.514     1.414    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.092     1.506    result_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 in1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.400%)  route 0.168ns (44.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  in1_reg[24]/Q
                         net (fo=5, routed)           0.168     1.744    p_1_in[0]
    SLICE_X60Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.789 r  result[25]_i_1/O
                         net (fo=1, routed)           0.000     1.789    result_D_IN[25]
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.121     1.546    result_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 in2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.446%)  route 0.182ns (46.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.584     1.410    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  in2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.574 r  in2_reg[24]/Q
                         net (fo=5, routed)           0.182     1.756    p_0_in[0]
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.801 r  result[24]_i_1/O
                         net (fo=1, routed)           0.000     1.801    result_D_IN[24]
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.120     1.545    result_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 in1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.955%)  route 0.193ns (48.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  in1_reg[6]/Q
                         net (fo=4, routed)           0.193     1.769    in1_reg_n_0_[6]
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.814    result_D_IN[6]
    SLICE_X62Y30         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     1.928    CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.480     1.448    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.092     1.540    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 in1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.114%)  route 0.200ns (48.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.576 r  in1_reg[24]/Q
                         net (fo=5, routed)           0.200     1.776    p_1_in[0]
    SLICE_X60Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  result[26]_i_1/O
                         net (fo=1, routed)           0.000     1.821    result_D_IN[26]
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.853     1.925    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/C
                         clock pessimism             -0.500     1.425    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.121     1.546    result_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 in1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.310%)  route 0.233ns (52.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  in1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  in1_reg[19]/Q
                         net (fo=4, routed)           0.233     1.813    p_1_in2_in[3]
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  result[19]_i_1/O
                         net (fo=1, routed)           0.000     1.858    result_D_IN[19]
    SLICE_X60Y33         FDRE                                         r  result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[19]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.121     1.550    result_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 in1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.156%)  route 0.266ns (58.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  in1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  in1_reg[16]/Q
                         net (fo=5, routed)           0.266     1.823    p_1_in2_in[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  result[18]_i_1/O
                         net (fo=1, routed)           0.000     1.868    result_D_IN[18]
    SLICE_X60Y33         FDRE                                         r  result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.929    CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  result_reg[18]/C
                         clock pessimism             -0.500     1.429    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.121     1.550    result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 in2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.796%)  route 0.268ns (56.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.561     1.387    CLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  in2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  in2_reg[9]/Q
                         net (fo=4, routed)           0.268     1.819    p_0_in4_in[1]
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  result[10]_i_1/O
                         net (fo=1, routed)           0.000     1.864    result_D_IN[10]
    SLICE_X59Y31         FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[10]/C
                         clock pessimism             -0.480     1.447    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.092     1.539    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   available_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y34   available_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   cin_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   in1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   in1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y35   in1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   in1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y37   in1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   in1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   available_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   available_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   available_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   available_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   cin_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   cin_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   in1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   in1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   available_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   available_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   available_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   available_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   cin_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   cin_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   in1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   in1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   in1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 3.001ns (43.125%)  route 3.958ns (56.875%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.379     4.451 r  result_reg[31]/Q
                         net (fo=3, routed)           0.914     5.365    return_sum_OBUF[31]
    SLICE_X61Y32         LUT3 (Prop_lut3_I0_O)        0.115     5.480 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.044     8.524    overflow_OBUF
    M14                  OBUF (Prop_obuf_I_O)         2.507    11.032 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    11.032    overflow
    M14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 2.782ns (47.700%)  route 3.050ns (52.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  result_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     4.505 r  result_reg[32]/Q
                         net (fo=1, routed)           3.050     7.555    return_carry_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.349     9.904 r  return_carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.904    return_carry
    L18                                                               r  return_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 available_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.590ns  (logic 2.728ns (48.806%)  route 2.862ns (51.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.431     4.074    CLK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  available_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.379     4.453 r  available_reg_lopt_replica/Q
                         net (fo=1, routed)           2.862     7.315    available_reg_lopt_replica_1
    M16                  OBUF (Prop_obuf_I_O)         2.349     9.664 r  RDY_overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.664    RDY_overflow
    M16                                                               r  RDY_overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.017ns  (logic 2.810ns (56.002%)  route 2.207ns (43.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426     4.069    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.348     4.417 r  result_reg[5]/Q
                         net (fo=1, routed)           2.207     6.624    return_sum_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.462     9.086 r  return_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.086    return_sum[5]
    T5                                                                r  return_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 2.695ns (54.299%)  route 2.269ns (45.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[0]/Q
                         net (fo=1, routed)           2.269     6.719    return_sum_OBUF[0]
    P7                   OBUF (Prop_obuf_I_O)         2.316     9.035 r  return_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.035    return_sum[0]
    P7                                                                r  return_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 2.718ns (55.149%)  route 2.210ns (44.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.423     4.066    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.379     4.445 r  result_reg[1]/Q
                         net (fo=1, routed)           2.210     6.655    return_sum_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         2.339     8.994 r  return_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.994    return_sum[1]
    U6                                                                r  return_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.918ns  (logic 2.841ns (57.771%)  route 2.077ns (42.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.348     4.419 r  result_reg[9]/Q
                         net (fo=1, routed)           2.077     6.496    return_sum_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.493     8.989 r  return_sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.989    return_sum[9]
    V6                                                                r  return_sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 2.711ns (55.240%)  route 2.197ns (44.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428     4.071    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.379     4.450 r  result_reg[8]/Q
                         net (fo=1, routed)           2.197     6.647    return_sum_OBUF[8]
    R5                   OBUF (Prop_obuf_I_O)         2.332     8.979 r  return_sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.979    return_sum[8]
    R5                                                                r  return_sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 2.716ns (56.089%)  route 2.126ns (43.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.429     4.072    CLK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.379     4.451 r  result_reg[2]/Q
                         net (fo=1, routed)           2.126     6.577    return_sum_OBUF[2]
    U7                   OBUF (Prop_obuf_I_O)         2.337     8.914 r  return_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.914    return_sum[2]
    U7                                                                r  return_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 2.717ns (56.214%)  route 2.117ns (43.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.427     4.070    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.379     4.449 r  result_reg[3]/Q
                         net (fo=1, routed)           2.117     6.566    return_sum_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         2.338     8.904 r  return_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.904    return_sum[3]
    R6                                                                r  return_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.590ns  (logic 1.263ns (79.396%)  route 0.328ns (20.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  result_reg[28]/Q
                         net (fo=1, routed)           0.328     1.880    return_sum_OBUF[28]
    P2                   OBUF (Prop_obuf_I_O)         1.122     3.002 r  return_sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.002    return_sum[28]
    P2                                                                r  return_sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.277ns (79.271%)  route 0.334ns (20.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  result_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.578 r  result_reg[30]/Q
                         net (fo=1, routed)           0.334     1.912    return_sum_OBUF[30]
    N5                   OBUF (Prop_obuf_I_O)         1.113     3.025 r  return_sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.025    return_sum[30]
    N5                                                                r  return_sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.628ns  (logic 1.277ns (78.402%)  route 0.352ns (21.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  result_reg[25]/Q
                         net (fo=1, routed)           0.352     1.927    return_sum_OBUF[25]
    R1                   OBUF (Prop_obuf_I_O)         1.113     3.039 r  return_sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.039    return_sum[25]
    R1                                                                r  return_sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.251ns (76.821%)  route 0.378ns (23.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.412    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  result_reg[29]/Q
                         net (fo=1, routed)           0.378     1.931    return_sum_OBUF[29]
    N4                   OBUF (Prop_obuf_I_O)         1.110     3.041 r  return_sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.041    return_sum[29]
    N4                                                                r  return_sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.268ns (76.765%)  route 0.384ns (23.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  result_reg[27]/Q
                         net (fo=1, routed)           0.384     1.936    return_sum_OBUF[27]
    P1                   OBUF (Prop_obuf_I_O)         1.127     3.064 r  return_sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.064    return_sum[27]
    P1                                                                r  return_sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.657ns  (logic 1.262ns (76.139%)  route 0.395ns (23.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.414    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  result_reg[31]/Q
                         net (fo=3, routed)           0.395     1.951    return_sum_OBUF[31]
    N2                   OBUF (Prop_obuf_I_O)         1.121     3.071 r  return_sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.071    return_sum[31]
    N2                                                                r  return_sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.276ns (76.350%)  route 0.395ns (23.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  result_reg[26]/Q
                         net (fo=1, routed)           0.395     1.971    return_sum_OBUF[26]
    R2                   OBUF (Prop_obuf_I_O)         1.112     3.083 r  return_sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.083    return_sum[26]
    R2                                                                r  return_sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.275ns (74.972%)  route 0.426ns (25.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.411    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  result_reg[24]/Q
                         net (fo=1, routed)           0.426     2.001    return_sum_OBUF[24]
    R3                   OBUF (Prop_obuf_I_O)         1.111     3.111 r  return_sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.111    return_sum[24]
    R3                                                                r  return_sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.261ns (73.351%)  route 0.458ns (26.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.415    CLK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  result_reg[22]/Q
                         net (fo=1, routed)           0.458     2.014    return_sum_OBUF[22]
    T1                   OBUF (Prop_obuf_I_O)         1.120     3.135 r  return_sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.135    return_sum[22]
    T1                                                                r  return_sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.251ns (69.944%)  route 0.538ns (30.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.416    CLK_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  result_reg[23]/Q
                         net (fo=1, routed)           0.538     2.095    return_sum_OBUF[23]
    T2                   OBUF (Prop_obuf_I_O)         1.110     3.205 r  return_sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.205    return_sum[23]
    T2                                                                r  return_sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X60Y30         FDRE                                         r  in1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[24]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X60Y30         FDRE                                         r  in1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[26]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X60Y30         FDRE                                         r  in1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in1_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X60Y30         FDRE                                         r  in2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in2_reg[22]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            in2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X60Y30         FDRE                                         r  in2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  in2_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X61Y30         FDRE                                         r  result_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[29]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.975ns (18.000%)  route 4.440ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          2.061     5.415    p_0_in__0
    SLICE_X61Y30         FDRE                                         r  result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.321     3.741    CLK_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  result_reg[3]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 0.975ns (18.390%)  route 4.325ns (81.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.946     5.300    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[24]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 0.975ns (18.390%)  route 4.325ns (81.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.946     5.300    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[25]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 0.975ns (18.390%)  route 4.325ns (81.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 f  RST_N_IBUF_inst/O
                         net (fo=3, routed)           2.379     3.249    RST_N_IBUF
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.105     3.354 r  in2[31]_i_1/O
                         net (fo=97, routed)          1.946     5.300    p_0_in__0
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.343    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.420 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.320     3.740    CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  result_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_cin
                            (input port)
  Destination:            cin_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.172ns (13.534%)  route 1.097ns (86.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  start_cin (IN)
                         net (fo=0)                   0.000     0.000    start_cin
    M17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  start_cin_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.269    start_cin_IBUF
    SLICE_X57Y33         FDRE                                         r  cin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  cin_reg/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.166ns (12.746%)  route 1.135ns (87.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.135     1.301    EN_start_IBUF
    SLICE_X56Y33         FDRE                                         r  in1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  in1_reg[9]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.166ns (12.746%)  route 1.135ns (87.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.135     1.301    EN_start_IBUF
    SLICE_X56Y33         FDRE                                         r  in2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  in2_reg[16]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.166ns (12.746%)  route 1.135ns (87.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.135     1.301    EN_start_IBUF
    SLICE_X56Y33         FDRE                                         r  in2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  in2_reg[17]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.166ns (12.746%)  route 1.135ns (87.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.135     1.301    EN_start_IBUF
    SLICE_X56Y33         FDRE                                         r  in2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  in2_reg[18]/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            cin_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.166ns (12.196%)  route 1.194ns (87.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.194     1.360    EN_start_IBUF
    SLICE_X57Y33         FDRE                                         r  cin_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  cin_reg/C

Slack:                    inf
  Source:                 EN_start
                            (input port)
  Destination:            in1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.166ns (12.196%)  route 1.194ns (87.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  EN_start (IN)
                         net (fo=0)                   0.000     0.000    EN_start
    N18                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  EN_start_IBUF_inst/O
                         net (fo=66, routed)          1.194     1.360    EN_start_IBUF
    SLICE_X57Y33         FDRE                                         r  in1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.830     1.902    CLK_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  in1_reg[0]/C

Slack:                    inf
  Source:                 start_in2[31]
                            (input port)
  Destination:            in2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.157ns (11.449%)  route 1.215ns (88.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_in2[31] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[31]
    P17                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  start_in2_IBUF[31]_inst/O
                         net (fo=1, routed)           1.215     1.372    start_in2_IBUF[31]
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     1.928    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  in2_reg[31]/C

Slack:                    inf
  Source:                 start_in2[27]
                            (input port)
  Destination:            in2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.167ns (12.151%)  route 1.209ns (87.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  start_in2[27] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[27]
    P15                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[27]_inst/O
                         net (fo=1, routed)           1.209     1.376    start_in2_IBUF[27]
    SLICE_X58Y27         FDRE                                         r  in2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851     1.923    CLK_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  in2_reg[27]/C

Slack:                    inf
  Source:                 start_in2[29]
                            (input port)
  Destination:            in2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.167ns (12.008%)  route 1.227ns (87.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  start_in2[29] (IN)
                         net (fo=0)                   0.000     0.000    start_in2[29]
    R18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  start_in2_IBUF[29]_inst/O
                         net (fo=1, routed)           1.227     1.394    start_in2_IBUF[29]
    SLICE_X58Y31         FDRE                                         r  in2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.927    CLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  in2_reg[29]/C





