INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.srcs/sources_1/new/stopwatch_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.srcs/sources_1/new/stopwatch_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_minute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.srcs/sources_1/new/stopwatch_hours.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_hour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.srcs/sources_1/new/stopwatch_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_clock_24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.srcs/sim_1/new/stopwatch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prajw/Digital_Clock_Project/Digital_Clock_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
