Task "Vivado IP Packager" successful.
Generated logfile: 

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vivado_ip_package.tcl
# create_project prj_ip {} -part xa7z020clg484-1Q -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Zynq/AA_IP_Repository/IPCores_Zynq_xa7z020/Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V12_ip_v1_0/prj_ip'
# set_property ip_repo_paths {../../} [current_fileset]
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd}
# add_files -norecurse {../hdl/vhdl/Trans_123_dq_V12_ip.vhd}
# set_property top Trans_123_dq_V12_ip [get_filesets sources_1]
# set_property top Trans_123_dq_V12_ip [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project -root_dir {../} -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zynq/AA_IP_Repository/IPCores_Zynq_xa7z020/Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Zynq/AA_IP_Repository/IPCores_Zynq_xa7z020/Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Zynq/AA_IP_Repository/IPCores_Zynq_xa7z020/Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V12_ip_v1_0/prj_ip'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI4_Lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'AXI4_Lite_ARESETN' as interface 'AXI4_Lite_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'IPCORE_RESETN' as interface 'IPCORE_RESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'AXI4_Lite_ACLK' as interface 'AXI4_Lite_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'AXI4_Lite'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'IPCORE_CLK' as interface 'IPCORE_CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI4_Lite_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'IPCORE_RESETN'.
# set_property name Trans_123_dq_V12_ip [ipx::current_core]
# set_property display_name Trans_123_dq_V12_ip [ipx::current_core]
# set_property version {1.0} [ipx::current_core]
# set_property library {ip} [ipx::current_core]
# set Families [split [lsort -uniq [get_property C_FAMILY [get_parts]]]]
# set IPSupportedFamily {}
# foreach family $Families {append IPSupportedFamily "{$family} {Production} "}
# set_property supported_families $IPSupportedFamily [ipx::current_core]
# set_property taxonomy {{/HDL Coder Generated IP}} [ipx::current_core]
# set_property description {HDL Coder generated IP} [ipx::current_core]
# set_property core_revision 2006101903 [ipx::current_core]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12_pkg.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Cosine.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_src_Trans_123_dq_fix_V12.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_dut.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite_module.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_addr_decoder.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip_axi_lite.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip.vhd} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip.vhd" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Trans_123_dq_V12_ip.vhd} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Trans_123_dq_V12_ip.vhd" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_files {hdl/vhdl/Trans_123_dq_V12_ip.vhd} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::remove_all_bus_interface [ipx::current_core]
# ipx::remove_all_memory_map [ipx::current_core]
# ipx::remove_all_address_space [ipx::current_core]
# ipx::add_bus_interface {AXI4_Lite} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:interface:aximm_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:aximm:1.0} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# ipx::add_port_map {AWADDR} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWADDR} [ipx::get_port_maps AWADDR -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {AWVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWVALID} [ipx::get_port_maps AWVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WDATA} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WDATA} [ipx::get_port_maps WDATA -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WSTRB} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WSTRB} [ipx::get_port_maps WSTRB -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WVALID} [ipx::get_port_maps WVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BREADY} [ipx::get_port_maps BREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARADDR} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARADDR} [ipx::get_port_maps ARADDR -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARVALID} [ipx::get_port_maps ARVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RREADY} [ipx::get_port_maps RREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {AWREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWREADY} [ipx::get_port_maps AWREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WREADY} [ipx::get_port_maps WREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BRESP} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BRESP} [ipx::get_port_maps BRESP -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BVALID} [ipx::get_port_maps BVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARREADY} [ipx::get_port_maps ARREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RDATA} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RDATA} [ipx::get_port_maps RDATA -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RRESP} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RRESP} [ipx::get_port_maps RRESP -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RVALID} [ipx::get_port_maps RVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_clock} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ACLK} [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_reset} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARESETN} [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property value {AXI4_Lite} [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property value {AXI4_Lite_ARESETN} [ipx::get_bus_parameters ASSOCIATED_RESET -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]]
# ipx::add_memory_map {AXI4_Lite} [ipx::current_core]
# set_property slave_memory_map_ref {AXI4_Lite} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# ipx::add_address_block {reg0} [ipx::get_memory_maps AXI4_Lite -of_objects [ipx::current_core]]
# set_property range {65536} [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_CLK} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property physical_name {IPCORE_CLK} [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_RESETN} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property physical_name {IPCORE_RESETN} [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property value {IPCORE_RESETN} [ipx::get_bus_parameters ASSOCIATED_RESET -of_objects [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]]
# ipx::add_file_group -type {product_guide} {} [ipx::current_core]
# ipx::add_file {doc/doc_arch_axi4_lite.jpg} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{image}} [ipx::get_files {doc/doc_arch_axi4_lite.jpg} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file {doc/free_running.jpg} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{image}} [ipx::get_files {doc/free_running.jpg} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file {doc/Transformation_V12_ip_core_report.html} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{html}} [ipx::get_files {doc/Transformation_V12_ip_core_report.html} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file_group -type {misc} {} [ipx::current_core]
# ipx::add_file {include/Trans_123_dq_V12_ip_addr.h} [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]
# set_property type {{cSource}} [ipx::get_files {include/Trans_123_dq_V12_ip_addr.h} -of_objects [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]]
# ipx::create_xgui_files [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::save_core [ipx::current_core]
# ipx::archive_core {../Trans_123_dq_V12_ip_v1_0.zip} [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 19:04:04 2020...

Elapsed time is 17.5342 seconds.
