  logic _000_;
  logic _000__T ;
  logic _000__R ;
  logic _000__C ;
  logic _000__X ;
  logic [13:0] _000__S ;
  logic _001_;
  logic _001__T ;
  logic _001__R ;
  logic _001__C ;
  logic _001__X ;
  logic [13:0] _001__S ;
  logic [31:0] _002_;
  logic [31:0] _002__T ;
  logic [31:0] _002__R ;
  logic [31:0] _002__C ;
  logic [31:0] _002__X ;
  logic [13:0] _002__S ;
  logic [26:0] _003_;
  logic [26:0] _003__T ;
  logic [26:0] _003__R ;
  logic [26:0] _003__C ;
  logic [26:0] _003__X ;
  logic [13:0] _003__S ;
  logic [26:0] _004_;
  logic [26:0] _004__T ;
  logic [26:0] _004__R ;
  logic [26:0] _004__C ;
  logic [26:0] _004__X ;
  logic [13:0] _004__S ;
  logic [26:0] _005_;
  logic [26:0] _005__T ;
  logic [26:0] _005__R ;
  logic [26:0] _005__C ;
  logic [26:0] _005__X ;
  logic [13:0] _005__S ;
  logic _006_;
  logic _006__T ;
  logic _006__R ;
  logic _006__C ;
  logic _006__X ;
  logic [13:0] _006__S ;
  logic _007_;
  logic _007__T ;
  logic _007__R ;
  logic _007__C ;
  logic _007__X ;
  logic [13:0] _007__S ;
  logic [12:0] _008_;
  logic [12:0] _008__T ;
  logic [12:0] _008__R ;
  logic [12:0] _008__C ;
  logic [12:0] _008__X ;
  logic [13:0] _008__S ;
  logic [23:0] _009_;
  logic [23:0] _009__T ;
  logic [23:0] _009__R ;
  logic [23:0] _009__C ;
  logic [23:0] _009__X ;
  logic [13:0] _009__S ;
  logic _010_;
  logic _010__T ;
  logic _010__R ;
  logic _010__C ;
  logic _010__X ;
  logic [13:0] _010__S ;
  logic [31:0] _011_;
  logic [31:0] _011__T ;
  logic [31:0] _011__R ;
  logic [31:0] _011__C ;
  logic [31:0] _011__X ;
  logic [13:0] _011__S ;
  logic [26:0] _012_;
  logic [26:0] _012__T ;
  logic [26:0] _012__R ;
  logic [26:0] _012__C ;
  logic [26:0] _012__X ;
  logic [13:0] _012__S ;
  logic [26:0] _013_;
  logic [26:0] _013__T ;
  logic [26:0] _013__R ;
  logic [26:0] _013__C ;
  logic [26:0] _013__X ;
  logic [13:0] _013__S ;
  logic [26:0] _014_;
  logic [26:0] _014__T ;
  logic [26:0] _014__R ;
  logic [26:0] _014__C ;
  logic [26:0] _014__X ;
  logic [13:0] _014__S ;
  logic _015_;
  logic _015__T ;
  logic _015__R ;
  logic _015__C ;
  logic _015__X ;
  logic [13:0] _015__S ;
  logic [23:0] _016_;
  logic [23:0] _016__T ;
  logic [23:0] _016__R ;
  logic [23:0] _016__C ;
  logic [23:0] _016__X ;
  logic [13:0] _016__S ;
  logic _017_;
  logic _017__T ;
  logic _017__R ;
  logic _017__C ;
  logic _017__X ;
  logic [13:0] _017__S ;
  logic _018_;
  logic _018__T ;
  logic _018__R ;
  logic _018__C ;
  logic _018__X ;
  logic [13:0] _018__S ;
  logic _019_;
  logic _019__T ;
  logic _019__R ;
  logic _019__C ;
  logic _019__X ;
  logic [13:0] _019__S ;
  logic _020_;
  logic _020__T ;
  logic _020__R ;
  logic _020__C ;
  logic _020__X ;
  logic [13:0] _020__S ;
  logic _021_;
  logic _021__T ;
  logic _021__R ;
  logic _021__C ;
  logic _021__X ;
  logic [13:0] _021__S ;
  logic _022_;
  logic _022__T ;
  logic _022__R ;
  logic _022__C ;
  logic _022__X ;
  logic [13:0] _022__S ;
  logic _023_;
  logic _023__T ;
  logic _023__R ;
  logic _023__C ;
  logic _023__X ;
  logic [13:0] _023__S ;
  logic _024_;
  logic _024__T ;
  logic _024__R ;
  logic _024__C ;
  logic _024__X ;
  logic [13:0] _024__S ;
  logic _025_;
  logic _025__T ;
  logic _025__R ;
  logic _025__C ;
  logic _025__X ;
  logic [13:0] _025__S ;
  logic _026_;
  logic _026__T ;
  logic _026__R ;
  logic _026__C ;
  logic _026__X ;
  logic [13:0] _026__S ;
  logic _027_;
  logic _027__T ;
  logic _027__R ;
  logic _027__C ;
  logic _027__X ;
  logic [13:0] _027__S ;
  logic _028_;
  logic _028__T ;
  logic _028__R ;
  logic _028__C ;
  logic _028__X ;
  logic [13:0] _028__S ;
  logic _029_;
  logic _029__T ;
  logic _029__R ;
  logic _029__C ;
  logic _029__X ;
  logic [13:0] _029__S ;
  logic _030_;
  logic _030__T ;
  logic _030__R ;
  logic _030__C ;
  logic _030__X ;
  logic [13:0] _030__S ;
  logic _031_;
  logic _031__T ;
  logic _031__R ;
  logic _031__C ;
  logic _031__X ;
  logic [13:0] _031__S ;
  logic _032_;
  logic _032__T ;
  logic _032__R ;
  logic _032__C ;
  logic _032__X ;
  logic [13:0] _032__S ;
  logic _033_;
  logic _033__T ;
  logic _033__R ;
  logic _033__C ;
  logic _033__X ;
  logic [13:0] _033__S ;
  logic _034_;
  logic _034__T ;
  logic _034__R ;
  logic _034__C ;
  logic _034__X ;
  logic [13:0] _034__S ;
  logic _035_;
  logic _035__T ;
  logic _035__R ;
  logic _035__C ;
  logic _035__X ;
  logic [13:0] _035__S ;
  logic _036_;
  logic _036__T ;
  logic _036__R ;
  logic _036__C ;
  logic _036__X ;
  logic [13:0] _036__S ;
  logic _037_;
  logic _037__T ;
  logic _037__R ;
  logic _037__C ;
  logic _037__X ;
  logic [13:0] _037__S ;
  logic _038_;
  logic _038__T ;
  logic _038__R ;
  logic _038__C ;
  logic _038__X ;
  logic [13:0] _038__S ;
  output nvdla_bdma_cfg_cmd_0_dst_ram_type;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type ;
  output nvdla_bdma_cfg_cmd_0_dst_ram_type_T ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_T ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_R ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_C ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_X ;
  logic [13:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_S ;
  input nvdla_bdma_cfg_cmd_0_dst_ram_type_R0 ;
  input nvdla_bdma_cfg_cmd_0_dst_ram_type_C0 ;
  input nvdla_bdma_cfg_cmd_0_dst_ram_type_X0 ;
  output [13:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_S ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type;
  logic  nvdla_bdma_cfg_cmd_0_dst_ram_type_T ;
  logic  nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL2 ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_t_flag ;
  logic nvdla_bdma_cfg_cmd_0_dst_ram_type_r_flag ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_S = 825 ;
  logic [1:0] nvdla_bdma_cfg_cmd_0_out;
  logic [1:0] nvdla_bdma_cfg_cmd_0_out_T ;
  logic [1:0] nvdla_bdma_cfg_cmd_0_out_R ;
  logic [1:0] nvdla_bdma_cfg_cmd_0_out_C ;
  logic [1:0] nvdla_bdma_cfg_cmd_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_cmd_0_out_S ;
  output nvdla_bdma_cfg_cmd_0_src_ram_type;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type ;
  output nvdla_bdma_cfg_cmd_0_src_ram_type_T ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_T ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_R ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_C ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_X ;
  logic [13:0] nvdla_bdma_cfg_cmd_0_src_ram_type_S ;
  input nvdla_bdma_cfg_cmd_0_src_ram_type_R0 ;
  input nvdla_bdma_cfg_cmd_0_src_ram_type_C0 ;
  input nvdla_bdma_cfg_cmd_0_src_ram_type_X0 ;
  output [13:0] nvdla_bdma_cfg_cmd_0_src_ram_type_S ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type;
  logic  nvdla_bdma_cfg_cmd_0_src_ram_type_T ;
  logic  nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL2 ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_t_flag ;
  logic nvdla_bdma_cfg_cmd_0_src_ram_type_r_flag ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_S = 826 ;
  logic nvdla_bdma_cfg_cmd_0_wren;
  logic nvdla_bdma_cfg_cmd_0_wren_T ;
  logic nvdla_bdma_cfg_cmd_0_wren_R ;
  logic nvdla_bdma_cfg_cmd_0_wren_C ;
  logic nvdla_bdma_cfg_cmd_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_cmd_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_out;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_high_0_out_S ;
  output [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8 ;
  output [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_T ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_T ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_R ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_C ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_high_0_v8_S ;
  input [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_R0 ;
  input [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_C0 ;
  input [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_X0 ;
  output [13:0] nvdla_bdma_cfg_dst_addr_high_0_v8_S ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8;
  logic [31:0]  nvdla_bdma_cfg_dst_addr_high_0_v8_T ;
  logic [31:0]  nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL1 ;
  logic [31:0]  nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL2 ;
  logic nvdla_bdma_cfg_dst_addr_high_0_v8_t_flag ;
  logic nvdla_bdma_cfg_dst_addr_high_0_v8_r_flag ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_S = 827 ;
  logic nvdla_bdma_cfg_dst_addr_high_0_wren;
  logic nvdla_bdma_cfg_dst_addr_high_0_wren_T ;
  logic nvdla_bdma_cfg_dst_addr_high_0_wren_R ;
  logic nvdla_bdma_cfg_dst_addr_high_0_wren_C ;
  logic nvdla_bdma_cfg_dst_addr_high_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_high_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_low_0_out;
  logic [31:0] nvdla_bdma_cfg_dst_addr_low_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_low_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_low_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_low_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_low_0_out_S ;
  output [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32 ;
  output [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_T ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_T ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_R ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_C ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_low_0_v32_S ;
  input [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_R0 ;
  input [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_C0 ;
  input [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_X0 ;
  output [13:0] nvdla_bdma_cfg_dst_addr_low_0_v32_S ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32;
  logic [26:0]  nvdla_bdma_cfg_dst_addr_low_0_v32_T ;
  logic [26:0]  nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL2 ;
  logic nvdla_bdma_cfg_dst_addr_low_0_v32_t_flag ;
  logic nvdla_bdma_cfg_dst_addr_low_0_v32_r_flag ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_S = 828 ;
  logic nvdla_bdma_cfg_dst_addr_low_0_wren;
  logic nvdla_bdma_cfg_dst_addr_low_0_wren_T ;
  logic nvdla_bdma_cfg_dst_addr_low_0_wren_R ;
  logic nvdla_bdma_cfg_dst_addr_low_0_wren_C ;
  logic nvdla_bdma_cfg_dst_addr_low_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_dst_addr_low_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_dst_line_0_out;
  logic [31:0] nvdla_bdma_cfg_dst_line_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_dst_line_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_dst_line_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_dst_line_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_dst_line_0_out_S ;
  output [26:0] nvdla_bdma_cfg_dst_line_0_stride;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride ;
  output [26:0] nvdla_bdma_cfg_dst_line_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_R ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_C ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_X ;
  logic [13:0] nvdla_bdma_cfg_dst_line_0_stride_S ;
  input [26:0] nvdla_bdma_cfg_dst_line_0_stride_R0 ;
  input [26:0] nvdla_bdma_cfg_dst_line_0_stride_C0 ;
  input [26:0] nvdla_bdma_cfg_dst_line_0_stride_X0 ;
  output [13:0] nvdla_bdma_cfg_dst_line_0_stride_S ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride;
  logic [26:0]  nvdla_bdma_cfg_dst_line_0_stride_T ;
  logic [26:0]  nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL2 ;
  logic nvdla_bdma_cfg_dst_line_0_stride_t_flag ;
  logic nvdla_bdma_cfg_dst_line_0_stride_r_flag ;
  assign nvdla_bdma_cfg_dst_line_0_stride_S = 829 ;
  logic nvdla_bdma_cfg_dst_line_0_wren;
  logic nvdla_bdma_cfg_dst_line_0_wren_T ;
  logic nvdla_bdma_cfg_dst_line_0_wren_R ;
  logic nvdla_bdma_cfg_dst_line_0_wren_C ;
  logic nvdla_bdma_cfg_dst_line_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_dst_line_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_dst_surf_0_out;
  logic [31:0] nvdla_bdma_cfg_dst_surf_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_dst_surf_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_dst_surf_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_dst_surf_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_dst_surf_0_out_S ;
  output [26:0] nvdla_bdma_cfg_dst_surf_0_stride;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride ;
  output [26:0] nvdla_bdma_cfg_dst_surf_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_R ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_C ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_X ;
  logic [13:0] nvdla_bdma_cfg_dst_surf_0_stride_S ;
  input [26:0] nvdla_bdma_cfg_dst_surf_0_stride_R0 ;
  input [26:0] nvdla_bdma_cfg_dst_surf_0_stride_C0 ;
  input [26:0] nvdla_bdma_cfg_dst_surf_0_stride_X0 ;
  output [13:0] nvdla_bdma_cfg_dst_surf_0_stride_S ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride;
  logic [26:0]  nvdla_bdma_cfg_dst_surf_0_stride_T ;
  logic [26:0]  nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL2 ;
  logic nvdla_bdma_cfg_dst_surf_0_stride_t_flag ;
  logic nvdla_bdma_cfg_dst_surf_0_stride_r_flag ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_S = 830 ;
  logic nvdla_bdma_cfg_dst_surf_0_wren;
  logic nvdla_bdma_cfg_dst_surf_0_wren_T ;
  logic nvdla_bdma_cfg_dst_surf_0_wren_R ;
  logic nvdla_bdma_cfg_dst_surf_0_wren_C ;
  logic nvdla_bdma_cfg_dst_surf_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_dst_surf_0_wren_S ;
  output nvdla_bdma_cfg_launch0_0_grp0_launch;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch ;
  output nvdla_bdma_cfg_launch0_0_grp0_launch_T ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_T ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_R ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_C ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_X ;
  logic [13:0] nvdla_bdma_cfg_launch0_0_grp0_launch_S ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_R0 ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_C0 ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_X0 ;
  output [13:0] nvdla_bdma_cfg_launch0_0_grp0_launch_S ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch;
  logic  nvdla_bdma_cfg_launch0_0_grp0_launch_T ;
  logic  nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL2 ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_t_flag ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_r_flag ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_S = 831 ;
  output nvdla_bdma_cfg_launch0_0_grp0_launch_trigger;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_trigger ;
  output nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C ;
  logic nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X ;
  logic [13:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_S ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R0 ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C0 ;
  input nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X0 ;
  output [13:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_S ;
  logic [31:0] nvdla_bdma_cfg_launch0_0_out;
  logic [31:0] nvdla_bdma_cfg_launch0_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_launch0_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_launch0_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_launch0_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_launch0_0_out_S ;
  logic nvdla_bdma_cfg_launch0_0_wren;
  logic nvdla_bdma_cfg_launch0_0_wren_T ;
  logic nvdla_bdma_cfg_launch0_0_wren_R ;
  logic nvdla_bdma_cfg_launch0_0_wren_C ;
  logic nvdla_bdma_cfg_launch0_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_launch0_0_wren_S ;
  output nvdla_bdma_cfg_launch1_0_grp1_launch;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch ;
  output nvdla_bdma_cfg_launch1_0_grp1_launch_T ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_T ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_R ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_C ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_X ;
  logic [13:0] nvdla_bdma_cfg_launch1_0_grp1_launch_S ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_R0 ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_C0 ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_X0 ;
  output [13:0] nvdla_bdma_cfg_launch1_0_grp1_launch_S ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch;
  logic  nvdla_bdma_cfg_launch1_0_grp1_launch_T ;
  logic  nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL2 ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_t_flag ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_r_flag ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_S = 832 ;
  output nvdla_bdma_cfg_launch1_0_grp1_launch_trigger;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_trigger ;
  output nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C ;
  logic nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X ;
  logic [13:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_S ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R0 ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C0 ;
  input nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X0 ;
  output [13:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_S ;
  logic [31:0] nvdla_bdma_cfg_launch1_0_out;
  logic [31:0] nvdla_bdma_cfg_launch1_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_launch1_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_launch1_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_launch1_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_launch1_0_out_S ;
  logic nvdla_bdma_cfg_launch1_0_wren;
  logic nvdla_bdma_cfg_launch1_0_wren_T ;
  logic nvdla_bdma_cfg_launch1_0_wren_R ;
  logic nvdla_bdma_cfg_launch1_0_wren_C ;
  logic nvdla_bdma_cfg_launch1_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_launch1_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_line_0_out;
  logic [31:0] nvdla_bdma_cfg_line_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_line_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_line_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_line_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_line_0_out_S ;
  output [12:0] nvdla_bdma_cfg_line_0_size;
  logic [12:0] nvdla_bdma_cfg_line_0_size ;
  output [12:0] nvdla_bdma_cfg_line_0_size_T ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_T ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_R ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_C ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_X ;
  logic [13:0] nvdla_bdma_cfg_line_0_size_S ;
  input [12:0] nvdla_bdma_cfg_line_0_size_R0 ;
  input [12:0] nvdla_bdma_cfg_line_0_size_C0 ;
  input [12:0] nvdla_bdma_cfg_line_0_size_X0 ;
  output [13:0] nvdla_bdma_cfg_line_0_size_S ;
  logic [12:0] nvdla_bdma_cfg_line_0_size;
  logic [12:0]  nvdla_bdma_cfg_line_0_size_T ;
  logic [12:0]  nvdla_bdma_cfg_line_0_size_PREV_VAL1 ;
  logic [12:0]  nvdla_bdma_cfg_line_0_size_PREV_VAL2 ;
  logic nvdla_bdma_cfg_line_0_size_t_flag ;
  logic nvdla_bdma_cfg_line_0_size_r_flag ;
  assign nvdla_bdma_cfg_line_0_size_S = 833 ;
  logic nvdla_bdma_cfg_line_0_wren;
  logic nvdla_bdma_cfg_line_0_wren_T ;
  logic nvdla_bdma_cfg_line_0_wren_R ;
  logic nvdla_bdma_cfg_line_0_wren_C ;
  logic nvdla_bdma_cfg_line_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_line_0_wren_S ;
  output [23:0] nvdla_bdma_cfg_line_repeat_0_number;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number ;
  output [23:0] nvdla_bdma_cfg_line_repeat_0_number_T ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_T ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_R ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_C ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_X ;
  logic [13:0] nvdla_bdma_cfg_line_repeat_0_number_S ;
  input [23:0] nvdla_bdma_cfg_line_repeat_0_number_R0 ;
  input [23:0] nvdla_bdma_cfg_line_repeat_0_number_C0 ;
  input [23:0] nvdla_bdma_cfg_line_repeat_0_number_X0 ;
  output [13:0] nvdla_bdma_cfg_line_repeat_0_number_S ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number;
  logic [23:0]  nvdla_bdma_cfg_line_repeat_0_number_T ;
  logic [23:0]  nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL1 ;
  logic [23:0]  nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL2 ;
  logic nvdla_bdma_cfg_line_repeat_0_number_t_flag ;
  logic nvdla_bdma_cfg_line_repeat_0_number_r_flag ;
  assign nvdla_bdma_cfg_line_repeat_0_number_S = 834 ;
  logic [31:0] nvdla_bdma_cfg_line_repeat_0_out;
  logic [31:0] nvdla_bdma_cfg_line_repeat_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_line_repeat_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_line_repeat_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_line_repeat_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_line_repeat_0_out_S ;
  logic nvdla_bdma_cfg_line_repeat_0_wren;
  logic nvdla_bdma_cfg_line_repeat_0_wren_T ;
  logic nvdla_bdma_cfg_line_repeat_0_wren_R ;
  logic nvdla_bdma_cfg_line_repeat_0_wren_C ;
  logic nvdla_bdma_cfg_line_repeat_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_line_repeat_0_wren_S ;
  output nvdla_bdma_cfg_op_0_en;
  logic nvdla_bdma_cfg_op_0_en ;
  output nvdla_bdma_cfg_op_0_en_T ;
  logic nvdla_bdma_cfg_op_0_en_T ;
  logic nvdla_bdma_cfg_op_0_en_R ;
  logic nvdla_bdma_cfg_op_0_en_C ;
  logic nvdla_bdma_cfg_op_0_en_X ;
  logic [13:0] nvdla_bdma_cfg_op_0_en_S ;
  input nvdla_bdma_cfg_op_0_en_R0 ;
  input nvdla_bdma_cfg_op_0_en_C0 ;
  input nvdla_bdma_cfg_op_0_en_X0 ;
  output [13:0] nvdla_bdma_cfg_op_0_en_S ;
  logic nvdla_bdma_cfg_op_0_en;
  logic  nvdla_bdma_cfg_op_0_en_T ;
  logic  nvdla_bdma_cfg_op_0_en_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_op_0_en_PREV_VAL2 ;
  logic nvdla_bdma_cfg_op_0_en_t_flag ;
  logic nvdla_bdma_cfg_op_0_en_r_flag ;
  assign nvdla_bdma_cfg_op_0_en_S = 835 ;
  output nvdla_bdma_cfg_op_0_en_trigger;
  logic nvdla_bdma_cfg_op_0_en_trigger ;
  output nvdla_bdma_cfg_op_0_en_trigger_T ;
  logic nvdla_bdma_cfg_op_0_en_trigger_T ;
  logic nvdla_bdma_cfg_op_0_en_trigger_R ;
  logic nvdla_bdma_cfg_op_0_en_trigger_C ;
  logic nvdla_bdma_cfg_op_0_en_trigger_X ;
  logic [13:0] nvdla_bdma_cfg_op_0_en_trigger_S ;
  input nvdla_bdma_cfg_op_0_en_trigger_R0 ;
  input nvdla_bdma_cfg_op_0_en_trigger_C0 ;
  input nvdla_bdma_cfg_op_0_en_trigger_X0 ;
  output [13:0] nvdla_bdma_cfg_op_0_en_trigger_S ;
  logic [31:0] nvdla_bdma_cfg_op_0_out;
  logic [31:0] nvdla_bdma_cfg_op_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_op_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_op_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_op_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_op_0_out_S ;
  logic nvdla_bdma_cfg_op_0_wren;
  logic nvdla_bdma_cfg_op_0_wren_T ;
  logic nvdla_bdma_cfg_op_0_wren_R ;
  logic nvdla_bdma_cfg_op_0_wren_C ;
  logic nvdla_bdma_cfg_op_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_op_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_out;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_high_0_out_S ;
  output [31:0] nvdla_bdma_cfg_src_addr_high_0_v8;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8 ;
  output [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_T ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_T ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_R ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_C ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_high_0_v8_S ;
  input [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_R0 ;
  input [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_C0 ;
  input [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_X0 ;
  output [13:0] nvdla_bdma_cfg_src_addr_high_0_v8_S ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8;
  logic [31:0]  nvdla_bdma_cfg_src_addr_high_0_v8_T ;
  logic [31:0]  nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL1 ;
  logic [31:0]  nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL2 ;
  logic nvdla_bdma_cfg_src_addr_high_0_v8_t_flag ;
  logic nvdla_bdma_cfg_src_addr_high_0_v8_r_flag ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_S = 836 ;
  logic nvdla_bdma_cfg_src_addr_high_0_wren;
  logic nvdla_bdma_cfg_src_addr_high_0_wren_T ;
  logic nvdla_bdma_cfg_src_addr_high_0_wren_R ;
  logic nvdla_bdma_cfg_src_addr_high_0_wren_C ;
  logic nvdla_bdma_cfg_src_addr_high_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_high_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_src_addr_low_0_out;
  logic [31:0] nvdla_bdma_cfg_src_addr_low_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_src_addr_low_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_src_addr_low_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_src_addr_low_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_low_0_out_S ;
  output [26:0] nvdla_bdma_cfg_src_addr_low_0_v32;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32 ;
  output [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_T ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_T ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_R ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_C ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_low_0_v32_S ;
  input [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_R0 ;
  input [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_C0 ;
  input [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_X0 ;
  output [13:0] nvdla_bdma_cfg_src_addr_low_0_v32_S ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32;
  logic [26:0]  nvdla_bdma_cfg_src_addr_low_0_v32_T ;
  logic [26:0]  nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL2 ;
  logic nvdla_bdma_cfg_src_addr_low_0_v32_t_flag ;
  logic nvdla_bdma_cfg_src_addr_low_0_v32_r_flag ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_S = 837 ;
  logic nvdla_bdma_cfg_src_addr_low_0_wren;
  logic nvdla_bdma_cfg_src_addr_low_0_wren_T ;
  logic nvdla_bdma_cfg_src_addr_low_0_wren_R ;
  logic nvdla_bdma_cfg_src_addr_low_0_wren_C ;
  logic nvdla_bdma_cfg_src_addr_low_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_src_addr_low_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_src_line_0_out;
  logic [31:0] nvdla_bdma_cfg_src_line_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_src_line_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_src_line_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_src_line_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_src_line_0_out_S ;
  output [26:0] nvdla_bdma_cfg_src_line_0_stride;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride ;
  output [26:0] nvdla_bdma_cfg_src_line_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_R ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_C ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_X ;
  logic [13:0] nvdla_bdma_cfg_src_line_0_stride_S ;
  input [26:0] nvdla_bdma_cfg_src_line_0_stride_R0 ;
  input [26:0] nvdla_bdma_cfg_src_line_0_stride_C0 ;
  input [26:0] nvdla_bdma_cfg_src_line_0_stride_X0 ;
  output [13:0] nvdla_bdma_cfg_src_line_0_stride_S ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride;
  logic [26:0]  nvdla_bdma_cfg_src_line_0_stride_T ;
  logic [26:0]  nvdla_bdma_cfg_src_line_0_stride_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_src_line_0_stride_PREV_VAL2 ;
  logic nvdla_bdma_cfg_src_line_0_stride_t_flag ;
  logic nvdla_bdma_cfg_src_line_0_stride_r_flag ;
  assign nvdla_bdma_cfg_src_line_0_stride_S = 838 ;
  logic nvdla_bdma_cfg_src_line_0_wren;
  logic nvdla_bdma_cfg_src_line_0_wren_T ;
  logic nvdla_bdma_cfg_src_line_0_wren_R ;
  logic nvdla_bdma_cfg_src_line_0_wren_C ;
  logic nvdla_bdma_cfg_src_line_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_src_line_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_src_surf_0_out;
  logic [31:0] nvdla_bdma_cfg_src_surf_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_src_surf_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_src_surf_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_src_surf_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_src_surf_0_out_S ;
  output [26:0] nvdla_bdma_cfg_src_surf_0_stride;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride ;
  output [26:0] nvdla_bdma_cfg_src_surf_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_T ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_R ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_C ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_X ;
  logic [13:0] nvdla_bdma_cfg_src_surf_0_stride_S ;
  input [26:0] nvdla_bdma_cfg_src_surf_0_stride_R0 ;
  input [26:0] nvdla_bdma_cfg_src_surf_0_stride_C0 ;
  input [26:0] nvdla_bdma_cfg_src_surf_0_stride_X0 ;
  output [13:0] nvdla_bdma_cfg_src_surf_0_stride_S ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride;
  logic [26:0]  nvdla_bdma_cfg_src_surf_0_stride_T ;
  logic [26:0]  nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL1 ;
  logic [26:0]  nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL2 ;
  logic nvdla_bdma_cfg_src_surf_0_stride_t_flag ;
  logic nvdla_bdma_cfg_src_surf_0_stride_r_flag ;
  assign nvdla_bdma_cfg_src_surf_0_stride_S = 839 ;
  logic nvdla_bdma_cfg_src_surf_0_wren;
  logic nvdla_bdma_cfg_src_surf_0_wren_T ;
  logic nvdla_bdma_cfg_src_surf_0_wren_R ;
  logic nvdla_bdma_cfg_src_surf_0_wren_C ;
  logic nvdla_bdma_cfg_src_surf_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_src_surf_0_wren_S ;
  logic [31:0] nvdla_bdma_cfg_status_0_out;
  logic [31:0] nvdla_bdma_cfg_status_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_status_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_status_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_status_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_status_0_out_S ;
  output nvdla_bdma_cfg_status_0_stall_count_en;
  logic nvdla_bdma_cfg_status_0_stall_count_en ;
  output nvdla_bdma_cfg_status_0_stall_count_en_T ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_T ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_R ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_C ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_X ;
  logic [13:0] nvdla_bdma_cfg_status_0_stall_count_en_S ;
  input nvdla_bdma_cfg_status_0_stall_count_en_R0 ;
  input nvdla_bdma_cfg_status_0_stall_count_en_C0 ;
  input nvdla_bdma_cfg_status_0_stall_count_en_X0 ;
  output [13:0] nvdla_bdma_cfg_status_0_stall_count_en_S ;
  logic nvdla_bdma_cfg_status_0_stall_count_en;
  logic  nvdla_bdma_cfg_status_0_stall_count_en_T ;
  logic  nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL1 ;
  logic  nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL2 ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_t_flag ;
  logic nvdla_bdma_cfg_status_0_stall_count_en_r_flag ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_S = 840 ;
  logic nvdla_bdma_cfg_status_0_wren;
  logic nvdla_bdma_cfg_status_0_wren_T ;
  logic nvdla_bdma_cfg_status_0_wren_R ;
  logic nvdla_bdma_cfg_status_0_wren_C ;
  logic nvdla_bdma_cfg_status_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_status_0_wren_S ;
  output [23:0] nvdla_bdma_cfg_surf_repeat_0_number;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number ;
  output [23:0] nvdla_bdma_cfg_surf_repeat_0_number_T ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_T ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_R ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_C ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_X ;
  logic [13:0] nvdla_bdma_cfg_surf_repeat_0_number_S ;
  input [23:0] nvdla_bdma_cfg_surf_repeat_0_number_R0 ;
  input [23:0] nvdla_bdma_cfg_surf_repeat_0_number_C0 ;
  input [23:0] nvdla_bdma_cfg_surf_repeat_0_number_X0 ;
  output [13:0] nvdla_bdma_cfg_surf_repeat_0_number_S ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number;
  logic [23:0]  nvdla_bdma_cfg_surf_repeat_0_number_T ;
  logic [23:0]  nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL1 ;
  logic [23:0]  nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL2 ;
  logic nvdla_bdma_cfg_surf_repeat_0_number_t_flag ;
  logic nvdla_bdma_cfg_surf_repeat_0_number_r_flag ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_S = 841 ;
  logic [31:0] nvdla_bdma_cfg_surf_repeat_0_out;
  logic [31:0] nvdla_bdma_cfg_surf_repeat_0_out_T ;
  logic [31:0] nvdla_bdma_cfg_surf_repeat_0_out_R ;
  logic [31:0] nvdla_bdma_cfg_surf_repeat_0_out_C ;
  logic [31:0] nvdla_bdma_cfg_surf_repeat_0_out_X ;
  logic [13:0] nvdla_bdma_cfg_surf_repeat_0_out_S ;
  logic nvdla_bdma_cfg_surf_repeat_0_wren;
  logic nvdla_bdma_cfg_surf_repeat_0_wren_T ;
  logic nvdla_bdma_cfg_surf_repeat_0_wren_R ;
  logic nvdla_bdma_cfg_surf_repeat_0_wren_C ;
  logic nvdla_bdma_cfg_surf_repeat_0_wren_X ;
  logic [13:0] nvdla_bdma_cfg_surf_repeat_0_wren_S ;
  input [7:0] nvdla_bdma_status_0_free_slot;
  input [7:0] nvdla_bdma_status_0_free_slot_T ;
  input [13:0] nvdla_bdma_status_0_free_slot_S ;
  output [7:0] nvdla_bdma_status_0_free_slot_R ;
  output [7:0] nvdla_bdma_status_0_free_slot_X ;
  output [7:0] nvdla_bdma_status_0_free_slot_C ;
  input nvdla_bdma_status_0_grp0_busy;
  input nvdla_bdma_status_0_grp0_busy_T ;
  input [13:0] nvdla_bdma_status_0_grp0_busy_S ;
  output nvdla_bdma_status_0_grp0_busy_R ;
  output nvdla_bdma_status_0_grp0_busy_X ;
  output nvdla_bdma_status_0_grp0_busy_C ;
  input nvdla_bdma_status_0_grp1_busy;
  input nvdla_bdma_status_0_grp1_busy_T ;
  input [13:0] nvdla_bdma_status_0_grp1_busy_S ;
  output nvdla_bdma_status_0_grp1_busy_R ;
  output nvdla_bdma_status_0_grp1_busy_X ;
  output nvdla_bdma_status_0_grp1_busy_C ;
  input nvdla_bdma_status_0_idle;
  input nvdla_bdma_status_0_idle_T ;
  input [13:0] nvdla_bdma_status_0_idle_S ;
  output nvdla_bdma_status_0_idle_R ;
  output nvdla_bdma_status_0_idle_X ;
  output nvdla_bdma_status_0_idle_C ;
  logic [10:0] nvdla_bdma_status_0_out;
  logic [10:0] nvdla_bdma_status_0_out_T ;
  logic [10:0] nvdla_bdma_status_0_out_R ;
  logic [10:0] nvdla_bdma_status_0_out_C ;
  logic [10:0] nvdla_bdma_status_0_out_X ;
  logic [13:0] nvdla_bdma_status_0_out_S ;
  input [31:0] nvdla_bdma_status_grp0_read_stall_0_count;
  input [31:0] nvdla_bdma_status_grp0_read_stall_0_count_T ;
  input [13:0] nvdla_bdma_status_grp0_read_stall_0_count_S ;
  output [31:0] nvdla_bdma_status_grp0_read_stall_0_count_R ;
  output [31:0] nvdla_bdma_status_grp0_read_stall_0_count_X ;
  output [31:0] nvdla_bdma_status_grp0_read_stall_0_count_C ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_out;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_out_T ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_out_R ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_out_C ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_out_X ;
  logic [13:0] nvdla_bdma_status_grp0_read_stall_0_out_S ;
  input [31:0] nvdla_bdma_status_grp0_write_stall_0_count;
  input [31:0] nvdla_bdma_status_grp0_write_stall_0_count_T ;
  input [13:0] nvdla_bdma_status_grp0_write_stall_0_count_S ;
  output [31:0] nvdla_bdma_status_grp0_write_stall_0_count_R ;
  output [31:0] nvdla_bdma_status_grp0_write_stall_0_count_X ;
  output [31:0] nvdla_bdma_status_grp0_write_stall_0_count_C ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_out;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_out_T ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_out_R ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_out_C ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_out_X ;
  logic [13:0] nvdla_bdma_status_grp0_write_stall_0_out_S ;
  input [31:0] nvdla_bdma_status_grp1_read_stall_0_count;
  input [31:0] nvdla_bdma_status_grp1_read_stall_0_count_T ;
  input [13:0] nvdla_bdma_status_grp1_read_stall_0_count_S ;
  output [31:0] nvdla_bdma_status_grp1_read_stall_0_count_R ;
  output [31:0] nvdla_bdma_status_grp1_read_stall_0_count_X ;
  output [31:0] nvdla_bdma_status_grp1_read_stall_0_count_C ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_out;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_out_T ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_out_R ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_out_C ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_out_X ;
  logic [13:0] nvdla_bdma_status_grp1_read_stall_0_out_S ;
  input [31:0] nvdla_bdma_status_grp1_write_stall_0_count;
  input [31:0] nvdla_bdma_status_grp1_write_stall_0_count_T ;
  input [13:0] nvdla_bdma_status_grp1_write_stall_0_count_S ;
  output [31:0] nvdla_bdma_status_grp1_write_stall_0_count_R ;
  output [31:0] nvdla_bdma_status_grp1_write_stall_0_count_X ;
  output [31:0] nvdla_bdma_status_grp1_write_stall_0_count_C ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_out;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_out_T ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_out_R ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_out_C ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_out_X ;
  logic [13:0] nvdla_bdma_status_grp1_write_stall_0_out_S ;
  input nvdla_core_clk;
  input nvdla_core_clk_T ;
  input [13:0] nvdla_core_clk_S ;
  output nvdla_core_clk_R ;
  output nvdla_core_clk_X ;
  output nvdla_core_clk_C ;
  input nvdla_core_rstn;
  input nvdla_core_rstn_T ;
  input [13:0] nvdla_core_rstn_S ;
  output nvdla_core_rstn_R ;
  output nvdla_core_rstn_X ;
  output nvdla_core_rstn_C ;
  input [11:0] reg_offset;
  input [11:0] reg_offset_T ;
  input [13:0] reg_offset_S ;
  output [11:0] reg_offset_R ;
  output [11:0] reg_offset_X ;
  output [11:0] reg_offset_C ;
  logic [11:0] reg_offset_rd_int;
  logic [11:0] reg_offset_rd_int_T ;
  logic [11:0] reg_offset_rd_int_R ;
  logic [11:0] reg_offset_rd_int_C ;
  logic [11:0] reg_offset_rd_int_X ;
  logic [13:0] reg_offset_rd_int_S ;
  logic [31:0] reg_offset_wr;
  logic [31:0] reg_offset_wr_T ;
  logic [31:0] reg_offset_wr_R ;
  logic [31:0] reg_offset_wr_C ;
  logic [31:0] reg_offset_wr_X ;
  logic [13:0] reg_offset_wr_S ;
  output [31:0] reg_rd_data;
  logic [31:0] reg_rd_data ;
  output [31:0] reg_rd_data_T ;
  logic [31:0] reg_rd_data_T ;
  logic [31:0] reg_rd_data_R ;
  logic [31:0] reg_rd_data_C ;
  logic [31:0] reg_rd_data_X ;
  logic [13:0] reg_rd_data_S ;
  input [31:0] reg_rd_data_R0 ;
  input [31:0] reg_rd_data_C0 ;
  input [31:0] reg_rd_data_X0 ;
  output [13:0] reg_rd_data_S ;
  input [31:0] reg_wr_data;
  input [31:0] reg_wr_data_T ;
  input [13:0] reg_wr_data_S ;
  output [31:0] reg_wr_data_R ;
  output [31:0] reg_wr_data_X ;
  output [31:0] reg_wr_data_C ;
  input reg_wr_en;
  input reg_wr_en_T ;
  input [13:0] reg_wr_en_S ;
  output reg_wr_en_R ;
  output reg_wr_en_X ;
  output reg_wr_en_C ;
  assign nvdla_bdma_cfg_cmd_0_wren = _017_ & reg_wr_en;
  assign nvdla_bdma_cfg_cmd_0_wren_S = 0 ;
  logic [0:0] _017__C0 ;
  logic [0:0] _017__R0 ;
  logic [0:0] _017__X0 ;
  logic [0:0] reg_wr_en_C0 ;
  logic [0:0] reg_wr_en_R0 ;
  logic [0:0] reg_wr_en_X0 ;
  assign nvdla_bdma_cfg_cmd_0_wren_T = _017__T | reg_wr_en_T ;
  assign _017__C0 = nvdla_bdma_cfg_cmd_0_wren_C ;
  assign _017__X0 = nvdla_bdma_cfg_cmd_0_wren_X ;
  assign reg_wr_en_C0 = nvdla_bdma_cfg_cmd_0_wren_C ;
  assign reg_wr_en_X0 = nvdla_bdma_cfg_cmd_0_wren_X ;
  assign _017__R0 = ( nvdla_bdma_cfg_cmd_0_wren_R | nvdla_bdma_cfg_cmd_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R0 = ( nvdla_bdma_cfg_cmd_0_wren_R | nvdla_bdma_cfg_cmd_0_wren_C & _017__T ) & { 1{ _017_ != 0 }} ;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren = _018_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_S = 0 ;
  logic [0:0] _018__C0 ;
  logic [0:0] _018__R0 ;
  logic [0:0] _018__X0 ;
  logic [0:0] reg_wr_en_C1 ;
  logic [0:0] reg_wr_en_R1 ;
  logic [0:0] reg_wr_en_X1 ;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_T = _018__T | reg_wr_en_T ;
  assign _018__C0 = nvdla_bdma_cfg_dst_addr_high_0_wren_C ;
  assign _018__X0 = nvdla_bdma_cfg_dst_addr_high_0_wren_X ;
  assign reg_wr_en_C1 = nvdla_bdma_cfg_dst_addr_high_0_wren_C ;
  assign reg_wr_en_X1 = nvdla_bdma_cfg_dst_addr_high_0_wren_X ;
  assign _018__R0 = ( nvdla_bdma_cfg_dst_addr_high_0_wren_R | nvdla_bdma_cfg_dst_addr_high_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R1 = ( nvdla_bdma_cfg_dst_addr_high_0_wren_R | nvdla_bdma_cfg_dst_addr_high_0_wren_C & _018__T ) & { 1{ _018_ != 0 }} ;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren = _019_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_S = 0 ;
  logic [0:0] _019__C0 ;
  logic [0:0] _019__R0 ;
  logic [0:0] _019__X0 ;
  logic [0:0] reg_wr_en_C2 ;
  logic [0:0] reg_wr_en_R2 ;
  logic [0:0] reg_wr_en_X2 ;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_T = _019__T | reg_wr_en_T ;
  assign _019__C0 = nvdla_bdma_cfg_dst_addr_low_0_wren_C ;
  assign _019__X0 = nvdla_bdma_cfg_dst_addr_low_0_wren_X ;
  assign reg_wr_en_C2 = nvdla_bdma_cfg_dst_addr_low_0_wren_C ;
  assign reg_wr_en_X2 = nvdla_bdma_cfg_dst_addr_low_0_wren_X ;
  assign _019__R0 = ( nvdla_bdma_cfg_dst_addr_low_0_wren_R | nvdla_bdma_cfg_dst_addr_low_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R2 = ( nvdla_bdma_cfg_dst_addr_low_0_wren_R | nvdla_bdma_cfg_dst_addr_low_0_wren_C & _019__T ) & { 1{ _019_ != 0 }} ;
  assign nvdla_bdma_cfg_dst_line_0_wren = _020_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_line_0_wren_S = 0 ;
  logic [0:0] _020__C0 ;
  logic [0:0] _020__R0 ;
  logic [0:0] _020__X0 ;
  logic [0:0] reg_wr_en_C3 ;
  logic [0:0] reg_wr_en_R3 ;
  logic [0:0] reg_wr_en_X3 ;
  assign nvdla_bdma_cfg_dst_line_0_wren_T = _020__T | reg_wr_en_T ;
  assign _020__C0 = nvdla_bdma_cfg_dst_line_0_wren_C ;
  assign _020__X0 = nvdla_bdma_cfg_dst_line_0_wren_X ;
  assign reg_wr_en_C3 = nvdla_bdma_cfg_dst_line_0_wren_C ;
  assign reg_wr_en_X3 = nvdla_bdma_cfg_dst_line_0_wren_X ;
  assign _020__R0 = ( nvdla_bdma_cfg_dst_line_0_wren_R | nvdla_bdma_cfg_dst_line_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R3 = ( nvdla_bdma_cfg_dst_line_0_wren_R | nvdla_bdma_cfg_dst_line_0_wren_C & _020__T ) & { 1{ _020_ != 0 }} ;
  assign nvdla_bdma_cfg_dst_surf_0_wren = _021_ & reg_wr_en;
  assign nvdla_bdma_cfg_dst_surf_0_wren_S = 0 ;
  logic [0:0] _021__C0 ;
  logic [0:0] _021__R0 ;
  logic [0:0] _021__X0 ;
  logic [0:0] reg_wr_en_C4 ;
  logic [0:0] reg_wr_en_R4 ;
  logic [0:0] reg_wr_en_X4 ;
  assign nvdla_bdma_cfg_dst_surf_0_wren_T = _021__T | reg_wr_en_T ;
  assign _021__C0 = nvdla_bdma_cfg_dst_surf_0_wren_C ;
  assign _021__X0 = nvdla_bdma_cfg_dst_surf_0_wren_X ;
  assign reg_wr_en_C4 = nvdla_bdma_cfg_dst_surf_0_wren_C ;
  assign reg_wr_en_X4 = nvdla_bdma_cfg_dst_surf_0_wren_X ;
  assign _021__R0 = ( nvdla_bdma_cfg_dst_surf_0_wren_R | nvdla_bdma_cfg_dst_surf_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R4 = ( nvdla_bdma_cfg_dst_surf_0_wren_R | nvdla_bdma_cfg_dst_surf_0_wren_C & _021__T ) & { 1{ _021_ != 0 }} ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger = _022_ & reg_wr_en;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_S = 0 ;
  logic [0:0] _022__C0 ;
  logic [0:0] _022__R0 ;
  logic [0:0] _022__X0 ;
  logic [0:0] reg_wr_en_C5 ;
  logic [0:0] reg_wr_en_R5 ;
  logic [0:0] reg_wr_en_X5 ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T = _022__T | reg_wr_en_T ;
  assign _022__C0 = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C ;
  assign _022__X0 = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X ;
  assign reg_wr_en_C5 = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C ;
  assign reg_wr_en_X5 = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X ;
  assign _022__R0 = ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R | nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R5 = ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R | nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C & _022__T ) & { 1{ _022_ != 0 }} ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger = _023_ & reg_wr_en;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_S = 0 ;
  logic [0:0] _023__C0 ;
  logic [0:0] _023__R0 ;
  logic [0:0] _023__X0 ;
  logic [0:0] reg_wr_en_C6 ;
  logic [0:0] reg_wr_en_R6 ;
  logic [0:0] reg_wr_en_X6 ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T = _023__T | reg_wr_en_T ;
  assign _023__C0 = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C ;
  assign _023__X0 = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X ;
  assign reg_wr_en_C6 = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C ;
  assign reg_wr_en_X6 = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X ;
  assign _023__R0 = ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R | nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R6 = ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R | nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C & _023__T ) & { 1{ _023_ != 0 }} ;
  assign nvdla_bdma_cfg_line_0_wren = _024_ & reg_wr_en;
  assign nvdla_bdma_cfg_line_0_wren_S = 0 ;
  logic [0:0] _024__C0 ;
  logic [0:0] _024__R0 ;
  logic [0:0] _024__X0 ;
  logic [0:0] reg_wr_en_C7 ;
  logic [0:0] reg_wr_en_R7 ;
  logic [0:0] reg_wr_en_X7 ;
  assign nvdla_bdma_cfg_line_0_wren_T = _024__T | reg_wr_en_T ;
  assign _024__C0 = nvdla_bdma_cfg_line_0_wren_C ;
  assign _024__X0 = nvdla_bdma_cfg_line_0_wren_X ;
  assign reg_wr_en_C7 = nvdla_bdma_cfg_line_0_wren_C ;
  assign reg_wr_en_X7 = nvdla_bdma_cfg_line_0_wren_X ;
  assign _024__R0 = ( nvdla_bdma_cfg_line_0_wren_R | nvdla_bdma_cfg_line_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R7 = ( nvdla_bdma_cfg_line_0_wren_R | nvdla_bdma_cfg_line_0_wren_C & _024__T ) & { 1{ _024_ != 0 }} ;
  assign nvdla_bdma_cfg_line_repeat_0_wren = _025_ & reg_wr_en;
  assign nvdla_bdma_cfg_line_repeat_0_wren_S = 0 ;
  logic [0:0] _025__C0 ;
  logic [0:0] _025__R0 ;
  logic [0:0] _025__X0 ;
  logic [0:0] reg_wr_en_C8 ;
  logic [0:0] reg_wr_en_R8 ;
  logic [0:0] reg_wr_en_X8 ;
  assign nvdla_bdma_cfg_line_repeat_0_wren_T = _025__T | reg_wr_en_T ;
  assign _025__C0 = nvdla_bdma_cfg_line_repeat_0_wren_C ;
  assign _025__X0 = nvdla_bdma_cfg_line_repeat_0_wren_X ;
  assign reg_wr_en_C8 = nvdla_bdma_cfg_line_repeat_0_wren_C ;
  assign reg_wr_en_X8 = nvdla_bdma_cfg_line_repeat_0_wren_X ;
  assign _025__R0 = ( nvdla_bdma_cfg_line_repeat_0_wren_R | nvdla_bdma_cfg_line_repeat_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R8 = ( nvdla_bdma_cfg_line_repeat_0_wren_R | nvdla_bdma_cfg_line_repeat_0_wren_C & _025__T ) & { 1{ _025_ != 0 }} ;
  assign nvdla_bdma_cfg_op_0_en_trigger = _026_ & reg_wr_en;
  assign nvdla_bdma_cfg_op_0_en_trigger_S = 0 ;
  logic [0:0] _026__C0 ;
  logic [0:0] _026__R0 ;
  logic [0:0] _026__X0 ;
  logic [0:0] reg_wr_en_C9 ;
  logic [0:0] reg_wr_en_R9 ;
  logic [0:0] reg_wr_en_X9 ;
  assign nvdla_bdma_cfg_op_0_en_trigger_T = _026__T | reg_wr_en_T ;
  assign _026__C0 = nvdla_bdma_cfg_op_0_en_trigger_C ;
  assign _026__X0 = nvdla_bdma_cfg_op_0_en_trigger_X ;
  assign reg_wr_en_C9 = nvdla_bdma_cfg_op_0_en_trigger_C ;
  assign reg_wr_en_X9 = nvdla_bdma_cfg_op_0_en_trigger_X ;
  assign _026__R0 = ( nvdla_bdma_cfg_op_0_en_trigger_R | nvdla_bdma_cfg_op_0_en_trigger_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R9 = ( nvdla_bdma_cfg_op_0_en_trigger_R | nvdla_bdma_cfg_op_0_en_trigger_C & _026__T ) & { 1{ _026_ != 0 }} ;
  assign nvdla_bdma_cfg_src_addr_high_0_wren = _027_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_addr_high_0_wren_S = 0 ;
  logic [0:0] _027__C0 ;
  logic [0:0] _027__R0 ;
  logic [0:0] _027__X0 ;
  logic [0:0] reg_wr_en_C10 ;
  logic [0:0] reg_wr_en_R10 ;
  logic [0:0] reg_wr_en_X10 ;
  assign nvdla_bdma_cfg_src_addr_high_0_wren_T = _027__T | reg_wr_en_T ;
  assign _027__C0 = nvdla_bdma_cfg_src_addr_high_0_wren_C ;
  assign _027__X0 = nvdla_bdma_cfg_src_addr_high_0_wren_X ;
  assign reg_wr_en_C10 = nvdla_bdma_cfg_src_addr_high_0_wren_C ;
  assign reg_wr_en_X10 = nvdla_bdma_cfg_src_addr_high_0_wren_X ;
  assign _027__R0 = ( nvdla_bdma_cfg_src_addr_high_0_wren_R | nvdla_bdma_cfg_src_addr_high_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R10 = ( nvdla_bdma_cfg_src_addr_high_0_wren_R | nvdla_bdma_cfg_src_addr_high_0_wren_C & _027__T ) & { 1{ _027_ != 0 }} ;
  assign nvdla_bdma_cfg_src_addr_low_0_wren = _028_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_addr_low_0_wren_S = 0 ;
  logic [0:0] _028__C0 ;
  logic [0:0] _028__R0 ;
  logic [0:0] _028__X0 ;
  logic [0:0] reg_wr_en_C11 ;
  logic [0:0] reg_wr_en_R11 ;
  logic [0:0] reg_wr_en_X11 ;
  assign nvdla_bdma_cfg_src_addr_low_0_wren_T = _028__T | reg_wr_en_T ;
  assign _028__C0 = nvdla_bdma_cfg_src_addr_low_0_wren_C ;
  assign _028__X0 = nvdla_bdma_cfg_src_addr_low_0_wren_X ;
  assign reg_wr_en_C11 = nvdla_bdma_cfg_src_addr_low_0_wren_C ;
  assign reg_wr_en_X11 = nvdla_bdma_cfg_src_addr_low_0_wren_X ;
  assign _028__R0 = ( nvdla_bdma_cfg_src_addr_low_0_wren_R | nvdla_bdma_cfg_src_addr_low_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R11 = ( nvdla_bdma_cfg_src_addr_low_0_wren_R | nvdla_bdma_cfg_src_addr_low_0_wren_C & _028__T ) & { 1{ _028_ != 0 }} ;
  assign nvdla_bdma_cfg_src_line_0_wren = _029_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_line_0_wren_S = 0 ;
  logic [0:0] _029__C0 ;
  logic [0:0] _029__R0 ;
  logic [0:0] _029__X0 ;
  logic [0:0] reg_wr_en_C12 ;
  logic [0:0] reg_wr_en_R12 ;
  logic [0:0] reg_wr_en_X12 ;
  assign nvdla_bdma_cfg_src_line_0_wren_T = _029__T | reg_wr_en_T ;
  assign _029__C0 = nvdla_bdma_cfg_src_line_0_wren_C ;
  assign _029__X0 = nvdla_bdma_cfg_src_line_0_wren_X ;
  assign reg_wr_en_C12 = nvdla_bdma_cfg_src_line_0_wren_C ;
  assign reg_wr_en_X12 = nvdla_bdma_cfg_src_line_0_wren_X ;
  assign _029__R0 = ( nvdla_bdma_cfg_src_line_0_wren_R | nvdla_bdma_cfg_src_line_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R12 = ( nvdla_bdma_cfg_src_line_0_wren_R | nvdla_bdma_cfg_src_line_0_wren_C & _029__T ) & { 1{ _029_ != 0 }} ;
  assign nvdla_bdma_cfg_src_surf_0_wren = _030_ & reg_wr_en;
  assign nvdla_bdma_cfg_src_surf_0_wren_S = 0 ;
  logic [0:0] _030__C0 ;
  logic [0:0] _030__R0 ;
  logic [0:0] _030__X0 ;
  logic [0:0] reg_wr_en_C13 ;
  logic [0:0] reg_wr_en_R13 ;
  logic [0:0] reg_wr_en_X13 ;
  assign nvdla_bdma_cfg_src_surf_0_wren_T = _030__T | reg_wr_en_T ;
  assign _030__C0 = nvdla_bdma_cfg_src_surf_0_wren_C ;
  assign _030__X0 = nvdla_bdma_cfg_src_surf_0_wren_X ;
  assign reg_wr_en_C13 = nvdla_bdma_cfg_src_surf_0_wren_C ;
  assign reg_wr_en_X13 = nvdla_bdma_cfg_src_surf_0_wren_X ;
  assign _030__R0 = ( nvdla_bdma_cfg_src_surf_0_wren_R | nvdla_bdma_cfg_src_surf_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R13 = ( nvdla_bdma_cfg_src_surf_0_wren_R | nvdla_bdma_cfg_src_surf_0_wren_C & _030__T ) & { 1{ _030_ != 0 }} ;
  assign nvdla_bdma_cfg_status_0_wren = _031_ & reg_wr_en;
  assign nvdla_bdma_cfg_status_0_wren_S = 0 ;
  logic [0:0] _031__C0 ;
  logic [0:0] _031__R0 ;
  logic [0:0] _031__X0 ;
  logic [0:0] reg_wr_en_C14 ;
  logic [0:0] reg_wr_en_R14 ;
  logic [0:0] reg_wr_en_X14 ;
  assign nvdla_bdma_cfg_status_0_wren_T = _031__T | reg_wr_en_T ;
  assign _031__C0 = nvdla_bdma_cfg_status_0_wren_C ;
  assign _031__X0 = nvdla_bdma_cfg_status_0_wren_X ;
  assign reg_wr_en_C14 = nvdla_bdma_cfg_status_0_wren_C ;
  assign reg_wr_en_X14 = nvdla_bdma_cfg_status_0_wren_X ;
  assign _031__R0 = ( nvdla_bdma_cfg_status_0_wren_R | nvdla_bdma_cfg_status_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R14 = ( nvdla_bdma_cfg_status_0_wren_R | nvdla_bdma_cfg_status_0_wren_C & _031__T ) & { 1{ _031_ != 0 }} ;
  assign nvdla_bdma_cfg_surf_repeat_0_wren = _032_ & reg_wr_en;
  assign nvdla_bdma_cfg_surf_repeat_0_wren_S = 0 ;
  logic [0:0] _032__C0 ;
  logic [0:0] _032__R0 ;
  logic [0:0] _032__X0 ;
  logic [0:0] reg_wr_en_C15 ;
  logic [0:0] reg_wr_en_R15 ;
  logic [0:0] reg_wr_en_X15 ;
  assign nvdla_bdma_cfg_surf_repeat_0_wren_T = _032__T | reg_wr_en_T ;
  assign _032__C0 = nvdla_bdma_cfg_surf_repeat_0_wren_C ;
  assign _032__X0 = nvdla_bdma_cfg_surf_repeat_0_wren_X ;
  assign reg_wr_en_C15 = nvdla_bdma_cfg_surf_repeat_0_wren_C ;
  assign reg_wr_en_X15 = nvdla_bdma_cfg_surf_repeat_0_wren_X ;
  assign _032__R0 = ( nvdla_bdma_cfg_surf_repeat_0_wren_R | nvdla_bdma_cfg_surf_repeat_0_wren_C & reg_wr_en_T ) & { 1{ reg_wr_en != 0 }} ;
  assign reg_wr_en_R15 = ( nvdla_bdma_cfg_surf_repeat_0_wren_R | nvdla_bdma_cfg_surf_repeat_0_wren_C & _032__T ) & { 1{ _032_ != 0 }} ;
  assign _017_ = reg_offset == 5'b10100;
  assign _017__S = 0 ;
  logic [11:0] reg_offset_C0 ;
  logic [11:0] reg_offset_R0 ;
  logic [11:0] reg_offset_X0 ;
  assign _017__T = | reg_offset_T ;
  assign reg_offset_C0 = { 12{ _017__C }} ;
  assign reg_offset_R0 = { 12{ _017__R }} ;
  assign reg_offset_X0 = { 12{ _017__X }} ;
  assign _018_ = reg_offset == 4'b1100;
  assign _018__S = 0 ;
  logic [11:0] reg_offset_C1 ;
  logic [11:0] reg_offset_R1 ;
  logic [11:0] reg_offset_X1 ;
  assign _018__T = | reg_offset_T ;
  assign reg_offset_C1 = { 12{ _018__C }} ;
  assign reg_offset_R1 = { 12{ _018__R }} ;
  assign reg_offset_X1 = { 12{ _018__X }} ;
  assign _019_ = reg_offset == 4'b1000;
  assign _019__S = 0 ;
  logic [11:0] reg_offset_C2 ;
  logic [11:0] reg_offset_R2 ;
  logic [11:0] reg_offset_X2 ;
  assign _019__T = | reg_offset_T ;
  assign reg_offset_C2 = { 12{ _019__C }} ;
  assign reg_offset_R2 = { 12{ _019__R }} ;
  assign reg_offset_X2 = { 12{ _019__X }} ;
  assign _020_ = reg_offset == 6'b100000;
  assign _020__S = 0 ;
  logic [11:0] reg_offset_C3 ;
  logic [11:0] reg_offset_R3 ;
  logic [11:0] reg_offset_X3 ;
  assign _020__T = | reg_offset_T ;
  assign reg_offset_C3 = { 12{ _020__C }} ;
  assign reg_offset_R3 = { 12{ _020__R }} ;
  assign reg_offset_X3 = { 12{ _020__X }} ;
  assign _021_ = reg_offset == 6'b101100;
  assign _021__S = 0 ;
  logic [11:0] reg_offset_C4 ;
  logic [11:0] reg_offset_R4 ;
  logic [11:0] reg_offset_X4 ;
  assign _021__T = | reg_offset_T ;
  assign reg_offset_C4 = { 12{ _021__C }} ;
  assign reg_offset_R4 = { 12{ _021__R }} ;
  assign reg_offset_X4 = { 12{ _021__X }} ;
  assign _022_ = reg_offset == 6'b110100;
  assign _022__S = 0 ;
  logic [11:0] reg_offset_C5 ;
  logic [11:0] reg_offset_R5 ;
  logic [11:0] reg_offset_X5 ;
  assign _022__T = | reg_offset_T ;
  assign reg_offset_C5 = { 12{ _022__C }} ;
  assign reg_offset_R5 = { 12{ _022__R }} ;
  assign reg_offset_X5 = { 12{ _022__X }} ;
  assign _023_ = reg_offset == 6'b111000;
  assign _023__S = 0 ;
  logic [11:0] reg_offset_C6 ;
  logic [11:0] reg_offset_R6 ;
  logic [11:0] reg_offset_X6 ;
  assign _023__T = | reg_offset_T ;
  assign reg_offset_C6 = { 12{ _023__C }} ;
  assign reg_offset_R6 = { 12{ _023__R }} ;
  assign reg_offset_X6 = { 12{ _023__X }} ;
  assign _024_ = reg_offset == 5'b10000;
  assign _024__S = 0 ;
  logic [11:0] reg_offset_C7 ;
  logic [11:0] reg_offset_R7 ;
  logic [11:0] reg_offset_X7 ;
  assign _024__T = | reg_offset_T ;
  assign reg_offset_C7 = { 12{ _024__C }} ;
  assign reg_offset_R7 = { 12{ _024__R }} ;
  assign reg_offset_X7 = { 12{ _024__X }} ;
  assign _025_ = reg_offset == 5'b11000;
  assign _025__S = 0 ;
  logic [11:0] reg_offset_C8 ;
  logic [11:0] reg_offset_R8 ;
  logic [11:0] reg_offset_X8 ;
  assign _025__T = | reg_offset_T ;
  assign reg_offset_C8 = { 12{ _025__C }} ;
  assign reg_offset_R8 = { 12{ _025__R }} ;
  assign reg_offset_X8 = { 12{ _025__X }} ;
  assign _026_ = reg_offset == 6'b110000;
  assign _026__S = 0 ;
  logic [11:0] reg_offset_C9 ;
  logic [11:0] reg_offset_R9 ;
  logic [11:0] reg_offset_X9 ;
  assign _026__T = | reg_offset_T ;
  assign reg_offset_C9 = { 12{ _026__C }} ;
  assign reg_offset_R9 = { 12{ _026__R }} ;
  assign reg_offset_X9 = { 12{ _026__X }} ;
  assign _027_ = reg_offset == 3'b100;
  assign _027__S = 0 ;
  logic [11:0] reg_offset_C10 ;
  logic [11:0] reg_offset_R10 ;
  logic [11:0] reg_offset_X10 ;
  assign _027__T = | reg_offset_T ;
  assign reg_offset_C10 = { 12{ _027__C }} ;
  assign reg_offset_R10 = { 12{ _027__R }} ;
  assign reg_offset_X10 = { 12{ _027__X }} ;
  logic [31:0] fangyuan0;
  logic [31:0] fangyuan0_T ;
  logic [31:0] fangyuan0_R ;
  logic [31:0] fangyuan0_C ;
  logic [31:0] fangyuan0_X ;
  assign fangyuan0 = { 20'b00000000000000000000, reg_offset };
  assign fangyuan0_T = {  20'h0 , reg_offset_T  };
  logic [13:0] fangyuan0_S ;
  assign fangyuan0_S = 0 ;
  logic [11:0] reg_offset_R11 ;
  logic [11:0] reg_offset_X11 ;
  logic [11:0] reg_offset_C11 ;
  assign reg_offset_R11 = fangyuan0_R [11:0] ;
  assign reg_offset_X11 = fangyuan0_X [11:0] ;
  assign reg_offset_C11 = fangyuan0_C [11:0] ;

  assign _028_ = ! fangyuan0;
  logic [31:0] fangyuan0_C0 ;
  logic [31:0] fangyuan0_R0 ;
  logic [31:0] fangyuan0_X0 ;
  assign _028__T = | fangyuan0_T ;
  assign fangyuan0_C0 = { 32{ _028__C }} ;
  assign fangyuan0_X0 = { 32{ _028__X }} ;
  assign fangyuan0_R0 = { 32{ _028__R }} ;
  assign _028__S = 0 ;
  assign _029_ = reg_offset == 5'b11100;
  assign _029__S = 0 ;
  logic [11:0] reg_offset_C12 ;
  logic [11:0] reg_offset_R12 ;
  logic [11:0] reg_offset_X12 ;
  assign _029__T = | reg_offset_T ;
  assign reg_offset_C12 = { 12{ _029__C }} ;
  assign reg_offset_R12 = { 12{ _029__R }} ;
  assign reg_offset_X12 = { 12{ _029__X }} ;
  assign _030_ = reg_offset == 6'b101000;
  assign _030__S = 0 ;
  logic [11:0] reg_offset_C13 ;
  logic [11:0] reg_offset_R13 ;
  logic [11:0] reg_offset_X13 ;
  assign _030__T = | reg_offset_T ;
  assign reg_offset_C13 = { 12{ _030__C }} ;
  assign reg_offset_R13 = { 12{ _030__R }} ;
  assign reg_offset_X13 = { 12{ _030__X }} ;
  assign _031_ = reg_offset == 6'b111100;
  assign _031__S = 0 ;
  logic [11:0] reg_offset_C14 ;
  logic [11:0] reg_offset_R14 ;
  logic [11:0] reg_offset_X14 ;
  assign _031__T = | reg_offset_T ;
  assign reg_offset_C14 = { 12{ _031__C }} ;
  assign reg_offset_R14 = { 12{ _031__R }} ;
  assign reg_offset_X14 = { 12{ _031__X }} ;
  assign _032_ = reg_offset == 6'b100100;
  assign _032__S = 0 ;
  logic [11:0] reg_offset_C15 ;
  logic [11:0] reg_offset_R15 ;
  logic [11:0] reg_offset_X15 ;
  assign _032__T = | reg_offset_T ;
  assign reg_offset_C15 = { 12{ _032__C }} ;
  assign reg_offset_R15 = { 12{ _032__R }} ;
  assign reg_offset_X15 = { 12{ _032__X }} ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_cmd_0_dst_ram_type <= 1'b0;
    else
      nvdla_bdma_cfg_cmd_0_dst_ram_type <= _000_;
  logic [0:0] _000__X0 ;
  logic [0:0] _000__R0 ;
  logic [0:0] _000__C0 ;
  assign _000__X0 = { 1{ nvdla_bdma_cfg_cmd_0_dst_ram_type_S != _000__S }} ;
  assign _000__R0 = 0 ;
  assign _000__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_dst_ram_type_T 		<= !nvdla_core_rstn ? 0 : ( _000__T & _000__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_dst_ram_type_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_cmd_0_dst_ram_type_t_flag ? 1 : | _000__T & ( | _000__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_dst_ram_type_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_cmd_0_dst_ram_type_r_flag ? 1 : nvdla_bdma_cfg_cmd_0_dst_ram_type_t_flag ? 0 : ( | nvdla_bdma_cfg_cmd_0_dst_ram_type_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_cmd_0_src_ram_type <= 1'b0;
    else
      nvdla_bdma_cfg_cmd_0_src_ram_type <= _001_;
  logic [0:0] _001__X0 ;
  logic [0:0] _001__R0 ;
  logic [0:0] _001__C0 ;
  assign _001__X0 = { 1{ nvdla_bdma_cfg_cmd_0_src_ram_type_S != _001__S }} ;
  assign _001__R0 = 0 ;
  assign _001__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_src_ram_type_T 		<= !nvdla_core_rstn ? 0 : ( _001__T & _001__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_src_ram_type_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_cmd_0_src_ram_type_t_flag ? 1 : | _001__T & ( | _001__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_cmd_0_src_ram_type_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_cmd_0_src_ram_type_r_flag ? 1 : nvdla_bdma_cfg_cmd_0_src_ram_type_t_flag ? 0 : ( | nvdla_bdma_cfg_cmd_0_src_ram_type_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_addr_high_0_v8 <= 32'd0;
    else
      nvdla_bdma_cfg_dst_addr_high_0_v8 <= _002_;
  logic [31:0] _002__X0 ;
  logic [31:0] _002__R0 ;
  logic [31:0] _002__C0 ;
  assign _002__X0 = { 32{ nvdla_bdma_cfg_dst_addr_high_0_v8_S != _002__S }} ;
  assign _002__R0 = 0 ;
  assign _002__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_high_0_v8_T 		<= !nvdla_core_rstn ? 0 : ( _002__T & _002__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_high_0_v8_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_addr_high_0_v8_t_flag ? 1 : | _002__T & ( | _002__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_high_0_v8_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_addr_high_0_v8_r_flag ? 1 : nvdla_bdma_cfg_dst_addr_high_0_v8_t_flag ? 0 : ( | nvdla_bdma_cfg_dst_addr_high_0_v8_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_addr_low_0_v32 <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_addr_low_0_v32 <= _003_;
  logic [26:0] _003__X0 ;
  logic [26:0] _003__R0 ;
  logic [26:0] _003__C0 ;
  assign _003__X0 = { 27{ nvdla_bdma_cfg_dst_addr_low_0_v32_S != _003__S }} ;
  assign _003__R0 = 0 ;
  assign _003__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_low_0_v32_T 		<= !nvdla_core_rstn ? 0 : ( _003__T & _003__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_low_0_v32_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_addr_low_0_v32_t_flag ? 1 : | _003__T & ( | _003__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_addr_low_0_v32_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_addr_low_0_v32_r_flag ? 1 : nvdla_bdma_cfg_dst_addr_low_0_v32_t_flag ? 0 : ( | nvdla_bdma_cfg_dst_addr_low_0_v32_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_line_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_line_0_stride <= _004_;
  logic [26:0] _004__X0 ;
  logic [26:0] _004__R0 ;
  logic [26:0] _004__C0 ;
  assign _004__X0 = { 27{ nvdla_bdma_cfg_dst_line_0_stride_S != _004__S }} ;
  assign _004__R0 = 0 ;
  assign _004__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_line_0_stride_T 		<= !nvdla_core_rstn ? 0 : ( _004__T & _004__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_line_0_stride_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_line_0_stride_t_flag ? 1 : | _004__T & ( | _004__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_line_0_stride_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_line_0_stride_r_flag ? 1 : nvdla_bdma_cfg_dst_line_0_stride_t_flag ? 0 : ( | nvdla_bdma_cfg_dst_line_0_stride_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_dst_surf_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_dst_surf_0_stride <= _005_;
  logic [26:0] _005__X0 ;
  logic [26:0] _005__R0 ;
  logic [26:0] _005__C0 ;
  assign _005__X0 = { 27{ nvdla_bdma_cfg_dst_surf_0_stride_S != _005__S }} ;
  assign _005__R0 = 0 ;
  assign _005__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_surf_0_stride_T 		<= !nvdla_core_rstn ? 0 : ( _005__T & _005__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_surf_0_stride_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_surf_0_stride_t_flag ? 1 : | _005__T & ( | _005__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_dst_surf_0_stride_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_dst_surf_0_stride_r_flag ? 1 : nvdla_bdma_cfg_dst_surf_0_stride_t_flag ? 0 : ( | nvdla_bdma_cfg_dst_surf_0_stride_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_launch0_0_grp0_launch <= 1'b0;
    else
      nvdla_bdma_cfg_launch0_0_grp0_launch <= _006_;
  logic [0:0] _006__X0 ;
  logic [0:0] _006__R0 ;
  logic [0:0] _006__C0 ;
  assign _006__X0 = { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_S != _006__S }} ;
  assign _006__R0 = 0 ;
  assign _006__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch0_0_grp0_launch_T 		<= !nvdla_core_rstn ? 0 : ( _006__T & _006__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch0_0_grp0_launch_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_launch0_0_grp0_launch_t_flag ? 1 : | _006__T & ( | _006__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch0_0_grp0_launch_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_launch0_0_grp0_launch_r_flag ? 1 : nvdla_bdma_cfg_launch0_0_grp0_launch_t_flag ? 0 : ( | nvdla_bdma_cfg_launch0_0_grp0_launch_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_launch1_0_grp1_launch <= 1'b0;
    else
      nvdla_bdma_cfg_launch1_0_grp1_launch <= _007_;
  logic [0:0] _007__X0 ;
  logic [0:0] _007__R0 ;
  logic [0:0] _007__C0 ;
  assign _007__X0 = { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_S != _007__S }} ;
  assign _007__R0 = 0 ;
  assign _007__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch1_0_grp1_launch_T 		<= !nvdla_core_rstn ? 0 : ( _007__T & _007__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch1_0_grp1_launch_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_launch1_0_grp1_launch_t_flag ? 1 : | _007__T & ( | _007__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_launch1_0_grp1_launch_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_launch1_0_grp1_launch_r_flag ? 1 : nvdla_bdma_cfg_launch1_0_grp1_launch_t_flag ? 0 : ( | nvdla_bdma_cfg_launch1_0_grp1_launch_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_line_0_size <= 13'b0000000000000;
    else
      nvdla_bdma_cfg_line_0_size <= _008_;
  logic [12:0] _008__X0 ;
  logic [12:0] _008__R0 ;
  logic [12:0] _008__C0 ;
  assign _008__X0 = { 13{ nvdla_bdma_cfg_line_0_size_S != _008__S }} ;
  assign _008__R0 = 0 ;
  assign _008__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_0_size_T 		<= !nvdla_core_rstn ? 0 : ( _008__T & _008__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_0_size_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_line_0_size_t_flag ? 1 : | _008__T & ( | _008__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_0_size_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_line_0_size_r_flag ? 1 : nvdla_bdma_cfg_line_0_size_t_flag ? 0 : ( | nvdla_bdma_cfg_line_0_size_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_line_repeat_0_number <= 24'b000000000000000000000000;
    else
      nvdla_bdma_cfg_line_repeat_0_number <= _009_;
  logic [23:0] _009__X0 ;
  logic [23:0] _009__R0 ;
  logic [23:0] _009__C0 ;
  assign _009__X0 = { 24{ nvdla_bdma_cfg_line_repeat_0_number_S != _009__S }} ;
  assign _009__R0 = 0 ;
  assign _009__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_repeat_0_number_T 		<= !nvdla_core_rstn ? 0 : ( _009__T & _009__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_repeat_0_number_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_line_repeat_0_number_t_flag ? 1 : | _009__T & ( | _009__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_line_repeat_0_number_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_line_repeat_0_number_r_flag ? 1 : nvdla_bdma_cfg_line_repeat_0_number_t_flag ? 0 : ( | nvdla_bdma_cfg_line_repeat_0_number_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_op_0_en <= 1'b0;
    else
      nvdla_bdma_cfg_op_0_en <= _010_;
  logic [0:0] _010__X0 ;
  logic [0:0] _010__R0 ;
  logic [0:0] _010__C0 ;
  assign _010__X0 = { 1{ nvdla_bdma_cfg_op_0_en_S != _010__S }} ;
  assign _010__R0 = 0 ;
  assign _010__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_op_0_en_T 		<= !nvdla_core_rstn ? 0 : ( _010__T & _010__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_op_0_en_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_op_0_en_t_flag ? 1 : | _010__T & ( | _010__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_op_0_en_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_op_0_en_r_flag ? 1 : nvdla_bdma_cfg_op_0_en_t_flag ? 0 : ( | nvdla_bdma_cfg_op_0_en_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_addr_high_0_v8 <= 32'd0;
    else
      nvdla_bdma_cfg_src_addr_high_0_v8 <= _011_;
  logic [31:0] _011__X0 ;
  logic [31:0] _011__R0 ;
  logic [31:0] _011__C0 ;
  assign _011__X0 = { 32{ nvdla_bdma_cfg_src_addr_high_0_v8_S != _011__S }} ;
  assign _011__R0 = 0 ;
  assign _011__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_high_0_v8_T 		<= !nvdla_core_rstn ? 0 : ( _011__T & _011__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_high_0_v8_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_addr_high_0_v8_t_flag ? 1 : | _011__T & ( | _011__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_high_0_v8_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_addr_high_0_v8_r_flag ? 1 : nvdla_bdma_cfg_src_addr_high_0_v8_t_flag ? 0 : ( | nvdla_bdma_cfg_src_addr_high_0_v8_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_addr_low_0_v32 <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_addr_low_0_v32 <= _012_;
  logic [26:0] _012__X0 ;
  logic [26:0] _012__R0 ;
  logic [26:0] _012__C0 ;
  assign _012__X0 = { 27{ nvdla_bdma_cfg_src_addr_low_0_v32_S != _012__S }} ;
  assign _012__R0 = 0 ;
  assign _012__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_low_0_v32_T 		<= !nvdla_core_rstn ? 0 : ( _012__T & _012__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_low_0_v32_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_addr_low_0_v32_t_flag ? 1 : | _012__T & ( | _012__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_addr_low_0_v32_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_addr_low_0_v32_r_flag ? 1 : nvdla_bdma_cfg_src_addr_low_0_v32_t_flag ? 0 : ( | nvdla_bdma_cfg_src_addr_low_0_v32_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_line_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_line_0_stride <= _013_;
  logic [26:0] _013__X0 ;
  logic [26:0] _013__R0 ;
  logic [26:0] _013__C0 ;
  assign _013__X0 = { 27{ nvdla_bdma_cfg_src_line_0_stride_S != _013__S }} ;
  assign _013__R0 = 0 ;
  assign _013__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_line_0_stride_T 		<= !nvdla_core_rstn ? 0 : ( _013__T & _013__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_line_0_stride_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_line_0_stride_t_flag ? 1 : | _013__T & ( | _013__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_line_0_stride_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_line_0_stride_r_flag ? 1 : nvdla_bdma_cfg_src_line_0_stride_t_flag ? 0 : ( | nvdla_bdma_cfg_src_line_0_stride_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_src_surf_0_stride <= 27'b000000000000000000000000000;
    else
      nvdla_bdma_cfg_src_surf_0_stride <= _014_;
  logic [26:0] _014__X0 ;
  logic [26:0] _014__R0 ;
  logic [26:0] _014__C0 ;
  assign _014__X0 = { 27{ nvdla_bdma_cfg_src_surf_0_stride_S != _014__S }} ;
  assign _014__R0 = 0 ;
  assign _014__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_surf_0_stride_T 		<= !nvdla_core_rstn ? 0 : ( _014__T & _014__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_surf_0_stride_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_surf_0_stride_t_flag ? 1 : | _014__T & ( | _014__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_src_surf_0_stride_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_src_surf_0_stride_r_flag ? 1 : nvdla_bdma_cfg_src_surf_0_stride_t_flag ? 0 : ( | nvdla_bdma_cfg_src_surf_0_stride_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_status_0_stall_count_en <= 1'b0;
    else
      nvdla_bdma_cfg_status_0_stall_count_en <= _015_;
  logic [0:0] _015__X0 ;
  logic [0:0] _015__R0 ;
  logic [0:0] _015__C0 ;
  assign _015__X0 = { 1{ nvdla_bdma_cfg_status_0_stall_count_en_S != _015__S }} ;
  assign _015__R0 = 0 ;
  assign _015__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_status_0_stall_count_en_T 		<= !nvdla_core_rstn ? 0 : ( _015__T & _015__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_status_0_stall_count_en_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_status_0_stall_count_en_t_flag ? 1 : | _015__T & ( | _015__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_status_0_stall_count_en_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_status_0_stall_count_en_r_flag ? 1 : nvdla_bdma_cfg_status_0_stall_count_en_t_flag ? 0 : ( | nvdla_bdma_cfg_status_0_stall_count_en_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      nvdla_bdma_cfg_surf_repeat_0_number <= 24'b000000000000000000000000;
    else
      nvdla_bdma_cfg_surf_repeat_0_number <= _016_;
  logic [23:0] _016__X0 ;
  logic [23:0] _016__R0 ;
  logic [23:0] _016__C0 ;
  assign _016__X0 = { 24{ nvdla_bdma_cfg_surf_repeat_0_number_S != _016__S }} ;
  assign _016__R0 = 0 ;
  assign _016__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_surf_repeat_0_number_T 		<= !nvdla_core_rstn ? 0 : ( _016__T & _016__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_surf_repeat_0_number_t_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_surf_repeat_0_number_t_flag ? 1 : | _016__T & ( | _016__X0 );
  always @( posedge nvdla_core_clk )
      nvdla_bdma_cfg_surf_repeat_0_number_r_flag 	<= !nvdla_core_rstn ? 0 : nvdla_bdma_cfg_surf_repeat_0_number_r_flag ? 1 : nvdla_bdma_cfg_surf_repeat_0_number_t_flag ? 0 : ( | nvdla_bdma_cfg_surf_repeat_0_number_R ) ;
  assign _016_ = nvdla_bdma_cfg_surf_repeat_0_wren ? reg_wr_data[23:0] : nvdla_bdma_cfg_surf_repeat_0_number;
  logic [0:0] nvdla_bdma_cfg_surf_repeat_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_surf_repeat_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_surf_repeat_0_wren_X0 ;
  assign nvdla_bdma_cfg_surf_repeat_0_wren_C0 = | _016__C ;
  assign nvdla_bdma_cfg_surf_repeat_0_wren_X0 = | _016__X ;
  assign _016__T = nvdla_bdma_cfg_surf_repeat_0_wren ? ( { 24{ nvdla_bdma_cfg_surf_repeat_0_wren_T  }} | reg_wr_data_T [23:0] ) : ( { 24{ nvdla_bdma_cfg_surf_repeat_0_wren_T  }} | nvdla_bdma_cfg_surf_repeat_0_number_T );
  assign _016__S = nvdla_bdma_cfg_surf_repeat_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_surf_repeat_0_number_S ;
  assign nvdla_bdma_cfg_surf_repeat_0_wren_R0 = ( | (_016__R | ( _016__C & ( { 24{ nvdla_bdma_cfg_surf_repeat_0_wren }} & reg_wr_data_T [23:0] | { 24{ !nvdla_bdma_cfg_surf_repeat_0_wren }} & nvdla_bdma_cfg_surf_repeat_0_number_T )))) && reg_wr_data[23:0] != nvdla_bdma_cfg_surf_repeat_0_number ;
  logic [31:0] reg_wr_data_C0 ;
  logic [31:0] reg_wr_data_R0 ;
  logic [31:0] reg_wr_data_X0 ;
  assign reg_wr_data_C0 [23:0] = { 24{ nvdla_bdma_cfg_surf_repeat_0_wren }} ;
  assign reg_wr_data_R0 [23:0] = { 24{ nvdla_bdma_cfg_surf_repeat_0_wren }} & ( _016__R | ( { 24{ nvdla_bdma_cfg_surf_repeat_0_wren_T  }} & _016__C ));
  assign reg_wr_data_X0 [23:0] = { 24{ nvdla_bdma_cfg_surf_repeat_0_wren }} & _016__X ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_C1 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_R1 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_X1 ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_C1 = { 24{ !nvdla_bdma_cfg_surf_repeat_0_wren }} ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_R1 = { 24{ !nvdla_bdma_cfg_surf_repeat_0_wren }} & ( _016__R | ( { 24{ nvdla_bdma_cfg_surf_repeat_0_wren_T  }} & _016__C ));
  assign nvdla_bdma_cfg_surf_repeat_0_number_X1 = { 24{ !nvdla_bdma_cfg_surf_repeat_0_wren }} & _016__X ;
  assign _015_ = nvdla_bdma_cfg_status_0_wren ? reg_wr_data[0] : nvdla_bdma_cfg_status_0_stall_count_en;
  logic [0:0] nvdla_bdma_cfg_status_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_status_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_status_0_wren_X0 ;
  assign nvdla_bdma_cfg_status_0_wren_C0 = | _015__C ;
  assign nvdla_bdma_cfg_status_0_wren_X0 = | _015__X ;
  assign _015__T = nvdla_bdma_cfg_status_0_wren ? ( { 1{ nvdla_bdma_cfg_status_0_wren_T  }} | reg_wr_data_T [0] ) : ( { 1{ nvdla_bdma_cfg_status_0_wren_T  }} | nvdla_bdma_cfg_status_0_stall_count_en_T );
  assign _015__S = nvdla_bdma_cfg_status_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_status_0_stall_count_en_S ;
  assign nvdla_bdma_cfg_status_0_wren_R0 = ( | (_015__R | ( _015__C & ( { 1{ nvdla_bdma_cfg_status_0_wren }} & reg_wr_data_T [0] | { 1{ !nvdla_bdma_cfg_status_0_wren }} & nvdla_bdma_cfg_status_0_stall_count_en_T )))) && reg_wr_data[0] != nvdla_bdma_cfg_status_0_stall_count_en ;
  assign { reg_wr_data_R0 [31:24] } = 0;
  assign { reg_wr_data_X0 [31:24] } = 0;
  assign { reg_wr_data_C0 [31:24] } = 0;
  logic [31:0] reg_wr_data_C1 ;
  logic [31:0] reg_wr_data_R1 ;
  logic [31:0] reg_wr_data_X1 ;
  assign reg_wr_data_C1 [0] = { 1{ nvdla_bdma_cfg_status_0_wren }} ;
  assign reg_wr_data_R1 [0] = { 1{ nvdla_bdma_cfg_status_0_wren }} & ( _015__R | ( { 1{ nvdla_bdma_cfg_status_0_wren_T  }} & _015__C ));
  assign reg_wr_data_X1 [0] = { 1{ nvdla_bdma_cfg_status_0_wren }} & _015__X ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_C1 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_R1 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_X1 ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_C1 = { 1{ !nvdla_bdma_cfg_status_0_wren }} ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_R1 = { 1{ !nvdla_bdma_cfg_status_0_wren }} & ( _015__R | ( { 1{ nvdla_bdma_cfg_status_0_wren_T  }} & _015__C ));
  assign nvdla_bdma_cfg_status_0_stall_count_en_X1 = { 1{ !nvdla_bdma_cfg_status_0_wren }} & _015__X ;
  assign _014_ = nvdla_bdma_cfg_src_surf_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_surf_0_stride;
  logic [0:0] nvdla_bdma_cfg_src_surf_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_src_surf_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_src_surf_0_wren_X0 ;
  assign nvdla_bdma_cfg_src_surf_0_wren_C0 = | _014__C ;
  assign nvdla_bdma_cfg_src_surf_0_wren_X0 = | _014__X ;
  assign _014__T = nvdla_bdma_cfg_src_surf_0_wren ? ( { 27{ nvdla_bdma_cfg_src_surf_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_src_surf_0_wren_T  }} | nvdla_bdma_cfg_src_surf_0_stride_T );
  assign _014__S = nvdla_bdma_cfg_src_surf_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_src_surf_0_stride_S ;
  assign nvdla_bdma_cfg_src_surf_0_wren_R0 = ( | (_014__R | ( _014__C & ( { 27{ nvdla_bdma_cfg_src_surf_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_src_surf_0_wren }} & nvdla_bdma_cfg_src_surf_0_stride_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_src_surf_0_stride ;
  assign reg_wr_data_C1 [31:5] = { 27{ nvdla_bdma_cfg_src_surf_0_wren }} ;
  assign reg_wr_data_R1 [31:5] = { 27{ nvdla_bdma_cfg_src_surf_0_wren }} & ( _014__R | ( { 27{ nvdla_bdma_cfg_src_surf_0_wren_T  }} & _014__C ));
  assign reg_wr_data_X1 [31:5] = { 27{ nvdla_bdma_cfg_src_surf_0_wren }} & _014__X ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_C1 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_R1 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_X1 ;
  assign nvdla_bdma_cfg_src_surf_0_stride_C1 = { 27{ !nvdla_bdma_cfg_src_surf_0_wren }} ;
  assign nvdla_bdma_cfg_src_surf_0_stride_R1 = { 27{ !nvdla_bdma_cfg_src_surf_0_wren }} & ( _014__R | ( { 27{ nvdla_bdma_cfg_src_surf_0_wren_T  }} & _014__C ));
  assign nvdla_bdma_cfg_src_surf_0_stride_X1 = { 27{ !nvdla_bdma_cfg_src_surf_0_wren }} & _014__X ;
  assign _013_ = nvdla_bdma_cfg_src_line_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_line_0_stride;
  logic [0:0] nvdla_bdma_cfg_src_line_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_src_line_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_src_line_0_wren_X0 ;
  assign nvdla_bdma_cfg_src_line_0_wren_C0 = | _013__C ;
  assign nvdla_bdma_cfg_src_line_0_wren_X0 = | _013__X ;
  assign _013__T = nvdla_bdma_cfg_src_line_0_wren ? ( { 27{ nvdla_bdma_cfg_src_line_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_src_line_0_wren_T  }} | nvdla_bdma_cfg_src_line_0_stride_T );
  assign _013__S = nvdla_bdma_cfg_src_line_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_src_line_0_stride_S ;
  assign nvdla_bdma_cfg_src_line_0_wren_R0 = ( | (_013__R | ( _013__C & ( { 27{ nvdla_bdma_cfg_src_line_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_src_line_0_wren }} & nvdla_bdma_cfg_src_line_0_stride_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_src_line_0_stride ;
  assign { reg_wr_data_R1 [1], reg_wr_data_R1 [2], reg_wr_data_R1 [3], reg_wr_data_R1 [4] } = 0;
  assign { reg_wr_data_X1 [1], reg_wr_data_X1 [2], reg_wr_data_X1 [3], reg_wr_data_X1 [4] } = 0;
  assign { reg_wr_data_C1 [1], reg_wr_data_C1 [2], reg_wr_data_C1 [3], reg_wr_data_C1 [4] } = 0;
  logic [31:0] reg_wr_data_C2 ;
  logic [31:0] reg_wr_data_R2 ;
  logic [31:0] reg_wr_data_X2 ;
  assign reg_wr_data_C2 [31:5] = { 27{ nvdla_bdma_cfg_src_line_0_wren }} ;
  assign reg_wr_data_R2 [31:5] = { 27{ nvdla_bdma_cfg_src_line_0_wren }} & ( _013__R | ( { 27{ nvdla_bdma_cfg_src_line_0_wren_T  }} & _013__C ));
  assign reg_wr_data_X2 [31:5] = { 27{ nvdla_bdma_cfg_src_line_0_wren }} & _013__X ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_C1 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_R1 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_X1 ;
  assign nvdla_bdma_cfg_src_line_0_stride_C1 = { 27{ !nvdla_bdma_cfg_src_line_0_wren }} ;
  assign nvdla_bdma_cfg_src_line_0_stride_R1 = { 27{ !nvdla_bdma_cfg_src_line_0_wren }} & ( _013__R | ( { 27{ nvdla_bdma_cfg_src_line_0_wren_T  }} & _013__C ));
  assign nvdla_bdma_cfg_src_line_0_stride_X1 = { 27{ !nvdla_bdma_cfg_src_line_0_wren }} & _013__X ;
  assign _012_ = nvdla_bdma_cfg_src_addr_low_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_src_addr_low_0_v32;
  logic [0:0] nvdla_bdma_cfg_src_addr_low_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_src_addr_low_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_src_addr_low_0_wren_X0 ;
  assign nvdla_bdma_cfg_src_addr_low_0_wren_C0 = | _012__C ;
  assign nvdla_bdma_cfg_src_addr_low_0_wren_X0 = | _012__X ;
  assign _012__T = nvdla_bdma_cfg_src_addr_low_0_wren ? ( { 27{ nvdla_bdma_cfg_src_addr_low_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_src_addr_low_0_wren_T  }} | nvdla_bdma_cfg_src_addr_low_0_v32_T );
  assign _012__S = nvdla_bdma_cfg_src_addr_low_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_src_addr_low_0_v32_S ;
  assign nvdla_bdma_cfg_src_addr_low_0_wren_R0 = ( | (_012__R | ( _012__C & ( { 27{ nvdla_bdma_cfg_src_addr_low_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_src_addr_low_0_wren }} & nvdla_bdma_cfg_src_addr_low_0_v32_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_src_addr_low_0_v32 ;
  assign { reg_wr_data_R2 [0], reg_wr_data_R2 [1], reg_wr_data_R2 [2], reg_wr_data_R2 [3], reg_wr_data_R2 [4] } = 0;
  assign { reg_wr_data_X2 [0], reg_wr_data_X2 [1], reg_wr_data_X2 [2], reg_wr_data_X2 [3], reg_wr_data_X2 [4] } = 0;
  assign { reg_wr_data_C2 [0], reg_wr_data_C2 [1], reg_wr_data_C2 [2], reg_wr_data_C2 [3], reg_wr_data_C2 [4] } = 0;
  logic [31:0] reg_wr_data_C3 ;
  logic [31:0] reg_wr_data_R3 ;
  logic [31:0] reg_wr_data_X3 ;
  assign reg_wr_data_C3 [31:5] = { 27{ nvdla_bdma_cfg_src_addr_low_0_wren }} ;
  assign reg_wr_data_R3 [31:5] = { 27{ nvdla_bdma_cfg_src_addr_low_0_wren }} & ( _012__R | ( { 27{ nvdla_bdma_cfg_src_addr_low_0_wren_T  }} & _012__C ));
  assign reg_wr_data_X3 [31:5] = { 27{ nvdla_bdma_cfg_src_addr_low_0_wren }} & _012__X ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_C1 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_R1 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_X1 ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_C1 = { 27{ !nvdla_bdma_cfg_src_addr_low_0_wren }} ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_R1 = { 27{ !nvdla_bdma_cfg_src_addr_low_0_wren }} & ( _012__R | ( { 27{ nvdla_bdma_cfg_src_addr_low_0_wren_T  }} & _012__C ));
  assign nvdla_bdma_cfg_src_addr_low_0_v32_X1 = { 27{ !nvdla_bdma_cfg_src_addr_low_0_wren }} & _012__X ;
  assign _011_ = nvdla_bdma_cfg_src_addr_high_0_wren ? reg_wr_data : nvdla_bdma_cfg_src_addr_high_0_v8;
  logic [0:0] nvdla_bdma_cfg_src_addr_high_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_src_addr_high_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_src_addr_high_0_wren_X0 ;
  assign nvdla_bdma_cfg_src_addr_high_0_wren_C0 = | _011__C ;
  assign nvdla_bdma_cfg_src_addr_high_0_wren_X0 = | _011__X ;
  assign _011__T = nvdla_bdma_cfg_src_addr_high_0_wren ? ( { 32{ nvdla_bdma_cfg_src_addr_high_0_wren_T  }} | reg_wr_data_T ) : ( { 32{ nvdla_bdma_cfg_src_addr_high_0_wren_T  }} | nvdla_bdma_cfg_src_addr_high_0_v8_T );
  assign _011__S = nvdla_bdma_cfg_src_addr_high_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_src_addr_high_0_v8_S ;
  assign nvdla_bdma_cfg_src_addr_high_0_wren_R0 = ( | (_011__R | ( _011__C & ( { 32{ nvdla_bdma_cfg_src_addr_high_0_wren }} & reg_wr_data_T | { 32{ !nvdla_bdma_cfg_src_addr_high_0_wren }} & nvdla_bdma_cfg_src_addr_high_0_v8_T )))) && reg_wr_data != nvdla_bdma_cfg_src_addr_high_0_v8 ;
  assign { reg_wr_data_R3 [0], reg_wr_data_R3 [1], reg_wr_data_R3 [2], reg_wr_data_R3 [3], reg_wr_data_R3 [4] } = 0;
  assign { reg_wr_data_X3 [0], reg_wr_data_X3 [1], reg_wr_data_X3 [2], reg_wr_data_X3 [3], reg_wr_data_X3 [4] } = 0;
  assign { reg_wr_data_C3 [0], reg_wr_data_C3 [1], reg_wr_data_C3 [2], reg_wr_data_C3 [3], reg_wr_data_C3 [4] } = 0;
  logic [31:0] reg_wr_data_C4 ;
  logic [31:0] reg_wr_data_R4 ;
  logic [31:0] reg_wr_data_X4 ;
  assign reg_wr_data_C4 = { 32{ nvdla_bdma_cfg_src_addr_high_0_wren }} ;
  assign reg_wr_data_R4 = { 32{ nvdla_bdma_cfg_src_addr_high_0_wren }} & ( _011__R | ( { 32{ nvdla_bdma_cfg_src_addr_high_0_wren_T  }} & _011__C ));
  assign reg_wr_data_X4 = { 32{ nvdla_bdma_cfg_src_addr_high_0_wren }} & _011__X ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_C1 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_R1 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_X1 ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_C1 = { 32{ !nvdla_bdma_cfg_src_addr_high_0_wren }} ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_R1 = { 32{ !nvdla_bdma_cfg_src_addr_high_0_wren }} & ( _011__R | ( { 32{ nvdla_bdma_cfg_src_addr_high_0_wren_T  }} & _011__C ));
  assign nvdla_bdma_cfg_src_addr_high_0_v8_X1 = { 32{ !nvdla_bdma_cfg_src_addr_high_0_wren }} & _011__X ;
  assign _010_ = nvdla_bdma_cfg_op_0_en_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_op_0_en;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_C1 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_R1 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_X1 ;
  assign nvdla_bdma_cfg_op_0_en_trigger_C1 = | _010__C ;
  assign nvdla_bdma_cfg_op_0_en_trigger_X1 = | _010__X ;
  assign _010__T = nvdla_bdma_cfg_op_0_en_trigger ? ( { 1{ nvdla_bdma_cfg_op_0_en_trigger_T  }} | reg_wr_data_T [0] ) : ( { 1{ nvdla_bdma_cfg_op_0_en_trigger_T  }} | nvdla_bdma_cfg_op_0_en_T );
  assign _010__S = nvdla_bdma_cfg_op_0_en_trigger ? reg_wr_data_S : nvdla_bdma_cfg_op_0_en_S ;
  assign nvdla_bdma_cfg_op_0_en_trigger_R1 = ( | (_010__R | ( _010__C & ( { 1{ nvdla_bdma_cfg_op_0_en_trigger }} & reg_wr_data_T [0] | { 1{ !nvdla_bdma_cfg_op_0_en_trigger }} & nvdla_bdma_cfg_op_0_en_T )))) && reg_wr_data[0] != nvdla_bdma_cfg_op_0_en ;
  logic [31:0] reg_wr_data_C5 ;
  logic [31:0] reg_wr_data_R5 ;
  logic [31:0] reg_wr_data_X5 ;
  assign reg_wr_data_C5 [0] = { 1{ nvdla_bdma_cfg_op_0_en_trigger }} ;
  assign reg_wr_data_R5 [0] = { 1{ nvdla_bdma_cfg_op_0_en_trigger }} & ( _010__R | ( { 1{ nvdla_bdma_cfg_op_0_en_trigger_T  }} & _010__C ));
  assign reg_wr_data_X5 [0] = { 1{ nvdla_bdma_cfg_op_0_en_trigger }} & _010__X ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_C1 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_R1 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_X1 ;
  assign nvdla_bdma_cfg_op_0_en_C1 = { 1{ !nvdla_bdma_cfg_op_0_en_trigger }} ;
  assign nvdla_bdma_cfg_op_0_en_R1 = { 1{ !nvdla_bdma_cfg_op_0_en_trigger }} & ( _010__R | ( { 1{ nvdla_bdma_cfg_op_0_en_trigger_T  }} & _010__C ));
  assign nvdla_bdma_cfg_op_0_en_X1 = { 1{ !nvdla_bdma_cfg_op_0_en_trigger }} & _010__X ;
  assign _009_ = nvdla_bdma_cfg_line_repeat_0_wren ? reg_wr_data[23:0] : nvdla_bdma_cfg_line_repeat_0_number;
  logic [0:0] nvdla_bdma_cfg_line_repeat_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_line_repeat_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_line_repeat_0_wren_X0 ;
  assign nvdla_bdma_cfg_line_repeat_0_wren_C0 = | _009__C ;
  assign nvdla_bdma_cfg_line_repeat_0_wren_X0 = | _009__X ;
  assign _009__T = nvdla_bdma_cfg_line_repeat_0_wren ? ( { 24{ nvdla_bdma_cfg_line_repeat_0_wren_T  }} | reg_wr_data_T [23:0] ) : ( { 24{ nvdla_bdma_cfg_line_repeat_0_wren_T  }} | nvdla_bdma_cfg_line_repeat_0_number_T );
  assign _009__S = nvdla_bdma_cfg_line_repeat_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_line_repeat_0_number_S ;
  assign nvdla_bdma_cfg_line_repeat_0_wren_R0 = ( | (_009__R | ( _009__C & ( { 24{ nvdla_bdma_cfg_line_repeat_0_wren }} & reg_wr_data_T [23:0] | { 24{ !nvdla_bdma_cfg_line_repeat_0_wren }} & nvdla_bdma_cfg_line_repeat_0_number_T )))) && reg_wr_data[23:0] != nvdla_bdma_cfg_line_repeat_0_number ;
  assign { reg_wr_data_R5 [31:1] } = 0;
  assign { reg_wr_data_X5 [31:1] } = 0;
  assign { reg_wr_data_C5 [31:1] } = 0;
  logic [31:0] reg_wr_data_C6 ;
  logic [31:0] reg_wr_data_R6 ;
  logic [31:0] reg_wr_data_X6 ;
  assign reg_wr_data_C6 [23:0] = { 24{ nvdla_bdma_cfg_line_repeat_0_wren }} ;
  assign reg_wr_data_R6 [23:0] = { 24{ nvdla_bdma_cfg_line_repeat_0_wren }} & ( _009__R | ( { 24{ nvdla_bdma_cfg_line_repeat_0_wren_T  }} & _009__C ));
  assign reg_wr_data_X6 [23:0] = { 24{ nvdla_bdma_cfg_line_repeat_0_wren }} & _009__X ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_C1 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_R1 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_X1 ;
  assign nvdla_bdma_cfg_line_repeat_0_number_C1 = { 24{ !nvdla_bdma_cfg_line_repeat_0_wren }} ;
  assign nvdla_bdma_cfg_line_repeat_0_number_R1 = { 24{ !nvdla_bdma_cfg_line_repeat_0_wren }} & ( _009__R | ( { 24{ nvdla_bdma_cfg_line_repeat_0_wren_T  }} & _009__C ));
  assign nvdla_bdma_cfg_line_repeat_0_number_X1 = { 24{ !nvdla_bdma_cfg_line_repeat_0_wren }} & _009__X ;
  assign _008_ = nvdla_bdma_cfg_line_0_wren ? reg_wr_data[12:0] : nvdla_bdma_cfg_line_0_size;
  logic [0:0] nvdla_bdma_cfg_line_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_line_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_line_0_wren_X0 ;
  assign nvdla_bdma_cfg_line_0_wren_C0 = | _008__C ;
  assign nvdla_bdma_cfg_line_0_wren_X0 = | _008__X ;
  assign _008__T = nvdla_bdma_cfg_line_0_wren ? ( { 13{ nvdla_bdma_cfg_line_0_wren_T  }} | reg_wr_data_T [12:0] ) : ( { 13{ nvdla_bdma_cfg_line_0_wren_T  }} | nvdla_bdma_cfg_line_0_size_T );
  assign _008__S = nvdla_bdma_cfg_line_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_line_0_size_S ;
  assign nvdla_bdma_cfg_line_0_wren_R0 = ( | (_008__R | ( _008__C & ( { 13{ nvdla_bdma_cfg_line_0_wren }} & reg_wr_data_T [12:0] | { 13{ !nvdla_bdma_cfg_line_0_wren }} & nvdla_bdma_cfg_line_0_size_T )))) && reg_wr_data[12:0] != nvdla_bdma_cfg_line_0_size ;
  assign { reg_wr_data_R6 [31:24] } = 0;
  assign { reg_wr_data_X6 [31:24] } = 0;
  assign { reg_wr_data_C6 [31:24] } = 0;
  logic [31:0] reg_wr_data_C7 ;
  logic [31:0] reg_wr_data_R7 ;
  logic [31:0] reg_wr_data_X7 ;
  assign reg_wr_data_C7 [12:0] = { 13{ nvdla_bdma_cfg_line_0_wren }} ;
  assign reg_wr_data_R7 [12:0] = { 13{ nvdla_bdma_cfg_line_0_wren }} & ( _008__R | ( { 13{ nvdla_bdma_cfg_line_0_wren_T  }} & _008__C ));
  assign reg_wr_data_X7 [12:0] = { 13{ nvdla_bdma_cfg_line_0_wren }} & _008__X ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_C1 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_R1 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_X1 ;
  assign nvdla_bdma_cfg_line_0_size_C1 = { 13{ !nvdla_bdma_cfg_line_0_wren }} ;
  assign nvdla_bdma_cfg_line_0_size_R1 = { 13{ !nvdla_bdma_cfg_line_0_wren }} & ( _008__R | ( { 13{ nvdla_bdma_cfg_line_0_wren_T  }} & _008__C ));
  assign nvdla_bdma_cfg_line_0_size_X1 = { 13{ !nvdla_bdma_cfg_line_0_wren }} & _008__X ;
  assign _007_ = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_launch1_0_grp1_launch;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C1 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R1 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X1 ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C1 = | _007__C ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X1 = | _007__X ;
  assign _007__T = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger ? ( { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T  }} | reg_wr_data_T [0] ) : ( { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T  }} | nvdla_bdma_cfg_launch1_0_grp1_launch_T );
  assign _007__S = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger ? reg_wr_data_S : nvdla_bdma_cfg_launch1_0_grp1_launch_S ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R1 = ( | (_007__R | ( _007__C & ( { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & reg_wr_data_T [0] | { 1{ !nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & nvdla_bdma_cfg_launch1_0_grp1_launch_T )))) && reg_wr_data[0] != nvdla_bdma_cfg_launch1_0_grp1_launch ;
  assign { reg_wr_data_R7 [31:13] } = 0;
  assign { reg_wr_data_X7 [31:13] } = 0;
  assign { reg_wr_data_C7 [31:13] } = 0;
  logic [31:0] reg_wr_data_C8 ;
  logic [31:0] reg_wr_data_R8 ;
  logic [31:0] reg_wr_data_X8 ;
  assign reg_wr_data_C8 [0] = { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} ;
  assign reg_wr_data_R8 [0] = { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & ( _007__R | ( { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T  }} & _007__C ));
  assign reg_wr_data_X8 [0] = { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & _007__X ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_C1 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_R1 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_X1 ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_C1 = { 1{ !nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_R1 = { 1{ !nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & ( _007__R | ( { 1{ nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T  }} & _007__C ));
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_X1 = { 1{ !nvdla_bdma_cfg_launch1_0_grp1_launch_trigger }} & _007__X ;
  assign _006_ = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger ? reg_wr_data[0] : nvdla_bdma_cfg_launch0_0_grp0_launch;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C1 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R1 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X1 ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C1 = | _006__C ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X1 = | _006__X ;
  assign _006__T = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger ? ( { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T  }} | reg_wr_data_T [0] ) : ( { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T  }} | nvdla_bdma_cfg_launch0_0_grp0_launch_T );
  assign _006__S = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger ? reg_wr_data_S : nvdla_bdma_cfg_launch0_0_grp0_launch_S ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R1 = ( | (_006__R | ( _006__C & ( { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & reg_wr_data_T [0] | { 1{ !nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & nvdla_bdma_cfg_launch0_0_grp0_launch_T )))) && reg_wr_data[0] != nvdla_bdma_cfg_launch0_0_grp0_launch ;
  assign { reg_wr_data_R8 [31:1] } = 0;
  assign { reg_wr_data_X8 [31:1] } = 0;
  assign { reg_wr_data_C8 [31:1] } = 0;
  logic [31:0] reg_wr_data_C9 ;
  logic [31:0] reg_wr_data_R9 ;
  logic [31:0] reg_wr_data_X9 ;
  assign reg_wr_data_C9 [0] = { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} ;
  assign reg_wr_data_R9 [0] = { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & ( _006__R | ( { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T  }} & _006__C ));
  assign reg_wr_data_X9 [0] = { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & _006__X ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_C1 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_R1 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_X1 ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_C1 = { 1{ !nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_R1 = { 1{ !nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & ( _006__R | ( { 1{ nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T  }} & _006__C ));
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_X1 = { 1{ !nvdla_bdma_cfg_launch0_0_grp0_launch_trigger }} & _006__X ;
  assign _005_ = nvdla_bdma_cfg_dst_surf_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_surf_0_stride;
  logic [0:0] nvdla_bdma_cfg_dst_surf_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_dst_surf_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_dst_surf_0_wren_X0 ;
  assign nvdla_bdma_cfg_dst_surf_0_wren_C0 = | _005__C ;
  assign nvdla_bdma_cfg_dst_surf_0_wren_X0 = | _005__X ;
  assign _005__T = nvdla_bdma_cfg_dst_surf_0_wren ? ( { 27{ nvdla_bdma_cfg_dst_surf_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_dst_surf_0_wren_T  }} | nvdla_bdma_cfg_dst_surf_0_stride_T );
  assign _005__S = nvdla_bdma_cfg_dst_surf_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_dst_surf_0_stride_S ;
  assign nvdla_bdma_cfg_dst_surf_0_wren_R0 = ( | (_005__R | ( _005__C & ( { 27{ nvdla_bdma_cfg_dst_surf_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_dst_surf_0_wren }} & nvdla_bdma_cfg_dst_surf_0_stride_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_dst_surf_0_stride ;
  assign reg_wr_data_C9 [31:5] = { 27{ nvdla_bdma_cfg_dst_surf_0_wren }} ;
  assign reg_wr_data_R9 [31:5] = { 27{ nvdla_bdma_cfg_dst_surf_0_wren }} & ( _005__R | ( { 27{ nvdla_bdma_cfg_dst_surf_0_wren_T  }} & _005__C ));
  assign reg_wr_data_X9 [31:5] = { 27{ nvdla_bdma_cfg_dst_surf_0_wren }} & _005__X ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_C1 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_R1 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_X1 ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_C1 = { 27{ !nvdla_bdma_cfg_dst_surf_0_wren }} ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_R1 = { 27{ !nvdla_bdma_cfg_dst_surf_0_wren }} & ( _005__R | ( { 27{ nvdla_bdma_cfg_dst_surf_0_wren_T  }} & _005__C ));
  assign nvdla_bdma_cfg_dst_surf_0_stride_X1 = { 27{ !nvdla_bdma_cfg_dst_surf_0_wren }} & _005__X ;
  assign _004_ = nvdla_bdma_cfg_dst_line_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_line_0_stride;
  logic [0:0] nvdla_bdma_cfg_dst_line_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_dst_line_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_dst_line_0_wren_X0 ;
  assign nvdla_bdma_cfg_dst_line_0_wren_C0 = | _004__C ;
  assign nvdla_bdma_cfg_dst_line_0_wren_X0 = | _004__X ;
  assign _004__T = nvdla_bdma_cfg_dst_line_0_wren ? ( { 27{ nvdla_bdma_cfg_dst_line_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_dst_line_0_wren_T  }} | nvdla_bdma_cfg_dst_line_0_stride_T );
  assign _004__S = nvdla_bdma_cfg_dst_line_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_dst_line_0_stride_S ;
  assign nvdla_bdma_cfg_dst_line_0_wren_R0 = ( | (_004__R | ( _004__C & ( { 27{ nvdla_bdma_cfg_dst_line_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_dst_line_0_wren }} & nvdla_bdma_cfg_dst_line_0_stride_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_dst_line_0_stride ;
  assign { reg_wr_data_R9 [1], reg_wr_data_R9 [2], reg_wr_data_R9 [3], reg_wr_data_R9 [4] } = 0;
  assign { reg_wr_data_X9 [1], reg_wr_data_X9 [2], reg_wr_data_X9 [3], reg_wr_data_X9 [4] } = 0;
  assign { reg_wr_data_C9 [1], reg_wr_data_C9 [2], reg_wr_data_C9 [3], reg_wr_data_C9 [4] } = 0;
  logic [31:0] reg_wr_data_C10 ;
  logic [31:0] reg_wr_data_R10 ;
  logic [31:0] reg_wr_data_X10 ;
  assign reg_wr_data_C10 [31:5] = { 27{ nvdla_bdma_cfg_dst_line_0_wren }} ;
  assign reg_wr_data_R10 [31:5] = { 27{ nvdla_bdma_cfg_dst_line_0_wren }} & ( _004__R | ( { 27{ nvdla_bdma_cfg_dst_line_0_wren_T  }} & _004__C ));
  assign reg_wr_data_X10 [31:5] = { 27{ nvdla_bdma_cfg_dst_line_0_wren }} & _004__X ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_C1 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_R1 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_X1 ;
  assign nvdla_bdma_cfg_dst_line_0_stride_C1 = { 27{ !nvdla_bdma_cfg_dst_line_0_wren }} ;
  assign nvdla_bdma_cfg_dst_line_0_stride_R1 = { 27{ !nvdla_bdma_cfg_dst_line_0_wren }} & ( _004__R | ( { 27{ nvdla_bdma_cfg_dst_line_0_wren_T  }} & _004__C ));
  assign nvdla_bdma_cfg_dst_line_0_stride_X1 = { 27{ !nvdla_bdma_cfg_dst_line_0_wren }} & _004__X ;
  assign _003_ = nvdla_bdma_cfg_dst_addr_low_0_wren ? reg_wr_data[31:5] : nvdla_bdma_cfg_dst_addr_low_0_v32;
  logic [0:0] nvdla_bdma_cfg_dst_addr_low_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_dst_addr_low_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_dst_addr_low_0_wren_X0 ;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_C0 = | _003__C ;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_X0 = | _003__X ;
  assign _003__T = nvdla_bdma_cfg_dst_addr_low_0_wren ? ( { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren_T  }} | reg_wr_data_T [31:5] ) : ( { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren_T  }} | nvdla_bdma_cfg_dst_addr_low_0_v32_T );
  assign _003__S = nvdla_bdma_cfg_dst_addr_low_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_dst_addr_low_0_v32_S ;
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_R0 = ( | (_003__R | ( _003__C & ( { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren }} & reg_wr_data_T [31:5] | { 27{ !nvdla_bdma_cfg_dst_addr_low_0_wren }} & nvdla_bdma_cfg_dst_addr_low_0_v32_T )))) && reg_wr_data[31:5] != nvdla_bdma_cfg_dst_addr_low_0_v32 ;
  assign { reg_wr_data_R10 [0], reg_wr_data_R10 [1], reg_wr_data_R10 [2], reg_wr_data_R10 [3], reg_wr_data_R10 [4] } = 0;
  assign { reg_wr_data_X10 [0], reg_wr_data_X10 [1], reg_wr_data_X10 [2], reg_wr_data_X10 [3], reg_wr_data_X10 [4] } = 0;
  assign { reg_wr_data_C10 [0], reg_wr_data_C10 [1], reg_wr_data_C10 [2], reg_wr_data_C10 [3], reg_wr_data_C10 [4] } = 0;
  logic [31:0] reg_wr_data_C11 ;
  logic [31:0] reg_wr_data_R11 ;
  logic [31:0] reg_wr_data_X11 ;
  assign reg_wr_data_C11 [31:5] = { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren }} ;
  assign reg_wr_data_R11 [31:5] = { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren }} & ( _003__R | ( { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren_T  }} & _003__C ));
  assign reg_wr_data_X11 [31:5] = { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren }} & _003__X ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_C1 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_R1 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_X1 ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_C1 = { 27{ !nvdla_bdma_cfg_dst_addr_low_0_wren }} ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_R1 = { 27{ !nvdla_bdma_cfg_dst_addr_low_0_wren }} & ( _003__R | ( { 27{ nvdla_bdma_cfg_dst_addr_low_0_wren_T  }} & _003__C ));
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_X1 = { 27{ !nvdla_bdma_cfg_dst_addr_low_0_wren }} & _003__X ;
  assign _002_ = nvdla_bdma_cfg_dst_addr_high_0_wren ? reg_wr_data : nvdla_bdma_cfg_dst_addr_high_0_v8;
  logic [0:0] nvdla_bdma_cfg_dst_addr_high_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_dst_addr_high_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_dst_addr_high_0_wren_X0 ;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_C0 = | _002__C ;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_X0 = | _002__X ;
  assign _002__T = nvdla_bdma_cfg_dst_addr_high_0_wren ? ( { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren_T  }} | reg_wr_data_T ) : ( { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren_T  }} | nvdla_bdma_cfg_dst_addr_high_0_v8_T );
  assign _002__S = nvdla_bdma_cfg_dst_addr_high_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_dst_addr_high_0_v8_S ;
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_R0 = ( | (_002__R | ( _002__C & ( { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren }} & reg_wr_data_T | { 32{ !nvdla_bdma_cfg_dst_addr_high_0_wren }} & nvdla_bdma_cfg_dst_addr_high_0_v8_T )))) && reg_wr_data != nvdla_bdma_cfg_dst_addr_high_0_v8 ;
  assign { reg_wr_data_R11 [0], reg_wr_data_R11 [1], reg_wr_data_R11 [2], reg_wr_data_R11 [3], reg_wr_data_R11 [4] } = 0;
  assign { reg_wr_data_X11 [0], reg_wr_data_X11 [1], reg_wr_data_X11 [2], reg_wr_data_X11 [3], reg_wr_data_X11 [4] } = 0;
  assign { reg_wr_data_C11 [0], reg_wr_data_C11 [1], reg_wr_data_C11 [2], reg_wr_data_C11 [3], reg_wr_data_C11 [4] } = 0;
  logic [31:0] reg_wr_data_C12 ;
  logic [31:0] reg_wr_data_R12 ;
  logic [31:0] reg_wr_data_X12 ;
  assign reg_wr_data_C12 = { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren }} ;
  assign reg_wr_data_R12 = { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren }} & ( _002__R | ( { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren_T  }} & _002__C ));
  assign reg_wr_data_X12 = { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren }} & _002__X ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_C1 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_R1 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_X1 ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_C1 = { 32{ !nvdla_bdma_cfg_dst_addr_high_0_wren }} ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_R1 = { 32{ !nvdla_bdma_cfg_dst_addr_high_0_wren }} & ( _002__R | ( { 32{ nvdla_bdma_cfg_dst_addr_high_0_wren_T  }} & _002__C ));
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_X1 = { 32{ !nvdla_bdma_cfg_dst_addr_high_0_wren }} & _002__X ;
  assign _001_ = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data[0] : nvdla_bdma_cfg_cmd_0_src_ram_type;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_C0 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_R0 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_X0 ;
  assign nvdla_bdma_cfg_cmd_0_wren_C0 = | _001__C ;
  assign nvdla_bdma_cfg_cmd_0_wren_X0 = | _001__X ;
  assign _001__T = nvdla_bdma_cfg_cmd_0_wren ? ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} | reg_wr_data_T [0] ) : ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} | nvdla_bdma_cfg_cmd_0_src_ram_type_T );
  assign _001__S = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_cmd_0_src_ram_type_S ;
  assign nvdla_bdma_cfg_cmd_0_wren_R0 = ( | (_001__R | ( _001__C & ( { 1{ nvdla_bdma_cfg_cmd_0_wren }} & reg_wr_data_T [0] | { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & nvdla_bdma_cfg_cmd_0_src_ram_type_T )))) && reg_wr_data[0] != nvdla_bdma_cfg_cmd_0_src_ram_type ;
  logic [31:0] reg_wr_data_C13 ;
  logic [31:0] reg_wr_data_R13 ;
  logic [31:0] reg_wr_data_X13 ;
  assign reg_wr_data_C13 [0] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} ;
  assign reg_wr_data_R13 [0] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} & ( _001__R | ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} & _001__C ));
  assign reg_wr_data_X13 [0] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} & _001__X ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_C1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_R1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_X1 ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_C1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_R1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & ( _001__R | ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} & _001__C ));
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_X1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & _001__X ;
  assign _000_ = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data[1] : nvdla_bdma_cfg_cmd_0_dst_ram_type;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_C1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_R1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_wren_X1 ;
  assign nvdla_bdma_cfg_cmd_0_wren_C1 = | _000__C ;
  assign nvdla_bdma_cfg_cmd_0_wren_X1 = | _000__X ;
  assign _000__T = nvdla_bdma_cfg_cmd_0_wren ? ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} | reg_wr_data_T [1] ) : ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} | nvdla_bdma_cfg_cmd_0_dst_ram_type_T );
  assign _000__S = nvdla_bdma_cfg_cmd_0_wren ? reg_wr_data_S : nvdla_bdma_cfg_cmd_0_dst_ram_type_S ;
  assign nvdla_bdma_cfg_cmd_0_wren_R1 = ( | (_000__R | ( _000__C & ( { 1{ nvdla_bdma_cfg_cmd_0_wren }} & reg_wr_data_T [1] | { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & nvdla_bdma_cfg_cmd_0_dst_ram_type_T )))) && reg_wr_data[1] != nvdla_bdma_cfg_cmd_0_dst_ram_type ;
  assign reg_wr_data_C13 [1] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} ;
  assign reg_wr_data_R13 [1] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} & ( _000__R | ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} & _000__C ));
  assign reg_wr_data_X13 [1] = { 1{ nvdla_bdma_cfg_cmd_0_wren }} & _000__X ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_C1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_R1 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_X1 ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_C1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_R1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & ( _000__R | ( { 1{ nvdla_bdma_cfg_cmd_0_wren_T  }} & _000__C ));
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_X1 = { 1{ !nvdla_bdma_cfg_cmd_0_wren }} & _000__X ;
  logic [671:0] fangyuan1;
  logic [671:0] fangyuan1_T ;
  logic [671:0] fangyuan1_R ;
  logic [671:0] fangyuan1_C ;
  logic [671:0] fangyuan1_X ;
  assign fangyuan1 = { 30'b000000000000000000000000000000, nvdla_bdma_cfg_cmd_0_dst_ram_type, nvdla_bdma_cfg_cmd_0_src_ram_type, nvdla_bdma_cfg_dst_addr_high_0_v8, nvdla_bdma_cfg_dst_addr_low_0_v32, 5'b00000, nvdla_bdma_cfg_dst_line_0_stride, 5'b00000, nvdla_bdma_cfg_dst_surf_0_stride, 36'b000000000000000000000000000000000000, nvdla_bdma_cfg_launch0_0_grp0_launch, 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch1_0_grp1_launch, 19'b0000000000000000000, nvdla_bdma_cfg_line_0_size, 8'b00000000, nvdla_bdma_cfg_line_repeat_0_number, 31'b0000000000000000000000000000000, nvdla_bdma_cfg_op_0_en, nvdla_bdma_cfg_src_addr_high_0_v8, nvdla_bdma_cfg_src_addr_low_0_v32, 5'b00000, nvdla_bdma_cfg_src_line_0_stride, 5'b00000, nvdla_bdma_cfg_src_surf_0_stride, 36'b000000000000000000000000000000000000, nvdla_bdma_cfg_status_0_stall_count_en, 8'b00000000, nvdla_bdma_cfg_surf_repeat_0_number, 21'b000000000000000000000, nvdla_bdma_status_0_grp1_busy, nvdla_bdma_status_0_grp0_busy, nvdla_bdma_status_0_idle, nvdla_bdma_status_0_free_slot, nvdla_bdma_status_grp0_read_stall_0_count, nvdla_bdma_status_grp0_write_stall_0_count, nvdla_bdma_status_grp1_read_stall_0_count, nvdla_bdma_status_grp1_write_stall_0_count };
  assign fangyuan1_T = {  30'h0 , nvdla_bdma_cfg_cmd_0_dst_ram_type_T , nvdla_bdma_cfg_cmd_0_src_ram_type_T , nvdla_bdma_cfg_dst_addr_high_0_v8_T , nvdla_bdma_cfg_dst_addr_low_0_v32_T , 5'h0 , nvdla_bdma_cfg_dst_line_0_stride_T , 5'h0 , nvdla_bdma_cfg_dst_surf_0_stride_T , 36'h0 , nvdla_bdma_cfg_launch0_0_grp0_launch_T , 31'h0 , nvdla_bdma_cfg_launch1_0_grp1_launch_T , 19'h0 , nvdla_bdma_cfg_line_0_size_T , 8'h0 , nvdla_bdma_cfg_line_repeat_0_number_T , 31'h0 , nvdla_bdma_cfg_op_0_en_T , nvdla_bdma_cfg_src_addr_high_0_v8_T , nvdla_bdma_cfg_src_addr_low_0_v32_T , 5'h0 , nvdla_bdma_cfg_src_line_0_stride_T , 5'h0 , nvdla_bdma_cfg_src_surf_0_stride_T , 36'h0 , nvdla_bdma_cfg_status_0_stall_count_en_T , 8'h0 , nvdla_bdma_cfg_surf_repeat_0_number_T , 21'h0 , nvdla_bdma_status_0_grp1_busy_T , nvdla_bdma_status_0_grp0_busy_T , nvdla_bdma_status_0_idle_T , nvdla_bdma_status_0_free_slot_T , nvdla_bdma_status_grp0_read_stall_0_count_T , nvdla_bdma_status_grp0_write_stall_0_count_T , nvdla_bdma_status_grp1_read_stall_0_count_T , nvdla_bdma_status_grp1_write_stall_0_count_T  };
  logic [293:0] fangyuan1_S ;
  assign fangyuan1_S = { 14'b0 , nvdla_bdma_cfg_dst_addr_high_0_v8_S , nvdla_bdma_cfg_dst_addr_low_0_v32_S , nvdla_bdma_cfg_dst_line_0_stride_S , nvdla_bdma_cfg_dst_surf_0_stride_S , nvdla_bdma_cfg_launch0_0_grp0_launch_S , nvdla_bdma_cfg_launch1_0_grp1_launch_S , nvdla_bdma_cfg_line_0_size_S , nvdla_bdma_cfg_line_repeat_0_number_S , nvdla_bdma_cfg_op_0_en_S , nvdla_bdma_cfg_src_addr_high_0_v8_S , nvdla_bdma_cfg_src_addr_low_0_v32_S , nvdla_bdma_cfg_src_line_0_stride_S , nvdla_bdma_cfg_src_surf_0_stride_S , nvdla_bdma_cfg_status_0_stall_count_en_S , nvdla_bdma_cfg_surf_repeat_0_number_S , 14'b0 , nvdla_bdma_status_grp0_read_stall_0_count_S , nvdla_bdma_status_grp0_write_stall_0_count_S , nvdla_bdma_status_grp1_read_stall_0_count_S , nvdla_bdma_status_grp1_write_stall_0_count_S  };
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_R2 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_X2 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_C2 ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_R2 = fangyuan1_R [641:641] ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_X2 = fangyuan1_X [641:641] ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_C2 = fangyuan1_C [641:641] ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_R2 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_X2 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_C2 ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_R2 = fangyuan1_R [640:640] ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_X2 = fangyuan1_X [640:640] ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_C2 = fangyuan1_C [640:640] ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_R2 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_X2 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_C2 ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_R2 = fangyuan1_R [639:608] ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_X2 = fangyuan1_X [639:608] ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_C2 = fangyuan1_C [639:608] ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_R2 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_X2 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_C2 ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_R2 = fangyuan1_R [607:581] ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_X2 = fangyuan1_X [607:581] ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_C2 = fangyuan1_C [607:581] ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_R2 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_X2 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_C2 ;
  assign nvdla_bdma_cfg_dst_line_0_stride_R2 = fangyuan1_R [575:549] ;
  assign nvdla_bdma_cfg_dst_line_0_stride_X2 = fangyuan1_X [575:549] ;
  assign nvdla_bdma_cfg_dst_line_0_stride_C2 = fangyuan1_C [575:549] ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_R2 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_X2 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_C2 ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_R2 = fangyuan1_R [543:517] ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_X2 = fangyuan1_X [543:517] ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_C2 = fangyuan1_C [543:517] ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_R2 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_X2 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_C2 ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_R2 = fangyuan1_R [480:480] ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_X2 = fangyuan1_X [480:480] ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_C2 = fangyuan1_C [480:480] ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_R2 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_X2 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_C2 ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_R2 = fangyuan1_R [448:448] ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_X2 = fangyuan1_X [448:448] ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_C2 = fangyuan1_C [448:448] ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_R2 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_X2 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_C2 ;
  assign nvdla_bdma_cfg_line_0_size_R2 = fangyuan1_R [428:416] ;
  assign nvdla_bdma_cfg_line_0_size_X2 = fangyuan1_X [428:416] ;
  assign nvdla_bdma_cfg_line_0_size_C2 = fangyuan1_C [428:416] ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_R2 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_X2 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_C2 ;
  assign nvdla_bdma_cfg_line_repeat_0_number_R2 = fangyuan1_R [407:384] ;
  assign nvdla_bdma_cfg_line_repeat_0_number_X2 = fangyuan1_X [407:384] ;
  assign nvdla_bdma_cfg_line_repeat_0_number_C2 = fangyuan1_C [407:384] ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_R2 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_X2 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_C2 ;
  assign nvdla_bdma_cfg_op_0_en_R2 = fangyuan1_R [352:352] ;
  assign nvdla_bdma_cfg_op_0_en_X2 = fangyuan1_X [352:352] ;
  assign nvdla_bdma_cfg_op_0_en_C2 = fangyuan1_C [352:352] ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_R2 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_X2 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_C2 ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_R2 = fangyuan1_R [351:320] ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_X2 = fangyuan1_X [351:320] ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_C2 = fangyuan1_C [351:320] ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_R2 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_X2 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_C2 ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_R2 = fangyuan1_R [319:293] ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_X2 = fangyuan1_X [319:293] ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_C2 = fangyuan1_C [319:293] ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_R2 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_X2 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_C2 ;
  assign nvdla_bdma_cfg_src_line_0_stride_R2 = fangyuan1_R [287:261] ;
  assign nvdla_bdma_cfg_src_line_0_stride_X2 = fangyuan1_X [287:261] ;
  assign nvdla_bdma_cfg_src_line_0_stride_C2 = fangyuan1_C [287:261] ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_R2 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_X2 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_C2 ;
  assign nvdla_bdma_cfg_src_surf_0_stride_R2 = fangyuan1_R [255:229] ;
  assign nvdla_bdma_cfg_src_surf_0_stride_X2 = fangyuan1_X [255:229] ;
  assign nvdla_bdma_cfg_src_surf_0_stride_C2 = fangyuan1_C [255:229] ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_R2 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_X2 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_C2 ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_R2 = fangyuan1_R [192:192] ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_X2 = fangyuan1_X [192:192] ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_C2 = fangyuan1_C [192:192] ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_R2 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_X2 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_C2 ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_R2 = fangyuan1_R [183:160] ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_X2 = fangyuan1_X [183:160] ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_C2 = fangyuan1_C [183:160] ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_R0 ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_X0 ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_C0 ;
  assign nvdla_bdma_status_0_grp1_busy_R0 = fangyuan1_R [138:138] ;
  assign nvdla_bdma_status_0_grp1_busy_X0 = fangyuan1_X [138:138] ;
  assign nvdla_bdma_status_0_grp1_busy_C0 = fangyuan1_C [138:138] ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_R0 ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_X0 ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_C0 ;
  assign nvdla_bdma_status_0_grp0_busy_R0 = fangyuan1_R [137:137] ;
  assign nvdla_bdma_status_0_grp0_busy_X0 = fangyuan1_X [137:137] ;
  assign nvdla_bdma_status_0_grp0_busy_C0 = fangyuan1_C [137:137] ;
  logic [0:0] nvdla_bdma_status_0_idle_R0 ;
  logic [0:0] nvdla_bdma_status_0_idle_X0 ;
  logic [0:0] nvdla_bdma_status_0_idle_C0 ;
  assign nvdla_bdma_status_0_idle_R0 = fangyuan1_R [136:136] ;
  assign nvdla_bdma_status_0_idle_X0 = fangyuan1_X [136:136] ;
  assign nvdla_bdma_status_0_idle_C0 = fangyuan1_C [136:136] ;
  logic [7:0] nvdla_bdma_status_0_free_slot_R0 ;
  logic [7:0] nvdla_bdma_status_0_free_slot_X0 ;
  logic [7:0] nvdla_bdma_status_0_free_slot_C0 ;
  assign nvdla_bdma_status_0_free_slot_R0 = fangyuan1_R [135:128] ;
  assign nvdla_bdma_status_0_free_slot_X0 = fangyuan1_X [135:128] ;
  assign nvdla_bdma_status_0_free_slot_C0 = fangyuan1_C [135:128] ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_R0 ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_X0 ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_C0 ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_R0 = fangyuan1_R [127:96] ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_X0 = fangyuan1_X [127:96] ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_C0 = fangyuan1_C [127:96] ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_R0 ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_X0 ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_C0 ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_R0 = fangyuan1_R [95:64] ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_X0 = fangyuan1_X [95:64] ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_C0 = fangyuan1_C [95:64] ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_R0 ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_X0 ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_C0 ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_R0 = fangyuan1_R [63:32] ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_X0 = fangyuan1_X [63:32] ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_C0 = fangyuan1_C [63:32] ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_R0 ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_X0 ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_C0 ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_R0 = fangyuan1_R [31:0] ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_X0 = fangyuan1_X [31:0] ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_C0 = fangyuan1_C [31:0] ;
  logic [20:0] fangyuan2;
  logic [20:0] fangyuan2_T ;
  logic [20:0] fangyuan2_R ;
  logic [20:0] fangyuan2_C ;
  logic [20:0] fangyuan2_X ;
  assign fangyuan2 = { _017_, _018_, _019_, _020_, _021_, _022_, _023_, _024_, _025_, _026_, _027_, _038_, _029_, _030_, _031_, _032_, _037_, _036_, _035_, _034_, _033_ };
  assign fangyuan2_T = {  _017__T , _018__T , _019__T , _020__T , _021__T , _022__T , _023__T , _024__T , _025__T , _026__T , _027__T , _038__T , _029__T , _030__T , _031__T , _032__T , _037__T , _036__T , _035__T , _034__T , _033__T  };
  logic [13:0] fangyuan2_S ;
  assign fangyuan2_S = 0 ;
  logic [0:0] _017__R1 ;
  logic [0:0] _017__X1 ;
  logic [0:0] _017__C1 ;
  assign _017__R1 = fangyuan2_R [20:20] ;
  assign _017__X1 = fangyuan2_X [20:20] ;
  assign _017__C1 = fangyuan2_C [20:20] ;
  logic [0:0] _018__R1 ;
  logic [0:0] _018__X1 ;
  logic [0:0] _018__C1 ;
  assign _018__R1 = fangyuan2_R [19:19] ;
  assign _018__X1 = fangyuan2_X [19:19] ;
  assign _018__C1 = fangyuan2_C [19:19] ;
  logic [0:0] _019__R1 ;
  logic [0:0] _019__X1 ;
  logic [0:0] _019__C1 ;
  assign _019__R1 = fangyuan2_R [18:18] ;
  assign _019__X1 = fangyuan2_X [18:18] ;
  assign _019__C1 = fangyuan2_C [18:18] ;
  logic [0:0] _020__R1 ;
  logic [0:0] _020__X1 ;
  logic [0:0] _020__C1 ;
  assign _020__R1 = fangyuan2_R [17:17] ;
  assign _020__X1 = fangyuan2_X [17:17] ;
  assign _020__C1 = fangyuan2_C [17:17] ;
  logic [0:0] _021__R1 ;
  logic [0:0] _021__X1 ;
  logic [0:0] _021__C1 ;
  assign _021__R1 = fangyuan2_R [16:16] ;
  assign _021__X1 = fangyuan2_X [16:16] ;
  assign _021__C1 = fangyuan2_C [16:16] ;
  logic [0:0] _022__R1 ;
  logic [0:0] _022__X1 ;
  logic [0:0] _022__C1 ;
  assign _022__R1 = fangyuan2_R [15:15] ;
  assign _022__X1 = fangyuan2_X [15:15] ;
  assign _022__C1 = fangyuan2_C [15:15] ;
  logic [0:0] _023__R1 ;
  logic [0:0] _023__X1 ;
  logic [0:0] _023__C1 ;
  assign _023__R1 = fangyuan2_R [14:14] ;
  assign _023__X1 = fangyuan2_X [14:14] ;
  assign _023__C1 = fangyuan2_C [14:14] ;
  logic [0:0] _024__R1 ;
  logic [0:0] _024__X1 ;
  logic [0:0] _024__C1 ;
  assign _024__R1 = fangyuan2_R [13:13] ;
  assign _024__X1 = fangyuan2_X [13:13] ;
  assign _024__C1 = fangyuan2_C [13:13] ;
  logic [0:0] _025__R1 ;
  logic [0:0] _025__X1 ;
  logic [0:0] _025__C1 ;
  assign _025__R1 = fangyuan2_R [12:12] ;
  assign _025__X1 = fangyuan2_X [12:12] ;
  assign _025__C1 = fangyuan2_C [12:12] ;
  logic [0:0] _026__R1 ;
  logic [0:0] _026__X1 ;
  logic [0:0] _026__C1 ;
  assign _026__R1 = fangyuan2_R [11:11] ;
  assign _026__X1 = fangyuan2_X [11:11] ;
  assign _026__C1 = fangyuan2_C [11:11] ;
  logic [0:0] _027__R1 ;
  logic [0:0] _027__X1 ;
  logic [0:0] _027__C1 ;
  assign _027__R1 = fangyuan2_R [10:10] ;
  assign _027__X1 = fangyuan2_X [10:10] ;
  assign _027__C1 = fangyuan2_C [10:10] ;
  logic [0:0] _038__R0 ;
  logic [0:0] _038__X0 ;
  logic [0:0] _038__C0 ;
  assign _038__R0 = fangyuan2_R [9:9] ;
  assign _038__X0 = fangyuan2_X [9:9] ;
  assign _038__C0 = fangyuan2_C [9:9] ;
  logic [0:0] _029__R1 ;
  logic [0:0] _029__X1 ;
  logic [0:0] _029__C1 ;
  assign _029__R1 = fangyuan2_R [8:8] ;
  assign _029__X1 = fangyuan2_X [8:8] ;
  assign _029__C1 = fangyuan2_C [8:8] ;
  logic [0:0] _030__R1 ;
  logic [0:0] _030__X1 ;
  logic [0:0] _030__C1 ;
  assign _030__R1 = fangyuan2_R [7:7] ;
  assign _030__X1 = fangyuan2_X [7:7] ;
  assign _030__C1 = fangyuan2_C [7:7] ;
  logic [0:0] _031__R1 ;
  logic [0:0] _031__X1 ;
  logic [0:0] _031__C1 ;
  assign _031__R1 = fangyuan2_R [6:6] ;
  assign _031__X1 = fangyuan2_X [6:6] ;
  assign _031__C1 = fangyuan2_C [6:6] ;
  logic [0:0] _032__R1 ;
  logic [0:0] _032__X1 ;
  logic [0:0] _032__C1 ;
  assign _032__R1 = fangyuan2_R [5:5] ;
  assign _032__X1 = fangyuan2_X [5:5] ;
  assign _032__C1 = fangyuan2_C [5:5] ;
  logic [0:0] _037__R0 ;
  logic [0:0] _037__X0 ;
  logic [0:0] _037__C0 ;
  assign _037__R0 = fangyuan2_R [4:4] ;
  assign _037__X0 = fangyuan2_X [4:4] ;
  assign _037__C0 = fangyuan2_C [4:4] ;
  logic [0:0] _036__R0 ;
  logic [0:0] _036__X0 ;
  logic [0:0] _036__C0 ;
  assign _036__R0 = fangyuan2_R [3:3] ;
  assign _036__X0 = fangyuan2_X [3:3] ;
  assign _036__C0 = fangyuan2_C [3:3] ;
  logic [0:0] _035__R0 ;
  logic [0:0] _035__X0 ;
  logic [0:0] _035__C0 ;
  assign _035__R0 = fangyuan2_R [2:2] ;
  assign _035__X0 = fangyuan2_X [2:2] ;
  assign _035__C0 = fangyuan2_C [2:2] ;
  logic [0:0] _034__R0 ;
  logic [0:0] _034__X0 ;
  logic [0:0] _034__C0 ;
  assign _034__R0 = fangyuan2_R [1:1] ;
  assign _034__X0 = fangyuan2_X [1:1] ;
  assign _034__C0 = fangyuan2_C [1:1] ;
  logic [0:0] _033__R0 ;
  logic [0:0] _033__X0 ;
  logic [0:0] _033__C0 ;
  assign _033__R0 = fangyuan2_R [0:0] ;
  assign _033__X0 = fangyuan2_X [0:0] ;
  assign _033__C0 = fangyuan2_C [0:0] ;

  always @(32'd0 or fangyuan1 or fangyuan2) begin
    casez (fangyuan2)
      21'b????????????????????1 :
        reg_rd_data = fangyuan1 [31:0] ;
      21'b???????????????????1? :
        reg_rd_data = fangyuan1 [63:32] ;
      21'b??????????????????1?? :
        reg_rd_data = fangyuan1 [95:64] ;
      21'b?????????????????1??? :
        reg_rd_data = fangyuan1 [127:96] ;
      21'b????????????????1???? :
        reg_rd_data = fangyuan1 [159:128] ;
      21'b???????????????1????? :
        reg_rd_data = fangyuan1 [191:160] ;
      21'b??????????????1?????? :
        reg_rd_data = fangyuan1 [223:192] ;
      21'b?????????????1??????? :
        reg_rd_data = fangyuan1 [255:224] ;
      21'b????????????1???????? :
        reg_rd_data = fangyuan1 [287:256] ;
      21'b???????????1????????? :
        reg_rd_data = fangyuan1 [319:288] ;
      21'b??????????1?????????? :
        reg_rd_data = fangyuan1 [351:320] ;
      21'b?????????1??????????? :
        reg_rd_data = fangyuan1 [383:352] ;
      21'b????????1???????????? :
        reg_rd_data = fangyuan1 [415:384] ;
      21'b???????1????????????? :
        reg_rd_data = fangyuan1 [447:416] ;
      21'b??????1?????????????? :
        reg_rd_data = fangyuan1 [479:448] ;
      21'b?????1??????????????? :
        reg_rd_data = fangyuan1 [511:480] ;
      21'b????1???????????????? :
        reg_rd_data = fangyuan1 [543:512] ;
      21'b???1????????????????? :
        reg_rd_data = fangyuan1 [575:544] ;
      21'b??1?????????????????? :
        reg_rd_data = fangyuan1 [607:576] ;
      21'b?1??????????????????? :
        reg_rd_data = fangyuan1 [639:608] ;
      21'b1???????????????????? :
        reg_rd_data = fangyuan1 [671:640] ;
      default:
        reg_rd_data = 32'd0 ;
    endcase
  end
    always @( fangyuan1_T or fangyuan2_T or fangyuan2 ) begin
      casez (fangyuan2)
        21'b????????????????????1 :
          reg_rd_data_T = fangyuan1_T  [31:0] | { 32{ | fangyuan2_T }} ;
        21'b???????????????????1? :
          reg_rd_data_T = fangyuan1_T  [63:32] | { 32{ | fangyuan2_T }} ;
        21'b??????????????????1?? :
          reg_rd_data_T = fangyuan1_T  [95:64] | { 32{ | fangyuan2_T }} ;
        21'b?????????????????1??? :
          reg_rd_data_T = fangyuan1_T  [127:96] | { 32{ | fangyuan2_T }} ;
        21'b????????????????1???? :
          reg_rd_data_T = fangyuan1_T  [159:128] | { 32{ | fangyuan2_T }} ;
        21'b???????????????1????? :
          reg_rd_data_T = fangyuan1_T  [191:160] | { 32{ | fangyuan2_T }} ;
        21'b??????????????1?????? :
          reg_rd_data_T = fangyuan1_T  [223:192] | { 32{ | fangyuan2_T }} ;
        21'b?????????????1??????? :
          reg_rd_data_T = fangyuan1_T  [255:224] | { 32{ | fangyuan2_T }} ;
        21'b????????????1???????? :
          reg_rd_data_T = fangyuan1_T  [287:256] | { 32{ | fangyuan2_T }} ;
        21'b???????????1????????? :
          reg_rd_data_T = fangyuan1_T  [319:288] | { 32{ | fangyuan2_T }} ;
        21'b??????????1?????????? :
          reg_rd_data_T = fangyuan1_T  [351:320] | { 32{ | fangyuan2_T }} ;
        21'b?????????1??????????? :
          reg_rd_data_T = fangyuan1_T  [383:352] | { 32{ | fangyuan2_T }} ;
        21'b????????1???????????? :
          reg_rd_data_T = fangyuan1_T  [415:384] | { 32{ | fangyuan2_T }} ;
        21'b???????1????????????? :
          reg_rd_data_T = fangyuan1_T  [447:416] | { 32{ | fangyuan2_T }} ;
        21'b??????1?????????????? :
          reg_rd_data_T = fangyuan1_T  [479:448] | { 32{ | fangyuan2_T }} ;
        21'b?????1??????????????? :
          reg_rd_data_T = fangyuan1_T  [511:480] | { 32{ | fangyuan2_T }} ;
        21'b????1???????????????? :
          reg_rd_data_T = fangyuan1_T  [543:512] | { 32{ | fangyuan2_T }} ;
        21'b???1????????????????? :
          reg_rd_data_T = fangyuan1_T  [575:544] | { 32{ | fangyuan2_T }} ;
        21'b??1?????????????????? :
          reg_rd_data_T = fangyuan1_T  [607:576] | { 32{ | fangyuan2_T }} ;
        21'b?1??????????????????? :
          reg_rd_data_T = fangyuan1_T  [639:608] | { 32{ | fangyuan2_T }} ;
        21'b1???????????????????? :
          reg_rd_data_T = fangyuan1_T  [671:640] | { 32{ | fangyuan2_T }} ;
        default:
          reg_rd_data_T = { 32{ | fangyuan2_T }} ;
      endcase
    end
    always @( fangyuan1_S or fangyuan2 ) begin
      casez (fangyuan2)
        21'b????????????????????1 :
          reg_rd_data_S = fangyuan1_S [13:0] ;
        21'b???????????????????1? :
          reg_rd_data_S = fangyuan1_S [27:14] ;
        21'b??????????????????1?? :
          reg_rd_data_S = fangyuan1_S [41:28] ;
        21'b?????????????????1??? :
          reg_rd_data_S = fangyuan1_S [55:42] ;
        21'b????????????????1???? :
          reg_rd_data_S = fangyuan1_S [69:56] ;
        21'b???????????????1????? :
          reg_rd_data_S = fangyuan1_S [83:70] ;
        21'b??????????????1?????? :
          reg_rd_data_S = fangyuan1_S [97:84] ;
        21'b?????????????1??????? :
          reg_rd_data_S = fangyuan1_S [111:98] ;
        21'b????????????1???????? :
          reg_rd_data_S = fangyuan1_S [125:112] ;
        21'b???????????1????????? :
          reg_rd_data_S = fangyuan1_S [139:126] ;
        21'b??????????1?????????? :
          reg_rd_data_S = fangyuan1_S [153:140] ;
        21'b?????????1??????????? :
          reg_rd_data_S = fangyuan1_S [167:154] ;
        21'b????????1???????????? :
          reg_rd_data_S = fangyuan1_S [181:168] ;
        21'b???????1????????????? :
          reg_rd_data_S = fangyuan1_S [195:182] ;
        21'b??????1?????????????? :
          reg_rd_data_S = fangyuan1_S [209:196] ;
        21'b?????1??????????????? :
          reg_rd_data_S = fangyuan1_S [223:210] ;
        21'b????1???????????????? :
          reg_rd_data_S = fangyuan1_S [237:224] ;
        21'b???1????????????????? :
          reg_rd_data_S = fangyuan1_S [251:238] ;
        21'b??1?????????????????? :
          reg_rd_data_S = fangyuan1_S [265:252] ;
        21'b?1??????????????????? :
          reg_rd_data_S = fangyuan1_S [279:266] ;
        21'b1???????????????????? :
          reg_rd_data_S = fangyuan1_S [293:280] ;
        default:
          reg_rd_data_S = 14'b1 ;
      endcase
    end
    reg [21-1:0] fangyuan2_R0 ;
    reg [21-1:0] fangyuan2_X0 ;
    reg [21-1:0] fangyuan2_C0 ;
    reg [672-1:0] fangyuan1_R0 ;
    reg [672-1:0] fangyuan1_X0 ;
    reg [672-1:0] fangyuan1_C0 ;
    always @( reg_rd_data_R or fangyuan2 ) begin
      fangyuan2_R0 = { 21{ | reg_rd_data_R }} ;
      fangyuan1_R0 = 0 ;
      casez (fangyuan2)
        21'b????????????????????1 :
          fangyuan1_R0 [31:0] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b???????????????????1? :
          fangyuan1_R0 [63:32] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b??????????????????1?? :
          fangyuan1_R0 [95:64] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b?????????????????1??? :
          fangyuan1_R0 [127:96] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b????????????????1???? :
          fangyuan1_R0 [159:128] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b???????????????1????? :
          fangyuan1_R0 [191:160] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b??????????????1?????? :
          fangyuan1_R0 [223:192] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b?????????????1??????? :
          fangyuan1_R0 [255:224] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b????????????1???????? :
          fangyuan1_R0 [287:256] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b???????????1????????? :
          fangyuan1_R0 [319:288] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b??????????1?????????? :
          fangyuan1_R0 [351:320] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b?????????1??????????? :
          fangyuan1_R0 [383:352] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b????????1???????????? :
          fangyuan1_R0 [415:384] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b???????1????????????? :
          fangyuan1_R0 [447:416] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b??????1?????????????? :
          fangyuan1_R0 [479:448] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b?????1??????????????? :
          fangyuan1_R0 [511:480] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b????1???????????????? :
          fangyuan1_R0 [543:512] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b???1????????????????? :
          fangyuan1_R0 [575:544] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b??1?????????????????? :
          fangyuan1_R0 [607:576] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b?1??????????????????? :
          fangyuan1_R0 [639:608] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
        21'b1???????????????????? :
          fangyuan1_R0 [671:640] = reg_rd_data_R | { 32{ | fangyuan2_T }} ;
      endcase
    end
    always @( reg_rd_data_X or fangyuan2 ) begin
      fangyuan2_X0 = { 21{ | reg_rd_data_X }} ;
      fangyuan1_X0 = 0 ;
      casez (fangyuan2)
        21'b????????????????????1 :
          fangyuan1_X0 [31:0] = reg_rd_data_X ;
        21'b???????????????????1? :
          fangyuan1_X0 [63:32] = reg_rd_data_X ;
        21'b??????????????????1?? :
          fangyuan1_X0 [95:64] = reg_rd_data_X ;
        21'b?????????????????1??? :
          fangyuan1_X0 [127:96] = reg_rd_data_X ;
        21'b????????????????1???? :
          fangyuan1_X0 [159:128] = reg_rd_data_X ;
        21'b???????????????1????? :
          fangyuan1_X0 [191:160] = reg_rd_data_X ;
        21'b??????????????1?????? :
          fangyuan1_X0 [223:192] = reg_rd_data_X ;
        21'b?????????????1??????? :
          fangyuan1_X0 [255:224] = reg_rd_data_X ;
        21'b????????????1???????? :
          fangyuan1_X0 [287:256] = reg_rd_data_X ;
        21'b???????????1????????? :
          fangyuan1_X0 [319:288] = reg_rd_data_X ;
        21'b??????????1?????????? :
          fangyuan1_X0 [351:320] = reg_rd_data_X ;
        21'b?????????1??????????? :
          fangyuan1_X0 [383:352] = reg_rd_data_X ;
        21'b????????1???????????? :
          fangyuan1_X0 [415:384] = reg_rd_data_X ;
        21'b???????1????????????? :
          fangyuan1_X0 [447:416] = reg_rd_data_X ;
        21'b??????1?????????????? :
          fangyuan1_X0 [479:448] = reg_rd_data_X ;
        21'b?????1??????????????? :
          fangyuan1_X0 [511:480] = reg_rd_data_X ;
        21'b????1???????????????? :
          fangyuan1_X0 [543:512] = reg_rd_data_X ;
        21'b???1????????????????? :
          fangyuan1_X0 [575:544] = reg_rd_data_X ;
        21'b??1?????????????????? :
          fangyuan1_X0 [607:576] = reg_rd_data_X ;
        21'b?1??????????????????? :
          fangyuan1_X0 [639:608] = reg_rd_data_X ;
        21'b1???????????????????? :
          fangyuan1_X0 [671:640] = reg_rd_data_X ;
      endcase
    end
    always @( reg_rd_data_C or fangyuan2 ) begin
      fangyuan2_C0 = { 21{ | reg_rd_data_C }} ;
      fangyuan1_C0 = 0 ;
      casez (fangyuan2)
        21'b????????????????????1 :
          fangyuan1_C0 [31:0] = { 32{ 1'b1 }} ;
        21'b???????????????????1? :
          fangyuan1_C0 [63:32] = { 32{ 1'b1 }} ;
        21'b??????????????????1?? :
          fangyuan1_C0 [95:64] = { 32{ 1'b1 }} ;
        21'b?????????????????1??? :
          fangyuan1_C0 [127:96] = { 32{ 1'b1 }} ;
        21'b????????????????1???? :
          fangyuan1_C0 [159:128] = { 32{ 1'b1 }} ;
        21'b???????????????1????? :
          fangyuan1_C0 [191:160] = { 32{ 1'b1 }} ;
        21'b??????????????1?????? :
          fangyuan1_C0 [223:192] = { 32{ 1'b1 }} ;
        21'b?????????????1??????? :
          fangyuan1_C0 [255:224] = { 32{ 1'b1 }} ;
        21'b????????????1???????? :
          fangyuan1_C0 [287:256] = { 32{ 1'b1 }} ;
        21'b???????????1????????? :
          fangyuan1_C0 [319:288] = { 32{ 1'b1 }} ;
        21'b??????????1?????????? :
          fangyuan1_C0 [351:320] = { 32{ 1'b1 }} ;
        21'b?????????1??????????? :
          fangyuan1_C0 [383:352] = { 32{ 1'b1 }} ;
        21'b????????1???????????? :
          fangyuan1_C0 [415:384] = { 32{ 1'b1 }} ;
        21'b???????1????????????? :
          fangyuan1_C0 [447:416] = { 32{ 1'b1 }} ;
        21'b??????1?????????????? :
          fangyuan1_C0 [479:448] = { 32{ 1'b1 }} ;
        21'b?????1??????????????? :
          fangyuan1_C0 [511:480] = { 32{ 1'b1 }} ;
        21'b????1???????????????? :
          fangyuan1_C0 [543:512] = { 32{ 1'b1 }} ;
        21'b???1????????????????? :
          fangyuan1_C0 [575:544] = { 32{ 1'b1 }} ;
        21'b??1?????????????????? :
          fangyuan1_C0 [607:576] = { 32{ 1'b1 }} ;
        21'b?1??????????????????? :
          fangyuan1_C0 [639:608] = { 32{ 1'b1 }} ;
        21'b1???????????????????? :
          fangyuan1_C0 [671:640] = { 32{ 1'b1 }} ;
      endcase
    end
  assign _033_ = reg_offset == 7'b1010000;
  assign _033__S = 0 ;
  logic [11:0] reg_offset_C16 ;
  logic [11:0] reg_offset_R16 ;
  logic [11:0] reg_offset_X16 ;
  assign _033__T = | reg_offset_T ;
  assign reg_offset_C16 = { 12{ _033__C }} ;
  assign reg_offset_R16 = { 12{ _033__R }} ;
  assign reg_offset_X16 = { 12{ _033__X }} ;
  assign _034_ = reg_offset == 7'b1001100;
  assign _034__S = 0 ;
  logic [11:0] reg_offset_C17 ;
  logic [11:0] reg_offset_R17 ;
  logic [11:0] reg_offset_X17 ;
  assign _034__T = | reg_offset_T ;
  assign reg_offset_C17 = { 12{ _034__C }} ;
  assign reg_offset_R17 = { 12{ _034__R }} ;
  assign reg_offset_X17 = { 12{ _034__X }} ;
  assign _035_ = reg_offset == 7'b1001000;
  assign _035__S = 0 ;
  logic [11:0] reg_offset_C18 ;
  logic [11:0] reg_offset_R18 ;
  logic [11:0] reg_offset_X18 ;
  assign _035__T = | reg_offset_T ;
  assign reg_offset_C18 = { 12{ _035__C }} ;
  assign reg_offset_R18 = { 12{ _035__R }} ;
  assign reg_offset_X18 = { 12{ _035__X }} ;
  assign _036_ = reg_offset == 7'b1000100;
  assign _036__S = 0 ;
  logic [11:0] reg_offset_C19 ;
  logic [11:0] reg_offset_R19 ;
  logic [11:0] reg_offset_X19 ;
  assign _036__T = | reg_offset_T ;
  assign reg_offset_C19 = { 12{ _036__C }} ;
  assign reg_offset_R19 = { 12{ _036__R }} ;
  assign reg_offset_X19 = { 12{ _036__X }} ;
  assign _037_ = reg_offset == 7'b1000000;
  assign _037__S = 0 ;
  logic [11:0] reg_offset_C20 ;
  logic [11:0] reg_offset_R20 ;
  logic [11:0] reg_offset_X20 ;
  assign _037__T = | reg_offset_T ;
  assign reg_offset_C20 = { 12{ _037__C }} ;
  assign reg_offset_R20 = { 12{ _037__R }} ;
  assign reg_offset_X20 = { 12{ _037__X }} ;
  assign _038_ = ! reg_offset;
  logic [11:0] reg_offset_C21 ;
  logic [11:0] reg_offset_R21 ;
  logic [11:0] reg_offset_X21 ;
  assign _038__T = | reg_offset_T ;
  assign reg_offset_C21 = { 12{ _038__C }} ;
  assign reg_offset_X21 = { 12{ _038__X }} ;
  assign reg_offset_R21 = { 12{ _038__R }} ;
  assign _038__S = 0 ;
  assign nvdla_bdma_cfg_cmd_0_out = { nvdla_bdma_cfg_cmd_0_dst_ram_type, nvdla_bdma_cfg_cmd_0_src_ram_type };
  assign nvdla_bdma_cfg_cmd_0_out_T = {  nvdla_bdma_cfg_cmd_0_dst_ram_type_T , nvdla_bdma_cfg_cmd_0_src_ram_type_T  };
  logic [13:0] nvdla_bdma_cfg_cmd_0_out_S ;
  assign nvdla_bdma_cfg_cmd_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_R3 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_X3 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_dst_ram_type_C3 ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_R3 = nvdla_bdma_cfg_cmd_0_out_R [1:1] ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_X3 = nvdla_bdma_cfg_cmd_0_out_X [1:1] ;
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_C3 = nvdla_bdma_cfg_cmd_0_out_C [1:1] ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_R3 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_X3 ;
  logic [0:0] nvdla_bdma_cfg_cmd_0_src_ram_type_C3 ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_R3 = nvdla_bdma_cfg_cmd_0_out_R [0:0] ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_X3 = nvdla_bdma_cfg_cmd_0_out_X [0:0] ;
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_C3 = nvdla_bdma_cfg_cmd_0_out_C [0:0] ;
  assign nvdla_bdma_cfg_dst_addr_high_0_out = nvdla_bdma_cfg_dst_addr_high_0_v8;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_C3 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_R3 ;
  logic [31:0] nvdla_bdma_cfg_dst_addr_high_0_v8_X3 ;
  assign nvdla_bdma_cfg_dst_addr_high_0_out_T = nvdla_bdma_cfg_dst_addr_high_0_v8_T ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_C3 = nvdla_bdma_cfg_dst_addr_high_0_out_C ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_R3 = nvdla_bdma_cfg_dst_addr_high_0_out_R ;
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_X3 = nvdla_bdma_cfg_dst_addr_high_0_out_X ;
  assign nvdla_bdma_cfg_dst_addr_high_0_out_S = nvdla_bdma_cfg_dst_addr_high_0_v8_S ;
  assign nvdla_bdma_cfg_dst_addr_low_0_out = { nvdla_bdma_cfg_dst_addr_low_0_v32, 5'b00000 };
  assign nvdla_bdma_cfg_dst_addr_low_0_out_T = {  nvdla_bdma_cfg_dst_addr_low_0_v32_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_dst_addr_low_0_out_S ;
  assign nvdla_bdma_cfg_dst_addr_low_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_R3 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_X3 ;
  logic [26:0] nvdla_bdma_cfg_dst_addr_low_0_v32_C3 ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_R3 = nvdla_bdma_cfg_dst_addr_low_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_X3 = nvdla_bdma_cfg_dst_addr_low_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_C3 = nvdla_bdma_cfg_dst_addr_low_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_dst_line_0_out = { nvdla_bdma_cfg_dst_line_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_dst_line_0_out_T = {  nvdla_bdma_cfg_dst_line_0_stride_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_dst_line_0_out_S ;
  assign nvdla_bdma_cfg_dst_line_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_R3 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_X3 ;
  logic [26:0] nvdla_bdma_cfg_dst_line_0_stride_C3 ;
  assign nvdla_bdma_cfg_dst_line_0_stride_R3 = nvdla_bdma_cfg_dst_line_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_dst_line_0_stride_X3 = nvdla_bdma_cfg_dst_line_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_dst_line_0_stride_C3 = nvdla_bdma_cfg_dst_line_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_dst_surf_0_out = { nvdla_bdma_cfg_dst_surf_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_dst_surf_0_out_T = {  nvdla_bdma_cfg_dst_surf_0_stride_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_dst_surf_0_out_S ;
  assign nvdla_bdma_cfg_dst_surf_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_R3 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_X3 ;
  logic [26:0] nvdla_bdma_cfg_dst_surf_0_stride_C3 ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_R3 = nvdla_bdma_cfg_dst_surf_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_X3 = nvdla_bdma_cfg_dst_surf_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_dst_surf_0_stride_C3 = nvdla_bdma_cfg_dst_surf_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_launch0_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch0_0_grp0_launch };
  assign nvdla_bdma_cfg_launch0_0_out_T = {  31'h0 , nvdla_bdma_cfg_launch0_0_grp0_launch_T  };
  logic [13:0] nvdla_bdma_cfg_launch0_0_out_S ;
  assign nvdla_bdma_cfg_launch0_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_R3 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_X3 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_C3 ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_R3 = nvdla_bdma_cfg_launch0_0_out_R [0:0] ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_X3 = nvdla_bdma_cfg_launch0_0_out_X [0:0] ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_C3 = nvdla_bdma_cfg_launch0_0_out_C [0:0] ;
  assign nvdla_bdma_cfg_launch0_0_wren = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C2 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R2 ;
  logic [0:0] nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X2 ;
  assign nvdla_bdma_cfg_launch0_0_wren_T = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_T ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C2 = nvdla_bdma_cfg_launch0_0_wren_C ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R2 = nvdla_bdma_cfg_launch0_0_wren_R ;
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X2 = nvdla_bdma_cfg_launch0_0_wren_X ;
  assign nvdla_bdma_cfg_launch0_0_wren_S = nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_S ;
  assign nvdla_bdma_cfg_launch1_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_launch1_0_grp1_launch };
  assign nvdla_bdma_cfg_launch1_0_out_T = {  31'h0 , nvdla_bdma_cfg_launch1_0_grp1_launch_T  };
  logic [13:0] nvdla_bdma_cfg_launch1_0_out_S ;
  assign nvdla_bdma_cfg_launch1_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_R3 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_X3 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_C3 ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_R3 = nvdla_bdma_cfg_launch1_0_out_R [0:0] ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_X3 = nvdla_bdma_cfg_launch1_0_out_X [0:0] ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_C3 = nvdla_bdma_cfg_launch1_0_out_C [0:0] ;
  assign nvdla_bdma_cfg_launch1_0_wren = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C2 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R2 ;
  logic [0:0] nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X2 ;
  assign nvdla_bdma_cfg_launch1_0_wren_T = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_T ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C2 = nvdla_bdma_cfg_launch1_0_wren_C ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R2 = nvdla_bdma_cfg_launch1_0_wren_R ;
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X2 = nvdla_bdma_cfg_launch1_0_wren_X ;
  assign nvdla_bdma_cfg_launch1_0_wren_S = nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_S ;
  assign nvdla_bdma_cfg_line_0_out = { 19'b0000000000000000000, nvdla_bdma_cfg_line_0_size };
  assign nvdla_bdma_cfg_line_0_out_T = {  19'h0 , nvdla_bdma_cfg_line_0_size_T  };
  logic [13:0] nvdla_bdma_cfg_line_0_out_S ;
  assign nvdla_bdma_cfg_line_0_out_S = 0 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_R3 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_X3 ;
  logic [12:0] nvdla_bdma_cfg_line_0_size_C3 ;
  assign nvdla_bdma_cfg_line_0_size_R3 = nvdla_bdma_cfg_line_0_out_R [12:0] ;
  assign nvdla_bdma_cfg_line_0_size_X3 = nvdla_bdma_cfg_line_0_out_X [12:0] ;
  assign nvdla_bdma_cfg_line_0_size_C3 = nvdla_bdma_cfg_line_0_out_C [12:0] ;
  assign nvdla_bdma_cfg_line_repeat_0_out = { 8'b00000000, nvdla_bdma_cfg_line_repeat_0_number };
  assign nvdla_bdma_cfg_line_repeat_0_out_T = {  8'h0 , nvdla_bdma_cfg_line_repeat_0_number_T  };
  logic [13:0] nvdla_bdma_cfg_line_repeat_0_out_S ;
  assign nvdla_bdma_cfg_line_repeat_0_out_S = 0 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_R3 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_X3 ;
  logic [23:0] nvdla_bdma_cfg_line_repeat_0_number_C3 ;
  assign nvdla_bdma_cfg_line_repeat_0_number_R3 = nvdla_bdma_cfg_line_repeat_0_out_R [23:0] ;
  assign nvdla_bdma_cfg_line_repeat_0_number_X3 = nvdla_bdma_cfg_line_repeat_0_out_X [23:0] ;
  assign nvdla_bdma_cfg_line_repeat_0_number_C3 = nvdla_bdma_cfg_line_repeat_0_out_C [23:0] ;
  assign nvdla_bdma_cfg_op_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_op_0_en };
  assign nvdla_bdma_cfg_op_0_out_T = {  31'h0 , nvdla_bdma_cfg_op_0_en_T  };
  logic [13:0] nvdla_bdma_cfg_op_0_out_S ;
  assign nvdla_bdma_cfg_op_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_R3 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_X3 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_C3 ;
  assign nvdla_bdma_cfg_op_0_en_R3 = nvdla_bdma_cfg_op_0_out_R [0:0] ;
  assign nvdla_bdma_cfg_op_0_en_X3 = nvdla_bdma_cfg_op_0_out_X [0:0] ;
  assign nvdla_bdma_cfg_op_0_en_C3 = nvdla_bdma_cfg_op_0_out_C [0:0] ;
  assign nvdla_bdma_cfg_op_0_wren = nvdla_bdma_cfg_op_0_en_trigger;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_C2 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_R2 ;
  logic [0:0] nvdla_bdma_cfg_op_0_en_trigger_X2 ;
  assign nvdla_bdma_cfg_op_0_wren_T = nvdla_bdma_cfg_op_0_en_trigger_T ;
  assign nvdla_bdma_cfg_op_0_en_trigger_C2 = nvdla_bdma_cfg_op_0_wren_C ;
  assign nvdla_bdma_cfg_op_0_en_trigger_R2 = nvdla_bdma_cfg_op_0_wren_R ;
  assign nvdla_bdma_cfg_op_0_en_trigger_X2 = nvdla_bdma_cfg_op_0_wren_X ;
  assign nvdla_bdma_cfg_op_0_wren_S = nvdla_bdma_cfg_op_0_en_trigger_S ;
  assign nvdla_bdma_cfg_src_addr_high_0_out = nvdla_bdma_cfg_src_addr_high_0_v8;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_C3 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_R3 ;
  logic [31:0] nvdla_bdma_cfg_src_addr_high_0_v8_X3 ;
  assign nvdla_bdma_cfg_src_addr_high_0_out_T = nvdla_bdma_cfg_src_addr_high_0_v8_T ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_C3 = nvdla_bdma_cfg_src_addr_high_0_out_C ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_R3 = nvdla_bdma_cfg_src_addr_high_0_out_R ;
  assign nvdla_bdma_cfg_src_addr_high_0_v8_X3 = nvdla_bdma_cfg_src_addr_high_0_out_X ;
  assign nvdla_bdma_cfg_src_addr_high_0_out_S = nvdla_bdma_cfg_src_addr_high_0_v8_S ;
  assign nvdla_bdma_cfg_src_addr_low_0_out = { nvdla_bdma_cfg_src_addr_low_0_v32, 5'b00000 };
  assign nvdla_bdma_cfg_src_addr_low_0_out_T = {  nvdla_bdma_cfg_src_addr_low_0_v32_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_src_addr_low_0_out_S ;
  assign nvdla_bdma_cfg_src_addr_low_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_R3 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_X3 ;
  logic [26:0] nvdla_bdma_cfg_src_addr_low_0_v32_C3 ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_R3 = nvdla_bdma_cfg_src_addr_low_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_X3 = nvdla_bdma_cfg_src_addr_low_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_src_addr_low_0_v32_C3 = nvdla_bdma_cfg_src_addr_low_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_src_line_0_out = { nvdla_bdma_cfg_src_line_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_src_line_0_out_T = {  nvdla_bdma_cfg_src_line_0_stride_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_src_line_0_out_S ;
  assign nvdla_bdma_cfg_src_line_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_R3 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_X3 ;
  logic [26:0] nvdla_bdma_cfg_src_line_0_stride_C3 ;
  assign nvdla_bdma_cfg_src_line_0_stride_R3 = nvdla_bdma_cfg_src_line_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_src_line_0_stride_X3 = nvdla_bdma_cfg_src_line_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_src_line_0_stride_C3 = nvdla_bdma_cfg_src_line_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_src_surf_0_out = { nvdla_bdma_cfg_src_surf_0_stride, 5'b00000 };
  assign nvdla_bdma_cfg_src_surf_0_out_T = {  nvdla_bdma_cfg_src_surf_0_stride_T , 5'h0  };
  logic [13:0] nvdla_bdma_cfg_src_surf_0_out_S ;
  assign nvdla_bdma_cfg_src_surf_0_out_S = 0 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_R3 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_X3 ;
  logic [26:0] nvdla_bdma_cfg_src_surf_0_stride_C3 ;
  assign nvdla_bdma_cfg_src_surf_0_stride_R3 = nvdla_bdma_cfg_src_surf_0_out_R [31:5] ;
  assign nvdla_bdma_cfg_src_surf_0_stride_X3 = nvdla_bdma_cfg_src_surf_0_out_X [31:5] ;
  assign nvdla_bdma_cfg_src_surf_0_stride_C3 = nvdla_bdma_cfg_src_surf_0_out_C [31:5] ;
  assign nvdla_bdma_cfg_status_0_out = { 31'b0000000000000000000000000000000, nvdla_bdma_cfg_status_0_stall_count_en };
  assign nvdla_bdma_cfg_status_0_out_T = {  31'h0 , nvdla_bdma_cfg_status_0_stall_count_en_T  };
  logic [13:0] nvdla_bdma_cfg_status_0_out_S ;
  assign nvdla_bdma_cfg_status_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_R3 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_X3 ;
  logic [0:0] nvdla_bdma_cfg_status_0_stall_count_en_C3 ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_R3 = nvdla_bdma_cfg_status_0_out_R [0:0] ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_X3 = nvdla_bdma_cfg_status_0_out_X [0:0] ;
  assign nvdla_bdma_cfg_status_0_stall_count_en_C3 = nvdla_bdma_cfg_status_0_out_C [0:0] ;
  assign nvdla_bdma_cfg_surf_repeat_0_out = { 8'b00000000, nvdla_bdma_cfg_surf_repeat_0_number };
  assign nvdla_bdma_cfg_surf_repeat_0_out_T = {  8'h0 , nvdla_bdma_cfg_surf_repeat_0_number_T  };
  logic [13:0] nvdla_bdma_cfg_surf_repeat_0_out_S ;
  assign nvdla_bdma_cfg_surf_repeat_0_out_S = 0 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_R3 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_X3 ;
  logic [23:0] nvdla_bdma_cfg_surf_repeat_0_number_C3 ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_R3 = nvdla_bdma_cfg_surf_repeat_0_out_R [23:0] ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_X3 = nvdla_bdma_cfg_surf_repeat_0_out_X [23:0] ;
  assign nvdla_bdma_cfg_surf_repeat_0_number_C3 = nvdla_bdma_cfg_surf_repeat_0_out_C [23:0] ;
  assign nvdla_bdma_status_0_out = { nvdla_bdma_status_0_grp1_busy, nvdla_bdma_status_0_grp0_busy, nvdla_bdma_status_0_idle, nvdla_bdma_status_0_free_slot };
  assign nvdla_bdma_status_0_out_T = {  nvdla_bdma_status_0_grp1_busy_T , nvdla_bdma_status_0_grp0_busy_T , nvdla_bdma_status_0_idle_T , nvdla_bdma_status_0_free_slot_T  };
  logic [13:0] nvdla_bdma_status_0_out_S ;
  assign nvdla_bdma_status_0_out_S = 0 ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_R1 ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_X1 ;
  logic [0:0] nvdla_bdma_status_0_grp1_busy_C1 ;
  assign nvdla_bdma_status_0_grp1_busy_R1 = nvdla_bdma_status_0_out_R [10:10] ;
  assign nvdla_bdma_status_0_grp1_busy_X1 = nvdla_bdma_status_0_out_X [10:10] ;
  assign nvdla_bdma_status_0_grp1_busy_C1 = nvdla_bdma_status_0_out_C [10:10] ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_R1 ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_X1 ;
  logic [0:0] nvdla_bdma_status_0_grp0_busy_C1 ;
  assign nvdla_bdma_status_0_grp0_busy_R1 = nvdla_bdma_status_0_out_R [9:9] ;
  assign nvdla_bdma_status_0_grp0_busy_X1 = nvdla_bdma_status_0_out_X [9:9] ;
  assign nvdla_bdma_status_0_grp0_busy_C1 = nvdla_bdma_status_0_out_C [9:9] ;
  logic [0:0] nvdla_bdma_status_0_idle_R1 ;
  logic [0:0] nvdla_bdma_status_0_idle_X1 ;
  logic [0:0] nvdla_bdma_status_0_idle_C1 ;
  assign nvdla_bdma_status_0_idle_R1 = nvdla_bdma_status_0_out_R [8:8] ;
  assign nvdla_bdma_status_0_idle_X1 = nvdla_bdma_status_0_out_X [8:8] ;
  assign nvdla_bdma_status_0_idle_C1 = nvdla_bdma_status_0_out_C [8:8] ;
  logic [7:0] nvdla_bdma_status_0_free_slot_R1 ;
  logic [7:0] nvdla_bdma_status_0_free_slot_X1 ;
  logic [7:0] nvdla_bdma_status_0_free_slot_C1 ;
  assign nvdla_bdma_status_0_free_slot_R1 = nvdla_bdma_status_0_out_R [7:0] ;
  assign nvdla_bdma_status_0_free_slot_X1 = nvdla_bdma_status_0_out_X [7:0] ;
  assign nvdla_bdma_status_0_free_slot_C1 = nvdla_bdma_status_0_out_C [7:0] ;
  assign nvdla_bdma_status_grp0_read_stall_0_out = nvdla_bdma_status_grp0_read_stall_0_count;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_C1 ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_R1 ;
  logic [31:0] nvdla_bdma_status_grp0_read_stall_0_count_X1 ;
  assign nvdla_bdma_status_grp0_read_stall_0_out_T = nvdla_bdma_status_grp0_read_stall_0_count_T ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_C1 = nvdla_bdma_status_grp0_read_stall_0_out_C ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_R1 = nvdla_bdma_status_grp0_read_stall_0_out_R ;
  assign nvdla_bdma_status_grp0_read_stall_0_count_X1 = nvdla_bdma_status_grp0_read_stall_0_out_X ;
  assign nvdla_bdma_status_grp0_read_stall_0_out_S = nvdla_bdma_status_grp0_read_stall_0_count_S ;
  assign nvdla_bdma_status_grp0_write_stall_0_out = nvdla_bdma_status_grp0_write_stall_0_count;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_C1 ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_R1 ;
  logic [31:0] nvdla_bdma_status_grp0_write_stall_0_count_X1 ;
  assign nvdla_bdma_status_grp0_write_stall_0_out_T = nvdla_bdma_status_grp0_write_stall_0_count_T ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_C1 = nvdla_bdma_status_grp0_write_stall_0_out_C ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_R1 = nvdla_bdma_status_grp0_write_stall_0_out_R ;
  assign nvdla_bdma_status_grp0_write_stall_0_count_X1 = nvdla_bdma_status_grp0_write_stall_0_out_X ;
  assign nvdla_bdma_status_grp0_write_stall_0_out_S = nvdla_bdma_status_grp0_write_stall_0_count_S ;
  assign nvdla_bdma_status_grp1_read_stall_0_out = nvdla_bdma_status_grp1_read_stall_0_count;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_C1 ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_R1 ;
  logic [31:0] nvdla_bdma_status_grp1_read_stall_0_count_X1 ;
  assign nvdla_bdma_status_grp1_read_stall_0_out_T = nvdla_bdma_status_grp1_read_stall_0_count_T ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_C1 = nvdla_bdma_status_grp1_read_stall_0_out_C ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_R1 = nvdla_bdma_status_grp1_read_stall_0_out_R ;
  assign nvdla_bdma_status_grp1_read_stall_0_count_X1 = nvdla_bdma_status_grp1_read_stall_0_out_X ;
  assign nvdla_bdma_status_grp1_read_stall_0_out_S = nvdla_bdma_status_grp1_read_stall_0_count_S ;
  assign nvdla_bdma_status_grp1_write_stall_0_out = nvdla_bdma_status_grp1_write_stall_0_count;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_C1 ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_R1 ;
  logic [31:0] nvdla_bdma_status_grp1_write_stall_0_count_X1 ;
  assign nvdla_bdma_status_grp1_write_stall_0_out_T = nvdla_bdma_status_grp1_write_stall_0_count_T ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_C1 = nvdla_bdma_status_grp1_write_stall_0_out_C ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_R1 = nvdla_bdma_status_grp1_write_stall_0_out_R ;
  assign nvdla_bdma_status_grp1_write_stall_0_count_X1 = nvdla_bdma_status_grp1_write_stall_0_out_X ;
  assign nvdla_bdma_status_grp1_write_stall_0_out_S = nvdla_bdma_status_grp1_write_stall_0_count_S ;
  assign reg_offset_rd_int = reg_offset;
  logic [11:0] reg_offset_C22 ;
  logic [11:0] reg_offset_R22 ;
  logic [11:0] reg_offset_X22 ;
  assign reg_offset_rd_int_T = reg_offset_T ;
  assign reg_offset_C22 = reg_offset_rd_int_C ;
  assign reg_offset_R22 = reg_offset_rd_int_R ;
  assign reg_offset_X22 = reg_offset_rd_int_X ;
  assign reg_offset_rd_int_S = reg_offset_S ;
  assign reg_offset_wr = { 20'b00000000000000000000, reg_offset };
  assign reg_offset_wr_T = {  20'h0 , reg_offset_T  };
  logic [13:0] reg_offset_wr_S ;
  assign reg_offset_wr_S = 0 ;
  logic [11:0] reg_offset_R23 ;
  logic [11:0] reg_offset_X23 ;
  logic [11:0] reg_offset_C23 ;
  assign reg_offset_R23 = reg_offset_wr_R [11:0] ;
  assign reg_offset_X23 = reg_offset_wr_X [11:0] ;
  assign reg_offset_C23 = reg_offset_wr_C [11:0] ;
  assign fangyuan1_C = ( fangyuan1_C0 );
  assign fangyuan2_C = ( fangyuan2_C0 );
  assign _033__C = ( _033__C0 );
  assign _034__C = ( _034__C0 );
  assign _035__C = ( _035__C0 );
  assign _036__C = ( _036__C0 );
  assign _037__C = ( _037__C0 );
  assign _038__C = ( _038__C0 );
  assign nvdla_bdma_status_grp1_write_stall_0_count_C = ( nvdla_bdma_status_grp1_write_stall_0_count_C0 ) | ( nvdla_bdma_status_grp1_write_stall_0_count_C1 );
  assign nvdla_bdma_status_grp1_read_stall_0_count_C = ( nvdla_bdma_status_grp1_read_stall_0_count_C0 ) | ( nvdla_bdma_status_grp1_read_stall_0_count_C1 );
  assign nvdla_bdma_status_grp0_write_stall_0_count_C = ( nvdla_bdma_status_grp0_write_stall_0_count_C0 ) | ( nvdla_bdma_status_grp0_write_stall_0_count_C1 );
  assign nvdla_bdma_status_grp0_read_stall_0_count_C = ( nvdla_bdma_status_grp0_read_stall_0_count_C0 ) | ( nvdla_bdma_status_grp0_read_stall_0_count_C1 );
  assign nvdla_bdma_status_0_free_slot_C = ( nvdla_bdma_status_0_free_slot_C0 ) | ( nvdla_bdma_status_0_free_slot_C1 );
  assign nvdla_bdma_status_0_idle_C = ( nvdla_bdma_status_0_idle_C0 ) | ( nvdla_bdma_status_0_idle_C1 );
  assign nvdla_bdma_status_0_grp0_busy_C = ( nvdla_bdma_status_0_grp0_busy_C0 ) | ( nvdla_bdma_status_0_grp0_busy_C1 );
  assign nvdla_bdma_status_0_grp1_busy_C = ( nvdla_bdma_status_0_grp1_busy_C0 ) | ( nvdla_bdma_status_0_grp1_busy_C1 );
  assign nvdla_bdma_cfg_cmd_0_wren_C = ( nvdla_bdma_cfg_cmd_0_wren_C0 ) | ( nvdla_bdma_cfg_cmd_0_wren_C1 );
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_C = ( nvdla_bdma_cfg_dst_addr_high_0_wren_C0 );
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_C = ( nvdla_bdma_cfg_dst_addr_low_0_wren_C0 );
  assign nvdla_bdma_cfg_dst_line_0_wren_C = ( nvdla_bdma_cfg_dst_line_0_wren_C0 );
  assign nvdla_bdma_cfg_dst_surf_0_wren_C = ( nvdla_bdma_cfg_dst_surf_0_wren_C0 );
  assign nvdla_bdma_cfg_line_0_wren_C = ( nvdla_bdma_cfg_line_0_wren_C0 );
  assign nvdla_bdma_cfg_line_repeat_0_wren_C = ( nvdla_bdma_cfg_line_repeat_0_wren_C0 );
  assign nvdla_bdma_cfg_src_addr_high_0_wren_C = ( nvdla_bdma_cfg_src_addr_high_0_wren_C0 );
  assign nvdla_bdma_cfg_src_addr_low_0_wren_C = ( nvdla_bdma_cfg_src_addr_low_0_wren_C0 );
  assign nvdla_bdma_cfg_src_line_0_wren_C = ( nvdla_bdma_cfg_src_line_0_wren_C0 );
  assign nvdla_bdma_cfg_src_surf_0_wren_C = ( nvdla_bdma_cfg_src_surf_0_wren_C0 );
  assign nvdla_bdma_cfg_status_0_wren_C = ( nvdla_bdma_cfg_status_0_wren_C0 );
  assign reg_wr_data_C = ( reg_wr_data_C0 ) | ( reg_wr_data_C1 ) | ( reg_wr_data_C2 ) | ( reg_wr_data_C3 ) | ( reg_wr_data_C4 ) | ( reg_wr_data_C5 ) | ( reg_wr_data_C6 ) | ( reg_wr_data_C7 ) | ( reg_wr_data_C8 ) | ( reg_wr_data_C9 ) | ( reg_wr_data_C10 ) | ( reg_wr_data_C11 ) | ( reg_wr_data_C12 ) | ( reg_wr_data_C13 );
  assign nvdla_bdma_cfg_surf_repeat_0_wren_C = ( nvdla_bdma_cfg_surf_repeat_0_wren_C0 );
  assign _016__C = ( _016__C0 );
  assign _015__C = ( _015__C0 );
  assign _014__C = ( _014__C0 );
  assign _013__C = ( _013__C0 );
  assign _012__C = ( _012__C0 );
  assign _011__C = ( _011__C0 );
  assign _010__C = ( _010__C0 );
  assign _009__C = ( _009__C0 );
  assign _008__C = ( _008__C0 );
  assign _007__C = ( _007__C0 );
  assign _006__C = ( _006__C0 );
  assign _005__C = ( _005__C0 );
  assign _004__C = ( _004__C0 );
  assign _003__C = ( _003__C0 );
  assign _002__C = ( _002__C0 );
  assign _001__C = ( _001__C0 );
  assign _000__C = ( _000__C0 );
  assign fangyuan0_C = ( fangyuan0_C0 );
  assign reg_offset_C = ( reg_offset_C0 ) | ( reg_offset_C1 ) | ( reg_offset_C2 ) | ( reg_offset_C3 ) | ( reg_offset_C4 ) | ( reg_offset_C5 ) | ( reg_offset_C6 ) | ( reg_offset_C7 ) | ( reg_offset_C8 ) | ( reg_offset_C9 ) | ( reg_offset_C10 ) | ( reg_offset_C11 ) | ( reg_offset_C12 ) | ( reg_offset_C13 ) | ( reg_offset_C14 ) | ( reg_offset_C15 ) | ( reg_offset_C16 ) | ( reg_offset_C17 ) | ( reg_offset_C18 ) | ( reg_offset_C19 ) | ( reg_offset_C20 ) | ( reg_offset_C21 ) | ( reg_offset_C22 ) | ( reg_offset_C23 );
  assign _032__C = ( _032__C0 ) | ( _032__C1 );
  assign _031__C = ( _031__C0 ) | ( _031__C1 );
  assign _030__C = ( _030__C0 ) | ( _030__C1 );
  assign _029__C = ( _029__C0 ) | ( _029__C1 );
  assign _028__C = ( _028__C0 );
  assign _027__C = ( _027__C0 ) | ( _027__C1 );
  assign _026__C = ( _026__C0 ) | ( _026__C1 );
  assign _025__C = ( _025__C0 ) | ( _025__C1 );
  assign _024__C = ( _024__C0 ) | ( _024__C1 );
  assign _023__C = ( _023__C0 ) | ( _023__C1 );
  assign _022__C = ( _022__C0 ) | ( _022__C1 );
  assign _021__C = ( _021__C0 ) | ( _021__C1 );
  assign _020__C = ( _020__C0 ) | ( _020__C1 );
  assign _019__C = ( _019__C0 ) | ( _019__C1 );
  assign _018__C = ( _018__C0 ) | ( _018__C1 );
  assign reg_wr_en_C = ( reg_wr_en_C0 ) | ( reg_wr_en_C1 ) | ( reg_wr_en_C2 ) | ( reg_wr_en_C3 ) | ( reg_wr_en_C4 ) | ( reg_wr_en_C5 ) | ( reg_wr_en_C6 ) | ( reg_wr_en_C7 ) | ( reg_wr_en_C8 ) | ( reg_wr_en_C9 ) | ( reg_wr_en_C10 ) | ( reg_wr_en_C11 ) | ( reg_wr_en_C12 ) | ( reg_wr_en_C13 ) | ( reg_wr_en_C14 ) | ( reg_wr_en_C15 );
  assign _017__C = ( _017__C0 ) | ( _017__C1 );
  assign reg_rd_data_C = ( reg_rd_data_C0 );
  assign nvdla_bdma_cfg_surf_repeat_0_number_C = ( nvdla_bdma_cfg_surf_repeat_0_number_C0 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_C1 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_C2 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_C3 );
  assign nvdla_bdma_cfg_status_0_stall_count_en_C = ( nvdla_bdma_cfg_status_0_stall_count_en_C0 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_C1 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_C2 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_C3 );
  assign nvdla_bdma_cfg_src_surf_0_stride_C = ( nvdla_bdma_cfg_src_surf_0_stride_C0 ) | ( nvdla_bdma_cfg_src_surf_0_stride_C1 ) | ( nvdla_bdma_cfg_src_surf_0_stride_C2 ) | ( nvdla_bdma_cfg_src_surf_0_stride_C3 );
  assign nvdla_bdma_cfg_src_line_0_stride_C = ( nvdla_bdma_cfg_src_line_0_stride_C0 ) | ( nvdla_bdma_cfg_src_line_0_stride_C1 ) | ( nvdla_bdma_cfg_src_line_0_stride_C2 ) | ( nvdla_bdma_cfg_src_line_0_stride_C3 );
  assign nvdla_bdma_cfg_src_addr_low_0_v32_C = ( nvdla_bdma_cfg_src_addr_low_0_v32_C0 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_C1 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_C2 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_C3 );
  assign nvdla_bdma_cfg_src_addr_high_0_v8_C = ( nvdla_bdma_cfg_src_addr_high_0_v8_C0 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_C1 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_C2 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_C3 );
  assign nvdla_bdma_cfg_op_0_en_trigger_C = ( nvdla_bdma_cfg_op_0_en_trigger_C0 ) | ( nvdla_bdma_cfg_op_0_en_trigger_C1 ) | ( nvdla_bdma_cfg_op_0_en_trigger_C2 );
  assign nvdla_bdma_cfg_op_0_en_C = ( nvdla_bdma_cfg_op_0_en_C0 ) | ( nvdla_bdma_cfg_op_0_en_C1 ) | ( nvdla_bdma_cfg_op_0_en_C2 ) | ( nvdla_bdma_cfg_op_0_en_C3 );
  assign nvdla_bdma_cfg_line_repeat_0_number_C = ( nvdla_bdma_cfg_line_repeat_0_number_C0 ) | ( nvdla_bdma_cfg_line_repeat_0_number_C1 ) | ( nvdla_bdma_cfg_line_repeat_0_number_C2 ) | ( nvdla_bdma_cfg_line_repeat_0_number_C3 );
  assign nvdla_bdma_cfg_line_0_size_C = ( nvdla_bdma_cfg_line_0_size_C0 ) | ( nvdla_bdma_cfg_line_0_size_C1 ) | ( nvdla_bdma_cfg_line_0_size_C2 ) | ( nvdla_bdma_cfg_line_0_size_C3 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C = ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_C2 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_C = ( nvdla_bdma_cfg_launch1_0_grp1_launch_C0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_C1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_C2 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_C3 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C = ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_C2 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_C = ( nvdla_bdma_cfg_launch0_0_grp0_launch_C0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_C1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_C2 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_C3 );
  assign nvdla_bdma_cfg_dst_surf_0_stride_C = ( nvdla_bdma_cfg_dst_surf_0_stride_C0 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_C1 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_C2 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_C3 );
  assign nvdla_bdma_cfg_dst_line_0_stride_C = ( nvdla_bdma_cfg_dst_line_0_stride_C0 ) | ( nvdla_bdma_cfg_dst_line_0_stride_C1 ) | ( nvdla_bdma_cfg_dst_line_0_stride_C2 ) | ( nvdla_bdma_cfg_dst_line_0_stride_C3 );
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_C = ( nvdla_bdma_cfg_dst_addr_low_0_v32_C0 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_C1 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_C2 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_C3 );
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_C = ( nvdla_bdma_cfg_dst_addr_high_0_v8_C0 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_C1 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_C2 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_C3 );
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_C = ( nvdla_bdma_cfg_cmd_0_src_ram_type_C0 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_C1 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_C2 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_C3 );
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_C = ( nvdla_bdma_cfg_cmd_0_dst_ram_type_C0 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_C1 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_C2 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_C3 );
  assign fangyuan1_X = ( fangyuan1_X0 );
  assign fangyuan2_X = ( fangyuan2_X0 );
  assign _033__X = ( _033__X0 );
  assign _034__X = ( _034__X0 );
  assign _035__X = ( _035__X0 );
  assign _036__X = ( _036__X0 );
  assign _037__X = ( _037__X0 );
  assign _038__X = ( _038__X0 );
  assign nvdla_bdma_status_grp1_write_stall_0_count_X = ( nvdla_bdma_status_grp1_write_stall_0_count_X0 ) | ( nvdla_bdma_status_grp1_write_stall_0_count_X1 );
  assign nvdla_bdma_status_grp1_read_stall_0_count_X = ( nvdla_bdma_status_grp1_read_stall_0_count_X0 ) | ( nvdla_bdma_status_grp1_read_stall_0_count_X1 );
  assign nvdla_bdma_status_grp0_write_stall_0_count_X = ( nvdla_bdma_status_grp0_write_stall_0_count_X0 ) | ( nvdla_bdma_status_grp0_write_stall_0_count_X1 );
  assign nvdla_bdma_status_grp0_read_stall_0_count_X = ( nvdla_bdma_status_grp0_read_stall_0_count_X0 ) | ( nvdla_bdma_status_grp0_read_stall_0_count_X1 );
  assign nvdla_bdma_status_0_free_slot_X = ( nvdla_bdma_status_0_free_slot_X0 ) | ( nvdla_bdma_status_0_free_slot_X1 );
  assign nvdla_bdma_status_0_idle_X = ( nvdla_bdma_status_0_idle_X0 ) | ( nvdla_bdma_status_0_idle_X1 );
  assign nvdla_bdma_status_0_grp0_busy_X = ( nvdla_bdma_status_0_grp0_busy_X0 ) | ( nvdla_bdma_status_0_grp0_busy_X1 );
  assign nvdla_bdma_status_0_grp1_busy_X = ( nvdla_bdma_status_0_grp1_busy_X0 ) | ( nvdla_bdma_status_0_grp1_busy_X1 );
  assign nvdla_bdma_cfg_cmd_0_wren_X = ( nvdla_bdma_cfg_cmd_0_wren_X0 ) | ( nvdla_bdma_cfg_cmd_0_wren_X1 );
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_X = ( nvdla_bdma_cfg_dst_addr_high_0_wren_X0 );
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_X = ( nvdla_bdma_cfg_dst_addr_low_0_wren_X0 );
  assign nvdla_bdma_cfg_dst_line_0_wren_X = ( nvdla_bdma_cfg_dst_line_0_wren_X0 );
  assign nvdla_bdma_cfg_dst_surf_0_wren_X = ( nvdla_bdma_cfg_dst_surf_0_wren_X0 );
  assign nvdla_bdma_cfg_line_0_wren_X = ( nvdla_bdma_cfg_line_0_wren_X0 );
  assign nvdla_bdma_cfg_line_repeat_0_wren_X = ( nvdla_bdma_cfg_line_repeat_0_wren_X0 );
  assign nvdla_bdma_cfg_src_addr_high_0_wren_X = ( nvdla_bdma_cfg_src_addr_high_0_wren_X0 );
  assign nvdla_bdma_cfg_src_addr_low_0_wren_X = ( nvdla_bdma_cfg_src_addr_low_0_wren_X0 );
  assign nvdla_bdma_cfg_src_line_0_wren_X = ( nvdla_bdma_cfg_src_line_0_wren_X0 );
  assign nvdla_bdma_cfg_src_surf_0_wren_X = ( nvdla_bdma_cfg_src_surf_0_wren_X0 );
  assign nvdla_bdma_cfg_status_0_wren_X = ( nvdla_bdma_cfg_status_0_wren_X0 );
  assign reg_wr_data_X = ( reg_wr_data_X0 ) | ( reg_wr_data_X1 ) | ( reg_wr_data_X2 ) | ( reg_wr_data_X3 ) | ( reg_wr_data_X4 ) | ( reg_wr_data_X5 ) | ( reg_wr_data_X6 ) | ( reg_wr_data_X7 ) | ( reg_wr_data_X8 ) | ( reg_wr_data_X9 ) | ( reg_wr_data_X10 ) | ( reg_wr_data_X11 ) | ( reg_wr_data_X12 ) | ( reg_wr_data_X13 );
  assign nvdla_bdma_cfg_surf_repeat_0_wren_X = ( nvdla_bdma_cfg_surf_repeat_0_wren_X0 );
  assign _016__X = ( _016__X0 );
  assign _015__X = ( _015__X0 );
  assign _014__X = ( _014__X0 );
  assign _013__X = ( _013__X0 );
  assign _012__X = ( _012__X0 );
  assign _011__X = ( _011__X0 );
  assign _010__X = ( _010__X0 );
  assign _009__X = ( _009__X0 );
  assign _008__X = ( _008__X0 );
  assign _007__X = ( _007__X0 );
  assign _006__X = ( _006__X0 );
  assign _005__X = ( _005__X0 );
  assign _004__X = ( _004__X0 );
  assign _003__X = ( _003__X0 );
  assign _002__X = ( _002__X0 );
  assign _001__X = ( _001__X0 );
  assign _000__X = ( _000__X0 );
  assign fangyuan0_X = ( fangyuan0_X0 );
  assign reg_offset_X = ( reg_offset_X0 ) | ( reg_offset_X1 ) | ( reg_offset_X2 ) | ( reg_offset_X3 ) | ( reg_offset_X4 ) | ( reg_offset_X5 ) | ( reg_offset_X6 ) | ( reg_offset_X7 ) | ( reg_offset_X8 ) | ( reg_offset_X9 ) | ( reg_offset_X10 ) | ( reg_offset_X11 ) | ( reg_offset_X12 ) | ( reg_offset_X13 ) | ( reg_offset_X14 ) | ( reg_offset_X15 ) | ( reg_offset_X16 ) | ( reg_offset_X17 ) | ( reg_offset_X18 ) | ( reg_offset_X19 ) | ( reg_offset_X20 ) | ( reg_offset_X21 ) | ( reg_offset_X22 ) | ( reg_offset_X23 );
  assign _032__X = ( _032__X0 ) | ( _032__X1 );
  assign _031__X = ( _031__X0 ) | ( _031__X1 );
  assign _030__X = ( _030__X0 ) | ( _030__X1 );
  assign _029__X = ( _029__X0 ) | ( _029__X1 );
  assign _028__X = ( _028__X0 );
  assign _027__X = ( _027__X0 ) | ( _027__X1 );
  assign _026__X = ( _026__X0 ) | ( _026__X1 );
  assign _025__X = ( _025__X0 ) | ( _025__X1 );
  assign _024__X = ( _024__X0 ) | ( _024__X1 );
  assign _023__X = ( _023__X0 ) | ( _023__X1 );
  assign _022__X = ( _022__X0 ) | ( _022__X1 );
  assign _021__X = ( _021__X0 ) | ( _021__X1 );
  assign _020__X = ( _020__X0 ) | ( _020__X1 );
  assign _019__X = ( _019__X0 ) | ( _019__X1 );
  assign _018__X = ( _018__X0 ) | ( _018__X1 );
  assign reg_wr_en_X = ( reg_wr_en_X0 ) | ( reg_wr_en_X1 ) | ( reg_wr_en_X2 ) | ( reg_wr_en_X3 ) | ( reg_wr_en_X4 ) | ( reg_wr_en_X5 ) | ( reg_wr_en_X6 ) | ( reg_wr_en_X7 ) | ( reg_wr_en_X8 ) | ( reg_wr_en_X9 ) | ( reg_wr_en_X10 ) | ( reg_wr_en_X11 ) | ( reg_wr_en_X12 ) | ( reg_wr_en_X13 ) | ( reg_wr_en_X14 ) | ( reg_wr_en_X15 );
  assign _017__X = ( _017__X0 ) | ( _017__X1 );
  assign reg_rd_data_X = ( reg_rd_data_X0 );
  assign nvdla_bdma_cfg_surf_repeat_0_number_X = ( nvdla_bdma_cfg_surf_repeat_0_number_X0 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X1 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X2 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X3 );
  assign nvdla_bdma_cfg_status_0_stall_count_en_X = ( nvdla_bdma_cfg_status_0_stall_count_en_X0 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X1 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X2 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X3 );
  assign nvdla_bdma_cfg_src_surf_0_stride_X = ( nvdla_bdma_cfg_src_surf_0_stride_X0 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X1 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X2 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X3 );
  assign nvdla_bdma_cfg_src_line_0_stride_X = ( nvdla_bdma_cfg_src_line_0_stride_X0 ) | ( nvdla_bdma_cfg_src_line_0_stride_X1 ) | ( nvdla_bdma_cfg_src_line_0_stride_X2 ) | ( nvdla_bdma_cfg_src_line_0_stride_X3 );
  assign nvdla_bdma_cfg_src_addr_low_0_v32_X = ( nvdla_bdma_cfg_src_addr_low_0_v32_X0 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X1 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X2 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X3 );
  assign nvdla_bdma_cfg_src_addr_high_0_v8_X = ( nvdla_bdma_cfg_src_addr_high_0_v8_X0 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X1 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X2 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X3 );
  assign nvdla_bdma_cfg_op_0_en_trigger_X = ( nvdla_bdma_cfg_op_0_en_trigger_X0 ) | ( nvdla_bdma_cfg_op_0_en_trigger_X1 ) | ( nvdla_bdma_cfg_op_0_en_trigger_X2 );
  assign nvdla_bdma_cfg_op_0_en_X = ( nvdla_bdma_cfg_op_0_en_X0 ) | ( nvdla_bdma_cfg_op_0_en_X1 ) | ( nvdla_bdma_cfg_op_0_en_X2 ) | ( nvdla_bdma_cfg_op_0_en_X3 );
  assign nvdla_bdma_cfg_line_repeat_0_number_X = ( nvdla_bdma_cfg_line_repeat_0_number_X0 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X1 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X2 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X3 );
  assign nvdla_bdma_cfg_line_0_size_X = ( nvdla_bdma_cfg_line_0_size_X0 ) | ( nvdla_bdma_cfg_line_0_size_X1 ) | ( nvdla_bdma_cfg_line_0_size_X2 ) | ( nvdla_bdma_cfg_line_0_size_X3 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X = ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X2 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_X = ( nvdla_bdma_cfg_launch1_0_grp1_launch_X0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X2 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X3 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X = ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X2 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_X = ( nvdla_bdma_cfg_launch0_0_grp0_launch_X0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X2 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X3 );
  assign nvdla_bdma_cfg_dst_surf_0_stride_X = ( nvdla_bdma_cfg_dst_surf_0_stride_X0 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X1 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X2 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X3 );
  assign nvdla_bdma_cfg_dst_line_0_stride_X = ( nvdla_bdma_cfg_dst_line_0_stride_X0 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X1 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X2 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X3 );
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_X = ( nvdla_bdma_cfg_dst_addr_low_0_v32_X0 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X1 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X2 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X3 );
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_X = ( nvdla_bdma_cfg_dst_addr_high_0_v8_X0 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X1 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X2 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X3 );
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_X = ( nvdla_bdma_cfg_cmd_0_src_ram_type_X0 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X1 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X2 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X3 );
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_X = ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X0 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X1 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X2 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X3 );
  assign fangyuan1_R = ( fangyuan1_X0 & fangyuan1_R0 );
  assign fangyuan2_R = ( fangyuan2_X0 & fangyuan2_R0 );
  assign _033__R = ( _033__X0 & _033__R0 );
  assign _034__R = ( _034__X0 & _034__R0 );
  assign _035__R = ( _035__X0 & _035__R0 );
  assign _036__R = ( _036__X0 & _036__R0 );
  assign _037__R = ( _037__X0 & _037__R0 );
  assign _038__R = ( _038__X0 & _038__R0 );
  assign nvdla_bdma_status_grp1_write_stall_0_count_R = ( nvdla_bdma_status_grp1_write_stall_0_count_X0 & nvdla_bdma_status_grp1_write_stall_0_count_R0 ) | ( nvdla_bdma_status_grp1_write_stall_0_count_X1 & nvdla_bdma_status_grp1_write_stall_0_count_R1 );
  assign nvdla_bdma_status_grp1_read_stall_0_count_R = ( nvdla_bdma_status_grp1_read_stall_0_count_X0 & nvdla_bdma_status_grp1_read_stall_0_count_R0 ) | ( nvdla_bdma_status_grp1_read_stall_0_count_X1 & nvdla_bdma_status_grp1_read_stall_0_count_R1 );
  assign nvdla_bdma_status_grp0_write_stall_0_count_R = ( nvdla_bdma_status_grp0_write_stall_0_count_X0 & nvdla_bdma_status_grp0_write_stall_0_count_R0 ) | ( nvdla_bdma_status_grp0_write_stall_0_count_X1 & nvdla_bdma_status_grp0_write_stall_0_count_R1 );
  assign nvdla_bdma_status_grp0_read_stall_0_count_R = ( nvdla_bdma_status_grp0_read_stall_0_count_X0 & nvdla_bdma_status_grp0_read_stall_0_count_R0 ) | ( nvdla_bdma_status_grp0_read_stall_0_count_X1 & nvdla_bdma_status_grp0_read_stall_0_count_R1 );
  assign nvdla_bdma_status_0_free_slot_R = ( nvdla_bdma_status_0_free_slot_X0 & nvdla_bdma_status_0_free_slot_R0 ) | ( nvdla_bdma_status_0_free_slot_X1 & nvdla_bdma_status_0_free_slot_R1 );
  assign nvdla_bdma_status_0_idle_R = ( nvdla_bdma_status_0_idle_X0 & nvdla_bdma_status_0_idle_R0 ) | ( nvdla_bdma_status_0_idle_X1 & nvdla_bdma_status_0_idle_R1 );
  assign nvdla_bdma_status_0_grp0_busy_R = ( nvdla_bdma_status_0_grp0_busy_X0 & nvdla_bdma_status_0_grp0_busy_R0 ) | ( nvdla_bdma_status_0_grp0_busy_X1 & nvdla_bdma_status_0_grp0_busy_R1 );
  assign nvdla_bdma_status_0_grp1_busy_R = ( nvdla_bdma_status_0_grp1_busy_X0 & nvdla_bdma_status_0_grp1_busy_R0 ) | ( nvdla_bdma_status_0_grp1_busy_X1 & nvdla_bdma_status_0_grp1_busy_R1 );
  assign nvdla_bdma_cfg_cmd_0_wren_R = ( nvdla_bdma_cfg_cmd_0_wren_X0 & nvdla_bdma_cfg_cmd_0_wren_R0 ) | ( nvdla_bdma_cfg_cmd_0_wren_X1 & nvdla_bdma_cfg_cmd_0_wren_R1 );
  assign nvdla_bdma_cfg_dst_addr_high_0_wren_R = ( nvdla_bdma_cfg_dst_addr_high_0_wren_X0 & nvdla_bdma_cfg_dst_addr_high_0_wren_R0 );
  assign nvdla_bdma_cfg_dst_addr_low_0_wren_R = ( nvdla_bdma_cfg_dst_addr_low_0_wren_X0 & nvdla_bdma_cfg_dst_addr_low_0_wren_R0 );
  assign nvdla_bdma_cfg_dst_line_0_wren_R = ( nvdla_bdma_cfg_dst_line_0_wren_X0 & nvdla_bdma_cfg_dst_line_0_wren_R0 );
  assign nvdla_bdma_cfg_dst_surf_0_wren_R = ( nvdla_bdma_cfg_dst_surf_0_wren_X0 & nvdla_bdma_cfg_dst_surf_0_wren_R0 );
  assign nvdla_bdma_cfg_line_0_wren_R = ( nvdla_bdma_cfg_line_0_wren_X0 & nvdla_bdma_cfg_line_0_wren_R0 );
  assign nvdla_bdma_cfg_line_repeat_0_wren_R = ( nvdla_bdma_cfg_line_repeat_0_wren_X0 & nvdla_bdma_cfg_line_repeat_0_wren_R0 );
  assign nvdla_bdma_cfg_src_addr_high_0_wren_R = ( nvdla_bdma_cfg_src_addr_high_0_wren_X0 & nvdla_bdma_cfg_src_addr_high_0_wren_R0 );
  assign nvdla_bdma_cfg_src_addr_low_0_wren_R = ( nvdla_bdma_cfg_src_addr_low_0_wren_X0 & nvdla_bdma_cfg_src_addr_low_0_wren_R0 );
  assign nvdla_bdma_cfg_src_line_0_wren_R = ( nvdla_bdma_cfg_src_line_0_wren_X0 & nvdla_bdma_cfg_src_line_0_wren_R0 );
  assign nvdla_bdma_cfg_src_surf_0_wren_R = ( nvdla_bdma_cfg_src_surf_0_wren_X0 & nvdla_bdma_cfg_src_surf_0_wren_R0 );
  assign nvdla_bdma_cfg_status_0_wren_R = ( nvdla_bdma_cfg_status_0_wren_X0 & nvdla_bdma_cfg_status_0_wren_R0 );
  assign reg_wr_data_R = ( reg_wr_data_X0 & reg_wr_data_R0 ) | ( reg_wr_data_X1 & reg_wr_data_R1 ) | ( reg_wr_data_X2 & reg_wr_data_R2 ) | ( reg_wr_data_X3 & reg_wr_data_R3 ) | ( reg_wr_data_X4 & reg_wr_data_R4 ) | ( reg_wr_data_X5 & reg_wr_data_R5 ) | ( reg_wr_data_X6 & reg_wr_data_R6 ) | ( reg_wr_data_X7 & reg_wr_data_R7 ) | ( reg_wr_data_X8 & reg_wr_data_R8 ) | ( reg_wr_data_X9 & reg_wr_data_R9 ) | ( reg_wr_data_X10 & reg_wr_data_R10 ) | ( reg_wr_data_X11 & reg_wr_data_R11 ) | ( reg_wr_data_X12 & reg_wr_data_R12 ) | ( reg_wr_data_X13 & reg_wr_data_R13 );
  assign nvdla_bdma_cfg_surf_repeat_0_wren_R = ( nvdla_bdma_cfg_surf_repeat_0_wren_X0 & nvdla_bdma_cfg_surf_repeat_0_wren_R0 );
  assign _016__R = ( _016__X0 & _016__R0 );
  assign _015__R = ( _015__X0 & _015__R0 );
  assign _014__R = ( _014__X0 & _014__R0 );
  assign _013__R = ( _013__X0 & _013__R0 );
  assign _012__R = ( _012__X0 & _012__R0 );
  assign _011__R = ( _011__X0 & _011__R0 );
  assign _010__R = ( _010__X0 & _010__R0 );
  assign _009__R = ( _009__X0 & _009__R0 );
  assign _008__R = ( _008__X0 & _008__R0 );
  assign _007__R = ( _007__X0 & _007__R0 );
  assign _006__R = ( _006__X0 & _006__R0 );
  assign _005__R = ( _005__X0 & _005__R0 );
  assign _004__R = ( _004__X0 & _004__R0 );
  assign _003__R = ( _003__X0 & _003__R0 );
  assign _002__R = ( _002__X0 & _002__R0 );
  assign _001__R = ( _001__X0 & _001__R0 );
  assign _000__R = ( _000__X0 & _000__R0 );
  assign fangyuan0_R = ( fangyuan0_X0 & fangyuan0_R0 );
  assign reg_offset_R = ( reg_offset_X0 & reg_offset_R0 ) | ( reg_offset_X1 & reg_offset_R1 ) | ( reg_offset_X2 & reg_offset_R2 ) | ( reg_offset_X3 & reg_offset_R3 ) | ( reg_offset_X4 & reg_offset_R4 ) | ( reg_offset_X5 & reg_offset_R5 ) | ( reg_offset_X6 & reg_offset_R6 ) | ( reg_offset_X7 & reg_offset_R7 ) | ( reg_offset_X8 & reg_offset_R8 ) | ( reg_offset_X9 & reg_offset_R9 ) | ( reg_offset_X10 & reg_offset_R10 ) | ( reg_offset_X11 & reg_offset_R11 ) | ( reg_offset_X12 & reg_offset_R12 ) | ( reg_offset_X13 & reg_offset_R13 ) | ( reg_offset_X14 & reg_offset_R14 ) | ( reg_offset_X15 & reg_offset_R15 ) | ( reg_offset_X16 & reg_offset_R16 ) | ( reg_offset_X17 & reg_offset_R17 ) | ( reg_offset_X18 & reg_offset_R18 ) | ( reg_offset_X19 & reg_offset_R19 ) | ( reg_offset_X20 & reg_offset_R20 ) | ( reg_offset_X21 & reg_offset_R21 ) | ( reg_offset_X22 & reg_offset_R22 ) | ( reg_offset_X23 & reg_offset_R23 );
  assign _032__R = ( _032__X0 & _032__R0 ) | ( _032__X1 & _032__R1 );
  assign _031__R = ( _031__X0 & _031__R0 ) | ( _031__X1 & _031__R1 );
  assign _030__R = ( _030__X0 & _030__R0 ) | ( _030__X1 & _030__R1 );
  assign _029__R = ( _029__X0 & _029__R0 ) | ( _029__X1 & _029__R1 );
  assign _028__R = ( _028__X0 & _028__R0 );
  assign _027__R = ( _027__X0 & _027__R0 ) | ( _027__X1 & _027__R1 );
  assign _026__R = ( _026__X0 & _026__R0 ) | ( _026__X1 & _026__R1 );
  assign _025__R = ( _025__X0 & _025__R0 ) | ( _025__X1 & _025__R1 );
  assign _024__R = ( _024__X0 & _024__R0 ) | ( _024__X1 & _024__R1 );
  assign _023__R = ( _023__X0 & _023__R0 ) | ( _023__X1 & _023__R1 );
  assign _022__R = ( _022__X0 & _022__R0 ) | ( _022__X1 & _022__R1 );
  assign _021__R = ( _021__X0 & _021__R0 ) | ( _021__X1 & _021__R1 );
  assign _020__R = ( _020__X0 & _020__R0 ) | ( _020__X1 & _020__R1 );
  assign _019__R = ( _019__X0 & _019__R0 ) | ( _019__X1 & _019__R1 );
  assign _018__R = ( _018__X0 & _018__R0 ) | ( _018__X1 & _018__R1 );
  assign reg_wr_en_R = ( reg_wr_en_X0 & reg_wr_en_R0 ) | ( reg_wr_en_X1 & reg_wr_en_R1 ) | ( reg_wr_en_X2 & reg_wr_en_R2 ) | ( reg_wr_en_X3 & reg_wr_en_R3 ) | ( reg_wr_en_X4 & reg_wr_en_R4 ) | ( reg_wr_en_X5 & reg_wr_en_R5 ) | ( reg_wr_en_X6 & reg_wr_en_R6 ) | ( reg_wr_en_X7 & reg_wr_en_R7 ) | ( reg_wr_en_X8 & reg_wr_en_R8 ) | ( reg_wr_en_X9 & reg_wr_en_R9 ) | ( reg_wr_en_X10 & reg_wr_en_R10 ) | ( reg_wr_en_X11 & reg_wr_en_R11 ) | ( reg_wr_en_X12 & reg_wr_en_R12 ) | ( reg_wr_en_X13 & reg_wr_en_R13 ) | ( reg_wr_en_X14 & reg_wr_en_R14 ) | ( reg_wr_en_X15 & reg_wr_en_R15 );
  assign _017__R = ( _017__X0 & _017__R0 ) | ( _017__X1 & _017__R1 );
  assign reg_rd_data_R = ( reg_rd_data_X0 & reg_rd_data_R0 );
  assign nvdla_bdma_cfg_surf_repeat_0_number_R = ( nvdla_bdma_cfg_surf_repeat_0_number_X0 & nvdla_bdma_cfg_surf_repeat_0_number_R0 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X1 & nvdla_bdma_cfg_surf_repeat_0_number_R1 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X2 & nvdla_bdma_cfg_surf_repeat_0_number_R2 ) | ( nvdla_bdma_cfg_surf_repeat_0_number_X3 & nvdla_bdma_cfg_surf_repeat_0_number_R3 );
  assign nvdla_bdma_cfg_status_0_stall_count_en_R = ( nvdla_bdma_cfg_status_0_stall_count_en_X0 & nvdla_bdma_cfg_status_0_stall_count_en_R0 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X1 & nvdla_bdma_cfg_status_0_stall_count_en_R1 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X2 & nvdla_bdma_cfg_status_0_stall_count_en_R2 ) | ( nvdla_bdma_cfg_status_0_stall_count_en_X3 & nvdla_bdma_cfg_status_0_stall_count_en_R3 );
  assign nvdla_bdma_cfg_src_surf_0_stride_R = ( nvdla_bdma_cfg_src_surf_0_stride_X0 & nvdla_bdma_cfg_src_surf_0_stride_R0 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X1 & nvdla_bdma_cfg_src_surf_0_stride_R1 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X2 & nvdla_bdma_cfg_src_surf_0_stride_R2 ) | ( nvdla_bdma_cfg_src_surf_0_stride_X3 & nvdla_bdma_cfg_src_surf_0_stride_R3 );
  assign nvdla_bdma_cfg_src_line_0_stride_R = ( nvdla_bdma_cfg_src_line_0_stride_X0 & nvdla_bdma_cfg_src_line_0_stride_R0 ) | ( nvdla_bdma_cfg_src_line_0_stride_X1 & nvdla_bdma_cfg_src_line_0_stride_R1 ) | ( nvdla_bdma_cfg_src_line_0_stride_X2 & nvdla_bdma_cfg_src_line_0_stride_R2 ) | ( nvdla_bdma_cfg_src_line_0_stride_X3 & nvdla_bdma_cfg_src_line_0_stride_R3 );
  assign nvdla_bdma_cfg_src_addr_low_0_v32_R = ( nvdla_bdma_cfg_src_addr_low_0_v32_X0 & nvdla_bdma_cfg_src_addr_low_0_v32_R0 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X1 & nvdla_bdma_cfg_src_addr_low_0_v32_R1 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X2 & nvdla_bdma_cfg_src_addr_low_0_v32_R2 ) | ( nvdla_bdma_cfg_src_addr_low_0_v32_X3 & nvdla_bdma_cfg_src_addr_low_0_v32_R3 );
  assign nvdla_bdma_cfg_src_addr_high_0_v8_R = ( nvdla_bdma_cfg_src_addr_high_0_v8_X0 & nvdla_bdma_cfg_src_addr_high_0_v8_R0 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X1 & nvdla_bdma_cfg_src_addr_high_0_v8_R1 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X2 & nvdla_bdma_cfg_src_addr_high_0_v8_R2 ) | ( nvdla_bdma_cfg_src_addr_high_0_v8_X3 & nvdla_bdma_cfg_src_addr_high_0_v8_R3 );
  assign nvdla_bdma_cfg_op_0_en_trigger_R = ( nvdla_bdma_cfg_op_0_en_trigger_X0 & nvdla_bdma_cfg_op_0_en_trigger_R0 ) | ( nvdla_bdma_cfg_op_0_en_trigger_X1 & nvdla_bdma_cfg_op_0_en_trigger_R1 ) | ( nvdla_bdma_cfg_op_0_en_trigger_X2 & nvdla_bdma_cfg_op_0_en_trigger_R2 );
  assign nvdla_bdma_cfg_op_0_en_R = ( nvdla_bdma_cfg_op_0_en_X0 & nvdla_bdma_cfg_op_0_en_R0 ) | ( nvdla_bdma_cfg_op_0_en_X1 & nvdla_bdma_cfg_op_0_en_R1 ) | ( nvdla_bdma_cfg_op_0_en_X2 & nvdla_bdma_cfg_op_0_en_R2 ) | ( nvdla_bdma_cfg_op_0_en_X3 & nvdla_bdma_cfg_op_0_en_R3 );
  assign nvdla_bdma_cfg_line_repeat_0_number_R = ( nvdla_bdma_cfg_line_repeat_0_number_X0 & nvdla_bdma_cfg_line_repeat_0_number_R0 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X1 & nvdla_bdma_cfg_line_repeat_0_number_R1 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X2 & nvdla_bdma_cfg_line_repeat_0_number_R2 ) | ( nvdla_bdma_cfg_line_repeat_0_number_X3 & nvdla_bdma_cfg_line_repeat_0_number_R3 );
  assign nvdla_bdma_cfg_line_0_size_R = ( nvdla_bdma_cfg_line_0_size_X0 & nvdla_bdma_cfg_line_0_size_R0 ) | ( nvdla_bdma_cfg_line_0_size_X1 & nvdla_bdma_cfg_line_0_size_R1 ) | ( nvdla_bdma_cfg_line_0_size_X2 & nvdla_bdma_cfg_line_0_size_R2 ) | ( nvdla_bdma_cfg_line_0_size_X3 & nvdla_bdma_cfg_line_0_size_R3 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R = ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X0 & nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X1 & nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_X2 & nvdla_bdma_cfg_launch1_0_grp1_launch_trigger_R2 );
  assign nvdla_bdma_cfg_launch1_0_grp1_launch_R = ( nvdla_bdma_cfg_launch1_0_grp1_launch_X0 & nvdla_bdma_cfg_launch1_0_grp1_launch_R0 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X1 & nvdla_bdma_cfg_launch1_0_grp1_launch_R1 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X2 & nvdla_bdma_cfg_launch1_0_grp1_launch_R2 ) | ( nvdla_bdma_cfg_launch1_0_grp1_launch_X3 & nvdla_bdma_cfg_launch1_0_grp1_launch_R3 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R = ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X0 & nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X1 & nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_X2 & nvdla_bdma_cfg_launch0_0_grp0_launch_trigger_R2 );
  assign nvdla_bdma_cfg_launch0_0_grp0_launch_R = ( nvdla_bdma_cfg_launch0_0_grp0_launch_X0 & nvdla_bdma_cfg_launch0_0_grp0_launch_R0 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X1 & nvdla_bdma_cfg_launch0_0_grp0_launch_R1 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X2 & nvdla_bdma_cfg_launch0_0_grp0_launch_R2 ) | ( nvdla_bdma_cfg_launch0_0_grp0_launch_X3 & nvdla_bdma_cfg_launch0_0_grp0_launch_R3 );
  assign nvdla_bdma_cfg_dst_surf_0_stride_R = ( nvdla_bdma_cfg_dst_surf_0_stride_X0 & nvdla_bdma_cfg_dst_surf_0_stride_R0 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X1 & nvdla_bdma_cfg_dst_surf_0_stride_R1 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X2 & nvdla_bdma_cfg_dst_surf_0_stride_R2 ) | ( nvdla_bdma_cfg_dst_surf_0_stride_X3 & nvdla_bdma_cfg_dst_surf_0_stride_R3 );
  assign nvdla_bdma_cfg_dst_line_0_stride_R = ( nvdla_bdma_cfg_dst_line_0_stride_X0 & nvdla_bdma_cfg_dst_line_0_stride_R0 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X1 & nvdla_bdma_cfg_dst_line_0_stride_R1 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X2 & nvdla_bdma_cfg_dst_line_0_stride_R2 ) | ( nvdla_bdma_cfg_dst_line_0_stride_X3 & nvdla_bdma_cfg_dst_line_0_stride_R3 );
  assign nvdla_bdma_cfg_dst_addr_low_0_v32_R = ( nvdla_bdma_cfg_dst_addr_low_0_v32_X0 & nvdla_bdma_cfg_dst_addr_low_0_v32_R0 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X1 & nvdla_bdma_cfg_dst_addr_low_0_v32_R1 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X2 & nvdla_bdma_cfg_dst_addr_low_0_v32_R2 ) | ( nvdla_bdma_cfg_dst_addr_low_0_v32_X3 & nvdla_bdma_cfg_dst_addr_low_0_v32_R3 );
  assign nvdla_bdma_cfg_dst_addr_high_0_v8_R = ( nvdla_bdma_cfg_dst_addr_high_0_v8_X0 & nvdla_bdma_cfg_dst_addr_high_0_v8_R0 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X1 & nvdla_bdma_cfg_dst_addr_high_0_v8_R1 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X2 & nvdla_bdma_cfg_dst_addr_high_0_v8_R2 ) | ( nvdla_bdma_cfg_dst_addr_high_0_v8_X3 & nvdla_bdma_cfg_dst_addr_high_0_v8_R3 );
  assign nvdla_bdma_cfg_cmd_0_src_ram_type_R = ( nvdla_bdma_cfg_cmd_0_src_ram_type_X0 & nvdla_bdma_cfg_cmd_0_src_ram_type_R0 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X1 & nvdla_bdma_cfg_cmd_0_src_ram_type_R1 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X2 & nvdla_bdma_cfg_cmd_0_src_ram_type_R2 ) | ( nvdla_bdma_cfg_cmd_0_src_ram_type_X3 & nvdla_bdma_cfg_cmd_0_src_ram_type_R3 );
  assign nvdla_bdma_cfg_cmd_0_dst_ram_type_R = ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X0 & nvdla_bdma_cfg_cmd_0_dst_ram_type_R0 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X1 & nvdla_bdma_cfg_cmd_0_dst_ram_type_R1 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X2 & nvdla_bdma_cfg_cmd_0_dst_ram_type_R2 ) | ( nvdla_bdma_cfg_cmd_0_dst_ram_type_X3 & nvdla_bdma_cfg_cmd_0_dst_ram_type_R3 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { nvdla_bdma_cfg_cmd_0_out_R , nvdla_bdma_cfg_cmd_0_out_C , nvdla_bdma_cfg_cmd_0_out_X , nvdla_bdma_cfg_dst_addr_high_0_out_R , nvdla_bdma_cfg_dst_addr_high_0_out_C , nvdla_bdma_cfg_dst_addr_high_0_out_X , nvdla_bdma_cfg_dst_addr_low_0_out_R , nvdla_bdma_cfg_dst_addr_low_0_out_C , nvdla_bdma_cfg_dst_addr_low_0_out_X , nvdla_bdma_cfg_dst_line_0_out_R , nvdla_bdma_cfg_dst_line_0_out_C , nvdla_bdma_cfg_dst_line_0_out_X , nvdla_bdma_cfg_dst_surf_0_out_R , nvdla_bdma_cfg_dst_surf_0_out_C , nvdla_bdma_cfg_dst_surf_0_out_X , nvdla_bdma_cfg_launch0_0_out_R , nvdla_bdma_cfg_launch0_0_out_C , nvdla_bdma_cfg_launch0_0_out_X , nvdla_bdma_cfg_launch0_0_wren_R , nvdla_bdma_cfg_launch0_0_wren_C , nvdla_bdma_cfg_launch0_0_wren_X , nvdla_bdma_cfg_launch1_0_out_R , nvdla_bdma_cfg_launch1_0_out_C , nvdla_bdma_cfg_launch1_0_out_X , nvdla_bdma_cfg_launch1_0_wren_R , nvdla_bdma_cfg_launch1_0_wren_C , nvdla_bdma_cfg_launch1_0_wren_X , nvdla_bdma_cfg_line_0_out_R , nvdla_bdma_cfg_line_0_out_C , nvdla_bdma_cfg_line_0_out_X , nvdla_bdma_cfg_line_repeat_0_out_R , nvdla_bdma_cfg_line_repeat_0_out_C , nvdla_bdma_cfg_line_repeat_0_out_X , nvdla_bdma_cfg_op_0_out_R , nvdla_bdma_cfg_op_0_out_C , nvdla_bdma_cfg_op_0_out_X , nvdla_bdma_cfg_op_0_wren_R , nvdla_bdma_cfg_op_0_wren_C , nvdla_bdma_cfg_op_0_wren_X , nvdla_bdma_cfg_src_addr_high_0_out_R , nvdla_bdma_cfg_src_addr_high_0_out_C , nvdla_bdma_cfg_src_addr_high_0_out_X , nvdla_bdma_cfg_src_addr_low_0_out_R , nvdla_bdma_cfg_src_addr_low_0_out_C , nvdla_bdma_cfg_src_addr_low_0_out_X , nvdla_bdma_cfg_src_line_0_out_R , nvdla_bdma_cfg_src_line_0_out_C , nvdla_bdma_cfg_src_line_0_out_X , nvdla_bdma_cfg_src_surf_0_out_R , nvdla_bdma_cfg_src_surf_0_out_C , nvdla_bdma_cfg_src_surf_0_out_X , nvdla_bdma_cfg_status_0_out_R , nvdla_bdma_cfg_status_0_out_C , nvdla_bdma_cfg_status_0_out_X , nvdla_bdma_cfg_surf_repeat_0_out_R , nvdla_bdma_cfg_surf_repeat_0_out_C , nvdla_bdma_cfg_surf_repeat_0_out_X , nvdla_bdma_status_0_out_R , nvdla_bdma_status_0_out_C , nvdla_bdma_status_0_out_X , nvdla_bdma_status_grp0_read_stall_0_out_R , nvdla_bdma_status_grp0_read_stall_0_out_C , nvdla_bdma_status_grp0_read_stall_0_out_X , nvdla_bdma_status_grp0_write_stall_0_out_R , nvdla_bdma_status_grp0_write_stall_0_out_C , nvdla_bdma_status_grp0_write_stall_0_out_X , nvdla_bdma_status_grp1_read_stall_0_out_R , nvdla_bdma_status_grp1_read_stall_0_out_C , nvdla_bdma_status_grp1_read_stall_0_out_X , nvdla_bdma_status_grp1_write_stall_0_out_R , nvdla_bdma_status_grp1_write_stall_0_out_C , nvdla_bdma_status_grp1_write_stall_0_out_X , reg_offset_rd_int_R , reg_offset_rd_int_C , reg_offset_rd_int_X , reg_offset_wr_R , reg_offset_wr_C , reg_offset_wr_X  } = 0;
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL1 <= nvdla_bdma_cfg_cmd_0_dst_ram_type ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL2 <= nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL1 <= nvdla_bdma_cfg_cmd_0_src_ram_type ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL2 <= nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL1 <= nvdla_bdma_cfg_dst_addr_high_0_v8 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL2 <= nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL1 <= nvdla_bdma_cfg_dst_addr_low_0_v32 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL2 <= nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL1 <= nvdla_bdma_cfg_dst_line_0_stride ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL2 <= nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL1 <= nvdla_bdma_cfg_dst_surf_0_stride ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL2 <= nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL1 <= nvdla_bdma_cfg_launch0_0_grp0_launch ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL2 <= nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL1 <= nvdla_bdma_cfg_launch1_0_grp1_launch ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL2 <= nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_line_0_size_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_line_0_size_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_line_0_size_PREV_VAL1 <= nvdla_bdma_cfg_line_0_size ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_line_0_size_PREV_VAL2 <= nvdla_bdma_cfg_line_0_size_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL1 <= nvdla_bdma_cfg_line_repeat_0_number ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL2 <= nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_op_0_en_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_op_0_en_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_op_0_en_PREV_VAL1 <= nvdla_bdma_cfg_op_0_en ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_op_0_en_PREV_VAL2 <= nvdla_bdma_cfg_op_0_en_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL1 <= nvdla_bdma_cfg_src_addr_high_0_v8 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL2 <= nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL1 <= nvdla_bdma_cfg_src_addr_low_0_v32 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL2 <= nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_line_0_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_line_0_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_line_0_stride_PREV_VAL1 <= nvdla_bdma_cfg_src_line_0_stride ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_line_0_stride_PREV_VAL2 <= nvdla_bdma_cfg_src_line_0_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL1 <= nvdla_bdma_cfg_src_surf_0_stride ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL2 <= nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL1 <= nvdla_bdma_cfg_status_0_stall_count_en ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL2 <= nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL1 <= nvdla_bdma_cfg_surf_repeat_0_number ;
    if( INSTR_IN_ZY ) nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL2 <= nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL1 ;
  end
 // ground taints for unused wire slices
  assign { reg_wr_data_R13 [31:2] } = 0;
  assign { reg_wr_data_X13 [31:2] } = 0;
  assign { reg_wr_data_C13 [31:2] } = 0;
  assert property( nvdla_bdma_cfg_cmd_0_dst_ram_type_r_flag == 0 || nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL1 == nvdla_bdma_cfg_cmd_0_dst_ram_type_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_cmd_0_src_ram_type_r_flag == 0 || nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL1 == nvdla_bdma_cfg_cmd_0_src_ram_type_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_dst_addr_high_0_v8_r_flag == 0 || nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL1 == nvdla_bdma_cfg_dst_addr_high_0_v8_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_dst_addr_low_0_v32_r_flag == 0 || nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL1 == nvdla_bdma_cfg_dst_addr_low_0_v32_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_dst_line_0_stride_r_flag == 0 || nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL1 == nvdla_bdma_cfg_dst_line_0_stride_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_dst_surf_0_stride_r_flag == 0 || nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL1 == nvdla_bdma_cfg_dst_surf_0_stride_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_launch0_0_grp0_launch_r_flag == 0 || nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL1 == nvdla_bdma_cfg_launch0_0_grp0_launch_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_launch1_0_grp1_launch_r_flag == 0 || nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL1 == nvdla_bdma_cfg_launch1_0_grp1_launch_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_line_0_size_r_flag == 0 || nvdla_bdma_cfg_line_0_size_PREV_VAL1 == nvdla_bdma_cfg_line_0_size_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_line_repeat_0_number_r_flag == 0 || nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL1 == nvdla_bdma_cfg_line_repeat_0_number_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_op_0_en_r_flag == 0 || nvdla_bdma_cfg_op_0_en_PREV_VAL1 == nvdla_bdma_cfg_op_0_en_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_src_addr_high_0_v8_r_flag == 0 || nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL1 == nvdla_bdma_cfg_src_addr_high_0_v8_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_src_addr_low_0_v32_r_flag == 0 || nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL1 == nvdla_bdma_cfg_src_addr_low_0_v32_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_src_line_0_stride_r_flag == 0 || nvdla_bdma_cfg_src_line_0_stride_PREV_VAL1 == nvdla_bdma_cfg_src_line_0_stride_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_src_surf_0_stride_r_flag == 0 || nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL1 == nvdla_bdma_cfg_src_surf_0_stride_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_status_0_stall_count_en_r_flag == 0 || nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL1 == nvdla_bdma_cfg_status_0_stall_count_en_PREV_VAL2 );
  assert property( nvdla_bdma_cfg_surf_repeat_0_number_r_flag == 0 || nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL1 == nvdla_bdma_cfg_surf_repeat_0_number_PREV_VAL2 );
  assign rst_zy = !nvdla_core_rstn ;
endmodule
