$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 32 # i_a [31:0] $end
  $var wire 32 $ i_b [31:0] $end
  $var wire 1 % i_sel $end
  $var wire 32 & o_c [31:0] $end
 $upscope $end
 $scope module mux2x1 $end
  $var wire 32 + width_a [31:0] $end
  $var wire 32 + width_b [31:0] $end
  $var wire 32 + width_c [31:0] $end
  $var wire 32 ' i_a [31:0] $end
  $var wire 32 ( i_b [31:0] $end
  $var wire 1 ) i_sel $end
  $var wire 32 * o_c [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000001010 #
b00000000000000000000000000010100 $
0%
b00000000000000000000000000001010 &
b00000000000000000000000000001010 '
b00000000000000000000000000010100 (
0)
b00000000000000000000000000001010 *
b00000000000000000000000000100000 +
#10000
1%
b00000000000000000000000000010100 &
1)
b00000000000000000000000000010100 *
#20000
b00000000000000000000000000100001 #
b00000000000000000000000000101111 $
0%
b00000000000000000000000000100001 &
b00000000000000000000000000100001 '
b00000000000000000000000000101111 (
0)
b00000000000000000000000000100001 *
#30000
b00000000000000000000000000001011 #
b00000000000000000000000000000000 $
1%
b00000000000000000000000000000000 &
b00000000000000000000000000001011 '
b00000000000000000000000000000000 (
1)
b00000000000000000000000000000000 *
#40000
b00000000000100101101011001111100 #
b00000000000000000000000000101000 $
0%
b00000000000100101101011001111100 &
b00000000000100101101011001111100 '
b00000000000000000000000000101000 (
0)
b00000000000100101101011001111100 *
#50000
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
1%
b11111111111111111111111111111111 &
b11111111111111111111111111111111 '
b11111111111111111111111111111111 (
1)
b11111111111111111111111111111111 *
#100000
