# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB_2.srcs/sources_1/new/Serial_register.vhd" \
"../../../../LAB_2.srcs/sim_1/new/Serial_register_tb.vhd" \

# Do not sort compile order
nosort
