{
    "valid[0]"     : "dut.writeback_stage.valid",
    "order[0]"     : "dut.writeback_stage.order",
    "inst[0]"      : "dut.writeback_stage.inst",
    "rs1_addr[0]"  : "dut.writeback_stage.rs1_s",
    "rs2_addr[0]"  : "dut.writeback_stage.rs2_s",
    "rs1_rdata[0]" : "dut.writeback_stage.rs1_v",
    "rs2_rdata[0]" : "dut.writeback_stage.rs2_v",
    "rd_addr[0]"   : "dut.writeback_stage.rd_s",
    "rd_wdata[0]"  : "dut.writeback_stage.rd_v_wb",
    "pc_rdata[0]"  : "dut.writeback_stage.pc",
    "pc_wdata[0]"  : "dut.writeback_stage.pc_next",
    "mem_addr[0]"  : "dut.writeback_stage.mem_addr",
    "mem_rmask[0]" : "dut.writeback_stage.mem_rmask",
    "mem_wmask[0]" : "dut.writeback_stage.mem_wmask",
    "mem_rdata[0]" : "dut.writeback_stage.mem_rdata",
    "mem_wdata[0]" : "dut.writeback_stage.mem_wdata"
}
