# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../iitcam_verilog.srcs/sources_1/new/ram_mixed.vhd" \

# Do not sort compile order
nosort
