verilog work ../../../../../Modelsim/dct/ASAP1_dct/ASAP1_dct_HDL.v
verilog work ../../../../../vlib/Register.v
verilog work ../../../../../vlib/MUX.v
verilog work ../../../../../vlib/ShiftRegister.v
verilog work ../../../../../vlib/ShiftCtlRegister.v
verilog work ../../../../../vlib/RegWriteCtl.v
verilog work ../../../../../vlib/float.v
vhdl work /share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fadd.vhd
vhdl work /share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fsub.vhd
vhdl work /share/jinz/AutoESL/coregen/vhdl_hi_latency/xilinx_fmul.vhd
