{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 00:42:58 2022 " "Info: Processing started: Tue Oct 11 00:42:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequential_multiplier_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequential_Multiplier_8bits-behave " "Info: Found design unit 1: Sequential_Multiplier_8bits-behave" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Multiplier_8bits " "Info: Found entity 1: Sequential_Multiplier_8bits" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8bits-behave " "Info: Found design unit 1: REG_8bits-behave" {  } { { "REG_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/REG_8bits.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_8bits " "Info: Found entity 1: REG_8bits" {  } { { "REG_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/REG_8bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_r_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_reg_r_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_REG_R_8bits-behave " "Info: Found design unit 1: Shift_REG_R_8bits-behave" {  } { { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shift_REG_R_8bits " "Info: Found entity 1: Shift_REG_R_8bits" {  } { { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_r_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_reg_r_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_REG_R_16bits-behave " "Info: Found design unit 1: Shift_REG_R_16bits-behave" {  } { { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shift_REG_R_16bits " "Info: Found entity 1: Shift_REG_R_16bits" {  } { { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_add_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Add_8bits-behave " "Info: Found design unit 1: Full_Add_8bits-behave" {  } { { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Full_Add_8bits " "Info: Found entity 1: Full_Add_8bits" {  } { { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file system_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_controller-behave " "Info: Found design unit 1: system_controller-behave" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system_controller " "Info: Found entity 1: system_controller" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier_8bits_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequential_multiplier_8bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequential_multiplier_8bits_tb-test " "Info: Found design unit 1: Sequential_multiplier_8bits_tb-test" {  } { { "Sequential_multiplier_8bits_tb.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_multiplier_8bits_tb.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sequential_multiplier_8bits_tb " "Info: Found entity 1: Sequential_multiplier_8bits_tb" {  } { { "Sequential_multiplier_8bits_tb.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_multiplier_8bits_tb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequential_Multiplier_8bits " "Info: Elaborating entity \"Sequential_Multiplier_8bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Multiplicand Sequential_Multiplier_8bits.vhd(118) " "Warning (10492): VHDL Process Statement warning at Sequential_Multiplier_8bits.vhd(118): signal \"Multiplicand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier Sequential_Multiplier_8bits.vhd(118) " "Warning (10492): VHDL Process Statement warning at Sequential_Multiplier_8bits.vhd(118): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_8bits REG_8bits:From_B_to_multiplicand " "Info: Elaborating entity \"REG_8bits\" for hierarchy \"REG_8bits:From_B_to_multiplicand\"" {  } { { "Sequential_Multiplier_8bits.vhd" "From_B_to_multiplicand" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_REG_R_8bits Shift_REG_R_8bits:From_A_to_multiplier " "Info: Elaborating entity \"Shift_REG_R_8bits\" for hierarchy \"Shift_REG_R_8bits:From_A_to_multiplier\"" {  } { { "Sequential_Multiplier_8bits.vhd" "From_A_to_multiplier" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Add_8bits Full_Add_8bits:From_OutputOfAND_to_FullAdder " "Info: Elaborating entity \"Full_Add_8bits\" for hierarchy \"Full_Add_8bits:From_OutputOfAND_to_FullAdder\"" {  } { { "Sequential_Multiplier_8bits.vhd" "From_OutputOfAND_to_FullAdder" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_REG_R_16bits Shift_REG_R_16bits:From_FullAdder_to_product " "Info: Elaborating entity \"Shift_REG_R_16bits\" for hierarchy \"Shift_REG_R_16bits:From_FullAdder_to_product\"" {  } { { "Sequential_Multiplier_8bits.vhd" "From_FullAdder_to_product" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_controller system_controller:sys_con " "Info: Elaborating entity \"system_controller\" for hierarchy \"system_controller:sys_con\"" {  } { { "Sequential_Multiplier_8bits.vhd" "sys_con" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "system_controller:sys_con\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"system_controller:sys_con\|Add0\"" {  } { { "system_controller.vhd" "Add0" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"system_controller:sys_con\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "p:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "p:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "p:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_controller:sys_con\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "p:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_controller:sys_con\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs system_controller:sys_con\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"system_controller:sys_con\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "p:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 00:42:59 2022 " "Info: Processing ended: Tue Oct 11 00:42:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
