name: SYSCON
description: LPC5460x System configuration (SYSCON)
groupName: SYSCON
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: AHBMATPRIO
    description: AHB multilayer matrix priority control
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 67108863
    fields:
      - name: PRI_ICODE
        description: I-Code bus priority.
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: PRI_DCODE
        description: D-Code bus priority.
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: PRI_SYS
        description: System bus priority.
        bitOffset: 4
        bitWidth: 2
        access: read-write
      - name: PRI_DMA
        description: DMA controller priority.
        bitOffset: 6
        bitWidth: 2
        access: read-write
      - name: PRI_ETH
        description: Ethernet DMA priority.
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: PRI_LCD
        description: LCD DMA priority.
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: PRI_USB0
        description: USB0 DMA priority.
        bitOffset: 12
        bitWidth: 2
        access: read-write
      - name: PRI_USB1
        description: USB1 DMA priority.
        bitOffset: 14
        bitWidth: 2
        access: read-write
      - name: PRI_SDIO
        description: SDIO priority.
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: PRI_MCAN1
        description: MCAN1 priority.
        bitOffset: 18
        bitWidth: 2
        access: read-write
      - name: PRI_MCAN2
        description: MCAN2 priority.
        bitOffset: 20
        bitWidth: 2
        access: read-write
  - name: SYSTCKCAL
    description: System tick counter calibration
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 67108863
    fields:
      - name: CAL
        description: System tick timer calibration value.
        bitOffset: 0
        bitWidth: 24
        access: read-write
      - name: SKEW
        description: Initial value for the Systick timer.
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: NOREF
        description: Initial value for the Systick timer.
        bitOffset: 25
        bitWidth: 1
        access: read-write
  - name: NMISRC
    description: NMI Source Select
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3221241663
    fields:
      - name: IRQM4
        description: The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) for the Cortex-M4, if enabled by NMIENM4.
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: NMIENM4
        description: Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by IRQM4.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: ASYNCAPBCTRL
    description: Asynchronous APB Control
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 1
    fields:
      - name: ENABLE
        description: Enables the asynchronous APB bridge and subsystem.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. Asynchronous APB bridge is disabled.
            value: 0
          - name: ENABLED
            description: Enabled. Asynchronous APB bridge is enabled.
            value: 1
  - dim: 2
    dimIncrement: 4
    name: PIOPORCAP[%s]
    description: POR captured value of port n
    addressOffset: 192
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PIOPORCAP
        description: State of PIOn_31 through PIOn_0 at power-on reset
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - dim: 2
    dimIncrement: 4
    name: PIORESCAP[%s]
    description: Reset captured value of port n
    addressOffset: 208
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PIORESCAP
        description: State of PIOn_31 through PIOn_0 for resets other than POR.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: PRESETCTRL0
    description: Peripheral reset control n
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 142602112
    fields:
      - name: SPIFI_RST
        description: SPIFI reset control.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: MUX_RST
        description: Input mux reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: IOCON_RST
        description: IOCON reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: GPIO0_RST
        description: GPIO0 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: GPIO1_RST
        description: GPIO1 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: GPIO2_RST
        description: GPIO2 reset control.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: GPIO3_RST
        description: GPIO3 reset control.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PINT_RST
        description: Pin interrupt (PINT) reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: GINT_RST
        description: Grouped interrupt (GINT) reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DMA_RST
        description: DMA reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CRC_RST
        description: CRC generator reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: WWDT_RST
        description: Watchdog timer reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: ADC0_RST
        description: ADC0 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: PRESETCTRL1
    description: Peripheral reset control n
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 240123269
    fields:
      - name: MRT_RST
        description: Multi-rate timer (MRT) reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SCT0_RST
        description: State configurable timer 0 (SCT0) reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MCAN0_RST
        description: 0 = Clear reset to this function.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: MCAN1_RST
        description: 0 = Clear reset to this function.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: UTICK_RST
        description: Micro-tick Timer reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: FC0_RST
        description: Flexcomm 0 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FC1_RST
        description: Flexcomm 1 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: FC2_RST
        description: Flexcomm 2 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FC3_RST
        description: Flexcomm 3 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FC4_RST
        description: Flexcomm 4 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: FC5_RST
        description: Flexcomm 5 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: FC6_RST
        description: Flexcomm 6 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: FC7_RST
        description: Flexcomm 7 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: DMIC_RST
        description: Digital microphone interface reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: CTIMER2_RST
        description: CTIMER2 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: USB0D_RST
        description: USB0 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: CTIMER0_RST
        description: CTIMER0 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: CTIMER1_RST
        description: CTIMER1 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: PRESETCTRL2
    description: Peripheral reset control n
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 240123269
    fields:
      - name: LCD_RST
        description: LCD reset control.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SDIO_RST
        description: SDIO reset control.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: USB1H_RST
        description: USB1 Host reset control.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: USB1D_RST
        description: USB1 Device reset control.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: USB1RAM_RST
        description: USB1 RAM reset control.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: EMC_RESET
        description: EMC reset control.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: ETH_RST
        description: Ethernet reset control.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: GPIO4_RST
        description: GPIO4 reset control.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: GPIO5_RST
        description: GPIO5 reset control.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OTP_RST
        description: OTP reset control.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: RNG_RST
        description: RNG reset control.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FC8_RST
        description: Flexcomm 8 reset control.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FC9_RST
        description: Flexcomm 9 reset control.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: USB0HMR_RST
        description: USB0 HOST master reset control.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: USB0HSL_RST
        description: USB0 HOST slave reset control.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: SHA_RST
        description: SHA reset control.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: SC0_RST
        description: Smart card 0 reset control.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: SC1_RST
        description: Smart card 1 reset control.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: FC10_RST
        description: Flexcomm 10 reset control.
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - dim: 3
    dimIncrement: 4
    name: PRESETCTRLSET[%s]
    description: Set bits in PRESETCTRLn
    addressOffset: 288
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RST_SET
        description: Writing ones to this register sets the corresponding bit or bits in the PRESETCTRLn register, if they are implemented. Bits that do not correspond to defined bits in PRESETCTRLn are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - dim: 3
    dimIncrement: 4
    name: PRESETCTRLCLR[%s]
    description: Clear bits in PRESETCTRLn
    addressOffset: 320
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RST_CLR
        description: Writing ones to this register clears the corresponding bit or bits in the PRESETCTRLn register, if they are implemented. Bits that do not correspond to defined bits in PRESETCTRLn are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: SYSRSTSTAT
    description: System reset status register
    addressOffset: 496
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: POR
        description: POR reset status
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_POR_DETECTED
            description: No POR detected
            value: 0
          - name: POR_DETECTED
            description: POR detected. Writing a one clears this reset.
            value: 1
      - name: EXTRST
        description: Status of the external RESET pin. External reset status
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_RESET_DETECTED
            description: No reset event detected.
            value: 0
          - name: RESET_DETECTED
            description: Reset detected. Writing a one clears this reset.
            value: 1
      - name: WDT
        description: Status of the Watchdog reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_WDT_RESET_DETECTED
            description: No WDT reset detected
            value: 0
          - name: WDT_RESET_DETECTED
            description: WDT reset detected. Writing a one clears this reset.
            value: 1
      - name: BOD
        description: Status of the Brown-out detect reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_BOD_RESET_DETECTED
            description: No BOD reset detected
            value: 0
          - name: BOD_RESET_DETECTED
            description: BOD reset detected. Writing a one clears this reset.
            value: 1
      - name: SYSRST
        description: Status of the software system reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_SYSTEM_RESET_DETECTED
            description: No System reset detected
            value: 0
          - name: SYSTEM_RESET_DETECTED
            description: System reset detected. Writing a one clears this reset.
            value: 1
  - name: AHBCLKCTRL0
    description: AHB Clock control n
    addressOffset: 512
    size: 32
    access: read-write
    resetValue: 387
    resetMask: 4294967295
    fields:
      - name: ROM
        description: Enables the clock for the Boot ROM. 0 = Disable; 1 = Enable.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SRAM1
        description: Enables the clock for SRAM1. 0 = Disable; 1 = Enable.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: SRAM2
        description: Enables the clock for SRAM2. 0 = Disable; 1 = Enable.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: SRAM3
        description: Enables the clock for SRAM3.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SPIFI
        description: Enables the clock for the SPIFI. 0 = Disable; 1 = Enable.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: INPUTMUX
        description: Enables the clock for the input muxes. 0 = Disable; 1 = Enable.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: IOCON
        description: Enables the clock for the IOCON block. 0 = Disable; 1 = Enable.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: GPIO0
        description: Enables the clock for the GPIO0 port registers. 0 = Disable; 1 = Enable.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: GPIO1
        description: Enables the clock for the GPIO1 port registers. 0 = Disable; 1 = Enable.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: GPIO2
        description: Enables the clock for the GPIO2 port registers.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: GPIO3
        description: Enables the clock for the GPIO3 port registers.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PINT
        description: Enables the clock for the pin interrupt block.0 = Disable; 1 = Enable.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: GINT
        description: Enables the clock for the grouped pin interrupt block. 0 = Disable; 1 = Enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DMA
        description: Enables the clock for the DMA controller. 0 = Disable; 1 = Enable.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CRC
        description: Enables the clock for the CRC engine. 0 = Disable; 1 = Enable.
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: WWDT
        description: Enables the clock for the Watchdog Timer. 0 = Disable; 1 = Enable.
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: RTC
        description: Enables the bus clock for the RTC. 0 = Disable; 1 = Enable.
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: ADC0
        description: Enables the clock for the ADC0 register interface.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: AHBCLKCTRL1
    description: AHB Clock control n
    addressOffset: 516
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 240123271
    fields:
      - name: MRT
        description: Enables the clock for the Multi-Rate Timer.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RIT
        description: Enables the clock for the Repetitive Interrupt Timer.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SCT0
        description: Enables the clock for SCT0.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MCAN0
        description: Enables the clock for MCAN0.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: MCAN1
        description: Enables the clock for MCAN1.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: UTICK
        description: Enables the clock for the Micro-tick Timer. 0 = Disable; 1 = Enable.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM0
        description: Enables the clock for Flexcomm 0. 0 = Disable; 1 = Enable.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM1
        description: Enables the clock for Flexcomm 1. 0 = Disable; 1 = Enable.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM2
        description: Enables the clock for Flexcomm 2. 0 = Disable; 1 = Enable.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM3
        description: Enables the clock for Flexcomm 3. 0 = Disable; 1 = Enable.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM4
        description: Enables the clock for Flexcomm 4. 0 = Disable; 1 = Enable.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM5
        description: Enables the clock for Flexcomm 5. 0 = Disable; 1 = Enable.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM6
        description: Enables the clock for Flexcomm 6. 0 = Disable; 1 = Enable.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM7
        description: Enables the clock for Flexcomm 7. 0 = Disable; 1 = Enable.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: DMIC
        description: Enables the clock for the digital microphone interface. 0 = Disable; 1 = Enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: CTIMER2
        description: Enables the clock for CTIMER 2. 0 = Disable; 1 = Enable.
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: USB0D
        description: Enables the clock for the USB0 device interface. 0 = Disable; 1 = Enable.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: CTIMER0
        description: Enables the clock for timer CTIMER0. 0 = Disable; 1 = Enable.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: CTIMER1
        description: Enables the clock for timer CTIMER1. 0 = Disable; 1 = Enable.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: AHBCLKCTRL2
    description: AHB Clock control n
    addressOffset: 520
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 240123271
    fields:
      - name: LCD
        description: Enables the clock for the LCD interface.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SDIO
        description: Enables the clock for the SDIO interface.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: USB1H
        description: Enables the clock for the USB1 host interface.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: USB1D
        description: Enables the clock for the USB1 device interface.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: USB1RAM
        description: Enables the clock for the USB1 RAM interface.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: EMC
        description: Enables the clock for the EMC interface.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: ETH
        description: Enables the clock for the ethernet interface.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: GPIO4
        description: Enables the clock for the GPIO4 interface.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: GPIO5
        description: Enables the clock for the GPIO5 interface.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OTP
        description: Enables the clock for the OTP interface.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: RNG
        description: Enables the clock for the RNG interface.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM8
        description: Enables the clock for the Flexcomm8 interface.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM9
        description: Enables the clock for the Flexcomm9 interface.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: USB0HMR
        description: Enables the clock for the USB host master interface.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: USB0HSL
        description: Enables the clock for the USB host slave interface.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: SHA
        description: Enables the clock for the SHA interface.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: SC0
        description: Enables the clock for the Smart card0 interface.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: SC1
        description: Enables the clock for the Smart card1 interface.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM10
        description: Enables the clock for the Flexcomm10 interface.
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - dim: 3
    dimIncrement: 4
    name: AHBCLKCTRLSET[%s]
    description: Set bits in AHBCLKCTRLn
    addressOffset: 544
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLK_SET
        description: Writing ones to this register sets the corresponding bit or bits in the AHBCLKCTRLn register, if they are implemented. Bits that do not correspond to defined bits in AHBCLKCTRLn are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - dim: 3
    dimIncrement: 4
    name: AHBCLKCTRLCLR[%s]
    description: Clear bits in AHBCLKCTRLn
    addressOffset: 576
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLK_CLR
        description: Writing ones to this register clears the corresponding bit or bits in the AHBCLKCTRLn register, if they are implemented. Bits that do not correspond to defined bits in AHBCLKCTRLn are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: STICKCLKSEL
    description: Systick timer clock source selection
    addressOffset: 636
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 7
    fields:
      - name: SEL
        description: Systick timer clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: WATCHDOG_OSCILLATOR
            description: Watchdog oscillator (wdt_clk)
            value: 1
          - name: RTC_OSC_OUTPUT
            description: RTC oscillator 32 kHz output (32k_clk)
            value: 2
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 3
          - name: NONE
            description: None, this may be selected to reduce power when no output is needed.
            value: 7
  - name: MAINCLKSELA
    description: Main clock source select A
    addressOffset: 640
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: Clock source for main clock source selector A
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 0
          - name: CLKIN
            description: CLKIN (clk_in)
            value: 1
          - name: WATCHDOG_OSCILLATOR
            description: Watchdog oscillator (wdt_clk)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
  - name: MAINCLKSELB
    description: Main clock source select B
    addressOffset: 644
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: Clock source for main clock source selector B. Selects the clock source for the main clock.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MAINCLKSELA
            description: MAINCLKSELA. Use the clock source selected in MAINCLKSELA register.
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 2
          - name: RTC_OSC_OUTPUT
            description: RTC oscillator 32 kHz output (32k_clk)
            value: 3
  - name: CLKOUTSELA
    description: CLKOUT clock source select A
    addressOffset: 648
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: CLKOUT clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: CLKIN
            description: CLKIN (clk_in)
            value: 1
          - name: WATCHDOG_OSCILLATOR
            description: Watchdog oscillator (wdt_clk)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
          - name: SYSTEM_PLL_OUTPUT
            description: PLL output (pll_clk)
            value: 4
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 5
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 6
          - name: RTC_OSC_OUTPUT
            description: RTC oscillator 32 kHz output (32k_clk)
            value: 7
  - name: SYSPLLCLKSEL
    description: PLL clock source select
    addressOffset: 656
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 7
    fields:
      - name: SEL
        description: System PLL clock source selection.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 0
          - name: CLKIN
            description: CLKIN (clk_in)
            value: 1
          - name: RTC_OSC_OUTPUT
            description: RTC oscillator 32 kHz output (32k_clk)
            value: 3
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: AUDPLLCLKSEL
    description: Audio PLL clock source select
    addressOffset: 664
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 7
    fields:
      - name: SEL
        description: Audio PLL clock source selection.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 0
          - name: CLKIN
            description: CLKIN (clk_in)
            value: 1
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: SPIFICLKSEL
    description: SPIFI clock source select
    addressOffset: 672
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: System PLL clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_OUTPUT
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 4
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: ADCCLKSEL
    description: ADC clock source select
    addressOffset: 676
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: ADC clock source selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: AUDIO_PLL_CLOCK
            description: Audio PLL clock (audio_pll_clk)
            value: 3
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: USB0CLKSEL
    description: USB0 clock source select
    addressOffset: 680
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: USB0 device clock source selection.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: USB1CLKSEL
    description: USB1 clock source select
    addressOffset: 684
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: USB1 PHY clock source selection.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - dim: 10
    dimIncrement: 4
    name: FCLKSEL[%s]
    description: Flexcomm clock source select
    addressOffset: 688
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: Flexcomm clock source selection. One per Flexcomm.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 0
          - name: FRO_HF_DIV
            description: FRO HF DIV (fro_hf_div)
            value: 1
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 2
          - name: MCLK_INPUT
            description: MCLK pin input, when selected in IOCON (mclk_in)
            value: 3
          - name: FRG_CLOCK_OUTPUT
            description: FRG clock, the output of the fractional rate generator (frg_clk)
            value: 4
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: FCLKSEL10
    description: Flexcomm 10 clock source select
    addressOffset: 728
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: Flexcomm clock source selection. One per Flexcomm.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 4
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: MCLKCLKSEL
    description: MCLK clock source select
    addressOffset: 736
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: MCLK source select. This may be used by Flexcomms that support I2S, and/or by the digital microphone subsystem.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_HF_DIV
            description: FRO HF DIV (fro_hf_div)
            value: 0
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 1
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: FRGCLKSEL
    description: Fractional Rate Generator clock source select
    addressOffset: 744
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: Fractional Rate Generator clock source select.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: DMICCLKSEL
    description: Digital microphone (DMIC) subsystem clock select
    addressOffset: 748
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: DMIC (audio subsystem) clock source select.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 0
          - name: FRO_HF_DIV
            description: FRO HF DIV (fro_hf_div)
            value: 1
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 2
          - name: MCLK_INPUT
            description: MCLK pin input, when selected in IOCON (mclk_in)
            value: 3
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 4
          - name: WATCHDOG_OSCILLATOR
            description: Watchdog oscillator (wdt_clk)
            value: 5
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: SCTCLKSEL
    description: SCTimer/PWM clock source select
    addressOffset: 752
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: SCT clock source select.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 2
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 3
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: LCDCLKSEL
    description: LCD clock source select
    addressOffset: 756
    size: 32
    access: read-write
    resetValue: 3
    resetMask: 3
    fields:
      - name: SEL
        description: LCD clock source select.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: LCDCLKIN
            description: LCDCLKIN (LCDCLK_EXT)
            value: 1
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 2
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 3
  - name: SDIOCLKSEL
    description: SDIO clock source select
    addressOffset: 760
    size: 32
    access: read-write
    resetValue: 7
    resetMask: 7
    fields:
      - name: SEL
        description: SDIO clock source select.
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: SYSTEM_PLL_OUTPUT
            description: System PLL output (pll_clk)
            value: 1
          - name: USB_PLL_CLOCK
            description: USB PLL clock (usb_pll_clk)
            value: 2
          - name: FRO_HF
            description: FRO 96 or 48 MHz (fro_hf)
            value: 3
          - name: AUDIO_PLL_OUTPUT
            description: Audio PLL clock (audio_pll_clk)
            value: 4
          - name: NONE
            description: None, this may be selected in order to reduce power when no output is needed.
            value: 7
  - name: SYSTICKCLKDIV
    description: SYSTICK clock divider
    addressOffset: 768
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter. Can be used to make sure a new divider value is used right away rather than completing the previous count.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: ARMTRACECLKDIV
    description: ARM Trace clock divider
    addressOffset: 772
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: CAN0CLKDIV
    description: MCAN0 clock divider
    addressOffset: 776
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: CAN1CLKDIV
    description: MCAN1 clock divider
    addressOffset: 780
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter. Can be used to make sure a new divider value is used right away rather than completing the previous count.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SC0CLKDIV
    description: Smartcard0 clock divider
    addressOffset: 784
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SC1CLKDIV
    description: Smartcard1 clock divider
    addressOffset: 788
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: AHBCLKDIV
    description: AHB clock divider
    addressOffset: 896
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147483903
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: CLKOUTDIV
    description: CLKOUT clock divider
    addressOffset: 900
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter. Can be used to make sure a new divider value is used right away rather than completing the previous count.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter. The intent is to allow the divider clock source to be changed without the risk of a glitch at the output.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FROHFDIV
    description: FROHF clock divider
    addressOffset: 904
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SPIFICLKDIV
    description: SPIFI clock divider
    addressOffset: 912
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter. Can be used to make sure a new divider value is used right away rather than completing the previous count.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter. The intent is to allow the divider clock source to be changed without the risk of a glitch at the output.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: ADCCLKDIV
    description: ADC clock divider
    addressOffset: 916
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: USB0CLKDIV
    description: USB0 clock divider
    addressOffset: 920
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: USB1CLKDIV
    description: USB1 clock divider
    addressOffset: 924
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: FRGCTRL
    description: Fractional rate divider
    addressOffset: 928
    size: 32
    access: read-write
    resetValue: 255
    resetMask: 65535
    fields:
      - name: DIV
        description: Denominator of the fractional divider. DIV is equal to the programmed value +1. Always set to 0xFF to use with the fractional baud rate generator.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: MULT
        description: Numerator of the fractional divider. MULT is equal to the programmed value.
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DMICCLKDIV
    description: DMIC clock divider
    addressOffset: 936
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter. Can be used to make sure a new divider value is used right away rather than completing the previous count.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter. The intent is to allow the divider clock source to be changed without the risk of a glitch at the output.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MCLKDIV
    description: I2S MCLK clock divider
    addressOffset: 940
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: 'Clock divider value. 0: Divide by 1 up to 255: Divide by 256.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: LCDCLKDIV
    description: LCD clock divider
    addressOffset: 944
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SCTCLKDIV
    description: SCT/PWM clock divider
    addressOffset: 948
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: EMCCLKDIV
    description: EMC clock divider
    addressOffset: 952
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SDIOCLKDIV
    description: SDIO clock divider
    addressOffset: 956
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 3758096639
    fields:
      - name: DIV
        description: Clock divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RESET
        description: Resets the divider counter.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: HALT
        description: Halts the divider counter.
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: REQFLAG
        description: Divider status flag.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: USB0CLKCTRL
    description: USB0 clock control
    addressOffset: 1036
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: AP_FS_DEV_CLK
        description: USB0 Device USB0_NEEDCLK signal control.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: POL_FS_DEV_CLK
        description: USB0 Device USB0_NEEDCLK polarity for triggering the USB0 wake-up interrupt.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: AP_FS_HOST_CLK
        description: USB0 Host USB0_NEEDCLK signal control.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: POL_FS_HOST_CLK
        description: USB0 Host USB0_NEEDCLK polarity for triggering the USB0 wake-up interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU_DISABLE
        description: Internal pull-up disable control.
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: USB0CLKSTAT
    description: USB0 clock status
    addressOffset: 1040
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: DEV_NEED_CLKST
        description: USB0 Device USB0_NEEDCLK signal status.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HOST_NEED_CLKST
        description: USB0 Host USB0_NEEDCLK signal status.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: FREQMECTRL
    description: Frequency measure register
    addressOffset: 1048
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147500031
    fields:
      - name: CAPVAL
        description: Stores the capture result which is used to calculate the frequency of the target clock. This field is read-only.
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: PROG
        description: Set this bit to one to initiate a frequency measurement cycle. Hardware clears this bit when the measurement cycle has completed and there is valid capture data in the CAPVAL field (bits 13:0).
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MCLKIO
    description: MCLK input/output control
    addressOffset: 1056
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: DIR
        description: MCLK direction control.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: USB1CLKCTRL
    description: USB1 clock control
    addressOffset: 1060
    size: 32
    access: read-write
    resetValue: 16
    resetMask: 31
    fields:
      - name: AP_FS_DEV_CLK
        description: USB1 Device need_clock signal control.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: POL_FS_DEV_CLK
        description: USB1 Device need_clock polarity for triggering the USB1 wake-up interrupt.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: AP_FS_HOST_CLK
        description: USB1 Host need_clock signal control.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: POL_FS_HOST_CLK
        description: USB1 Host need_clock polarity for triggering the USB1 wake-up interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: HS_DEV_WAKEUP_N
        description: External user wake-up signal for device mode; asserting this signal (active low) will result in exiting the low power mode; input to asynchronous control logic.
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: USB1CLKSTAT
    description: USB1 clock status
    addressOffset: 1064
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: DEV_NEED_CLKST
        description: USB1 Device USB1_NEEDCLK signal status.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HOST_NEED_CLKST
        description: USB1 Device host USB1_NEEDCLK signal status.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: EMCSYSCTRL
    description: EMC system control
    addressOffset: 1092
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 15
    fields:
      - name: EMCSC
        description: EMC Shift Control.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: EMCRD
        description: EMC Reset Disable.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: EMCBC
        description: External Memory Controller burst control.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: EMCFBCLKINSEL
        description: External Memory Controller clock select.
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: EMCDYCTRL
    description: EMC clock delay control
    addressOffset: 1096
    size: 32
    access: read-write
    resetValue: 528
    resetMask: 7967
    fields:
      - name: CMD_DELAY
        description: Programmable delay value for EMC outputs in command delayed mode.
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: FBCLK_DELAY
        description: Programmable delay value for the feedback clock that controls input data sampling.
        bitOffset: 8
        bitWidth: 5
        access: read-write
  - name: EMCCAL
    description: EMC delay chain calibration control
    addressOffset: 1100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 49407
    fields:
      - name: CALVALUE
        description: Returns the count of the approximately 50 MHz ring oscillator that occur during 32 clocks of the FRO 12 MHz.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: START
        description: Start control bit for the EMC calibration counter.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: DONE
        description: Measurement completion flag.
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: ETHPHYSEL
    description: Ethernet PHY Selection
    addressOffset: 1104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4
    fields:
      - name: PHY_SEL
        description: PHY interface select.
        bitOffset: 2
        bitWidth: 1
        access: read-write
  - name: ETHSBDCTRL
    description: Ethernet SBD flow control
    addressOffset: 1108
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SBD_CTRL
        description: Sideband Flow Control.
        bitOffset: 0
        bitWidth: 2
        access: read-write
  - name: SDIOCLKCTRL
    description: SDIO CCLKIN phase and delay control
    addressOffset: 1120
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2677997711
    fields:
      - name: CCLK_DRV_PHASE
        description: Programmable delay value by which cclk_in_drv is phase-shifted with regard to cclk_in.
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: CCLK_SAMPLE_PHASE
        description: Programmable delay value by which cclk_in_sample is delayed with regard to cclk_in.
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: PHASE_ACTIVE
        description: sdio_clk by 2, before feeding into ccl_in, cclk_in_sample, and cclk_in_drv.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CCLK_DRV_DELAY
        description: Programmable delay value by which cclk_in_drv is delayed with regard to cclk_in.
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: CCLK_DRV_DELAY_ACTIVE
        description: Enables drive delay, as controlled by the CCLK_DRV_DELAY field.
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: CCLK_SAMPLE_DELAY
        description: Programmable delay value by which cclk_in_sample is delayed with regard to cclk_in.
        bitOffset: 24
        bitWidth: 5
        access: read-write
      - name: CCLK_SAMPLE_DELAY_ACTIVE
        description: Enables sample delay, as controlled by the CCLK_SAMPLE_DELAY field.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: KEYMUXSEL
    description: AES key source selection
    addressOffset: 1136
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 131
    fields:
      - name: SEL
        description: PHY interface select.
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: LOCK
        description: LOCK stat.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: FROCTRL
    description: FRO oscillator control
    addressOffset: 1280
    size: 32
    access: read-write
    resetValue: 16384
    resetMask: 3288301567
    fields:
      - name: SEL
        description: Select the FRO HF output frequency.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FREQTRIM
        description: Frequency trim.
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: USBCLKADJ
        description: USB clock adjust mode.
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: USBMODCHG
        description: USB Mode value Change flag.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: HSPDCLK
        description: High speed clock enable.
        bitOffset: 30
        bitWidth: 1
        access: read-write
  - name: SYSOSCCTRL
    description: System oscillator control
    addressOffset: 1284
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: FREQRANGE
        description: Determines frequency range for system oscillator.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: WDTOSCCTRL
    description: Watchdog oscillator control
    addressOffset: 1288
    size: 32
    access: read-write
    resetValue: 320
    resetMask: 1023
    fields:
      - name: DIVSEL
        description: Divider select.
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: FREQSEL
        description: Frequency select.
        bitOffset: 5
        bitWidth: 5
        access: read-write
  - name: RTCOSCCTRL
    description: RTC oscillator 32 kHz output control
    addressOffset: 1292
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 1
    fields:
      - name: EN
        description: RTC 32 kHz clock enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: USBPLLCTRL
    description: USB PLL control
    addressOffset: 1308
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 32767
    fields:
      - name: MSEL
        description: PLL feedback Divider value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: PSEL
        description: PLL Divider value.
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: NSEL
        description: PLL feedback Divider value.
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: DIRECT
        description: Direct CCO clock output control.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: CCO Clock signal goes through post divider.
            value: 0
          - name: ENABLED
            description: CCO Clock signal goes directly to output(s)..
            value: 1
      - name: BYPASS
        description: Input clock bypass control.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: CCO clock is sent to post dividers..
            value: 0
          - name: ENABLED
            description: PLL input clock is sent to post dividers..
            value: 1
      - name: FBSEL
        description: Feedback divider input clock control.
        bitOffset: 14
        bitWidth: 1
        access: read-write
  - name: USBPLLSTAT
    description: USB PLL status
    addressOffset: 1312
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: LOCK
        description: USBPLL lock indicator.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: SYSPLLCTRL
    description: System PLL control
    addressOffset: 1408
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2097151
    fields:
      - name: SELR
        description: Bandwidth select R value.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: SELI
        description: Bandwidth select I value.
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: SELP
        description: Bandwidth select P value.
        bitOffset: 10
        bitWidth: 5
        access: read-write
      - name: BYPASS
        description: PLL bypass control.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Bypass disabled. PLL CCO is sent to the PLL post-dividers.
            value: 0
          - name: ENABLED
            description: Bypass enabled. PLL input clock is sent directly to the PLL output (default).
            value: 1
      - name: UPLIMOFF
        description: Disable upper frequency limiter.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: DIRECTI
        description: PLL0 direct input enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DIRECTO
        description: PLL0 direct output enable.
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The PLL output divider (P divider) is used to create the PLL output.
            value: 0
          - name: ENABLED
            description: Enabled. The PLL output divider (P divider) is bypassed, the PLL CCO output is used as the PLL output.
            value: 1
  - name: SYSPLLSTAT
    description: PLL status
    addressOffset: 1412
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: LOCK
        description: PLL lock indicator.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: SYSPLLNDEC
    description: PLL N divider
    addressOffset: 1416
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2047
    fields:
      - name: NDEC
        description: Decoded N-divider coefficient value.
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: NREQ
        description: NDEC reload request.
        bitOffset: 10
        bitWidth: 1
        access: read-write
  - name: SYSPLLPDEC
    description: PLL P divider
    addressOffset: 1420
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: PDEC
        description: Decoded P-divider coefficient value.
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: PREQ
        description: .
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: SYSPLLMDEC
    description: System PLL M divider
    addressOffset: 1424
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 262143
    fields:
      - name: MDEC
        description: Decoded M-divider coefficient value.
        bitOffset: 0
        bitWidth: 17
        access: read-write
      - name: MREQ
        description: MDEC reload request.
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: AUDPLLCTRL
    description: Audio PLL control
    addressOffset: 1440
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2097151
    fields:
      - name: SELR
        description: Bandwidth select R value.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: SELI
        description: Bandwidth select I value.
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: SELP
        description: .
        bitOffset: 10
        bitWidth: 5
        access: read-write
      - name: BYPASS
        description: PLL bypass control.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Bypass disabled. PLL CCO is sent to the PLL post-dividers.
            value: 0
          - name: ENABLED
            description: Bypass enabled. PLL input clock is sent directly to the PLL output (default).
            value: 1
      - name: UPLIMOFF
        description: Disable upper frequency limiter.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: DIRECTI
        description: PLL direct input enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DIRECTO
        description: PLL direct output enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The PLL output divider (P divider) is used to create the PLL output.
            value: 0
          - name: ENABLED
            description: Enabled. The PLL output divider (P divider) is bypassed, the PLL CCO output is used as the PLL output.
            value: 1
  - name: AUDPLLSTAT
    description: Audio PLL status
    addressOffset: 1444
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: LOCK
        description: PLL lock indicator.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: AUDPLLNDEC
    description: Audio PLL N divider
    addressOffset: 1448
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2047
    fields:
      - name: NDEC
        description: Decoded N-divider coefficient value.
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: NREQ
        description: NDEC reload request.
        bitOffset: 10
        bitWidth: 1
        access: read-write
  - name: AUDPLLPDEC
    description: Audio PLL P divider
    addressOffset: 1452
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: PDEC
        description: Decoded P-divider coefficient value.
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: PREQ
        description: PDEC reload request.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: AUDPLLMDEC
    description: Audio PLL M divider
    addressOffset: 1456
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 262143
    fields:
      - name: MDEC
        description: Decoded M-divider coefficient value.
        bitOffset: 0
        bitWidth: 17
        access: read-write
      - name: MREQ
        description: MDEC reload request.
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: AUDPLLFRAC
    description: Audio PLL fractional divider control
    addressOffset: 1460
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: CTRL
        description: PLL fractional divider control word
        bitOffset: 0
        bitWidth: 22
        access: read-write
      - name: REQ
        description: Writing 1 to REQ signal loads CTRL value into fractional wrapper modulator.
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: SEL_EXT
        description: Select fractional divider.
        bitOffset: 23
        bitWidth: 1
        access: read-write
  - name: PDSLEEPCFG0
    description: Sleep configuration register
    addressOffset: 1536
    size: 32
    access: read-write
    resetValue: 16260928
    resetMask: 16515024
    fields:
      - name: PDEN_FRO
        description: FRO oscillator.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PDEN_TS
        description: Temp sensor.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_RST
        description: Brown-out Detect reset.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_INTR
        description: Brown-out Detect interrupt.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDEN_VD2_ANA
        description: Analog supply for System Oscillator (also enable/disable bit 3 in PDRUNCFG1 register), Temperature Sensor (also, enable/disable bit 6), ADC (also, enable/disable bits 10, 19, and 23).
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PDEN_ADC0
        description: ADC power.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAMX
        description: PDEN_SRAMX controls SRAMX (also enable/disable bit 27).
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM0
        description: PDEN_SRAM0 controls SRAM0 (also enable/disable bit 27).
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM1_2_3
        description: PDEN_SRAM1_2_3 controls SRAM1, SRAM2, and SRAM3 (also enable/disable bit 27).
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: PDEN_USB_RAM
        description: PDEN_USB_SRAM controls USB_RAM (also enable/disable bit 27).
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PDEN_ROM
        description: ROM (also enable/disable bit 27).
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PDEN_VDDA
        description: Vdda to the ADC, must be enabled for the ADC to work (also enable/disable bit 9, 10, and 23).
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PDEN_WDT_OSC
        description: Watchdog oscillator.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: PDEN_USB0_PHY
        description: USB0 PHY power (also enable/disable bit 28).
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: PDEN_SYS_PLL
        description: System PLL (PLL0) power (also enable/disable bit 26).
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: PDEN_VREFP
        description: VREFP to the ADC must be enabled for the ADC to work (also enable/disable bit 9, 10, and 19).
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: PDEN_VD3
        description: Power control for all PLLs.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PDEN_VD4
        description: Power control for all SRAMs and ROM.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: PDEN_VD5
        description: Power control both USB0 PHY and USB1 PHY.
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: PDEN_VD6
        description: Power control for EEPROM.
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: PDSLEEPCFG1
    description: Sleep configuration register
    addressOffset: 1540
    size: 32
    access: read-write
    resetValue: 16260928
    resetMask: 16515024
    fields:
      - name: PDEN_USB1_PHY
        description: USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDEN_USB1_PLL
        description: USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDEN_AUD_PLL
        description: Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDEN_SYSOSC
        description: System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PDEN_RNG
        description: Random Number Generator Power.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: PDRUNCFG0
    description: Power configuration register
    addressOffset: 1552
    size: 32
    access: read-write
    resetValue: 351799104
    resetMask: 1023141840
    fields:
      - name: PDEN_FRO
        description: FRO oscillator.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PDEN_TS
        description: Temp sensor.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_RST
        description: Brown-out Detect reset.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_INTR
        description: Brown-out Detect interrupt.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDEN_VD2_ANA
        description: Analog supply for System Oscillator (also enable/disable bit 3 in PDRUNCFG1 register), Temperature Sensor (also, enable/disable bit 6), ADC (also, enable/disable bits 10, 19, and 23).
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PDEN_ADC0
        description: ADC power.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAMX
        description: PPDEN_SRAMX controls only SRAMX address 0x0 to 0x0000FFFF.Bit 29 (PDEN_VD6) controls SRAMX address 0x00010000 to 0x0002FFFF..
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM0
        description: PDEN_SRAM0 controls SRAM0 (also enable/disable bit 27).
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM1_2_3
        description: PDEN_SRAM1_2_3 controls SRAM1, SRAM2, and SRAM3 (also enable/disable bit 27).
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: PDEN_USB_RAM
        description: PDEN_USB_SRAM controls USB_RAM (also enable/disable bit 27).
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PDEN_ROM
        description: ROM (also enable/disable bit 27).
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PDEN_VDDA
        description: Vdda to the ADC, must be enabled for the ADC to work (also enable/disable bit 9, 10, and 23).
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PDEN_WDT_OSC
        description: Watchdog oscillator.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: PDEN_USB0_PHY
        description: USB0 PHY power (also enable/disable bit 28).
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: PDEN_SYS_PLL
        description: System PLL (PLL0) power (also enable/disable bit 26).
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: PDEN_VREFP
        description: VREFP to the ADC must be enabled for the ADC to work (also enable/disable bit 9, 10, and 19).
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: PDEN_VD3
        description: Power control for all PLLs.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PDEN_VD4
        description: Power control for all SRAMs and ROM.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: PDEN_VD5
        description: Power control both USB0 PHY and USB1 PHY.
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: PDEN_VD6
        description: Power control for OTP and SRAMX from address 0x00010000 to 0x0002FFFF.
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: PDRUNCFG1
    description: Power configuration register
    addressOffset: 1556
    size: 32
    access: read-write
    resetValue: 128
    resetMask: 143
    fields:
      - name: PDEN_USB1_PHY
        description: USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDEN_USB1_PLL
        description: USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDEN_AUD_PLL
        description: Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDEN_SYSOSC
        description: System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PDEN_RNG
        description: Random Number Generator Power.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: PDRUNCFGSET0
    description: Power configuration set register
    addressOffset: 1568
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDEN_FRO
        description: FRO oscillator.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PDEN_TS
        description: Temp sensor.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_RST
        description: Brown-out Detect reset.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_INTR
        description: Brown-out Detect interrupt.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDEN_VD2_ANA
        description: Analog supply for System Oscillator (also enable/disable bit 3 in PDRUNCFG1 register), Temperature Sensor (also, enable/disable bit 6), ADC (also, enable/disable bits 10, 19, and 23).
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PDEN_ADC0
        description: ADC power.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAMX
        description: PDEN_SRAMX controls SRAMX (also enable/disable bit 27).
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM0
        description: PDEN_SRAM0 controls SRAM0 (also enable/disable bit 27).
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM1_2_3
        description: PDEN_SRAM1_2_3 controls SRAM1, SRAM2, and SRAM3 (also enable/disable bit 27).
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: PDEN_USB_RAM
        description: PDEN_USB_SRAM controls USB_RAM (also enable/disable bit 27).
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PDEN_ROM
        description: ROM (also enable/disable bit 27).
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PDEN_VDDA
        description: Vdda to the ADC, must be enabled for the ADC to work (also enable/disable bit 9, 10, and 23).
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PDEN_WDT_OSC
        description: Watchdog oscillator.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: PDEN_USB0_PHY
        description: USB0 PHY power (also enable/disable bit 28).
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: PDEN_SYS_PLL
        description: System PLL (PLL0) power (also enable/disable bit 26).
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: PDEN_VREFP
        description: VREFP to the ADC must be enabled for the ADC to work (also enable/disable bit 9, 10, and 19).
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: PDEN_VD3
        description: Power control for all PLLs.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PDEN_VD4
        description: Power control for all SRAMs and ROM.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: PDEN_VD5
        description: Power control both USB0 PHY and USB1 PHY.
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: PDEN_VD6
        description: Power control for EEPROM.
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: PDRUNCFGSET1
    description: Power configuration set register
    addressOffset: 1572
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDEN_USB1_PHY
        description: USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDEN_USB1_PLL
        description: USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDEN_AUD_PLL
        description: Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDEN_SYSOSC
        description: System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PDEN_RNG
        description: Random Number Generator Power.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: PDRUNCFGCLR0
    description: Power configuration clear register
    addressOffset: 1584
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDEN_FRO
        description: FRO oscillator.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PDEN_TS
        description: Temp sensor.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_RST
        description: Brown-out Detect reset.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PDEN_BOD_INTR
        description: Brown-out Detect interrupt.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDEN_VD2_ANA
        description: Analog supply for System Oscillator (also enable/disable bit 3 in PDRUNCFG1 register), Temperature Sensor (also, enable/disable bit 6), ADC (also, enable/disable bits 10, 19, and 23).
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PDEN_ADC0
        description: ADC power.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAMX
        description: PDEN_SRAMX controls SRAMX (also enable/disable bit 27).
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM0
        description: PDEN_SRAM0 controls SRAM0 (also enable/disable bit 27).
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PDEN_SRAM1_2_3
        description: PDEN_SRAM1_2_3 controls SRAM1, SRAM2, and SRAM3 (also enable/disable bit 27).
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: PDEN_USB_RAM
        description: PDEN_USB_SRAM controls USB_RAM (also enable/disable bit 27).
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PDEN_ROM
        description: ROM (also enable/disable bit 27).
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PDEN_VDDA
        description: Vdda to the ADC, must be enabled for the ADC to work (also enable/disable bit 9, 10, and 23).
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PDEN_WDT_OSC
        description: Watchdog oscillator.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: PDEN_USB0_PHY
        description: USB0 PHY power (also enable/disable bit 28).
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: PDEN_SYS_PLL
        description: System PLL (PLL0) power (also enable/disable bit 26).
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: PDEN_VREFP
        description: VREFP to the ADC must be enabled for the ADC to work (also enable/disable bit 9, 10, and 19).
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: PDEN_VD3
        description: Power control for all PLLs.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PDEN_VD4
        description: Power control for all SRAMs and ROM.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: PDEN_VD5
        description: Power control both USB0 PHY and USB1 PHY.
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: PDEN_VD6
        description: Power control for EEPROM.
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: PDRUNCFGCLR1
    description: Power configuration clear register
    addressOffset: 1588
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDEN_USB1_PHY
        description: USB1 high speed PHY (also, enable/disable bit 28 in PDRUNCFG0 register).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDEN_USB1_PLL
        description: USB PLL (PLL1) power (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDEN_AUD_PLL
        description: Audio PLL (PLL2) power and fractional divider (also, enable/disable bit 26 in PDRUNCFG0 register).
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDEN_SYSOSC
        description: System Oscillator Power (also, enable/disable bit 9 in PDRUNCFG0 register).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PDEN_RNG
        description: Random Number Generator Power.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: STARTER0
    description: Start logic 0 wake-up enable register
    addressOffset: 1664
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1073741823
    fields:
      - name: WDT_BOD
        description: WWDT and BOD interrupt wake-up.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DMA
        description: DMA wake-up.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: GINT0
        description: Group interrupt 0 wake-up.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: GINT1
        description: Group interrupt 1 wake-up.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PIN_INT0
        description: GPIO pin interrupt 0 wake-up.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PIN_INT1
        description: GPIO pin interrupt 1 wake-up.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PIN_INT2
        description: GPIO pin interrupt 2 wake-up.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PIN_INT3
        description: GPIO pin interrupt 3 wake-up.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: UTICK
        description: Micro-tick Timer wake-up.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM0
        description: Flexcomm0 peripheral interrupt wake-up.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM1
        description: Flexcomm1 peripheral interrupt wake-up.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM2
        description: Flexcomm2 peripheral interrupt wake-up.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM3
        description: Flexcomm3 peripheral interrupt wake-up.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM4
        description: Flexcomm4 peripheral interrupt wake-up.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM5
        description: Flexcomm5 peripheral interrupt wake-up.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM6
        description: Flexcomm6 peripheral interrupt wake-up.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM7
        description: Flexcomm7 peripheral interrupt wake-up.
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: DMIC
        description: Digital microphone interrupt wake-up.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: HWVAD
        description: Hardware voice activity detect interrupt wake-up.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: USB0_NEEDCLK
        description: USB activity interrupt wake-up.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: USB0
        description: USB function interrupt wake-up.
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: RTC
        description: RTC interrupt alarm and wake-up timer.
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM10
        description: Flexcomm10 peripheral interrupt wake-up.
        bitOffset: 30
        bitWidth: 1
        access: read-write
  - name: STARTER1
    description: Start logic 0 wake-up enable register
    addressOffset: 1668
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1073741823
    fields:
      - name: PINT4
        description: GPIO pin interrupt 4 wake-up.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PINT5
        description: GPIO pin interrupt 5 wake-up.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PINT6
        description: GPIO pin interrupt 6 wake-up.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PINT7
        description: GPIO pin interrupt 7 wake-up.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM8
        description: Flexcomm Interface 8 wake-up.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: FLEXCOMM9
        description: Flexcomm Interface 9 wake-up.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: USB1
        description: USB 1 wake-up.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: USB1_ACT
        description: USB 1 activity wake-up.
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - dim: 2
    dimIncrement: 4
    name: STARTERSET[%s]
    description: Set bits in STARTER
    addressOffset: 1696
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: START_SET
        description: Writing ones to this register sets the corresponding bit or bits in the STARTER0 register, if they are implemented.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - dim: 2
    dimIncrement: 4
    name: STARTERCLR[%s]
    description: Clear bits in STARTER0
    addressOffset: 1728
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: START_CLR
        description: Writing ones to this register clears the corresponding bit or bits in the STARTER0 register, if they are implemented.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: HWWAKE
    description: Configures special cases of hardware wake-up
    addressOffset: 1920
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 15
    fields:
      - name: FORCEWAKE
        description: Force peripheral clocking to stay on during Deep Sleep and Power-down modes. When 1, clocking to peripherals is prevented from being shut down when the CPU enters Deep Sleep and Power-down modes. This is intended to allow a coprocessor to continue operating while the main CPU(s) are shut down.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: FCWAKE
        description: Wake for Flexcomms. When 1, any Flexcomm FIFO reaching the level specified by its own TXLVL will cause peripheral clocking to wake up temporarily while the related status is asserted.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: WAKEDMIC
        description: Wake for Digital Microphone. When 1, the digital microphone input FIFO reaching the level specified by TRIGLVL of either channel will cause peripheral clocking to wake up temporarily while the related status is asserted.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: WAKEDMA
        description: Wake for DMA. When 1, DMA being busy will cause peripheral clocking to remain running until DMA completes. This is generally used in conjunction with bit 1 and/or 2 in order to prevent peripheral clocking from being shut down as soon as the cause of wake-up is cleared, but before DMA has completed its related activity.
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: AUTOCGOR
    description: Auto Clock-Gate Override Register
    addressOffset: 3588
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 14
    fields:
      - name: RAM0X
        description: When 1, automatic clock gating for RAMX and RAM0 are turned off.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RAM1
        description: When 1, automatic clock gating for RAM1 are turned off.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RAM2
        description: When 1, automatic clock gating for RAM1 are turned off.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: RAM3
        description: When 1, automatic clock gating for RAM1 are turned off.
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: JTAGIDCODE
    description: JTAG ID code register
    addressOffset: 4084
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: JTAGID
        description: JTAG ID code.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DEVICE_ID0
    description: Part ID register
    addressOffset: 4088
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PARTID
        description: Part ID
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DEVICE_ID1
    description: Boot ROM and die revision register
    addressOffset: 4092
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REVID
        description: Revision.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: BODCTRL
    description: Brown-Out Detect control
    addressOffset: 131140
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: BODRSTLEV
        description: BOD reset level
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL0
            description: 'Level 0: 1.5 V'
            value: 0
          - name: LEVEL1
            description: 'Level 1: 1.85 V'
            value: 1
          - name: LEVEL2
            description: 'Level 2: 2.0 V'
            value: 2
          - name: LEVEL3
            description: 'Level 3: 2.3 V'
            value: 3
      - name: BODRSTENA
        description: BOD reset enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: Disable reset function.
            value: 0
          - name: ENABLE
            description: Enable reset function.
            value: 1
      - name: BODINTLEV
        description: BOD interrupt level
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL0
            description: 'Level 0: 2.05 V'
            value: 0
          - name: LEVEL1
            description: 'Level 1: 2.45 V'
            value: 1
          - name: LEVEL2
            description: 'Level 2: 2.75 V'
            value: 2
          - name: LEVEL3
            description: 'Level 3: 3.05 V'
            value: 3
      - name: BODINTENA
        description: BOD interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: Disable interrupt function.
            value: 0
          - name: ENABLE
            description: Enable interrupt function.
            value: 1
      - name: BODRSTSTAT
        description: BOD reset status. When 1, a BOD reset has occurred. Cleared by writing 1 to this bit.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: BODINTSTAT
        description: BOD interrupt status. When 1, a BOD interrupt has occurred. Cleared by writing 1 to this bit.
        bitOffset: 7
        bitWidth: 1
        access: read-write
addressBlocks:
  - offset: 0
    size: 131144
    usage: registers
