From 2b99888362837043f06bb91022d908523461abc5 Mon Sep 17 00:00:00 2001
From: Zhi Wang <zhi.a.wang@intel.com>
Date: Mon, 20 Jul 2015 04:39:38 +0800
Subject: [PATCH 134/403] vgt: set ppat and 0x4dd4 as F_PT

Signed-off-by: Zhi Wang <zhi.a.wang@intel.com>
---
 drivers/gpu/drm/i915/vgt/handlers.c |    6 +++---
 drivers/gpu/drm/i915/vgt/render.c   |    4 ++--
 2 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/drivers/gpu/drm/i915/vgt/handlers.c b/drivers/gpu/drm/i915/vgt/handlers.c
index 62e0d89..3f95fcc 100644
--- a/drivers/gpu/drm/i915/vgt/handlers.c
+++ b/drivers/gpu/drm/i915/vgt/handlers.c
@@ -3505,8 +3505,8 @@ reg_attr_t vgt_base_reg_info[] = {
 
 
 /* BDW */
-{_REG_GEN8_PRIVATE_PAT, 4, F_RDR, 0, D_BDW_PLUS, NULL, NULL},
-{_REG_GEN8_PRIVATE_PAT + 4, 4, F_RDR, 0, D_BDW_PLUS, NULL, NULL},
+{_REG_GEN8_PRIVATE_PAT, 4, F_PT, 0, D_BDW_PLUS, NULL, NULL},
+{_REG_GEN8_PRIVATE_PAT + 4, 4, F_PT, 0, D_BDW_PLUS, NULL, NULL},
 
 {_REG_GAMTARBMODE, 4, F_DOM0, 0, D_BDW_PLUS, NULL, NULL},
 
@@ -3616,7 +3616,7 @@ reg_attr_t vgt_base_reg_info[] = {
 {0x24dc, 4, F_RDR, 0, D_BDW, NULL, NULL},
 
 {0x83a4, 4, F_RDR, 0, D_BDW, NULL, NULL},
-{0x4dd4, 4, F_RDR, 0, D_BDW, NULL, NULL},
+{0x4dd4, 4, F_PT, 0, D_BDW, NULL, NULL},
 
 /* UCG */
 {0x8430, 4, F_PT, 0, D_BDW, NULL, NULL},
diff --git a/drivers/gpu/drm/i915/vgt/render.c b/drivers/gpu/drm/i915/vgt/render.c
index c27efb9..19555eb 100644
--- a/drivers/gpu/drm/i915/vgt/render.c
+++ b/drivers/gpu/drm/i915/vgt/render.c
@@ -570,8 +570,8 @@ vgt_reg_t vgt_gen8_render_regs[] = {
 	0x1c080,
 	0x22080,
 
-	_REG_GEN8_PRIVATE_PAT,
-	_REG_GEN8_PRIVATE_PAT + 4,
+//	_REG_GEN8_PRIVATE_PAT,
+//	_REG_GEN8_PRIVATE_PAT + 4,
 
 	_REG_BCS_MI_MODE,
 	_REG_BCS_BLT_MODE_IVB,
-- 
1.7.10.4

