Classic Timing Analyzer report for MY_COUNTER100
Thu Nov 22 20:35:35 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                         ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.108 ns                                       ; RES                          ; MY_COUNTER10:inst|COUNTER[1]  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.613 ns                                      ; MY_COUNTER10:inst|COUNTER[2] ; CO                            ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.146 ns                                       ; RES                          ; MY_COUNTER10:inst|COUNTER[0]  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2] ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                              ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[1] ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[0] ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.596 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[2] ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[2] ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[2] ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[1] ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[1] ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[2]  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[3] ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[3] ; MY_COUNTER10:inst1|COUNTER[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[3] ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[1]  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.156 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[0] ; MY_COUNTER10:inst1|COUNTER[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[0] ; MY_COUNTER10:inst1|COUNTER[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[2] ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[3]  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[1] ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[3] ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst|COUNTER[0]  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; MY_COUNTER10:inst1|COUNTER[0] ; MY_COUNTER10:inst1|COUNTER[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                            ; To Clock ;
+-------+--------------+------------+------+-------------------------------+----------+
; N/A   ; None         ; 1.108 ns   ; RES  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK      ;
; N/A   ; None         ; 1.108 ns   ; RES  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK      ;
; N/A   ; None         ; 1.108 ns   ; RES  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK      ;
; N/A   ; None         ; 1.108 ns   ; RES  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK      ;
; N/A   ; None         ; 0.930 ns   ; EN   ; MY_COUNTER10:inst|COUNTER[0]  ; CLK      ;
; N/A   ; None         ; 0.930 ns   ; EN   ; MY_COUNTER10:inst|COUNTER[3]  ; CLK      ;
; N/A   ; None         ; 0.930 ns   ; EN   ; MY_COUNTER10:inst|COUNTER[2]  ; CLK      ;
; N/A   ; None         ; 0.930 ns   ; EN   ; MY_COUNTER10:inst|COUNTER[1]  ; CLK      ;
; N/A   ; None         ; 0.778 ns   ; RES  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK      ;
; N/A   ; None         ; 0.778 ns   ; RES  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK      ;
; N/A   ; None         ; 0.778 ns   ; RES  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK      ;
; N/A   ; None         ; 0.778 ns   ; RES  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK      ;
+-------+--------------+------------+------+-------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+-------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To        ; From Clock ;
+-------+--------------+------------+-------------------------------+-----------+------------+
; N/A   ; None         ; 10.613 ns  ; MY_COUNTER10:inst|COUNTER[2]  ; CO        ; CLK        ;
; N/A   ; None         ; 10.475 ns  ; MY_COUNTER10:inst|COUNTER[3]  ; CO        ; CLK        ;
; N/A   ; None         ; 10.346 ns  ; MY_COUNTER10:inst|COUNTER[0]  ; CO        ; CLK        ;
; N/A   ; None         ; 10.214 ns  ; MY_COUNTER10:inst|COUNTER[1]  ; CO        ; CLK        ;
; N/A   ; None         ; 10.074 ns  ; MY_COUNTER10:inst1|COUNTER[2] ; CO        ; CLK        ;
; N/A   ; None         ; 9.949 ns   ; MY_COUNTER10:inst1|COUNTER[1] ; CO        ; CLK        ;
; N/A   ; None         ; 9.901 ns   ; MY_COUNTER10:inst1|COUNTER[0] ; CO        ; CLK        ;
; N/A   ; None         ; 9.818 ns   ; MY_COUNTER10:inst1|COUNTER[3] ; CO        ; CLK        ;
; N/A   ; None         ; 8.389 ns   ; MY_COUNTER10:inst1|COUNTER[0] ; COUNT1[0] ; CLK        ;
; N/A   ; None         ; 7.549 ns   ; MY_COUNTER10:inst|COUNTER[3]  ; COUNT0[3] ; CLK        ;
; N/A   ; None         ; 6.585 ns   ; MY_COUNTER10:inst|COUNTER[0]  ; COUNT0[0] ; CLK        ;
; N/A   ; None         ; 6.390 ns   ; MY_COUNTER10:inst|COUNTER[2]  ; COUNT0[2] ; CLK        ;
; N/A   ; None         ; 6.369 ns   ; MY_COUNTER10:inst1|COUNTER[1] ; COUNT1[1] ; CLK        ;
; N/A   ; None         ; 6.355 ns   ; MY_COUNTER10:inst1|COUNTER[3] ; COUNT1[3] ; CLK        ;
; N/A   ; None         ; 6.343 ns   ; MY_COUNTER10:inst|COUNTER[1]  ; COUNT0[1] ; CLK        ;
; N/A   ; None         ; 6.337 ns   ; MY_COUNTER10:inst1|COUNTER[2] ; COUNT1[2] ; CLK        ;
+-------+--------------+------------+-------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                            ; To Clock ;
+---------------+-------------+-----------+------+-------------------------------+----------+
; N/A           ; None        ; 0.146 ns  ; RES  ; MY_COUNTER10:inst|COUNTER[0]  ; CLK      ;
; N/A           ; None        ; 0.091 ns  ; RES  ; MY_COUNTER10:inst1|COUNTER[0] ; CLK      ;
; N/A           ; None        ; 0.090 ns  ; RES  ; MY_COUNTER10:inst|COUNTER[1]  ; CLK      ;
; N/A           ; None        ; -0.323 ns ; RES  ; MY_COUNTER10:inst|COUNTER[2]  ; CLK      ;
; N/A           ; None        ; -0.324 ns ; RES  ; MY_COUNTER10:inst|COUNTER[3]  ; CLK      ;
; N/A           ; None        ; -0.328 ns ; RES  ; MY_COUNTER10:inst1|COUNTER[1] ; CLK      ;
; N/A           ; None        ; -0.328 ns ; RES  ; MY_COUNTER10:inst1|COUNTER[3] ; CLK      ;
; N/A           ; None        ; -0.328 ns ; RES  ; MY_COUNTER10:inst1|COUNTER[2] ; CLK      ;
; N/A           ; None        ; -0.700 ns ; EN   ; MY_COUNTER10:inst|COUNTER[0]  ; CLK      ;
; N/A           ; None        ; -0.700 ns ; EN   ; MY_COUNTER10:inst|COUNTER[3]  ; CLK      ;
; N/A           ; None        ; -0.700 ns ; EN   ; MY_COUNTER10:inst|COUNTER[2]  ; CLK      ;
; N/A           ; None        ; -0.700 ns ; EN   ; MY_COUNTER10:inst|COUNTER[1]  ; CLK      ;
+---------------+-------------+-----------+------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 22 20:35:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER100 -c MY_COUNTER100 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "MY_COUNTER10:inst|COUNTER[2]" and destination register "MY_COUNTER10:inst1|COUNTER[1]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.165 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N15; Fanout = 5; REG Node = 'MY_COUNTER10:inst|COUNTER[2]'
            Info: 2: + IC(0.481 ns) + CELL(0.398 ns) = 0.879 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'inst6~38'
            Info: 3: + IC(0.248 ns) + CELL(0.149 ns) = 1.276 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 4; COMB Node = 'MY_COUNTER10:inst1|COUNTER[0]~229'
            Info: 4: + IC(0.229 ns) + CELL(0.660 ns) = 2.165 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 5; REG Node = 'MY_COUNTER10:inst1|COUNTER[1]'
            Info: Total cell delay = 1.207 ns ( 55.75 % )
            Info: Total interconnect delay = 0.958 ns ( 44.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 5; REG Node = 'MY_COUNTER10:inst1|COUNTER[1]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N15; Fanout = 5; REG Node = 'MY_COUNTER10:inst|COUNTER[2]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "MY_COUNTER10:inst|COUNTER[0]" (data pin = "RES", clock pin = "CLK") is 1.108 ns
    Info: + Longest pin to register delay is 3.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; PIN Node = 'RES'
        Info: 2: + IC(0.639 ns) + CELL(0.420 ns) = 2.038 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 4; COMB Node = 'MY_COUNTER10:inst|COUNTER[0]~246'
        Info: 3: + IC(1.132 ns) + CELL(0.660 ns) = 3.830 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 7; REG Node = 'MY_COUNTER10:inst|COUNTER[0]'
        Info: Total cell delay = 2.059 ns ( 53.76 % )
        Info: Total interconnect delay = 1.771 ns ( 46.24 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 7; REG Node = 'MY_COUNTER10:inst|COUNTER[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "CLK" to destination pin "CO" through register "MY_COUNTER10:inst|COUNTER[2]" is 10.613 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N15; Fanout = 5; REG Node = 'MY_COUNTER10:inst|COUNTER[2]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N15; Fanout = 5; REG Node = 'MY_COUNTER10:inst|COUNTER[2]'
        Info: 2: + IC(0.481 ns) + CELL(0.398 ns) = 0.879 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'inst6~38'
        Info: 3: + IC(0.450 ns) + CELL(0.393 ns) = 1.722 ns; Loc. = LCCOMB_X18_Y35_N16; Fanout = 1; COMB Node = 'inst6~40'
        Info: 4: + IC(3.176 ns) + CELL(2.779 ns) = 7.677 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'CO'
        Info: Total cell delay = 3.570 ns ( 46.50 % )
        Info: Total interconnect delay = 4.107 ns ( 53.50 % )
Info: th for register "MY_COUNTER10:inst|COUNTER[0]" (data pin = "RES", clock pin = "CLK") is 0.146 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 7; REG Node = 'MY_COUNTER10:inst|COUNTER[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; PIN Node = 'RES'
        Info: 2: + IC(1.372 ns) + CELL(0.371 ns) = 2.722 ns; Loc. = LCCOMB_X19_Y35_N16; Fanout = 1; COMB Node = 'MY_COUNTER10:inst|COUNTER~245'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.806 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 7; REG Node = 'MY_COUNTER10:inst|COUNTER[0]'
        Info: Total cell delay = 1.434 ns ( 51.10 % )
        Info: Total interconnect delay = 1.372 ns ( 48.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Thu Nov 22 20:35:36 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


