C:\Users\jan\Documents\VHDL-Projects\V6\RISC-VHDL\toplevel.ngc 1476714491
ipcore_dir/dividerUnsigned.ngc 1476712084
OK
