/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  reg [13:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = celloutsig_0_20z[0] ? celloutsig_0_20z[2] : celloutsig_0_29z;
  assign celloutsig_1_12z = celloutsig_1_8z[4] ? celloutsig_1_7z : celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_9z;
  assign celloutsig_0_5z = ~((celloutsig_0_2z[1] | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_1z[3]) & celloutsig_1_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_10z | celloutsig_0_14z) & celloutsig_0_16z);
  assign celloutsig_0_28z = ~((celloutsig_0_7z | celloutsig_0_0z) & in_data[21]);
  assign celloutsig_0_43z = ~((celloutsig_0_23z[2] | celloutsig_0_2z[3]) & (celloutsig_0_4z | celloutsig_0_15z[6]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_5z) & (celloutsig_0_10z | celloutsig_0_2z[3]));
  assign celloutsig_0_4z = celloutsig_0_2z[3] | celloutsig_0_0z;
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[116] | in_data[176];
  assign celloutsig_1_7z = celloutsig_1_6z | celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_5z | celloutsig_0_6z;
  assign celloutsig_0_33z = { celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_12z } & { celloutsig_0_20z[1:0], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_29z };
  assign celloutsig_1_1z = { in_data[191:180], celloutsig_1_0z } & in_data[120:108];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_11z } & { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_1z[6:2], celloutsig_1_2z } / { 1'h1, in_data[122], celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_8z[5:1] / { 1'h1, celloutsig_1_13z[6:4], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[11:4], celloutsig_0_0z } / { 1'h1, in_data[38:31] };
  assign celloutsig_0_13z = { celloutsig_0_11z[8:7], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z } / { 1'h1, celloutsig_0_11z[5:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_18z } / { 1'h1, in_data[1:0], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_11z[5:2], celloutsig_0_24z } / { 1'h1, celloutsig_0_21z[6:1], celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[173:163] >= { in_data[114:105], celloutsig_1_0z };
  assign celloutsig_1_14z = in_data[187:181] >= { celloutsig_1_10z[9:5], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_1z[11:4] >= { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_16z[4:1], celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_5z } >= celloutsig_1_10z[9:1];
  assign celloutsig_0_1z = { in_data[28:25], celloutsig_0_0z } >= { in_data[93:92], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[57:54], celloutsig_0_9z } >= { celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_8z[4:0], celloutsig_0_3z } >= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_26z[6:1], celloutsig_0_15z, celloutsig_0_6z } >= in_data[39:23];
  assign celloutsig_1_3z = & celloutsig_1_1z[11:7];
  assign celloutsig_1_6z = & { celloutsig_1_2z, celloutsig_1_1z[11:7], in_data[181:177] };
  assign celloutsig_0_18z = & celloutsig_0_15z[6:0];
  assign celloutsig_1_17z = | { celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_0_29z = | { celloutsig_0_20z[2:1], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~^ in_data[49:47];
  assign celloutsig_0_46z = ~^ { celloutsig_0_35z[14:2], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_8z[11:5], celloutsig_0_7z };
  assign celloutsig_0_16z = ~^ celloutsig_0_8z[13:3];
  assign celloutsig_0_3z = ~^ { in_data[35:28], celloutsig_0_0z };
  assign celloutsig_0_56z = { celloutsig_0_33z[9:6], celloutsig_0_46z } >> celloutsig_0_44z[10:6];
  assign celloutsig_0_2z = in_data[58:55] >> in_data[4:1];
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z } >> celloutsig_0_15z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_14z } >> celloutsig_0_25z[7:1];
  assign celloutsig_1_9z = { celloutsig_1_1z[1:0], celloutsig_1_8z, celloutsig_1_0z } >> { celloutsig_1_1z[10:5], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_11z[5:3], celloutsig_0_10z } >> celloutsig_0_20z;
  assign celloutsig_0_35z = { celloutsig_0_8z[14:1], celloutsig_0_9z } <<< { celloutsig_0_24z[3], celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_33z };
  assign celloutsig_0_24z = { celloutsig_0_15z[2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_16z } <<< celloutsig_0_22z;
  assign celloutsig_0_30z = { celloutsig_0_11z[7:3], celloutsig_0_17z, celloutsig_0_16z } <<< celloutsig_0_15z[9:3];
  assign celloutsig_0_32z = { celloutsig_0_30z[5:1], celloutsig_0_31z } <<< { celloutsig_0_8z[8:4], celloutsig_0_10z };
  assign celloutsig_1_4z = in_data[162:159] >>> { celloutsig_1_1z[7:5], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[188:186], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } >>> { celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[124:114] >>> celloutsig_1_1z[12:2];
  assign celloutsig_1_11z = { celloutsig_1_9z[8:7], celloutsig_1_6z } - celloutsig_1_10z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_13z[8:3], celloutsig_0_6z, celloutsig_0_10z } - celloutsig_0_11z[8:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_44z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_44z = { celloutsig_0_25z[7:3], celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_8z = { in_data[56:46], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
