--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hit1" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.276ns.
--------------------------------------------------------------------------------
Slack:     -0.276ns hit1
Report:    0.276ns skew fails   0.000ns timing constraint by -0.276ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y1.O               PLL_ADV_X0Y0.CLKIN2              1.457  0.276
BUFGMUX_X2Y1.O               SLICE_X38Y56.AI                  1.344  0.163
BUFGMUX_X2Y1.O               SLICE_X47Y48.CLK                 1.250  0.069
BUFGMUX_X2Y1.O               SLICE_X47Y49.CLK                 1.249  0.068
BUFGMUX_X2Y1.O               SLICE_X47Y55.CLK                 1.237  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.093ns.
--------------------------------------------------------------------------------
Slack:     -0.093ns SYSCLK
Report:    0.093ns skew fails   0.000ns timing constraint by -0.093ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y9.O               RAMB16_X1Y24.CLKA                1.270  0.089
BUFGMUX_X2Y9.O               RAMB16_X1Y26.CLKA                1.263  0.082
BUFGMUX_X2Y9.O               SLICE_X26Y66.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X26Y65.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X28Y62.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X26Y67.CLK                 1.270  0.089
BUFGMUX_X2Y9.O               SLICE_X27Y65.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X27Y66.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X28Y65.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X30Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X30Y63.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X30Y64.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X30Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X31Y63.CLK                 1.253  0.072
BUFGMUX_X2Y9.O               SLICE_X31Y64.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X31Y65.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X34Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X34Y63.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X34Y64.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X35Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X35Y62.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X35Y64.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X36Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X37Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X38Y55.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X38Y56.CLK                 1.239  0.058
BUFGMUX_X2Y9.O               SLICE_X48Y55.CLK                 1.237  0.056
BUFGMUX_X2Y9.O               SLICE_X49Y55.CLK                 1.237  0.056
BUFGMUX_X2Y9.O               SLICE_X28Y66.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X28Y67.CLK                 1.270  0.089
BUFGMUX_X2Y9.O               SLICE_X20Y59.CLK                 1.268  0.087
BUFGMUX_X2Y9.O               SLICE_X21Y55.CLK                 1.261  0.080
BUFGMUX_X2Y9.O               SLICE_X21Y60.CLK                 1.270  0.089
BUFGMUX_X2Y9.O               SLICE_X25Y55.CLK                 1.261  0.080
BUFGMUX_X2Y9.O               SLICE_X26Y54.CLK                 1.263  0.082
BUFGMUX_X2Y9.O               SLICE_X26Y57.CLK                 1.263  0.082
BUFGMUX_X2Y9.O               SLICE_X26Y61.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X27Y54.CLK                 1.263  0.082
BUFGMUX_X2Y9.O               SLICE_X27Y61.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X27Y62.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X24Y55.CLK                 1.261  0.080
BUFGMUX_X2Y9.O               SLICE_X24Y56.CLK                 1.261  0.080
BUFGMUX_X2Y9.O               SLICE_X24Y57.CLK                 1.263  0.082
BUFGMUX_X2Y9.O               SLICE_X24Y58.CLK                 1.266  0.085
BUFGMUX_X2Y9.O               SLICE_X24Y59.CLK                 1.268  0.087
BUFGMUX_X2Y9.O               SLICE_X24Y60.CLK                 1.271  0.090
BUFGMUX_X2Y9.O               SLICE_X24Y61.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X24Y62.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X31Y66.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X29Y63.CLK                 1.274  0.093
BUFGMUX_X2Y9.O               SLICE_X29Y66.CLK                 1.272  0.091
BUFGMUX_X2Y9.O               SLICE_X29Y62.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X28Y63.CLK                 1.274  0.093
BUFGMUX_X2Y9.O               SLICE_X29Y65.CLK                 1.273  0.092
BUFGMUX_X2Y9.O               SLICE_X31Y59.CLK                 1.247  0.066
BUFGMUX_X2Y9.O               SLICE_X31Y60.CLK                 1.249  0.068
BUFGMUX_X2Y9.O               SLICE_X31Y61.CLK                 1.251  0.070
BUFGMUX_X2Y9.O               SLICE_X31Y62.CLK                 1.252  0.071
BUFGMUX_X2Y9.O               SLICE_X33Y59.CLK                 1.246  0.065
BUFGMUX_X2Y9.O               SLICE_X33Y61.CLK                 1.250  0.069

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5051 paths analyzed, 1430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.480ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_87 (SLICE_X22Y11.D2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/startProgram (FF)
  Destination:          myprogrammer/_i000032/shiftregister_87 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 2)
  Clock Path Skew:      -2.157ns (1.909 - 4.066)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/startProgram to myprogrammer/_i000032/shiftregister_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.BQ       Tcko                  0.391   myprogrammer/startProgram
                                                       myprogrammer/startProgram
    SLICE_X16Y9.B4       net (fanout=4)        1.712   myprogrammer/startProgram
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.D2      net (fanout=33)       1.645   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328661
                                                       myprogrammer/_i000032/shiftregister_87
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.931ns logic, 3.357ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_87 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -1.766ns (2.444 - 4.210)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X16Y9.B2       net (fanout=70)       0.683   myprogrammer/_i000032/FSMstate<2>
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.D2      net (fanout=33)       1.645   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328661
                                                       myprogrammer/_i000032/shiftregister_87
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.948ns logic, 2.328ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_87 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 2)
  Clock Path Skew:      -1.766ns (2.444 - 4.210)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X16Y9.B3       net (fanout=70)       0.567   myprogrammer/_i000032/FSMstate<1>
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.D2      net (fanout=33)       1.645   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328661
                                                       myprogrammer/_i000032/shiftregister_87
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.948ns logic, 2.212ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_6 (SLICE_X24Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 1)
  Clock Path Skew:      1.103ns (5.097 - 3.994)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_0 to myprogrammer/_i000032/shiftregister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.CQ       Tcko                  0.447   myprogrammer/_i000032/FSMstate<0>
                                                       myprogrammer/_i000032/FSMstate_0
    SLICE_X24Y5.C5       net (fanout=69)       6.747   myprogrammer/_i000032/FSMstate<0>
    SLICE_X24Y5.CLK      Tas                   0.341   myprogrammer/_i000032/shiftregister<7>
                                                       myprogrammer/_i000032/Mmux__n0328851
                                                       myprogrammer/_i000032/shiftregister_6
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (0.788ns logic, 6.747ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_86 (SLICE_X22Y11.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/startProgram (FF)
  Destination:          myprogrammer/_i000032/shiftregister_86 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      -2.157ns (1.909 - 4.066)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/startProgram to myprogrammer/_i000032/shiftregister_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.BQ       Tcko                  0.391   myprogrammer/startProgram
                                                       myprogrammer/startProgram
    SLICE_X16Y9.B4       net (fanout=4)        1.712   myprogrammer/startProgram
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.C2      net (fanout=33)       1.602   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328771
                                                       myprogrammer/_i000032/shiftregister_86
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (0.931ns logic, 3.314ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_86 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 2)
  Clock Path Skew:      -1.766ns (2.444 - 4.210)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X16Y9.B2       net (fanout=70)       0.683   myprogrammer/_i000032/FSMstate<2>
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.C2      net (fanout=33)       1.602   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328771
                                                       myprogrammer/_i000032/shiftregister_86
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.948ns logic, 2.285ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_86 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 2)
  Clock Path Skew:      -1.766ns (2.444 - 4.210)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/shiftregister_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X16Y9.B3       net (fanout=70)       0.567   myprogrammer/_i000032/FSMstate<1>
    SLICE_X16Y9.BMUX     Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0313411
    SLICE_X22Y11.C2      net (fanout=33)       1.602   myprogrammer/_i000032/Mmux__n031341
    SLICE_X22Y11.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0328771
                                                       myprogrammer/_i000032/shiftregister_86
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.948ns logic, 2.169ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_6 (SLICE_X24Y5.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.924ns (3.560 - 2.636)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.200   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X24Y5.C6       net (fanout=70)       0.749   myprogrammer/_i000032/FSMstate<2>
    SLICE_X24Y5.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000032/shiftregister<7>
                                                       myprogrammer/_i000032/Mmux__n0328851
                                                       myprogrammer/_i000032/shiftregister_6
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.390ns logic, 0.749ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/sda (SLICE_X25Y4.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000032/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.994ns (3.511 - 2.517)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_0 to myprogrammer/_i000032/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.CQ       Tcko                  0.234   myprogrammer/_i000032/FSMstate<0>
                                                       myprogrammer/_i000032/FSMstate_0
    SLICE_X22Y5.A3       net (fanout=69)       0.710   myprogrammer/_i000032/FSMstate<0>
    SLICE_X22Y5.A        Tilo                  0.156   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X25Y4.SR       net (fanout=36)       0.238   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X25Y4.CLK      Tcksr       (-Th)     0.127   myprogrammer/p_sda
                                                       myprogrammer/_i000032/sda
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.263ns logic, 0.948ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000032/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.875ns (3.511 - 2.636)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_1 to myprogrammer/_i000032/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.200   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_1
    SLICE_X22Y5.A5       net (fanout=70)       0.703   myprogrammer/_i000032/FSMstate<1>
    SLICE_X22Y5.A        Tilo                  0.156   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X25Y4.SR       net (fanout=36)       0.238   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X25Y4.CLK      Tcksr       (-Th)     0.127   myprogrammer/p_sda
                                                       myprogrammer/_i000032/sda
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.229ns logic, 0.941ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/sda (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.875ns (3.511 - 2.636)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/sda
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.200   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X22Y5.A4       net (fanout=70)       0.719   myprogrammer/_i000032/FSMstate<2>
    SLICE_X22Y5.A        Tilo                  0.156   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
                                                       myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv1
    SLICE_X25Y4.SR       net (fanout=36)       0.238   myprogrammer/_i000032/FSMstate[3]_GND_632_o_equal_23_o_inv
    SLICE_X25Y4.CLK      Tcksr       (-Th)     0.127   myprogrammer/p_sda
                                                       myprogrammer/_i000032/sda
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.229ns logic, 0.957ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_71 (SLICE_X16Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000032/shiftregister_72 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.210ns (0.746 - 0.536)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000032/shiftregister_72 to myprogrammer/_i000032/shiftregister_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.200   myprogrammer/_i000032/shiftregister<75>
                                                       myprogrammer/_i000032/shiftregister_72
    SLICE_X16Y16.D6      net (fanout=2)        0.119   myprogrammer/_i000032/shiftregister<72>
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   myprogrammer/_i000032/shiftregister<71>
                                                       myprogrammer/_i000032/Mmux__n0328141
                                                       myprogrammer/_i000032/shiftregister_71
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.390ns logic, 0.119ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hit1 = PERIOD TIMEGRP "tnm_hit1" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y78.DX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.450ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.965ns (Levels of Logic = 5)
  Clock Path Skew:      -0.174ns (2.249 - 2.423)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AMUX     Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X7Y47.C2       net (fanout=2)        0.763   slaves/ipbr[0]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y78.DX       net (fanout=65)       2.810   ipbus/trans_out_we
    SLICE_X1Y78.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.965ns (1.819ns logic, 8.146ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.091ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (2.249 - 2.387)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X7Y47.B1       net (fanout=2)        1.079   slaves/ipbr[6]_ipb_ack
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y78.DX       net (fanout=65)       2.810   ipbus/trans_out_we
    SLICE_X1Y78.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.642ns (1.507ns logic, 8.135ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.087ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.604ns (Levels of Logic = 5)
  Clock Path Skew:      -0.172ns (2.249 - 2.421)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AMUX     Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X7Y47.C5       net (fanout=2)        0.408   slaves/ipbr[1]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y78.DX       net (fanout=65)       2.810   ipbus/trans_out_we
    SLICE_X1Y78.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.604ns (1.813ns logic, 7.791ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X42Y29.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.114ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.595ns (Levels of Logic = 2)
  Clock Path Skew:      -0.208ns (2.203 - 2.411)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X16Y45.D4      net (fanout=1)        1.048   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X16Y45.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X19Y45.A3      net (fanout=71)       0.708   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X19Y45.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y29.AX      net (fanout=10)       2.848   ipbus/pkt_tx
    SLICE_X42Y29.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (0.991ns logic, 4.604ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.826ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.193ns (2.203 - 2.396)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X18Y46.C1      net (fanout=1)        0.993   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X18Y46.C       Tilo                  0.204   ipbus/trans/iface/dnext_d
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X19Y45.A4      net (fanout=72)       0.474   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X19Y45.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y29.AX      net (fanout=10)       2.848   ipbus/pkt_tx
    SLICE_X42Y29.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.007ns logic, 4.315ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.753ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.193ns (2.203 - 2.396)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB5 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X16Y45.D1      net (fanout=1)        0.638   ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X16Y45.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X19Y45.A3      net (fanout=71)       0.708   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X19Y45.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X42Y29.AX      net (fanout=10)       2.848   ipbus/pkt_tx
    SLICE_X42Y29.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (1.055ns logic, 4.194ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X21Y38.DX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.860ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (2.214 - 2.396)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X18Y46.C1      net (fanout=1)        0.993   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X18Y46.C       Tilo                  0.204   ipbus/trans/iface/dnext_d
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X19Y51.A2      net (fanout=72)       0.995   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X19Y51.A       Tilo                  0.259   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X21Y38.DX      net (fanout=1)        1.445   ipbus/pkt_rx
    SLICE_X21Y38.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (0.934ns logic, 3.433ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.580ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB5 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (2.214 - 2.398)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB5 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.447   ipbus/trans/iface/dnext_d
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB5
    SLICE_X18Y46.C2      net (fanout=1)        0.672   ipbus/trans/iface/state_FSM_FFd3_BRB5
    SLICE_X18Y46.C       Tilo                  0.204   ipbus/trans/iface/dnext_d
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X19Y51.A2      net (fanout=72)       0.995   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X19Y51.A       Tilo                  0.259   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X21Y38.DX      net (fanout=1)        1.445   ipbus/pkt_rx
    SLICE_X21Y38.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (0.973ns logic, 3.112ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.387ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      3.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.183ns (2.214 - 2.397)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X18Y46.C3      net (fanout=1)        0.466   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X18Y46.C       Tilo                  0.204   ipbus/trans/iface/dnext_d
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X19Y51.A2      net (fanout=72)       0.995   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X19Y51.A       Tilo                  0.259   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X21Y38.DX      net (fanout=1)        1.445   ipbus/pkt_rx
    SLICE_X21Y38.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.987ns logic, 2.906ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X19Y50.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.238ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (1.243 - 1.178)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X19Y50.A3      net (fanout=1)        0.261   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X19Y50.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.353ns logic, 0.261ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X27Y45.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.156ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.218 - 1.152)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.234   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X27Y45.AX      net (fanout=3)        0.240   ipbus/cfg<81>
    SLICE_X27Y45.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.293ns logic, 0.240ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X6Y71.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.231ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X6Y71.AX       net (fanout=1)        0.367   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X6Y71.CLK      Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.241ns logic, 0.367ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X3Y42.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.404ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_24 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAM)
  Data Path Delay:      8.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.206ns (2.192 - 2.398)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_24 to ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AQ      Tcko                  0.408   ipbus/my_ip_addr_udp<27>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_24
    SLICE_X16Y57.A1      net (fanout=4)        2.033   ipbus/my_ip_addr_udp<24>
    SLICE_X16Y57.AMUX    Tilo                  0.251   ipbus/trans/cfg_dout<23>
                                                       ipbus/trans/cfg/dout<24><24>1
    SLICE_X13Y58.B4      net (fanout=1)        0.784   ipbus/trans/cfg_dout<24>
    SLICE_X13Y58.B       Tilo                  0.259   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/mux10161
    SLICE_X12Y59.B1      net (fanout=1)        0.719   ipbus/trans/tx_data<24>
    SLICE_X12Y59.B       Tilo                  0.205   ipbus/trans/iface/hlen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata171
    RAMB16_X3Y42.DIA0    net (fanout=1)        3.928   ipbus/trans_out_wdata<24>
    RAMB16_X3Y42.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram13
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      8.887ns (1.423ns logic, 7.464ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y46.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.019ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (2.200 - 2.375)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.CQ      Tcko                  0.447   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X26Y46.D2      net (fanout=3)        1.134   ipbus/my_ip_addr_udp<2>
    SLICE_X26Y46.DMUX    Tilo                  0.261   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X22Y46.B1      net (fanout=1)        0.864   ipbus/trans/cfg_dout<2>
    SLICE_X22Y46.B       Tilo                  0.203   ipbus/trans/tx_data<0>
                                                       ipbus/trans/sm/mux101121
    SLICE_X25Y40.B4      net (fanout=1)        1.078   ipbus/trans/tx_data<2>
    SLICE_X25Y40.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y46.DIA0    net (fanout=1)        3.987   ipbus/trans_out_wdata<2>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.470ns logic, 7.063ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y46.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.814ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (2.200 - 2.375)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.DQ      Tcko                  0.447   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_3
    SLICE_X24Y46.A4      net (fanout=3)        0.958   ipbus/my_ip_addr_udp<3>
    SLICE_X24Y46.AMUX    Tilo                  0.251   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<3><3>1
    SLICE_X21Y46.A3      net (fanout=1)        0.546   ipbus/trans/cfg_dout<3>
    SLICE_X21Y46.A       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X25Y40.D3      net (fanout=1)        1.191   ipbus/trans/tx_data<3>
    SLICE_X25Y40.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X2Y46.DIA1    net (fanout=1)        4.117   ipbus/trans_out_wdata<3>
    RAMB16_X2Y46.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      8.328ns (1.516ns logic, 6.812ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X15Y27.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.167ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.215 - 1.152)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X15Y27.AX      net (fanout=24)       0.284   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X15Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.257ns logic, 0.284ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X15Y27.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.196ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.215 - 1.152)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X15Y27.DX      net (fanout=7)        0.313   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X15Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.257ns logic, 0.313ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X19Y32.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.204ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.219 - 1.152)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X19Y32.BX      net (fanout=2)        0.289   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X19Y32.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.293ns logic, 0.289ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.251ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (SLICE_X58Y82.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.458 - 0.486)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y97.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1
    SLICE_X57Y82.C2      net (fanout=14)       2.540   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<1>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X58Y82.C2      net (fanout=2)        0.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X58Y82.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.045ns logic, 3.143ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25
    SLICE_X57Y82.C3      net (fanout=9)        0.916   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X58Y82.C2      net (fanout=2)        0.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X58Y82.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.045ns logic, 1.519ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.242 - 0.254)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30
    SLICE_X57Y82.C4      net (fanout=7)        0.889   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X58Y82.C2      net (fanout=2)        0.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X58Y82.CLK     Tas                   0.341   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (1.045ns logic, 1.492ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23 (SLICE_X57Y82.A2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.460 - 0.486)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y97.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1
    SLICE_X57Y82.C2      net (fanout=14)       2.540   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<1>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X57Y82.A2      net (fanout=2)        0.613   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X57Y82.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.026ns logic, 3.153ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25
    SLICE_X57Y82.C3      net (fanout=9)        0.916   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X57Y82.A2      net (fanout=2)        0.613   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X57Y82.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.026ns logic, 1.529ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.155 - 0.160)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.DQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30
    SLICE_X57Y82.C4      net (fanout=7)        0.889   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
    SLICE_X57Y82.CMUX    Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21
    SLICE_X57Y82.A2      net (fanout=2)        0.613   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2
    SLICE_X57Y82.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.026ns logic, 1.502ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (SLICE_X57Y81.D4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.461 - 0.486)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y97.CQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2
    SLICE_X57Y81.C1      net (fanout=21)       2.715   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7<2>
    SLICE_X57Y81.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7_SW0
    SLICE_X57Y81.D4      net (fanout=1)        0.402   eth/emac0/N104
    SLICE_X57Y81.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.972ns logic, 3.117ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.156 - 0.160)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29
    SLICE_X57Y81.C2      net (fanout=10)       1.089   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<29>
    SLICE_X57Y81.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7_SW0
    SLICE_X57Y81.D4      net (fanout=1)        0.402   eth/emac0/N104
    SLICE_X57Y81.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.972ns logic, 1.491ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.156 - 0.157)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.BMUX    Tshcko                0.488   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<22>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31
    SLICE_X57Y81.C5      net (fanout=15)       0.761   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<31>
    SLICE_X57Y81.C       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7_SW0
    SLICE_X57Y81.D4      net (fanout=1)        0.402   eth/emac0/N104
    SLICE_X57Y81.CLK     Tas                   0.322   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.069ns logic, 1.163ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12 (SLICE_X56Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y83.CE      net (fanout=15)       0.216   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y83.CLK     Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<12>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.092ns logic, 0.216ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11 (SLICE_X56Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y83.CE      net (fanout=15)       0.216   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y83.CLK     Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<12>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.098ns logic, 0.216ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26 (SLICE_X56Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.074 - 0.071)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y84.CE      net (fanout=15)       0.276   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y84.CLK     Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<26>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.096ns logic, 0.276ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X52Y70.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X52Y70.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y55.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 21.875ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y55.A3      net (fanout=4)        0.470   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y55.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.618ns logic, 0.470ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y55.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y55.BX      net (fanout=1)        0.602   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.471ns logic, 0.602ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 23.437ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y55.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y55.AX      net (fanout=1)        0.596   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.471ns logic, 0.596ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y55.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y55.CX      net (fanout=1)        0.138   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 25.000ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y55.B5      net (fanout=3)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y55.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.353ns logic, 0.175ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 26.562ns
  Destination Clock:    hit1 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y55.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y55.AX      net (fanout=1)        0.282   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.259ns logic, 0.282ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.480ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X49Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X49Y55.DX      net (fanout=1)        1.026   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X49Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.454ns logic, 1.026ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X49Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X49Y55.CX      net (fanout=1)        0.945   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X49Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.454ns logic, 0.945ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y55.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 26.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.CMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y55.C1      net (fanout=1)        0.671   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y55.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.688ns logic, 0.671ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y55.B5      net (fanout=1)        0.169   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y55.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.399ns logic, 0.169ns route)
                                                       (70.2% logic, 29.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y55.BX      net (fanout=1)        0.357   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y55.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.239ns logic, 0.357ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X48Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising at 25.000ns
  Destination Clock:    slaves/SYSCLK rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X48Y55.CX      net (fanout=1)        0.359   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X48Y55.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.239ns logic, 0.359ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.927ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_0 (SLICE_X19Y57.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/slave2/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.AQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X19Y57.A2      net (fanout=4)        1.197   slaves/hitcount1<0>
    SLICE_X19Y57.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux1101
                                                       slaves/slave2/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.730ns logic, 1.197ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_15 (SLICE_X16Y59.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_15 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_15 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_15 to slaves/slave2/ipbus_out_ipb_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.DQ      Tcko                  0.408   slaves/hitcount1<15>
                                                       slaves/TDCchannels/dc1/hitCount_15
    SLICE_X16Y59.A1      net (fanout=4)        1.171   slaves/hitcount1<15>
    SLICE_X16Y59.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux611
                                                       slaves/slave2/ipbus_out_ipb_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.749ns logic, 1.171ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_29 (SLICE_X23Y56.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_29 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_29 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_29 to slaves/slave2/ipbus_out_ipb_rdata_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_29
    SLICE_X23Y56.B1      net (fanout=4)        1.265   slaves/hitcount1<29>
    SLICE_X23Y56.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux21111
                                                       slaves/slave2/ipbus_out_ipb_rdata_29
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.635ns logic, 1.265ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_10 (SLICE_X23Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_10 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_10 to slaves/slave2/ipbus_out_ipb_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.CQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_10
    SLICE_X23Y56.A4      net (fanout=4)        0.255   slaves/hitcount1<10>
    SLICE_X23Y56.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux1112
                                                       slaves/slave2/ipbus_out_ipb_rdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.415ns logic, 0.255ns route)
                                                       (61.9% logic, 38.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_3 (SLICE_X19Y58.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_3 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_3 to slaves/slave2/ipbus_out_ipb_rdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.DQ      Tcko                  0.200   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_3
    SLICE_X19Y58.D5      net (fanout=4)        0.344   slaves/hitcount1<3>
    SLICE_X19Y58.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2511
                                                       slaves/slave2/ipbus_out_ipb_rdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.355ns logic, 0.344ns route)
                                                       (50.8% logic, 49.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_11 (SLICE_X23Y56.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_11 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_11 to slaves/slave2/ipbus_out_ipb_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.DQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_11
    SLICE_X23Y56.B3      net (fanout=4)        0.285   slaves/hitcount1<11>
    SLICE_X23Y56.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux2112
                                                       slaves/slave2/ipbus_out_ipb_rdata_11
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.415ns logic, 0.285ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.961ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X21Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y60.C4      net (fanout=3)        1.248   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y60.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.713ns logic, 1.248ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X21Y60.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y60.A1      net (fanout=3)        1.195   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y60.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.713ns logic, 1.195ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X21Y60.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y60.A1      net (fanout=3)        0.710   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y60.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.413ns logic, 0.710ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X21Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y60.C4      net (fanout=3)        0.724   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y60.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.413ns logic, 0.724ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14974 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.750ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_8 (SLICE_X54Y26.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.546 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to ipbus/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y69.BQ      Tcko                  0.391   mac_rx_data<7>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X53Y26.D2      net (fanout=23)       4.524   mac_rx_data<5>
    SLICE_X53Y26.DMUX    Tilo                  0.313   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X53Y26.B2      net (fanout=1)        0.606   ipbus/udp_if/rx_byte_sum/N10
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.COUT    Topcyb                0.375   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CLK     Tcinck                0.246   ipbus/udp_if/rx_byte_sum/lo_byte<8>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (1.584ns logic, 5.962ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.546 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 to ipbus/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.BQ      Tcko                  0.391   mac_rx_data<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3
    SLICE_X50Y24.D1      net (fanout=25)       3.841   mac_rx_data<1>
    SLICE_X50Y24.DMUX    Tilo                  0.251   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00692_SW0
    SLICE_X50Y24.B1      net (fanout=1)        0.647   ipbus/udp_if/rx_byte_sum/N2
    SLICE_X50Y24.B       Tilo                  0.205   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00692
    SLICE_X54Y24.B4      net (fanout=1)        0.739   ipbus/udp_if/rx_byte_sum/n0069<1>
    SLICE_X54Y24.COUT    Topcyb                0.375   ipbus/udp_if/rx_byte_sum/lo_byte<3>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X54Y25.CIN     net (fanout=1)        0.003   ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X54Y25.COUT    Tbyp                  0.076   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CLK     Tcinck                0.246   ipbus/udp_if/rx_byte_sum/lo_byte<8>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (1.544ns logic, 5.233ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.546 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 to ipbus/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y69.DQ      Tcko                  0.391   mac_rx_data<7>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    SLICE_X52Y25.D4      net (fanout=26)       4.391   mac_rx_data<7>
    SLICE_X52Y25.DMUX    Tilo                  0.261   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00698_SW0
    SLICE_X52Y25.B1      net (fanout=1)        0.654   ipbus/udp_if/rx_byte_sum/N14
    SLICE_X52Y25.B       Tilo                  0.203   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00698
    SLICE_X54Y25.D6      net (fanout=1)        0.304   ipbus/udp_if/rx_byte_sum/n0069<7>
    SLICE_X54Y25.COUT    Topcyd                0.260   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X54Y26.CLK     Tcinck                0.246   ipbus/udp_if/rx_byte_sum/lo_byte<8>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.361ns logic, 5.352ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_7 (SLICE_X54Y25.B1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.543 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to ipbus/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y69.BQ      Tcko                  0.391   mac_rx_data<7>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X53Y26.D2      net (fanout=23)       4.524   mac_rx_data<5>
    SLICE_X53Y26.DMUX    Tilo                  0.313   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X53Y26.B2      net (fanout=1)        0.606   ipbus/udp_if/rx_byte_sum/N10
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.606   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (1.569ns logic, 5.959ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.451 - 0.509)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y49.DQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X43Y47.A6      net (fanout=1)        0.654   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X43Y47.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X53Y26.B5      net (fanout=284)      2.076   mac_rx_valid
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.606   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.515ns logic, 3.559ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ping/do_cksum.do_sum_int (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.451 - 0.497)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ping/do_cksum.do_sum_int to ipbus/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcko                  0.447   ipbus/udp_if/do_sum_ping
                                                       ipbus/udp_if/ping/do_cksum.do_sum_int
    SLICE_X52Y33.D4      net (fanout=2)        1.565   ipbus/udp_if/do_sum_ping
    SLICE_X52Y33.D       Tilo                  0.203   ipbus/udp_if/rx_do_sum
                                                       ipbus/udp_if/rx_do_sum1
    SLICE_X53Y26.B1      net (fanout=28)       1.089   ipbus/udp_if/rx_do_sum
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.606   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.515ns logic, 3.483ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_6 (SLICE_X54Y25.B1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.543 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to ipbus/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y69.BQ      Tcko                  0.391   mac_rx_data<7>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X53Y26.D2      net (fanout=23)       4.524   mac_rx_data<5>
    SLICE_X53Y26.DMUX    Tilo                  0.313   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X53Y26.B2      net (fanout=1)        0.606   ipbus/udp_if/rx_byte_sum/N10
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.583   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (1.546ns logic, 5.959ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.451 - 0.509)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y49.DQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X43Y47.A6      net (fanout=1)        0.654   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X43Y47.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X53Y26.B5      net (fanout=284)      2.076   mac_rx_valid
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.583   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.492ns logic, 3.559ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ping/do_cksum.do_sum_int (FF)
  Destination:          ipbus/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.451 - 0.497)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ping/do_cksum.do_sum_int to ipbus/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcko                  0.447   ipbus/udp_if/do_sum_ping
                                                       ipbus/udp_if/ping/do_cksum.do_sum_int
    SLICE_X52Y33.D4      net (fanout=2)        1.565   ipbus/udp_if/do_sum_ping
    SLICE_X52Y33.D       Tilo                  0.203   ipbus/udp_if/rx_do_sum
                                                       ipbus/udp_if/rx_do_sum1
    SLICE_X53Y26.B1      net (fanout=28)       1.089   ipbus/udp_if/rx_do_sum
    SLICE_X53Y26.B       Tilo                  0.259   ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       ipbus/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X54Y25.B1      net (fanout=1)        0.829   ipbus/udp_if/rx_byte_sum/n0069<5>
    SLICE_X54Y25.CLK     Tas                   0.583   ipbus/udp_if/rx_byte_sum/lo_byte<7>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       ipbus/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (1.492ns logic, 3.483ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7 (SLICE_X47Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y111.BQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y111.SR     net (fanout=94)       0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y111.CLK    Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.103ns logic, 0.198ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE (SLICE_X47Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y111.BQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y111.SR     net (fanout=94)       0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y111.CLK    Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.107ns logic, 0.198ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (SLICE_X6Y82.CE), 111 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2 (FF)
  Destination:          ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2 to ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.DQ       Tcko                  0.200   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
                                                       ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
    SLICE_X4Y82.D6       net (fanout=2)        0.023   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
    SLICE_X4Y82.D        Tilo                  0.142   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
                                                       ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o1
    SLICE_X6Y82.CE       net (fanout=1)        0.117   ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o
    SLICE_X6Y82.CLK      Tckce       (-Th)     0.104   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.238ns logic, 0.140ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB1 (FF)
  Destination:          ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB1 to ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.AMUX     Tshcko                0.238   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
                                                       ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB1
    SLICE_X4Y82.D5       net (fanout=2)        0.071   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB1
    SLICE_X4Y82.D        Tilo                  0.142   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
                                                       ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o1
    SLICE_X6Y82.CE       net (fanout=1)        0.117   ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o
    SLICE_X6Y82.CLK      Tckce       (-Th)     0.104   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.276ns logic, 0.188ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB3 (FF)
  Destination:          ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB3 to ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y82.AQ       Tcko                  0.198   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB3
                                                       ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB3
    SLICE_X4Y82.D3       net (fanout=2)        0.147   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB3
    SLICE_X4Y82.D        Tilo                  0.142   ipbus/udp_if/tx_ram_selector/busy_block.busy_i_BRB2
                                                       ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o1
    SLICE_X6Y82.CE       net (fanout=1)        0.117   ipbus/udp_if/tx_ram_selector/busy_sig_write_sig[3]_AND_229_o
    SLICE_X6Y82.CLK      Tckce       (-Th)     0.104   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.236ns logic, 0.264ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y48.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X1Y46.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X0Y44.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.255ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X3Y46.WEA2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (0.548 - 0.630)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AMUX     Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X7Y47.C2       net (fanout=2)        0.763   slaves/ipbr[0]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA2    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     13.138ns (2.056ns logic, 11.082ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X7Y47.B1       net (fanout=2)        1.079   slaves/ipbr[6]_ipb_ack
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA2    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (1.744ns logic, 11.071ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.548 - 0.628)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AMUX     Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X7Y47.C5       net (fanout=2)        0.408   slaves/ipbr[1]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA2    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (2.050ns logic, 10.727ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X3Y46.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (0.548 - 0.630)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AMUX     Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X7Y47.C2       net (fanout=2)        0.763   slaves/ipbr[0]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA3    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     13.138ns (2.056ns logic, 11.082ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X7Y47.B1       net (fanout=2)        1.079   slaves/ipbr[6]_ipb_ack
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA3    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (1.744ns logic, 11.071ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.548 - 0.628)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AMUX     Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X7Y47.C5       net (fanout=2)        0.408   slaves/ipbr[1]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA3    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (2.050ns logic, 10.727ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X3Y46.WEA1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      13.088ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (0.548 - 0.630)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AMUX     Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X7Y47.C2       net (fanout=2)        0.763   slaves/ipbr[0]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA1    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     13.088ns (2.006ns logic, 11.082ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.548 - 0.594)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X7Y47.B1       net (fanout=2)        1.079   slaves/ipbr[6]_ipb_ack
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA1    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.765ns (1.694ns logic, 11.071ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.727ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.548 - 0.628)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AMUX     Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X7Y47.C5       net (fanout=2)        0.408   slaves/ipbr[1]_ipb_ack
    SLICE_X7Y47.C        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X7Y47.B4       net (fanout=1)        0.327   slaves/fabric/N01
    SLICE_X7Y47.B        Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X17Y43.C4      net (fanout=8)        1.188   ipb_master_in_ipb_ack
    SLICE_X17Y43.C       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D5      net (fanout=1)        0.209   ipbus/trans/sm/tx_we1
    SLICE_X17Y43.D       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X21Y64.D2      net (fanout=4)        2.849   ipbus/trans/tx_we
    SLICE_X21Y64.D       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X3Y46.WEA1    net (fanout=65)       5.746   ipbus/trans_out_we
    RAMB16_X3Y46.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                     12.727ns (2.000ns logic, 10.727ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X8Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.AQ       Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X8Y71.BX       net (fanout=2)        0.140   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X8Y71.CLK      Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (SLICE_X21Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0
    SLICE_X21Y50.BX      net (fanout=2)        0.136   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<0>
    SLICE_X21Y50.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave0/ipbus_out_ipb_rdata_7 (SLICE_X14Y49.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave0/reg_0_7 (FF)
  Destination:          slaves/slave0/ipbus_out_ipb_rdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave0/reg_0_7 to slaves/slave0/ipbus_out_ipb_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.CQ      Tcko                  0.198   slaves/slave0/reg_0<8>
                                                       slaves/slave0/reg_0_7
    SLICE_X14Y49.D5      net (fanout=1)        0.074   slaves/slave0/reg_0<7>
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.131   slaves/ipbr[0]_ipb_rdata<6>
                                                       slaves/slave0/mux2911
                                                       slaves/slave0/ipbus_out_ipb_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.329ns logic, 0.074ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y48.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X1Y46.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_hit1 * 8 PHASE 1.171875 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_hit1 * 8 PHASE 0.390625 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 76 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.257ns.
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X33Y40.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_12 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_12 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.AQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_12
    SLICE_X33Y42.A1      net (fanout=2)        0.603   slaves/lockCounter<12>
    SLICE_X33Y42.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.A4      net (fanout=1)        0.630   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.989ns logic, 1.233ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_17 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_17 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.BQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_17
    SLICE_X33Y42.A3      net (fanout=2)        0.458   slaves/lockCounter<17>
    SLICE_X33Y42.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.A4      net (fanout=1)        0.630   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.989ns logic, 1.088ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_14 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_14 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.CQ      Tcko                  0.408   slaves/lockCounter<15>
                                                       slaves/lockCounter_14
    SLICE_X33Y42.A2      net (fanout=2)        0.444   slaves/lockCounter<14>
    SLICE_X33Y42.A       Tilo                  0.259   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.A4      net (fanout=1)        0.630   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>2
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.989ns logic, 1.074ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X33Y40.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_0 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_0 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.AQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_0
    SLICE_X33Y40.C1      net (fanout=2)        0.636   slaves/lockCounter<0>
    SLICE_X33Y40.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X33Y40.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.989ns logic, 1.073ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_1 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.BQ      Tcko                  0.408   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X33Y40.C3      net (fanout=2)        0.511   slaves/lockCounter<1>
    SLICE_X33Y40.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X33Y40.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.989ns logic, 0.948ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_4 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_4 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.AQ      Tcko                  0.408   slaves/lockCounter<7>
                                                       slaves/lockCounter_4
    SLICE_X33Y40.C2      net (fanout=2)        0.434   slaves/lockCounter<4>
    SLICE_X33Y40.C       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>1
    SLICE_X33Y40.A2      net (fanout=1)        0.437   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.989ns logic, 0.871ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X33Y40.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_19 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_19 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.DQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_19
    SLICE_X33Y40.B1      net (fanout=2)        0.847   slaves/lockCounter<19>
    SLICE_X33Y40.B       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>4
    SLICE_X33Y40.A5      net (fanout=1)        0.187   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.989ns logic, 1.034ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_20 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_20 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.AQ      Tcko                  0.408   slaves/lockCounter<21>
                                                       slaves/lockCounter_20
    SLICE_X33Y40.B6      net (fanout=2)        0.765   slaves/lockCounter<20>
    SLICE_X33Y40.B       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>4
    SLICE_X33Y40.A5      net (fanout=1)        0.187   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.989ns logic, 0.952ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/lockCounter_18 (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 0.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/lockCounter_18 to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.CQ      Tcko                  0.408   slaves/lockCounter<19>
                                                       slaves/lockCounter_18
    SLICE_X33Y40.B4      net (fanout=2)        0.684   slaves/lockCounter<18>
    SLICE_X33Y40.B       Tilo                  0.259   handshakeleds_2_OBUF
                                                       slaves/GND_401_o_lockCounter[21]_equal_3_o<21>4
    SLICE_X33Y40.A5      net (fanout=1)        0.187   slaves/GND_401_o_lockCounter[21]_equal_3_o<21>3
    SLICE_X33Y40.CLK     Tas                   0.322   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.989ns logic, 0.871ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/lockLed (SLICE_X33Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockLed (FF)
  Destination:          slaves/lockLed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockLed to slaves/lockLed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.AQ      Tcko                  0.198   handshakeleds_2_OBUF
                                                       slaves/lockLed
    SLICE_X33Y40.A6      net (fanout=2)        0.025   handshakeleds_2_OBUF
    SLICE_X33Y40.CLK     Tah         (-Th)    -0.215   handshakeleds_2_OBUF
                                                       slaves/lockLed_rstpot
                                                       slaves/lockLed
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_1 (SLICE_X32Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_1 (FF)
  Destination:          slaves/lockCounter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_1 to slaves/lockCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.BQ      Tcko                  0.200   slaves/lockCounter<3>
                                                       slaves/lockCounter_1
    SLICE_X32Y39.B5      net (fanout=2)        0.075   slaves/lockCounter<1>
    SLICE_X32Y39.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<3>
                                                       slaves/lockCounter<1>_rt
                                                       slaves/Mcount_lockCounter_cy<3>
                                                       slaves/lockCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/lockCounter_9 (SLICE_X32Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/lockCounter_9 (FF)
  Destination:          slaves/lockCounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         REFPLL rising at 25.000ns
  Destination Clock:    REFPLL rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/lockCounter_9 to slaves/lockCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.BQ      Tcko                  0.200   slaves/lockCounter<11>
                                                       slaves/lockCounter_9
    SLICE_X32Y41.B5      net (fanout=2)        0.075   slaves/lockCounter<9>
    SLICE_X32Y41.CLK     Tah         (-Th)    -0.234   slaves/lockCounter<11>
                                                       slaves/lockCounter<9>_rt
                                                       slaves/Mcount_lockCounter_cy<11>
                                                       slaves/lockCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout5 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout5" TS_hit1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout5
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_0/CK
  Location pin: SLICE_X32Y39.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------
Slack: 24.570ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/lockCounter<3>/CLK
  Logical resource: slaves/lockCounter_1/CK
  Location pin: SLICE_X32Y39.CLK
  Clock network: REFPLL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.998ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y55.CX      net (fanout=3)        0.867   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y55.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.597ns logic, 0.867ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y55.AX      net (fanout=4)        0.404   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y55.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.527ns logic, 0.404ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X46Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y55.BX      net (fanout=3)        0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y55.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.527ns logic, 0.391ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.A6      net (fanout=4)        0.034   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<1>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_hit1 * 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y55.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y55.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4959 paths analyzed, 812 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.207ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_7 (SLICE_X31Y61.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y60.D1      net (fanout=1)        1.781   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.628ns logic, 3.544ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_0 to slaves/TDCchannels/hitCount1_tm1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_0
    SLICE_X30Y59.A2      net (fanout=1)        1.155   slaves/TDCchannels/hitCount1_tm1<0>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.752ns logic, 2.921ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y59.A4      net (fanout=4)        1.138   slaves/hitcount1<2>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.769ns logic, 2.904ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_5 (SLICE_X31Y61.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y60.D1      net (fanout=1)        1.781   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.627ns logic, 3.544ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_0 to slaves/TDCchannels/hitCount1_tm1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_0
    SLICE_X30Y59.A2      net (fanout=1)        1.155   slaves/TDCchannels/hitCount1_tm1<0>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.751ns logic, 2.921ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y59.A4      net (fanout=4)        1.138   slaves/hitcount1<2>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.768ns logic, 2.904ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_6 (SLICE_X31Y61.CE), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_6 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.170ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount1_tm1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<15>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X30Y60.D1      net (fanout=1)        1.781   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_6
    -------------------------------------------------  ---------------------------
    Total                                      5.170ns (1.626ns logic, 3.544ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_6 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.671ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_0 to slaves/TDCchannels/hitCount1_tm1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_0
    SLICE_X30Y59.A2      net (fanout=1)        1.155   slaves/TDCchannels/hitCount1_tm1<0>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.750ns logic, 2.921ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_6 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.671ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/TDCchannels/hitCount1_tm1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X30Y59.A4      net (fanout=4)        1.138   slaves/hitcount1<2>
    SLICE_X30Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y61.A5      net (fanout=6)        1.024   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y61.A       Tilo                  0.259   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv1_INV_0
    SLICE_X31Y61.CE      net (fanout=5)        0.736   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o_inv
    SLICE_X31Y61.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.767ns logic, 2.904ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X26Y65.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X26Y65.D5      net (fanout=6)        0.184   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X26Y65.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.141ns logic, 0.184ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X26Y65.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X26Y65.D5      net (fanout=6)        0.184   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X26Y65.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.141ns logic, 0.184ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (SLICE_X26Y65.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X26Y65.D5      net (fanout=6)        0.184   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X26Y65.CLK     Tah         (-Th)     0.057   slaves/TDCchannels/dc1/TDCfifo_dout<5>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.141ns logic, 0.184ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_hit1 * 4.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_hit1 * 8 PHASE 0.78125 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: hit1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  21.298ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 21.298ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 1)
  Clock Path Delay:     15.410ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)     11.388   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y87.CLK     net (fanout=978)      1.212   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.410ns (1.869ns logic, 13.541ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.BQ      Tcko                  0.391   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.825   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (2.772ns logic, 2.825ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 21.034ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 1)
  Clock Path Delay:     15.410ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)     11.388   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y87.CLK     net (fanout=978)      1.212   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.410ns (1.869ns logic, 13.541ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.BMUX    Tshcko                0.461   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.491   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (2.842ns logic, 2.491ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 20.748ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 1)
  Clock Path Delay:     15.448ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)     11.388   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y79.CLK     net (fanout=978)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     15.448ns (1.869ns logic, 13.579ns route)
                                                       (12.1% logic, 87.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y79.DQ      Tcko                  0.408   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        2.220   gmii_txd_2_OBUF
    K14.PAD              Tioop                 2.381   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (2.789ns logic, 2.220ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.824ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Delay:     9.485ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)      7.264   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y92.CLK     net (fanout=978)      0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.485ns (1.152ns logic, 8.333ns route)
                                                       (12.1% logic, 87.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y92.AQ      Tcko                  0.200   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.034   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.596ns logic, 1.034ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.840ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Clock Path Delay:     9.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)      7.264   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y88.CLK     net (fanout=978)      0.666   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.476ns (1.152ns logic, 8.324ns route)
                                                       (12.2% logic, 87.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.AQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.061   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.594ns logic, 1.061ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 11.955ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Delay:     9.483ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp575.IMUX
    DCM_X0Y1.CLKIN       net (fanout=115)      7.264   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y91.CLK     net (fanout=978)      0.673   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.483ns (1.152ns logic, 8.331ns route)
                                                       (12.1% logic, 87.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y91.AQ      Tcko                  0.200   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.167   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.596ns logic, 1.167ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp575.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp579.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp575.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp579.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp575.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp579.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp575.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp579.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp575.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp579.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp575.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp579.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp575.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      6.480ns|      9.688ns|            0|            0|         5051|        81140|
| TS_clocks_clk_125_i           |      8.000ns|      7.750ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     13.255ns|          N/A|            0|            0|        31713|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hit1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hit1                        |     25.000ns|     10.000ns|     24.994ns|            0|            0|            0|         5244|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|     25.000ns|      2.257ns|          N/A|            0|            0|          276|            0|
| lkout5                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.998ns|          N/A|            0|            0|            9|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.207ns|          N/A|            0|            0|         4959|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.251ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        21.034(R)|      SLOW  |        12.384(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        21.298(R)|      SLOW  |        12.577(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        20.572(R)|      SLOW  |        12.102(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        20.554(R)|      SLOW  |        12.113(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        20.748(R)|      SLOW  |        12.215(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        20.105(R)|      SLOW  |        11.840(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        20.567(R)|      SLOW  |        12.105(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        20.125(R)|      SLOW  |        11.824(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        20.314(R)|      SLOW  |        11.955(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        20.420(R)|      SLOW  |        12.016(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.251|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   13.255|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.193 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       21.034|      SLOW  |       12.384|      FAST  |         0.929|
gmii_tx_er                                     |       21.298|      SLOW  |       12.577|      FAST  |         1.193|
gmii_txd<0>                                    |       20.572|      SLOW  |       12.102|      FAST  |         0.467|
gmii_txd<1>                                    |       20.554|      SLOW  |       12.113|      FAST  |         0.449|
gmii_txd<2>                                    |       20.748|      SLOW  |       12.215|      FAST  |         0.643|
gmii_txd<3>                                    |       20.105|      SLOW  |       11.840|      FAST  |         0.000|
gmii_txd<4>                                    |       20.567|      SLOW  |       12.105|      FAST  |         0.462|
gmii_txd<5>                                    |       20.125|      SLOW  |       11.824|      FAST  |         0.020|
gmii_txd<6>                                    |       20.314|      SLOW  |       11.955|      FAST  |         0.209|
gmii_txd<7>                                    |       20.420|      SLOW  |       12.016|      FAST  |         0.315|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 630  (Setup/Max: 630, Hold: 0)

Constraints cover 93405 paths, 2 nets, and 23676 connections

Design statistics:
   Minimum period:  13.255ns{1}   (Maximum frequency:  75.443MHz)
   Maximum path delay from/to any node:   1.961ns
   Maximum net skew:   0.276ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  21.298ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 30 13:31:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 553 MB



