#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 23 15:29:48 2020
# Process ID: 532
# Current directory: D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1
# Command line: vivado.exe -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file: D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file: D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
Command: synth_design -top design_1_smartconnect_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 512.684 ; gain = 116.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2370]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (2#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (9#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' requires 10 connections, but only 6 given [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2429]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2402]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (10#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2370]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2734]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (32#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (33#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2734]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3035]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (43#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (44#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (45#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (46#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (47#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (48#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3035]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (50#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_FWTRCR' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3331]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01e_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01e_0' (51#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_FWTRCR' (52#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3331]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1R2BU3L' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3632]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01arn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01arn_0' (53#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01awn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01awn_0' (54#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01bn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01bn_0' (55#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01rn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01rn_0' (56#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01wn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01wn_0' (57#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1R2BU3L' (58#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3632]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01s2a_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01s2a_0' (59#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_19C6Z' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3928]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02e_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02e_0' (60#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_19C6Z' (61#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3928]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_185W3JU' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4229]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02arn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02arn_0' (62#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02awn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02awn_0' (63#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02bn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_m02bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02bn_0' (64#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_m02bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02rn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02rn_0' (65#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02wn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02wn_0' (66#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_185W3JU' (67#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4229]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02s2a_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m02s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02s2a_0' (68#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m02s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_6E233V' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4525]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03e_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_48ac_m03e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03e_0' (69#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_48ac_m03e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_6E233V' (70#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4525]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_LEW7G' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4826]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03arn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_48ac_m03arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03arn_0' (71#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_48ac_m03arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03awn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_48ac_m03awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03awn_0' (72#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_48ac_m03awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03bn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_48ac_m03bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03bn_0' (73#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_48ac_m03bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03rn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_48ac_m03rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03rn_0' (74#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_48ac_m03rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03wn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_48ac_m03wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03wn_0' (75#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_48ac_m03wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_LEW7G' (76#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4826]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m03s2a_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_m03s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m03s2a_0' (77#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_m03s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_VUVFY3' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5122]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04e_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_48ac_m04e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04e_0' (78#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_48ac_m04e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_VUVFY3' (79#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5122]
INFO: [Synth 8-6157] synthesizing module 'm04_nodes_imp_STY0R0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5423]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04arn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_48ac_m04arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04arn_0' (80#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_48ac_m04arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04awn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_48ac_m04awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04awn_0' (81#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_48ac_m04awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04bn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_48ac_m04bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04bn_0' (82#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_48ac_m04bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04rn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_48ac_m04rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04rn_0' (83#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_48ac_m04rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04wn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_48ac_m04wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04wn_0' (84#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_48ac_m04wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_nodes_imp_STY0R0' (85#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5423]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m04s2a_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_48ac_m04s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m04s2a_0' (86#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_48ac_m04s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (88#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5719]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (93#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (100#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (103#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_48ac_s00tr_0' requires 86 connections, but only 84 given [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:6280]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (104#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5719]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:6367]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (105#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (106#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (107#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (108#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (109#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (110#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:6367]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:6663]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arinsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arinsw_0' (113#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_aroutsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_aroutsw_0' (114#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awinsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awinsw_0' (115#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awoutsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awoutsw_0' (116#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_binsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_binsw_0' (117#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_boutsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_boutsw_0' (118#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_6FNK9A' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2438]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arni_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arni_0' (124#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awni_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awni_0' (125#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bni_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bni_0' (127#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rni_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rni_0' (128#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wni_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wni_0' (129#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_6FNK9A' (130#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2438]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rinsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rinsw_0' (131#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_routsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_routsw_0' (132#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_winsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_winsw_0' (133#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_woutsw_0' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_woutsw_0' (134#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (135#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:6663]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (136#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (137#1) [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized4 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[4]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[3]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized3 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized6 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized6 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized6 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[4]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[3]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port slow_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port fast_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_fi_regulator has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized2 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized9 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[57]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[56]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized11 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port m_axis_arb_tready
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 745.301 ; gain = 348.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 745.301 ; gain = 348.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 745.301 ; gain = 348.703
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2015.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2119.309 ; gain = 1.047
Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.910 ; gain = 105.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:13 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:13 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 195).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:13 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_null_bt_supress'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_null_bt_supress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_8_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_exit_v1_0_8_top                  |           4|     10079|
|2     |sc_mmu_v1_0_7_top__GB0              |           1|     27640|
|3     |sc_mmu_v1_0_7_top__GB1              |           1|     16322|
|4     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|     17350|
|5     |bd_48ac__GC0                        |           1|     16072|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 30    
	   2 Input      9 Bit       Adders := 25    
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 53    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 13    
	   3 Input      1 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	             2178 Bit    Registers := 6     
	             1069 Bit    Registers := 10    
	             1063 Bit    Registers := 5     
	             1030 Bit    Registers := 5     
	             1024 Bit    Registers := 10    
	              172 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 5     
	               42 Bit    Registers := 2     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 21    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 67    
	                1 Bit    Registers := 420   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 4     
	   2 Input   1024 Bit        Muxes := 5     
	   2 Input    154 Bit        Muxes := 12    
	   2 Input     58 Bit        Muxes := 7     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 48    
	   6 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 27    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 45    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 64    
	   5 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 26    
	   6 Input      3 Bit        Muxes := 15    
	  23 Input      3 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 131   
	   4 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 346   
	   6 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_exit_v1_0_8_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sc_exit_v1_0_8_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	             1069 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             1030 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	             1069 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	             1063 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_singleorder__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_null_bt_supress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_8_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sc_exit_v1_0_8_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	             1069 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1030 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	             1069 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1063 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    154 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              172 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              172 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'cmd_translator_0/s_axburst_eq1_reg' into 'cmd_translator_0/incr_cmd_0/next_pending_r_reg' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:3380]
INFO: [Synth 8-4471] merging register 'cmd_translator_0/incr_cmd_0/next_pending_r_reg' into 'cmd_translator_0/s_axburst_eq1_reg' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:3515]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '15' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:5272]
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1023] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1022] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1021] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1020] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1019] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1018] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1017] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1016] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1015] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1014] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1013] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1012] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1011] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1010] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1009] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1008] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1007] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1006] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1005] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1004] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1003] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1002] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1001] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[1000] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[999] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[998] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[997] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[996] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[995] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[994] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[993] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[992] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[991] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[990] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[989] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[988] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[987] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[986] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[985] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[984] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[983] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[982] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[981] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[980] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[979] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[978] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[977] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[976] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[975] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[974] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[973] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[972] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[971] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[970] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[969] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[968] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[967] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[966] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[965] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[964] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[963] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[962] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[961] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[960] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[959] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[958] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[957] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[956] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[955] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[954] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[953] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[952] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[951] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[950] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[949] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[948] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[947] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[946] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[945] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[944] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[943] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[942] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[941] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[940] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[939] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[938] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[937] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[936] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[935] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[934] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[933] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[932] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[931] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[930] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[929] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[928] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[927] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[926] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[925] driven by constant 0
INFO: [Synth 8-3917] design sc_exit_v1_0_8_top has port s_axi_ruser[924] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[71] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]' (FDR) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[43]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[44]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[45]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[46]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[47]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[48]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[49]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[50]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[51]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[52]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[53]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[54]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[55]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[56]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[57]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[58]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[59]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[60]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[61]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[62]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[63]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[64]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[65]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[66]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[67]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[68]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[69]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[70]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[71]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[72]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[73]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[74]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[75]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[76]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[77]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[78]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[79]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[80]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[81]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[82]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[83]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[84]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[85]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[86]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[87]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[88]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[89]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[90]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[91]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[92]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[93]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[94]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[95]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[96]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[97]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[98]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[99]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[100]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[101]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[102]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[117]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[118]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[119]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[120]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[121]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[122]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[123]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[124]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[125]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Synth 8-3886] merging instance 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[126]' (FDE) to 'splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[628]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[2]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[3]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[4]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[5]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[6]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[7]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[8]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[9]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[10]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[11]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[12]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[13]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[14]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[15]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[16]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[17]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[18]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[19]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[20]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[35] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'cmd_translator_0/s_axburst_eq1_reg' into 'cmd_translator_0/incr_cmd_0/next_pending_r_reg' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:3380]
INFO: [Synth 8-4471] merging register 'cmd_translator_0/incr_cmd_0/next_pending_r_reg' into 'cmd_translator_0/s_axburst_eq1_reg' [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:3515]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '15' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b387/hdl/sc_exit_v1_0_vl_rfs.sv:5272]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '172' to '156' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv:601]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '172' to '156' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv:601]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '30' to '10' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv:601]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '76' to '57' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv:601]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '80' to '64' bits. [d:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/sc_node_v1_0_vl_rfs.sv:601]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:14 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_exit_v1_0_8_top                  |           4|      1464|
|2     |sc_mmu_v1_0_7_top__GB0              |           1|      2143|
|3     |sc_mmu_v1_0_7_top__GB1              |           1|        11|
|4     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|     10105|
|5     |bd_48ac__GC0                        |           1|      3071|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:40 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_exit_v1_0_8_top                  |           4|      1061|
|2     |sc_mmu_v1_0_7_top__GB0              |           1|       925|
|3     |sc_mmu_v1_0_7_top__GB1              |           1|        11|
|4     |s00_entry_pipeline_imp_1C3JDRS__GC0 |           1|      2205|
|5     |bd_48ac__GC0                        |           1|      2414|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:21 ; elapsed = 00:03:46 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:48 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:03:48 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:24 ; elapsed = 00:03:49 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:03:49 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:03:50 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:24 ; elapsed = 00:03:50 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[15] | 1058   | 1058       | 1058   | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[15] | 5      | 5          | 5      | 0       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    60|
|2     |LUT1    |   194|
|3     |LUT2    |   436|
|4     |LUT3    |   469|
|5     |LUT4    |   441|
|6     |LUT5    |   308|
|7     |LUT6    |   752|
|8     |SRL16   |     1|
|9     |SRL16E  |   220|
|10    |SRLC32E |    75|
|11    |FDR     |     4|
|12    |FDRE    |  1729|
|13    |FDSE    |   144|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                     |                                                       |  4833|
|2     |  inst                                                                                  |bd_48ac                                                |  4833|
|3     |    clk_map                                                                             |clk_map_imp_1NMB928                                    |    41|
|4     |      psr_aclk                                                                          |bd_48ac_psr_aclk_0                                     |    41|
|5     |        U0                                                                              |proc_sys_reset                                         |    41|
|6     |          EXT_LPF                                                                       |lpf                                                    |     9|
|7     |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                               |     5|
|8     |          SEQ                                                                           |sequence_psr                                           |    31|
|9     |            SEQ_COUNTER                                                                 |upcnt_n                                                |    13|
|10    |    m00_exit_pipeline                                                                   |m00_exit_pipeline_imp_CVVFJV                           |   494|
|11    |      m00_exit                                                                          |bd_48ac_m00e_0                                         |   494|
|12    |        inst                                                                            |sc_exit_v1_0_8_top__1                                  |   494|
|13    |          exit_inst                                                                     |sc_exit_v1_0_8_exit_233                                |     8|
|14    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter_234                            |   483|
|15    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s_235                                 |   483|
|16    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel_236                      |    56|
|17    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_251                      |    17|
|18    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_252                  |    39|
|19    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_253                        |    38|
|20    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_237                       |    64|
|21    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_249                     |    51|
|22    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_250     |    12|
|23    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice_238                  |   100|
|24    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_245                 |    26|
|25    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_246                 |    27|
|26    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_247 |     9|
|27    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_248 |    38|
|28    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel_239                      |   189|
|29    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_241                      |    17|
|30    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_242                  |    51|
|31    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_244                        |    51|
|32    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress_243                     |   121|
|33    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_240                       |    73|
|34    |    m00_nodes                                                                           |m00_nodes_imp_Z1B1P3                                   |    36|
|35    |      m00_ar_node                                                                       |bd_48ac_m00arn_0                                       |     6|
|36    |        inst                                                                            |sc_node_v1_0_10_top                                    |     6|
|37    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_232                         |     2|
|38    |      m00_aw_node                                                                       |bd_48ac_m00awn_0                                       |     6|
|39    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0                    |     6|
|40    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_231         |     2|
|41    |      m00_b_node                                                                        |bd_48ac_m00bn_0                                        |     9|
|42    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1                    |     9|
|43    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_230         |     5|
|44    |      m00_r_node                                                                        |bd_48ac_m00rn_0                                        |     9|
|45    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2                    |     9|
|46    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_229         |     5|
|47    |      m00_w_node                                                                        |bd_48ac_m00wn_0                                        |     6|
|48    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3                    |     6|
|49    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_228         |     2|
|50    |    m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_FWTRCR                           |   494|
|51    |      m01_exit                                                                          |bd_48ac_m01e_0                                         |   494|
|52    |        inst                                                                            |sc_exit_v1_0_8_top__2                                  |   494|
|53    |          exit_inst                                                                     |sc_exit_v1_0_8_exit_207                                |     8|
|54    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter_208                            |   483|
|55    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s_209                                 |   483|
|56    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel_210                      |    56|
|57    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_225                      |    17|
|58    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_226                  |    39|
|59    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_227                        |    38|
|60    |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_211                       |    64|
|61    |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_223                     |    51|
|62    |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_224     |    12|
|63    |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice_212                  |   100|
|64    |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_219                 |    26|
|65    |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_220                 |    27|
|66    |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_221 |     9|
|67    |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_222 |    38|
|68    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel_213                      |   189|
|69    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_215                      |    17|
|70    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_216                  |    51|
|71    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_218                        |    51|
|72    |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress_217                     |   121|
|73    |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_214                       |    73|
|74    |    m01_nodes                                                                           |m01_nodes_imp_1R2BU3L                                  |    36|
|75    |      m01_ar_node                                                                       |bd_48ac_m01arn_0                                       |     6|
|76    |        inst                                                                            |sc_node_v1_0_10_top__4                                 |     6|
|77    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_206                         |     2|
|78    |      m01_aw_node                                                                       |bd_48ac_m01awn_0                                       |     6|
|79    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__4                 |     6|
|80    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_205         |     2|
|81    |      m01_b_node                                                                        |bd_48ac_m01bn_0                                        |     9|
|82    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__4                 |     9|
|83    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_204         |     5|
|84    |      m01_r_node                                                                        |bd_48ac_m01rn_0                                        |     9|
|85    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__4                 |     9|
|86    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_203         |     5|
|87    |      m01_w_node                                                                        |bd_48ac_m01wn_0                                        |     6|
|88    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__4                 |     6|
|89    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_202         |     2|
|90    |    m02_exit_pipeline                                                                   |m02_exit_pipeline_imp_19C6Z                            |   494|
|91    |      m02_exit                                                                          |bd_48ac_m02e_0                                         |   494|
|92    |        inst                                                                            |sc_exit_v1_0_8_top__3                                  |   494|
|93    |          exit_inst                                                                     |sc_exit_v1_0_8_exit_181                                |     8|
|94    |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter_182                            |   483|
|95    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s_183                                 |   483|
|96    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel_184                      |    56|
|97    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_199                      |    17|
|98    |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_200                  |    39|
|99    |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_201                        |    38|
|100   |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_185                       |    64|
|101   |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_197                     |    51|
|102   |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_198     |    12|
|103   |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice_186                  |   100|
|104   |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_193                 |    26|
|105   |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_194                 |    27|
|106   |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_195 |     9|
|107   |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_196 |    38|
|108   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel_187                      |   189|
|109   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_189                      |    17|
|110   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_190                  |    51|
|111   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_192                        |    51|
|112   |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress_191                     |   121|
|113   |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_188                       |    73|
|114   |    m02_nodes                                                                           |m02_nodes_imp_185W3JU                                  |    36|
|115   |      m02_ar_node                                                                       |bd_48ac_m02arn_0                                       |     6|
|116   |        inst                                                                            |sc_node_v1_0_10_top__3                                 |     6|
|117   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_180                         |     2|
|118   |      m02_aw_node                                                                       |bd_48ac_m02awn_0                                       |     6|
|119   |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__3                 |     6|
|120   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_179         |     2|
|121   |      m02_b_node                                                                        |bd_48ac_m02bn_0                                        |     9|
|122   |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__3                 |     9|
|123   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_178         |     5|
|124   |      m02_r_node                                                                        |bd_48ac_m02rn_0                                        |     9|
|125   |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__3                 |     9|
|126   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_177         |     5|
|127   |      m02_w_node                                                                        |bd_48ac_m02wn_0                                        |     6|
|128   |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__3                 |     6|
|129   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_176         |     2|
|130   |    m03_exit_pipeline                                                                   |m03_exit_pipeline_imp_6E233V                           |   494|
|131   |      m03_exit                                                                          |bd_48ac_m03e_0                                         |   494|
|132   |        inst                                                                            |sc_exit_v1_0_8_top                                     |   494|
|133   |          exit_inst                                                                     |sc_exit_v1_0_8_exit                                    |     8|
|134   |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter                                |   483|
|135   |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s_157                                 |   483|
|136   |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel_158                      |    56|
|137   |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm_173                      |    17|
|138   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_174                  |    39|
|139   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_175                        |    38|
|140   |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel_159                       |    64|
|141   |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo_171                     |    51|
|142   |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0_172     |    12|
|143   |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice_160                  |   100|
|144   |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_167                 |    26|
|145   |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_168                 |    27|
|146   |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1_169 |     9|
|147   |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2_170 |    38|
|148   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel_161                      |   189|
|149   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm_163                      |    17|
|150   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_164                  |    51|
|151   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_166                        |    51|
|152   |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress_165                     |   121|
|153   |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel_162                       |    73|
|154   |    m03_nodes                                                                           |m03_nodes_imp_LEW7G                                    |    36|
|155   |      m03_ar_node                                                                       |bd_48ac_m03arn_0                                       |     6|
|156   |        inst                                                                            |sc_node_v1_0_10_top__2                                 |     6|
|157   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_156                         |     2|
|158   |      m03_aw_node                                                                       |bd_48ac_m03awn_0                                       |     6|
|159   |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__2                 |     6|
|160   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_155         |     2|
|161   |      m03_b_node                                                                        |bd_48ac_m03bn_0                                        |     9|
|162   |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__2                 |     9|
|163   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_154         |     5|
|164   |      m03_r_node                                                                        |bd_48ac_m03rn_0                                        |     9|
|165   |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__2                 |     9|
|166   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_153         |     5|
|167   |      m03_w_node                                                                        |bd_48ac_m03wn_0                                        |     6|
|168   |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__2                 |     6|
|169   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_152         |     2|
|170   |    m04_exit_pipeline                                                                   |m04_exit_pipeline_imp_VUVFY3                           |   484|
|171   |      m04_exit                                                                          |bd_48ac_m04e_0                                         |   484|
|172   |        inst                                                                            |sc_exit_v1_0_8_top__parameterized0                     |   484|
|173   |          exit_inst                                                                     |sc_exit_v1_0_8_exit__parameterized0                    |    12|
|174   |          splitter_inst                                                                 |sc_exit_v1_0_8_splitter__parameterized0                |   469|
|175   |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_8_b2s                                     |   469|
|176   |              \RD.ar_channel_0                                                          |sc_exit_v1_0_8_b2s_ar_channel                          |    52|
|177   |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_rd_cmd_fsm                          |    16|
|178   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator_150                  |    36|
|179   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd_151                        |    35|
|180   |              \RD.r_channel_0                                                           |sc_exit_v1_0_8_b2s_r_channel                           |    65|
|181   |                rd_data_fifo_0                                                          |sc_exit_v1_0_8_b2s_simple_fifo                         |    52|
|182   |                transaction_fifo_0                                                      |sc_exit_v1_0_8_b2s_simple_fifo__parameterized0         |    12|
|183   |              SI_REG                                                                    |sc_exit_v1_0_8_axi_register_slice                      |    94|
|184   |                ar_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice                     |    25|
|185   |                aw_pipe                                                                 |sc_exit_v1_0_8_axic_register_slice_149                 |    22|
|186   |                b_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized1     |     9|
|187   |                r_pipe                                                                  |sc_exit_v1_0_8_axic_register_slice__parameterized2     |    38|
|188   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_8_b2s_aw_channel                          |   184|
|189   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_8_b2s_wr_cmd_fsm                          |    17|
|190   |                cmd_translator_0                                                        |sc_exit_v1_0_8_b2s_cmd_translator                      |    47|
|191   |                  incr_cmd_0                                                            |sc_exit_v1_0_8_b2s_incr_cmd                            |    47|
|192   |                null_beat_supress_0                                                     |sc_exit_v1_0_8_null_bt_supress                         |   120|
|193   |              \WR.b_channel_0                                                           |sc_exit_v1_0_8_b2s_b_channel                           |    73|
|194   |    m04_nodes                                                                           |m04_nodes_imp_STY0R0                                   |    36|
|195   |      m04_ar_node                                                                       |bd_48ac_m04arn_0                                       |     6|
|196   |        inst                                                                            |sc_node_v1_0_10_top__1                                 |     6|
|197   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler                             |     2|
|198   |      m04_aw_node                                                                       |bd_48ac_m04awn_0                                       |     6|
|199   |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__1                 |     6|
|200   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0             |     2|
|201   |      m04_b_node                                                                        |bd_48ac_m04bn_0                                        |     9|
|202   |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__1                 |     9|
|203   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1             |     5|
|204   |      m04_r_node                                                                        |bd_48ac_m04rn_0                                        |     9|
|205   |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__1                 |     9|
|206   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2             |     5|
|207   |      m04_w_node                                                                        |bd_48ac_m04wn_0                                        |     6|
|208   |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__1                 |     6|
|209   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3             |     2|
|210   |    s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_1C3JDRS                         |  1640|
|211   |      s00_mmu                                                                           |bd_48ac_s00mmu_0                                       |   453|
|212   |        inst                                                                            |sc_mmu_v1_0_7_top                                      |   453|
|213   |          ar_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0           |   114|
|214   |          aw_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0_148       |   111|
|215   |          \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_7_decerr_slave                             |   114|
|216   |          \gen_wroute_reg.wroute_split                                                  |sc_util_v1_0_4_axi_splitter                            |    24|
|217   |      s00_si_converter                                                                  |bd_48ac_s00sic_0                                       |  1145|
|218   |        inst                                                                            |sc_si_converter_v1_0_7_top                             |  1145|
|219   |          \converter.wrap_narrow_inst                                                   |sc_si_converter_v1_0_7_wrap_narrow                     |  1125|
|220   |            ar_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1           |    89|
|221   |            aw_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_23        |    89|
|222   |            \gen_thread_loop[0].r_cmd_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo                       |    86|
|223   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_132                             |     2|
|224   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_133                             |     2|
|225   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_134                             |     2|
|226   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_135                             |     1|
|227   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_136                             |     1|
|228   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_137                             |     1|
|229   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_138                             |     2|
|230   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_139                             |     2|
|231   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_140                             |     2|
|232   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_141                             |     2|
|233   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_142                             |     1|
|234   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_143                             |     1|
|235   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_144                             |     1|
|236   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_145                             |     1|
|237   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_146                             |     2|
|238   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_147                             |     2|
|239   |            \gen_thread_loop[0].r_payld_fifo                                            |sc_si_converter_v1_0_7_offset_fifo                     |   286|
|240   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_85    |    95|
|241   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_120                             |     2|
|242   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_121                             |     3|
|243   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_122                             |     4|
|244   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_123                             |     2|
|245   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_124                             |     2|
|246   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_125                             |     2|
|247   |                \gen_srls[4].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_126                             |     1|
|248   |                \gen_srls[5].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_127                             |     1|
|249   |                \gen_srls[6].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_128                             |     1|
|250   |                \gen_srls[7].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_129                             |     1|
|251   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_130                             |     3|
|252   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_131                             |     3|
|253   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_86              |     1|
|254   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_87              |     1|
|255   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_88              |     1|
|256   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_89              |     1|
|257   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_90              |     1|
|258   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_91              |     1|
|259   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_92              |     1|
|260   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_93              |     1|
|261   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_94              |     1|
|262   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_95              |     1|
|263   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_96              |     1|
|264   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_97              |     1|
|265   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_98              |     1|
|266   |              \gen_srls[23].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_99              |     1|
|267   |              \gen_srls[24].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_100             |     1|
|268   |              \gen_srls[25].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_101             |     1|
|269   |              \gen_srls[26].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_102             |     1|
|270   |              \gen_srls[27].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_103             |     1|
|271   |              \gen_srls[28].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_104             |     1|
|272   |              \gen_srls[29].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_105             |     1|
|273   |              \gen_srls[30].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_106             |     1|
|274   |              \gen_srls[31].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_107             |     1|
|275   |              \gen_srls[32].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_108             |     1|
|276   |              \gen_srls[33].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_109             |     1|
|277   |              \gen_srls[34].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_110             |     1|
|278   |              \gen_srls[35].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_111             |     1|
|279   |              \gen_srls[40].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_112             |     1|
|280   |              \gen_srls[41].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_113             |     7|
|281   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_114             |     2|
|282   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_115             |     1|
|283   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_116             |     1|
|284   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_117             |     1|
|285   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_118             |     1|
|286   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_119             |     1|
|287   |            w_cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1       |    90|
|288   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_75                              |     2|
|289   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_76                              |     2|
|290   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_77                              |     2|
|291   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_78                              |     2|
|292   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_79                              |     2|
|293   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_80                              |     2|
|294   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_81                              |     1|
|295   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_82                              |     1|
|296   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_83                              |     1|
|297   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_84                              |     1|
|298   |            w_payld_fifo                                                                |sc_si_converter_v1_0_7_offset_fifo__parameterized0     |   275|
|299   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0       |   102|
|300   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl                                 |     2|
|301   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_64                              |     4|
|302   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_65                              |     8|
|303   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_66                              |     2|
|304   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_67                              |     2|
|305   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_68                              |     2|
|306   |                \gen_srls[4].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_69                              |     1|
|307   |                \gen_srls[5].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_70                              |     1|
|308   |                \gen_srls[6].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_71                              |     1|
|309   |                \gen_srls[7].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_72                              |     1|
|310   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_73                              |     3|
|311   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_74                              |     3|
|312   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0                 |     1|
|313   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_24              |     1|
|314   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_25              |     1|
|315   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_26              |     7|
|316   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_27              |     2|
|317   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_28              |     1|
|318   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_29              |     1|
|319   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_30              |     1|
|320   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_31              |     1|
|321   |              \gen_srls[68].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_32              |     1|
|322   |              \gen_srls[69].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_33              |     1|
|323   |              \gen_srls[70].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_34              |     1|
|324   |              \gen_srls[71].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_35              |     1|
|325   |              \gen_srls[72].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_36              |     1|
|326   |              \gen_srls[73].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_37              |     1|
|327   |              \gen_srls[74].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_38              |     1|
|328   |              \gen_srls[75].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_39              |     1|
|329   |              \gen_srls[76].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_40              |     1|
|330   |              \gen_srls[77].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_41              |     1|
|331   |              \gen_srls[78].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_42              |     1|
|332   |              \gen_srls[79].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_43              |     1|
|333   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_44              |     1|
|334   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_45              |     1|
|335   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_46              |     1|
|336   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_47              |     1|
|337   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_48              |     1|
|338   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_49              |     1|
|339   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_50              |     1|
|340   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_51              |     1|
|341   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_52              |     1|
|342   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_53              |     1|
|343   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_54              |     1|
|344   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_55              |     1|
|345   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_56              |     1|
|346   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_57              |     1|
|347   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_58              |     1|
|348   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_59              |     1|
|349   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_60              |     1|
|350   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_61              |     1|
|351   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_62              |     1|
|352   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_63              |     1|
|353   |          splitter_inst                                                                 |sc_si_converter_v1_0_7_splitter                        |    18|
|354   |      s00_transaction_regulator                                                         |bd_48ac_s00tr_0                                        |    42|
|355   |        inst                                                                            |sc_transaction_regulator_v1_0_8_top                    |    42|
|356   |          \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder            |    19|
|357   |          \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder_22         |    21|
|358   |    s00_nodes                                                                           |s00_nodes_imp_1FAO4F6                                  |    30|
|359   |      s00_ar_node                                                                       |bd_48ac_sarn_0                                         |     6|
|360   |        inst                                                                            |sc_node_v1_0_10_top__parameterized4                    |     6|
|361   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized4             |     2|
|362   |      s00_aw_node                                                                       |bd_48ac_sawn_0                                         |     6|
|363   |        inst                                                                            |sc_node_v1_0_10_top__parameterized5                    |     6|
|364   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized5             |     2|
|365   |      s00_b_node                                                                        |bd_48ac_sbn_0                                          |     6|
|366   |        inst                                                                            |sc_node_v1_0_10_top__parameterized6                    |     6|
|367   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized6             |     2|
|368   |      s00_r_node                                                                        |bd_48ac_srn_0                                          |     6|
|369   |        inst                                                                            |sc_node_v1_0_10_top__parameterized7                    |     6|
|370   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized7             |     2|
|371   |      s00_w_node                                                                        |bd_48ac_swn_0                                          |     6|
|372   |        inst                                                                            |sc_node_v1_0_10_top__parameterized8                    |     6|
|373   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized8             |     2|
|374   |    switchboards                                                                        |switchboards_imp_1MKJLH2                               |   482|
|375   |      b_la_out_swbd                                                                     |bd_48ac_boutsw_0                                       |     8|
|376   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized2              |     8|
|377   |      i_nodes                                                                           |i_nodes_imp_6FNK9A                                     |   371|
|378   |        i_ar_node                                                                       |bd_48ac_arni_0                                         |    52|
|379   |          inst                                                                          |sc_node_v1_0_10_top__parameterized9                    |    52|
|380   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized9             |    44|
|381   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_18                        |     4|
|382   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_19                                |    38|
|383   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_20                            |    38|
|384   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_21              |     8|
|385   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized4             |     4|
|386   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7_17             |     4|
|387   |        i_aw_node                                                                       |bd_48ac_awni_0                                         |    52|
|388   |          inst                                                                          |sc_node_v1_0_10_top__parameterized10                   |    52|
|389   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized10            |    44|
|390   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_15                        |     4|
|391   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo                                   |    38|
|392   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo                               |    38|
|393   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_16              |     8|
|394   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized5             |     4|
|395   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7_14             |     4|
|396   |        i_b_node                                                                        |bd_48ac_bni_0                                          |    82|
|397   |          inst                                                                          |sc_node_v1_0_10_top__parameterized11                   |    82|
|398   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized11            |    19|
|399   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_12                        |     3|
|400   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized0                   |    14|
|401   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized0               |    14|
|402   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_13              |     7|
|403   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized6             |    59|
|404   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr_6                           |    24|
|405   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_7               |     6|
|406   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_8               |     7|
|407   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_9               |     6|
|408   |              \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_10              |     6|
|409   |              \gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_11              |     9|
|410   |        i_r_node                                                                        |bd_48ac_rni_0                                          |   113|
|411   |          inst                                                                          |sc_node_v1_0_10_top__parameterized12                   |   113|
|412   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized12            |    49|
|413   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_4                         |     3|
|414   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized1                   |    44|
|415   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized1               |    44|
|416   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_5               |     7|
|417   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized7             |    60|
|418   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr                             |    25|
|419   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1                 |     6|
|420   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_0               |     7|
|421   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_1               |     6|
|422   |              \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_2               |     6|
|423   |              \gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_3               |     9|
|424   |        i_w_node                                                                        |bd_48ac_wni_0                                          |    72|
|425   |          inst                                                                          |sc_node_v1_0_10_top__parameterized13                   |    72|
|426   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized13            |    64|
|427   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator                           |     4|
|428   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized2                   |    58|
|429   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized2               |    58|
|430   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0                 |     8|
|431   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized8             |     4|
|432   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7                |     4|
|433   |      r_la_out_swbd                                                                     |bd_48ac_routsw_0                                       |   103|
|434   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized4              |   103|
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:24 ; elapsed = 00:03:50 . Memory (MB): peak = 2120.910 ; gain = 1724.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2265 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:02:14 . Memory (MB): peak = 2120.910 ; gain = 348.703
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:03:50 . Memory (MB): peak = 2120.910 ; gain = 1724.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2120.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
574 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:31 ; elapsed = 00:03:58 . Memory (MB): peak = 2120.910 ; gain = 1735.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2120.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = 27a1cd86e988b11f
INFO: [Coretcl 2-1174] Renamed 433 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2120.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/zedboard_16adc_1022/zedboard_16adc/zedboard_16adc.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 15:34:12 2020...
