static int T_1 F_1 ( void T_2 * V_1 , int V_2 )\r\n{\r\nF_2 ( F_3 ( V_2 ) , V_1 + V_3 ) ;\r\nwhile ( F_4 ( V_1 + V_3 ) != 0 )\r\n;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_5 ( void T_2 * V_1 , int V_2 )\r\n{\r\nF_2 ( 3 , V_1 + F_6 ( V_2 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_7 ( void T_2 * V_1 , int V_2 )\r\n{\r\nint V_4 ;\r\nfor ( V_4 = 0 ; V_4 < 1000 ; V_4 ++ ) {\r\nif ( F_8 ( F_4 ( V_1 + V_5 ) , V_2 ) == V_6 )\r\nreturn 1 ;\r\nF_9 ( 1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_10 ( int V_7 , int (* F_11)( void T_2 * V_1 , int V_7 ) )\r\n{\r\nvoid T_2 * V_1 = V_8 [ V_7 ] . V_9 ;\r\nreturn V_1 ? F_11 ( V_1 , V_8 [ V_7 ] . V_2 ) : - V_10 ;\r\n}\r\nstatic void F_12 ( struct V_11 * V_12 , int V_7 , int V_2 )\r\n{\r\nT_3 V_13 ;\r\nif ( ( V_7 >= F_13 ( V_8 ) ) || V_8 [ V_7 ] . V_9 )\r\nreturn;\r\nV_8 [ V_7 ] . V_9 = F_14 ( V_12 -> V_14 , F_15 ( V_12 ) ) ;\r\nV_8 [ V_7 ] . V_2 = V_2 ;\r\nF_16 ( L_1 , V_7 , V_2 , V_12 ) ;\r\nV_13 = F_17 ( V_8 [ V_7 ] . V_9 + V_15 ) ;\r\nV_13 |= V_16 | F_18 ( V_2 ) | V_17 ;\r\nF_19 ( V_13 , V_8 [ V_7 ] . V_9 + V_15 ) ;\r\n}\r\nstatic void F_20 ( void (* F_11)( struct V_11 * V_12 , int V_7 , int V_2 ) ,\r\nstruct V_18 * V_19 , int V_20 )\r\n{\r\nint V_21 ;\r\nint V_4 ;\r\nint V_2 , V_22 ;\r\nbool V_23 ;\r\nfor ( V_4 = 0 ; V_4 < V_20 ; V_4 ++ ) {\r\nV_23 = false ;\r\nfor ( V_2 = 0 ; V_2 < F_13 ( V_19 [ V_4 ] . V_24 ) ; V_2 ++ ) {\r\nV_21 = V_19 [ V_4 ] . V_24 [ V_2 ] ;\r\nif ( V_21 >= 0 ) {\r\nif ( V_21 == F_21 ( 0 ) )\r\nV_23 = true ;\r\n}\r\n}\r\nif ( ! V_23 )\r\ncontinue;\r\nfor ( V_2 = 0 ; V_2 < F_13 ( V_19 [ V_4 ] . V_24 ) ; V_2 ++ ) {\r\nV_21 = V_19 [ V_4 ] . V_24 [ V_2 ] ;\r\nif ( V_21 >= 0 ) {\r\nV_22 = F_22 ( V_21 ) ;\r\nif ( V_22 >= 0 )\r\nF_11 ( & V_19 [ V_4 ] . V_9 , V_22 , V_2 ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_23 ( void (* F_11)( struct V_11 * V_12 , int V_7 , int V_2 ) )\r\n{\r\nstruct V_25 * V_26 , * V_27 ;\r\nstruct V_11 V_12 ;\r\nint V_2 , V_22 ;\r\nT_3 V_21 ;\r\nF_24 (np_apmu, apmu_ids) {\r\nbool V_23 = false ;\r\nfor ( V_2 = 0 ; V_2 < V_28 ; V_2 ++ ) {\r\nV_27 = F_25 ( V_26 , L_2 , V_2 ) ;\r\nif ( V_27 ) {\r\nif ( ! F_26 ( V_27 , L_3 , & V_21 ) ) {\r\nif ( V_21 == F_21 ( 0 ) ) {\r\nV_23 = true ;\r\nF_27 ( V_27 ) ;\r\nbreak;\r\n}\r\n}\r\nF_27 ( V_27 ) ;\r\n}\r\n}\r\nif ( ! V_23 )\r\ncontinue;\r\nfor ( V_2 = 0 ; V_2 < V_28 ; V_2 ++ ) {\r\nV_27 = F_25 ( V_26 , L_2 , V_2 ) ;\r\nif ( V_27 ) {\r\nif ( ! F_26 ( V_27 , L_3 , & V_21 ) ) {\r\nV_22 = F_22 ( V_21 ) ;\r\nif ( ( V_22 >= 0 ) &&\r\n! F_28 ( V_26 ,\r\n0 , & V_12 ) )\r\nF_11 ( & V_12 , V_22 , V_2 ) ;\r\n}\r\nF_27 ( V_27 ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void T_4 F_29 ( void )\r\n{\r\nV_29 = F_30 ( V_30 ) ;\r\n}\r\nvoid T_4 F_31 ( unsigned int V_31 ,\r\nstruct V_18 * V_19 ,\r\nint V_20 )\r\n{\r\nF_29 () ;\r\nF_20 ( F_12 , V_19 , V_20 ) ;\r\n}\r\nint F_32 ( unsigned int V_7 , struct V_32 * V_33 )\r\n{\r\nF_33 ( V_7 , F_30 ( V_34 ) , 0 ) ;\r\nreturn F_10 ( V_7 , F_1 ) ;\r\n}\r\nstatic void T_4 F_34 ( unsigned int V_31 )\r\n{\r\nF_29 () ;\r\nF_23 ( F_12 ) ;\r\nF_35 () ;\r\n}\r\nstatic inline void F_36 ( void )\r\n{\r\nunsigned int V_35 ;\r\nasm volatile(\r\n" mrc p15, 0, %0, c1, c0, 0\n"\r\n" bic %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 0\n"\r\n: "=&r" (v)\r\n: "Ir" (CR_C)\r\n: "cc");\r\nF_37 () ;\r\nasm volatile(\r\n" mrc p15, 0, %0, c1, c0, 1\n"\r\n" bic %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 1\n"\r\n: "=&r" (v)\r\n: "Ir" (0x40)\r\n: "cc");\r\nF_38 () ;\r\nF_39 () ;\r\n}\r\nstatic void F_40 ( unsigned int V_7 )\r\n{\r\nF_10 ( V_7 , F_5 ) ;\r\nF_36 () ;\r\n}\r\nstatic inline void F_41 ( void )\r\n{\r\nunsigned int V_35 ;\r\nasm volatile("mrc p15, 0, %0, c1, c0, 0\n"\r\n" orr %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 0\n"\r\n" mrc p15, 0, %0, c1, c0, 1\n"\r\n" orr %0, %0, %2\n"\r\n" mcr p15, 0, %0, c1, c0, 1\n"\r\n: "=&r" (v)\r\n: "Ir" (CR_C), "Ir" (0x40)\r\n: "cc");\r\n}\r\nvoid F_42 ( unsigned int V_7 )\r\n{\r\nF_33 ( V_7 , 0 , 0 ) ;\r\nF_40 ( V_7 ) ;\r\nF_43 () ;\r\n}\r\nint F_44 ( unsigned int V_7 )\r\n{\r\nreturn F_10 ( V_7 , F_7 ) ;\r\n}\r\nstatic int F_45 ( unsigned long V_7 )\r\n{\r\nF_33 ( V_7 , F_30 ( V_36 ) , 0 ) ;\r\nF_40 ( V_7 ) ;\r\nF_46 () ;\r\nreturn 1 ;\r\n}\r\nstatic int F_47 ( T_5 V_37 )\r\n{\r\nF_48 ( F_49 () , F_45 ) ;\r\nF_41 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_50 ( void )\r\n{\r\nV_38 . V_39 = F_47 ;\r\n}
