{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415571561988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415571561989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 20:19:21 2014 " "Processing started: Sun Nov 09 20:19:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415571561989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415571561989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415571561989 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415571562387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comport " "Found design unit 1: ULA-comport" {  } { { "ULA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ufa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UFA-comport " "Found design unit 1: UFA-comport" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562985 ""} { "Info" "ISGN_ENTITY_NAME" "1 UFA " "Found entity 1: UFA" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor7b-comport " "Found design unit 1: subtractor7b-comport" {  } { { "subtractor7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562987 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor7b " "Found entity 1: subtractor7b" {  } { { "subtractor7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8b-comport " "Found design unit 1: register8b-comport" {  } { { "register8b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562988 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8b " "Found entity 1: register8b" {  } { { "register8b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register8b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register7b-comport " "Found design unit 1: register7b-comport" {  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562990 ""} { "Info" "ISGN_ENTITY_NAME" "1 register7b " "Found entity 1: register7b" {  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orFunction-comport " "Found design unit 1: orFunction-comport" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562992 ""} { "Info" "ISGN_ENTITY_NAME" "1 orFunction " "Found entity 1: orFunction" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-comport " "Found design unit 1: Mux4to1-comport" {  } { { "mux4to1.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/mux4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562993 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-comport " "Found design unit 1: halfSubtractor-comport" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562995 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-comport " "Found design unit 1: halfAdder-comport" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562997 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-comport " "Found design unit 1: fullSubtractor-comport" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562998 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571562998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571562998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-comport " "Found design unit 1: fullAdder-comport" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-bdf_type " "Found design unit 1: FFT-bdf_type" {  } { { "FFT.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFT.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563002 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-bdf_type " "Found design unit 1: FFD-bdf_type" {  } { { "FFD.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563004 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFD.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to4-comport " "Found design unit 1: demux1to4-comport" {  } { { "demux1to4.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/demux1to4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563006 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to4 " "Found entity 1: demux1to4" {  } { { "demux1to4.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/demux1to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataFlux-comport " "Found design unit 1: dataFlux-comport" {  } { { "dataFlux.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563007 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFlux " "Found entity 1: dataFlux" {  } { { "dataFlux.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andFunction-comport " "Found design unit 1: andFunction-comport" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563009 ""} { "Info" "ISGN_ENTITY_NAME" "1 andFunction " "Found entity 1: andFunction" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder7b-comport " "Found design unit 1: adder7b-comport" {  } { { "adder7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563011 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder7b " "Found entity 1: adder7b" {  } { { "adder7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563011 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement Calculator.vhd(88) " "VHDL syntax error at Calculator.vhd(88) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1415571563012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file calculator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comport " "Found design unit 1: decoder-comport" {  } { { "decoder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563015 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-comport " "Found design unit 1: comp2-comport" {  } { { "comp2.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/comp2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563017 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/comp2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415571563017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415571563017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415571563133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 09 20:19:23 2014 " "Processing ended: Sun Nov 09 20:19:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415571563133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415571563133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415571563133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415571563133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415571563754 ""}
