$comment
	File created using the following command:
		vcd file lab08.msim.vcd -direction
$end
$date
	Fri Nov 29 14:44:39 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab08_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " L $end
$var reg 1 # S $end
$var reg 1 $ clock $end
$var wire 1 % out [7] $end
$var wire 1 & out [6] $end
$var wire 1 ' out [5] $end
$var wire 1 ( out [4] $end
$var wire 1 ) out [3] $end
$var wire 1 * out [2] $end
$var wire 1 + out [1] $end
$var wire 1 , out [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 out[0]~output_o $end
$var wire 1 4 out[1]~output_o $end
$var wire 1 5 out[2]~output_o $end
$var wire 1 6 out[3]~output_o $end
$var wire 1 7 out[4]~output_o $end
$var wire 1 8 out[5]~output_o $end
$var wire 1 9 out[6]~output_o $end
$var wire 1 : out[7]~output_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < clock~inputclkctrl_outclk $end
$var wire 1 = A[0]~input_o $end
$var wire 1 > Reg|d[0]~8_combout $end
$var wire 1 ? S~input_o $end
$var wire 1 @ L~input_o $end
$var wire 1 A A[1]~input_o $end
$var wire 1 B Reg|d[0]~9 $end
$var wire 1 C Reg|d[1]~10_combout $end
$var wire 1 D A[2]~input_o $end
$var wire 1 E Reg|d[1]~11 $end
$var wire 1 F Reg|d[2]~12_combout $end
$var wire 1 G A[3]~input_o $end
$var wire 1 H Reg|d[2]~13 $end
$var wire 1 I Reg|d[3]~14_combout $end
$var wire 1 J A[4]~input_o $end
$var wire 1 K Reg|d[3]~15 $end
$var wire 1 L Reg|d[4]~16_combout $end
$var wire 1 M A[5]~input_o $end
$var wire 1 N Reg|d[4]~17 $end
$var wire 1 O Reg|d[5]~18_combout $end
$var wire 1 P A[6]~input_o $end
$var wire 1 Q Reg|d[5]~19 $end
$var wire 1 R Reg|d[6]~20_combout $end
$var wire 1 S A[7]~input_o $end
$var wire 1 T Reg|d[6]~21 $end
$var wire 1 U Reg|d[7]~22_combout $end
$var wire 1 V Reg|d [7] $end
$var wire 1 W Reg|d [6] $end
$var wire 1 X Reg|d [5] $end
$var wire 1 Y Reg|d [4] $end
$var wire 1 Z Reg|d [3] $end
$var wire 1 [ Reg|d [2] $end
$var wire 1 \ Reg|d [1] $end
$var wire 1 ] Reg|d [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
1"
1#
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
1@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
1Q
0R
1S
0T
1U
0]
0\
0[
0Z
0Y
0X
0W
0V
$end
#20000
1$
1;
1<
1V
1:
1%
0U
#40000
b0 !
b1000000 !
0$
1P
0S
0;
0<
1R
1U
#60000
1$
1;
1<
1W
19
1T
1&
0R
0U
#80000
b1100000 !
b100000 !
0$
1M
0P
0;
0<
0T
1O
1R
1U
#100000
1$
1;
1<
1X
18
0Q
1'
0O
1T
0R
0U
#120000
b0 !
0$
0M
0;
0<
1Q
1O
0T
1R
1U
#140000
1$
1;
1<
#160000
0$
0;
0<
#180000
1$
1;
1<
#200000
0$
0;
0<
#220000
1$
1;
1<
#240000
0$
0;
0<
#260000
1$
1;
1<
#280000
0$
0;
0<
#300000
1$
1;
1<
#320000
0$
0;
0<
#340000
1$
1;
1<
#360000
0$
0;
0<
#380000
1$
1;
1<
#400000
0$
0;
0<
#420000
1$
1;
1<
#440000
0$
0;
0<
#460000
1$
1;
1<
#480000
0$
0;
0<
#500000
1$
1;
1<
#520000
0$
0;
0<
#540000
1$
1;
1<
#560000
0$
0;
0<
#580000
1$
1;
1<
#600000
0$
0;
0<
#620000
1$
1;
1<
#640000
0$
0;
0<
#660000
1$
1;
1<
#680000
0$
0;
0<
#700000
1$
1;
1<
#720000
0$
0;
0<
#740000
1$
1;
1<
#760000
0$
0;
0<
#780000
1$
1;
1<
#800000
0$
0;
0<
#820000
1$
1;
1<
#840000
0$
0;
0<
#860000
1$
1;
1<
#880000
0$
0;
0<
#900000
1$
1;
1<
#920000
0$
0;
0<
#940000
1$
1;
1<
#960000
0$
0;
0<
#980000
1$
1;
1<
#1000000
