#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 3.1.0                     *
*    --------------------------------------------------------------    *

*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Single Port High Density Gen2 Via 12 ROM 1M Sync (Rev A02P1)     *
*         Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
 
Memory Name                        : ROM_16Kx40
Memory Size                        : 16384 words x 40 bits
Column Mux Option                  : 16
Number Of Banks                    : 8
Operating Frequency range          : 845-1462 Mhz
Memory Area                        : 142.0800 x 178.1760 = 25315.2461 square microns
Integrated test                    : No
Low leakage                        : Yes
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Programming layer                  : VA12
Bitcell                            : GL
Periphery_Vt                       : LOW
Bitcell Area                       : 0.0230 square microns
Dual Rail                          : No
Power Gating                       : No



SROM Symbol

                              _____________________________
                             |                             |
                         ----|ADRi                         |
                         ----|ME                           |
                         ----|CLK                          |
                         ----|LS                           |
                             |                           Qi|---
                         ----|TEST1                        |
                         ----|RMi                          |
                         ----|RME                          |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.720V), (license needed).
           
     2) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     3) Compiler Modes:
           Compile time option to select between ASAP (bare bone memory) and
           ASAP-IT (memory with integrated test).
           
     4) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           






Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:
Q  [39:0]        0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.





Input Ports:
ADR  [13:0]      0.001 pf      Address Input. This Address input port is
                               used to address the location to be read during
                               the read cycle

ME               0.002 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLK              0.006 pf      Clock Input. This is the external clock for
                               the memory.

LS               0.003 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

TEST1            0.001 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high it enables the test mode
                               for externally controlling read self timed 
                               clocks.This pin should be low for normal 
                               operation of the memory. 

RM  [3:0]        0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Input. This input is used for
                               setting the Read margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RM[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RM[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RM[3] pin is reserved for debug mode to disable the
                               keeper. User should tie this pin to "logic 0"
                               for functional mode.

RME              0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Enable Input.This selects 
                               between the default Read margin setting, and the 
                               external pin Read margin setting.




PIN CAPACITANCE
===============

#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============#
#Pin Name         |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p99v125c#
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============#
#ADR  [13:0]      |0.001220         |0.001359 |0.001443         |0.001394         |0.001208         |0.001366 |0.001402       |0.001213       |0.001411 |0.001415 |0.001500         |0.001465         |0.001473       |0.001254         |0.001231         |0.001246       |0.001469     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#ME               |0.001564         |0.001653 |0.001727         |0.001695         |0.001576         |0.001662 |0.001701       |0.001567       |0.001693 |0.001700 |0.001764         |0.001740         |0.001747       |0.001599         |0.001604         |0.001599       |0.001749     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#CLK              |0.005671         |0.005823 |0.005969         |0.005876         |0.005709         |0.005849 |0.005893       |0.005678       |0.005987 |0.006005 |0.006102         |0.006038         |0.006052       |0.005847         |0.005847         |0.005838       |0.006236     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#LS               |0.002681         |0.002833 |0.002953         |0.002935         |0.002652         |0.002830 |0.002936       |0.002673       |0.002898 |0.002892 |0.003018         |0.003015         |0.003014       |0.002739         |0.002694         |0.002724       |0.002975     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#TEST1            |0.000826         |0.000885 |0.000937         |0.000925         |0.000827         |0.000888 |0.000927       |0.000825       |0.000903 |0.000905 |0.000953         |0.000944         |0.000946       |0.000842         |0.000840         |0.000839       |0.000929     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#RM  [3:0]        |0.002438         |0.002497 |0.002526         |0.002531         |0.002447         |0.002506 |0.002537       |0.002438       |0.002564 |0.002570 |0.002591         |0.002603         |0.002610       |0.002506         |0.002499         |0.002500       |0.002660     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------#
#RME              |0.002438         |0.002497 |0.002526         |0.002531         |0.002447         |0.002506 |0.002537       |0.002438       |0.002564 |0.002570 |0.002591         |0.002603         |0.002610       |0.002506         |0.002499         |0.002500       |0.002660     #
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============#

Note: The above capacitance values are in "pf"





LOGIC TRUTH TABLE
==================

(The Tables below show the Active High Control Signal Option)
#==============+===+==+==============#
# Function     |CLK|ME|Q             #
#==============+===+==+==============#
#  Idle        |L  |X |Q-1           #
#--------------+---+--+--------------#
#  Disabled    |H  |L |Q-1           #
#--------------+---+--+--------------#
#  Read        |H  |H |Q             #
#==============+===+==+==============#


Note:

Q-1  :  Remain the same state from previous cycle
Q    :  Output with no clk latency
The status of test signals for the above truth table is
TEST1 = L.






 
Logic Truth Table ( TEST1 mode)
=============================
 
#=================+========#
#   Function      | TEST1  #
#=================+========#
#  TEST1Mode      |  H     #
#=================+========#



Logic Truth Table(Power Mode)
=============================

#===============+======+=====+=====+====+==================================#
# Mode          |ME    |LS   |RM3  |Q   |Comments                          #
#===============+======+=====+=====+====+==================================#
# Normal        |0/1   |0    |0*   |Q-1 |Normal mode                       #
#---------------+------+-----+-----+----+----------------------------------#
# Light Sleep   |0/1   |1    |0/1  |Q-1 |Xdec power gate,source bias       #
#===============+======+=====+=====+====+==================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 


RM3 Pin Logic Truth Table
========================

#==================+======#
# Mode             |RM3   #
#==================+======#
# Functional       |0*    #
#------------------+------#
# Light Sleep (LS) |0/1   #
#==================+======#


Note: *In the above table RM3 should be set to zero in Functional mode.

Hazard Information :

Read:

Mode            ME           ADR             Memory  Q
read            High         -               NC      Valid
read            High         Violation       NC      X
read            Violation    -               NC      X
read            Low          -               NC      Valid

Clock violations:



Mode            Violation               ME       Memory  Q
read            Clock Cycle Width       Low/High NC      X
read            Clock High Pulse Width  Low/High NC      X

read            Clock Low Pulse Width   Low/High NC      X


Note:
     NC   - No Change
     ME   - Pin ME
     ADR  - Pin ADR
     Q    - Pin Q


Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#

Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#



Read Cycle Timing
====================


#===================================+==========+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# Description                       |Symbol    |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p99v125c#
#===================================+==========+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# CLK Low Cycle Width(TEST1=0)      |Tcl       |   Min.  |0.138             |0.179     |0.246             |0.258             |0.153             |0.183     |0.257           |0.143           |0.154     |0.159     |0.207             |0.206             |0.207           |0.127             |0.141             |0.130           |0.145         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK Low Cycle Width(TEST1=1)      |Tcltest1  |   Min.  |0.163             |0.196     |0.259             |0.270             |0.174             |0.197     |0.273           |0.166           |0.171     |0.174     |0.218             |0.217             |0.219           |0.145             |0.160             |0.151           |0.155         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK High Cycle Width(TEST1=0)     |Tch       |   Min.  |0.162             |0.204     |0.281             |0.287             |0.180             |0.210     |0.285           |0.166           |0.179     |0.183     |0.234             |0.231             |0.233           |0.146             |0.166             |0.152           |0.170         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK High Cycle Width(TEST1=1)     |Tchtest1  |   Min.  |0.779             |0.894     |1.146             |1.172             |0.858             |0.915     |1.171           |0.799           |0.790     |0.816     |0.967             |0.934             |0.941           |0.706             |0.798             |0.735           |0.749         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK Cycle Time(RME=0)             |Tcc       |   Min.  |0.760             |0.895     |1.149             |1.184             |0.844             |0.914     |1.180           |0.776           |0.785     |0.808     |0.971             |0.939             |0.949           |0.684             |0.799             |0.715           |0.758         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# Q hold time after                 |Tcqtest1x |   Min.  |0.130             |0.157     |0.207             |0.216             |0.139             |0.158     |0.219           |0.133           |0.137     |0.139     |0.174             |0.173             |0.175           |0.116             |0.128             |0.121           |0.124         #
# CLK rises(TEST1=1)                |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK rise to Q Delay(RME=0;TEST1=0)|Tcq       |   Max.  |0.694             |0.797     |1.013             |1.028             |0.765             |0.815     |1.030           |0.712           |0.704     |0.727     |0.855             |0.819             |0.833           |0.630             |0.711             |0.655           |0.667         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# Q hold time after                 |Tcqx      |   Min.  |0.456             |0.528     |0.672             |0.684             |0.501             |0.537     |0.688           |0.467           |0.463     |0.479     |0.565             |0.543             |0.552           |0.412             |0.464             |0.427           |0.437         #
# CLK rises (RME=0;TEST1=0)         |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# CLK fall to Q Delay(TEST1=1)      |Tcqtest1  |   Max.  |0.163             |0.196     |0.259             |0.270             |0.174             |0.197     |0.273           |0.166           |0.171     |0.174     |0.218             |0.217             |0.219           |0.145             |0.160             |0.151           |0.155         # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# LS active to memory               |Tlsi      |   Max.  |0.110             |0.139     |0.184             |0.189             |0.119             |0.141     |0.188           |0.112           |0.121     |0.124     |0.157             |0.153             |0.154           |0.098             |0.109             |0.101           |0.113         #
# low-leakage state                 |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# ADR setup time                    |Tac       |   Min.  |0.091             |0.127     |0.183             |0.190             |0.102             |0.131     |0.182           |0.094           |0.106     |0.111     |0.151             |0.145             |0.147           |0.078             |0.094             |0.081           |0.098         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# ADR hold time                     |Tcax      |   Min.  |0.053             |0.064     |0.085             |0.090             |0.057             |0.064     |0.088           |0.055           |0.056     |0.056     |0.070             |0.071             |0.072           |0.047             |0.051             |0.049           |0.050         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# ME setup time                     |Tmc       |   Min.  |0.045             |0.059     |0.081             |0.086             |0.048             |0.060     |0.085           |0.046           |0.050     |0.052     |0.068             |0.066             |0.067           |0.039             |0.043             |0.040           |0.045         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# ME hold time                      |Tcmx      |   Min.  |0.028             |0.038     |0.053             |0.058             |0.029             |0.037     |0.056           |0.029           |0.032     |0.032     |0.042             |0.045             |0.045           |0.024             |0.025             |0.026           |0.027         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# LS rise setup time                |Trlsc     |   Min.  |0.062             |0.070     |0.088             |0.086             |0.068             |0.072     |0.087           |0.063           |0.061     |0.063     |0.075             |0.070             |0.071           |0.057             |0.064             |0.058           |0.059         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# LS fall setup time                |Tflsc     |   Min.  |0.059             |0.086     |0.126             |0.106             |0.078             |0.093     |0.110           |0.064           |0.078     |0.084     |0.110             |0.090             |0.096           |0.055             |0.072             |0.059           |0.083         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# LS hold time                      |Tlsx      |   Min.  |0.162             |0.204     |0.281             |0.287             |0.180             |0.210     |0.285           |0.166           |0.179     |0.183     |0.234             |0.231             |0.233           |0.146             |0.166             |0.152           |0.170         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# TEST1 setup time                  |TT1C      |   Min.  |0.091             |0.127     |0.183             |0.190             |0.102             |0.131     |0.182           |0.094           |0.106     |0.111     |0.151             |0.145             |0.147           |0.078             |0.094             |0.081           |0.098         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# TEST1 hold time                   |TCT1X     |   Min.  |0.622             |0.716     |0.904             |0.925             |0.691             |0.731     |0.923           |0.633           |0.631     |0.649     |0.764             |0.733             |0.742           |0.558             |0.658             |0.585           |0.613         #
# after CLK falls                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[1:0]  setup time               |Trmc      |   Min.  |0.124             |0.175     |0.258             |0.253             |0.137             |0.179     |0.256           |0.128           |0.148     |0.154     |0.214             |0.199             |0.202           |0.109             |0.122             |0.113           |0.139         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[2]  setup time                 |Trm2c     |   Min.  |0.091             |0.127     |0.183             |0.190             |0.102             |0.131     |0.182           |0.094           |0.106     |0.111     |0.151             |0.145             |0.147           |0.078             |0.094             |0.081           |0.098         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[3]  setup time                 |Trm3c     |   Min.  |0.136             |0.190     |0.275             |0.285             |0.154             |0.197     |0.273           |0.141           |0.159     |0.166     |0.227             |0.217             |0.220           |0.118             |0.141             |0.121           |0.147         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[1:0] hold time                 |Tcrmx     |   Min.  |0.310             |0.375     |0.484             |0.508             |0.350             |0.382     |0.500           |0.321           |0.329     |0.342     |0.414             |0.405             |0.411           |0.282             |0.325             |0.295           |0.315         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[2] hold time                   |Tcrm2x    |   Min.  |0.404             |0.488     |0.629             |0.660             |0.454             |0.496     |0.651           |0.418           |0.428     |0.444     |0.538             |0.526             |0.534           |0.366             |0.423             |0.383           |0.409         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RM[3] hold time                   |Tcrm3x    |   Min.  |0.760             |0.895     |1.149             |1.184             |0.844             |0.914     |1.180           |0.776           |0.785     |0.808     |0.971             |0.939             |0.949           |0.684             |0.799             |0.715           |0.758         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RME setup time                    |Trmec     |   Min.  |0.124             |0.175     |0.258             |0.253             |0.137             |0.179     |0.256           |0.128           |0.148     |0.154     |0.214             |0.199             |0.202           |0.109             |0.122             |0.113           |0.139         #
# before CLK rises                  |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
# RME hold time                     |Tcrmex    |   Min.  |0.310             |0.375     |0.484             |0.508             |0.350             |0.382     |0.500           |0.321           |0.329     |0.342     |0.414             |0.405             |0.411           |0.282             |0.325             |0.295           |0.315         #
# after CLK rises                   |          |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              # 
#-----------------------------------+----------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#


Read Cycle Timing based on RME & RM pins
===================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.745             |0.877     |1.117             |1.146             |0.827             |0.896     |1.141           |0.760           |0.770     |0.792     |0.950             |0.917             |0.930           |0.671             |0.783             |0.701           |0.743         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |CLK to Q Delay    |Tcqfaster     |Max.     |0.667             |0.765     |0.973             |0.987             |0.735             |0.783     |0.989           |0.684           |0.676     |0.698     |0.821             |0.787             |0.800           |0.605             |0.683             |0.629           |0.641         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |Q hold time after |Tcqfasterx    |Min.     |0.447             |0.517     |0.650             |0.663             |0.491             |0.527     |0.660           |0.458           |0.454     |0.469     |0.554             |0.532             |0.537           |0.404             |0.455             |0.419           |0.428         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.753             |0.886     |1.138             |1.172             |0.836             |0.905     |1.168           |0.768           |0.778     |0.800     |0.962             |0.929             |0.940           |0.678             |0.791             |0.708           |0.750         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |CLK to Q Delay    |Tcqfast       |Max.     |0.680             |0.781     |0.992             |1.007             |0.750             |0.798     |1.009           |0.698           |0.690     |0.712     |0.838             |0.803             |0.816           |0.617             |0.697             |0.642           |0.654         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |Q hold time after |Tcqfastx      |Min.     |0.451             |0.522     |0.666             |0.677             |0.496             |0.532     |0.681           |0.462           |0.459     |0.474     |0.560             |0.538             |0.547           |0.408             |0.459             |0.423           |0.432         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.760             |0.895     |1.149             |1.184             |0.844             |0.914     |1.180           |0.776           |0.785     |0.808     |0.971             |0.939             |0.949           |0.684             |0.799             |0.715           |0.758         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |CLK to Q Delay    |Tcqdef        |Max.     |0.694             |0.797     |1.013             |1.028             |0.765             |0.815     |1.030           |0.712           |0.704     |0.727     |0.855             |0.819             |0.833           |0.630             |0.711             |0.655           |0.667         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |Q hold time after |Tcqdefx       |Min.     |0.456             |0.528     |0.672             |0.684             |0.501             |0.537     |0.688           |0.467           |0.463     |0.479     |0.565             |0.543             |0.552           |0.412             |0.464             |0.427           |0.437         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.768             |0.910     |1.176             |1.215             |0.856             |0.928     |1.209           |0.783           |0.793     |0.816     |0.995             |0.967             |0.977           |0.691             |0.807             |0.722           |0.765         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |CLK to Q Delay    |Tcqslow       |Max.     |0.708             |0.813     |1.042             |1.065             |0.780             |0.832     |1.064           |0.727           |0.718     |0.741     |0.879             |0.849             |0.855           |0.642             |0.725             |0.668           |0.681         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |Q hold time after |Tcqslowx      |Min.     |0.460             |0.537     |0.693             |0.712             |0.507             |0.549     |0.709           |0.472           |0.468     |0.486     |0.582             |0.564             |0.568           |0.416             |0.469             |0.431           |0.443         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.776             |0.925     |1.207             |1.263             |0.865             |0.940     |1.256           |0.791           |0.804     |0.829     |1.021             |0.996             |1.007           |0.698             |0.815             |0.729           |0.773         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |CLK to Q Delay    |Tcqvddmin     |Max.     |0.722             |0.833     |1.077             |1.116             |0.796             |0.849     |1.112           |0.741           |0.732     |0.756     |0.910             |0.880             |0.893           |0.655             |0.740             |0.682           |0.694         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------#
#                         |Q hold time after |Tcqvddminx    |Min.     |0.465             |0.552     |0.719             |0.748             |0.514             |0.563     |0.743           |0.478           |0.480     |0.496     |0.604             |0.586             |0.594           |0.424             |0.474             |0.436           |0.448         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#



Note:

 1.  The data in the above table are specified with no additional load
     on the output pins. To obtain Tcq timing under a specified load (CL)
     use the following equation:
     
     Tcq with load = Tcq + (Ktd * CL)
     
 Here, value of Ktd is as per the table below.



#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#
# Slope ns/pf in the      | Ktd  |0.410             |0.490     |0.618             |0.639             |0.438             |0.494     |0.638           |0.418           |0.430     |0.439     |0.535             |0.526             |0.530           |0.371             |0.405             |0.380           |0.399         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.  The timing in the above table are with TEST1=L.

4.  The timing numbers in above table are in nanoseconds


Read Cycle Timing Waveform
===========================

                 |<------------ Tcc --------------->| 
                 |                                  | 
    ____________ |<---- Tcl ----> | _______________ | 
 CLK            \|                |/               \|
                 \_______________/|<--- Tch ------->|\_____________ 
                      |           |                 |   
                      |<-  Tac  ->|                 |   
     ________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          |  
                                  |<- Tcax ->| 
                      | 
                      |<-- Tmc -->| 
                      | __________|_________ |                 |     |  
 ME                   |/          |         \|                 |     |
     ________________/|           |<--Tcmx-->|\______________________| 
                                  |<-- Tcq -->|    
                                  |<->|       |                       
                |                 Tcqx|       |          
           _____|_____________________|_______|________________|_____| 
          / / / /                     |\ / \ \|/               \ \ \ \ 
 Q   ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   x-x-x-x-
          \_\_\_\______________________/_\_/_/|\_______________/_/_/_/ 
                | 
 
========================================================================



 

Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the ME pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.


Test Mode Timing
================
                 ________             _________ 
               |/        \|          /         \| 
 CLK   _______/|          |\________/           |\_____________
               |                                | 
            |<>|TT1C                            |<->|TCT1X 
            | _____________________________________ | 
            |/                                     \| 
 TEST1   __/|                                       |\_______ 
 
Test 1 mode - Bypassing read self-timed circuits.
=====================================================
 
  If the TEST1 signal is active, internal SROM clocks will be controlled
  by the external clock instead of self timed circuits

  In TEST1 mode, Tch requirement is that Tch must be less than 4*Tcq. Tcl requirement is that Tcl >=Tcc.

 

 TEST1  
               _____________________________________ 
              /                                     \ 
             /                                       \ 
        ____/                                         \___ 
                ________                  ________ 
               /        \                /        \  
              /          \              /          \ 
 CLK   ______/           |\____________/            \_______
             |           | 
             |  ________\|/               ________ 
            \|//        \*               /        \  
             */          \              /          \ 
 CCLK  ______/            \____________/            \_______
 
         - Word Line active     -  Word line inactive 
         - bit line discharged  -  bit line precharged 
         - sense amp enabled    -  sense amp disabled 
         - output latches open  -  output laches close 
 


Note: The above waveforms are for the case where all control signals are
active High. 


========================================================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   16.174288                  #
#==============+==============================#


Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
#  PVT corner         | ffgs_ccb0p88vn40c | tt0p8v25c | ssgs_ccw0p72v125c | ssgs_ccw0p72vn40c | ffgs_ccb0p88v125c | tt0p8v85c | ssgs_ccw0p72v0c | ffgs_ccb0p88v0c | tt0p9v25c | tt0p9v85c | ssgs_ccw0p81v125c | ssgs_ccw0p81vn40c | ssgs_ccw0p81v0c | ffgs_ccb0p99vn40c | ffgs_ccb0p99v125c | ffgs_ccb0p99v0c | ffgs0p99v125c #
#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
#  Static Pwr (uW)    |1.215e+00          |9.604e+00  |2.021e+02          |1.583e-01          |9.174e+02          |1.172e+02  |1.015e+00        |7.756e+00        |1.247e+01  |1.423e+02  |2.387e+02          |2.617e-01          |1.333e+00        |3.644e+00          |1.114e+03          |1.309e+01        |1.114e+03      #
#---------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
#  Static Idd (uA)    |1.380e+00          |1.201e+01  |2.807e+02          |2.198e-01          |1.042e+03          |1.465e+02  |1.410e+00        |8.814e+00        |1.385e+01  |1.581e+02  |2.947e+02          |3.230e-01          |1.645e+00        |3.680e+00          |1.126e+03          |1.322e+01        |1.126e+03      #
#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.


Typical Power cycle (programmable ROM)
===================


#=======================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
# PVT corner            | ffgs_ccb0p88vn40c | tt0p8v25c | ssgs_ccw0p72v125c | ssgs_ccw0p72vn40c | ffgs_ccb0p88v125c | tt0p8v85c | ssgs_ccw0p72v0c | ffgs_ccb0p88v0c | tt0p9v25c | tt0p9v85c | ssgs_ccw0p81v125c | ssgs_ccw0p81vn40c | ssgs_ccw0p81v0c | ffgs_ccb0p99vn40c | ffgs_ccb0p99v125c | ffgs_ccb0p99v0c | ffgs0p99v125c #
#-----------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
# Description           | RD                | RD        | RD                | RD                | RD                | RD        | RD              | RD              | RD        | RD        | RD                | RD                | RD              | RD                | RD                | RD              | RD            #
#=======================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
# Power per frequency   |5.094e+00          |4.098e+00  |3.253e+00          |3.253e+00          |5.094e+00          |4.098e+00  |3.253e+00        |5.094e+00        |5.345e+00  |5.345e+00  |4.229e+00          |4.229e+00          |4.229e+00        |6.633e+00          |6.633e+00          |6.633e+00        |6.633e+00      #
# (uW/MHz)              |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#-----------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
# Current per frequency |5.788e+00          |5.123e+00  |4.518e+00          |4.518e+00          |5.788e+00          |5.123e+00  |4.518e+00        |5.788e+00        |5.939e+00  |5.939e+00  |5.221e+00          |5.221e+00          |5.221e+00        |6.700e+00          |6.700e+00          |6.700e+00        |6.700e+00      #
# (uA/MHz)              |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#=======================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#






Power Control Pins Current 
==========================

#============================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
# PVT corner                 | ffgs_ccb0p88vn40c | tt0p8v25c | ssgs_ccw0p72v125c | ssgs_ccw0p72vn40c | ffgs_ccb0p88v125c | tt0p8v85c | ssgs_ccw0p72v0c | ffgs_ccb0p88v0c | tt0p9v25c | tt0p9v85c | ssgs_ccw0p81v125c | ssgs_ccw0p81vn40c | ssgs_ccw0p81v0c | ffgs_ccb0p99vn40c | ffgs_ccb0p99v125c | ffgs_ccb0p99v0c | ffgs0p99v125c #
#============================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
# Power per frequency        |2.041e-01          |1.733e-01  |8.437e-02          |8.437e-02          |2.041e-01          |1.733e-01  |8.437e-02        |2.041e-01        |4.280e-01  |4.280e-01  |1.825e-01          |1.825e-01          |1.825e-01        |4.395e-01          |4.395e-01          |4.395e-01        |4.395e-01      #
# (uW/MHz) LS                |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#----------------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
# Current per frequency      |2.320e-01          |2.167e-01  |1.172e-01          |1.172e-01          |2.320e-01          |2.167e-01  |1.172e-01        |2.320e-01        |4.755e-01  |4.755e-01  |2.253e-01          |2.253e-01          |2.253e-01        |4.439e-01          |4.439e-01          |4.439e-01        |4.439e-01      #
# (uA/MHz) LS                |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#----------------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
# Peak Current               |1.529e+04          |1.480e+04  |9.689e+03          |5.031e+03          |1.994e+04          |1.496e+04  |9.543e+03        |2.269e+04        |1.984e+04  |2.086e+04  |1.442e+04          |7.823e+03          |1.281e+04        |1.631e+04          |2.540e+04          |2.491e+04        |2.312e+04      #
# (uA) LS                    |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#============================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#





 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 

======================================================================

Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
#  PVT corner         | ffgs_ccb0p88vn40c | tt0p8v25c | ssgs_ccw0p72v125c | ssgs_ccw0p72vn40c | ffgs_ccb0p88v125c | tt0p8v85c | ssgs_ccw0p72v0c | ffgs_ccb0p88v0c | tt0p9v25c | tt0p9v85c | ssgs_ccw0p81v125c | ssgs_ccw0p81vn40c | ssgs_ccw0p81v0c | ffgs_ccb0p99vn40c | ffgs_ccb0p99v125c | ffgs_ccb0p99v0c | ffgs0p99v125c #
#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#
#  Static Pwr (uW)    |1.590e+00          |1.735e+01  |3.747e+02          |1.818e-01          |1.586e+03          |2.144e+02  |1.714e+00        |1.253e+01        |2.204e+01  |2.604e+02  |4.440e+02          |2.952e-01          |2.189e+00        |4.202e+00          |1.922e+03          |1.913e+01        |1.922e+03      #
# (Normal Mode)       |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#---------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
#  Static Idd (uA)    |1.807e+00          |2.169e+01  |5.204e+02          |2.524e-01          |1.802e+03          |2.680e+02  |2.380e+00        |1.424e+01        |2.449e+01  |2.893e+02  |5.482e+02          |3.644e-01          |2.703e+00        |4.244e+00          |1.941e+03          |1.933e+01        |1.941e+03      #
# (Normal Mode)       |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#---------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
#  Static Pwr (uW)    |1.121e+00          |7.668e+00  |1.589e+02          |1.524e-01          |7.502e+02          |9.294e+01  |8.401e-01        |6.563e+00        |1.007e+01  |1.128e+02  |1.874e+02          |2.533e-01          |1.118e+00        |3.504e+00          |9.125e+02          |1.158e+01        |9.125e+02      #
# (Light Sleep Mode)  |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#---------------------+-------------------+-----------+-------------------+-------------------+-------------------+-----------+-----------------+-----------------+-----------+-----------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+---------------#
#  Static Idd (uA)    |1.274e+00          |9.585e+00  |2.207e+02          |2.117e-01          |8.525e+02          |1.162e+02  |1.167e+00        |7.457e+00        |1.119e+01  |1.254e+02  |2.313e+02          |3.127e-01          |1.381e+00        |3.539e+00          |9.217e+02          |1.169e+01        |9.217e+02      #
# (Light Sleep Mode)  |                   |           |                   |                   |                   |           |                 |                 |           |           |                   |                   |                 |                   |                   |                 |               #
#=====================+===================+===========+===================+===================+===================+===========+=================+=================+===========+===========+===================+===================+=================+===================+===================+=================+===============#

